.comment arachne-pnr 0.1+328+0 (git sha1 c40fb22, g++ 7.4.0-1ubuntu1~18.04.1 -O2)
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 0
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 0
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 0
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 16 0
000000111000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 17 0
000000000000000010
000000000000000000
010000000000000000
000000000000000001
000000000011110101
000000000011011100
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000011011000010000
000010011000000000
000000000000000000
000000110000000000
.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 19 0
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
.io_tile 29 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 30 0
000000000000000010
000100000000000001
000000000000000000
000000000000000001
000000000010100001
000000000011110000
001100110000000000
000000110000000000
000000000000000000
000100000000000010
000011011010100010
000001011011110000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
.io_tile 31 0
000000000000000010
000111110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 1
000000000000000111000010000001100000000000001000000000
000000000000000000100111010000000000000000000000001000
000000000000000101100000000000000000000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001111000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000010000000000000000000000000001101000000000000000000
000000000000000000000110110000000000000000001000000000
000000000100000101000010100000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000011000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000011110000000100
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000010000000011110000000010
.logic_tile 3 1
000000000010000000000110010111100000000000001000000000
000000000000000000000010000000100000000000000000001000
111000000000001001100110010000000001000000001000000000
000000000100000001000010000000001101000000000000000000
000000000000000000000000001000001000000100101100000001
000000000000000000000000000011001001001000010010000000
000000000000000000000000001000001000000100101110000010
000000001110000000000000000111001001001000010000000010
000000000000000000000000001000001001000100101110000000
000000000000000000000000000011001000001000010000000001
000000000000000000000110101000001001000100101100000000
000000000000000111000000000111001000001000010010000000
000000000000000000000000001000001001000100101100100000
000000000000000000000000000011001001001000010010000010
010010100000000000000000011000001001000100101100000000
000001000000000111000010100111001001001000010000100000
.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000110010000011100000011110001000000
000000000000000000000010000000000000000011110001000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000001000000010000000001010000011110000000000
000100000000001011000100000000000000000011110000000000
000000000000000000000000000000011101000011000100000000
000000000000000000000000000000011001000011000000000001
010000000000000000000000001000011001000100100100000000
000000000000000000000000001011011001001000010010000001
.logic_tile 5 1
000000000000000000000111100000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000001000000011110000000000
000010000000000000000000000000010000000011110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 1
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 7 1
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 1
000000000000000111000111001000000000000000
000000010000000000000000001001000000000000
111000000000001000000010011000000000000000
000000000000000111000111011001000000000000
000000100000000000000000000000000000000000
000001000000000000000000000111000000000000
000000000000000000000000001000000000000000
000000000000001001000000001011000000000000
000000000000000000000000001111000000000000
000000001010000000000000000001000000010000
000000000000001011100010000000000000000000
000000000000001111000010011001001000000000
000000000000000111000010000000000001000000
000000000000001001100100001111001101000000
110000000000000000000000001000000001000000
010000000000000000000000000101001100000000
.logic_tile 9 1
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000011110001000000
000000000000000000000000000000010000000011110000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 10 1
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 1
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 1
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000110000000000010001111001100100001000000000000
000000000000000011000100000001101001000000000000000100
000000000000000000000011000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000001010000011100000001101011010111111000000000000
000000000000000000100000001101001011101001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.logic_tile 15 1
000000000000000111100110011001001111111111000000000010
000000000000001011100011110111011100000000000000000000
111000000000000000000000000001001111110011000000000000
000000001100000000000000001101101011000000000000000000
010000000000000111100111000001001101110011000000000100
110000000000001011100111010001101011000000000000000000
000000000000000000000110000111101100111000100100000000
000000000000000000000011000000111010111000100000000000
001000000000100111000110110111111100111000100100000000
000000000000000011100010100000101010111000100001000000
000010100000001101110000010111111100111000100110000000
000000000000000101000010100000101111111000100000100000
000100000101110001000000000111101100111000100100000000
000000000001000000000011010000111100111000100000000010
000000000000000101100111000111111100111000100100000000
000000000000000000000111100000111100111000100000000000
.logic_tile 16 1
000000000000000000000000000001100000000000001000000000
000000001100000000000000000000000000000000000000001000
000000000000000111100111100000000001000000001000000000
000000000000000000100100000000001001000000000000000000
000000000000000000000110100000001000001100111001000001
000000000000000000000000000000001011110011000000000000
000000000000001101100110110000001001001100111000000000
000000000000000101000010100000001011110011000000000000
000000000000000000000000000000001001001100111000100000
000000000000000000000000000000001010110011000000000000
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000010000010
000000000000000000000000000000001001001100111000100000
000000000010000000000000000000001100110011000000000000
.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101100110100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000001000011100000011000000011110000000000
110000000000000000100000000000000000000011110000000000
000000000000000000000000000101111010111000100100100000
000000000010000000000000000000011100111000100000000000
000000000000000101000111100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000101101110111000100100100000
000000000000000000000000000000001101111000100000000001
.logic_tile 18 1
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 1
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 1
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 1
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000011011001100100000000000000000
000000000000000000000010001111011101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000111101011100000000000100000
000000000000000000000000000000011110100000000000000000
000000000000001101100110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
.logic_tile 24 1
000000001000000001100110010001100001000000001000000000
000000000000000000000010000000001011000000000000000000
111000000000000001000110000000001000001100111100000000
000000000000000001000000000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001001100000000000001001001100110100000000
000000000000000001000000000000001100110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000001100001001100110100000000
000000000000000000000000000000001001110011000000000000
.ramb_tile 25 1
000000000000000001000011100000000000000000
000000010000011001100000000001000000000000
111000000000001000000000010000000000000000
000000000000000111000011010011000000000000
000000000010000000000010000000000000000000
000000000000000000000111001101000000000000
000000000000000000000000000000000000000000
000000000000000011000000001001000000000000
000000000000000011100000001101000000001000
000000000000000000100000000011100000000000
000000000000000001000010011000000001000000
000000000000001011000111010101001101000000
000000000000000000000000001000000001000000
000000000000000000000000001011001001000000
010000000000000000000000000000000001000000
010000000000000000000000000001001100000000
.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 1
000011111000000010
000011111000000000
000000000000000000
000000000000000001
000000000000000001
000000000001010001
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 2
000000000000000000000000010000000000000000001000000000
000000000000001011000010110000001110000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000011000011010000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001000000110100011100000000000001000000000
000000000000001011000000000000001010000000000000000000
000100000000000101000010100000000000000000001000000000
000000000000000101000000000000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001110100000000010010000000000000000000000000000
000000000000000000000000000000011010000011110000000100
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000011110000000100
000000000000000000000000000000010000000011110000000000
.logic_tile 3 2
000000000010001001100110010000001000000100101100000000
000000000000000001000010000111001000001000010010010000
111000000000001001100110010000001000000100101100000001
000000000000000001000010000011001000001000010010000000
001000000000000000000000000000001000000100101110000000
000000000000000000000000000111001001001000010000000001
000000000001000000000000000000001000000100101100000000
000000000000100000000000000011001001001000010001000000
000000000000000011100000000000001001000100101100000010
000000000000000000100000000111001000001000010000000000
000000100001010000000000000000001001000100101110000100
000001000000000000000000000011001000001000010000000000
001000000000000011100000000000001001000100101100000010
000000000000000000100000000111001001001000010000000000
011000000001010000000000000000001001000100101100000001
000000000000000000000000000011001001001000010000100000
.logic_tile 4 2
000000000000000111100000000101100001000000001000000000
000000000000000000100000000000101010000000000000001000
000000000000000101000000010011000001000000001000000000
000000000000000000000010010000101111000000000000000000
000000000000001000000011000111000001000000001000000000
000000000000000011000000000000101001000000000000000000
000000000000000101100110100111000001000000001000000000
000001000110000000100110100000101000000000000000000000
000000000000000000000111100111100000000000001000000000
000000000000000000000110010000001011000000000000000000
000100000000000000000000000111100000000000001000000000
000100000000000000000000000000001101000000000000000000
000000000000000000000110010101000001000000001000000000
000000000000000000000110010000001011000000000000000000
000000000000001001100110000111100000000000001000000000
000000000000001001100111000000101000000000000000000000
.logic_tile 5 2
000000000000000000000111000101100001000000001000000000
000000000000000011000011010000101001000000000000001000
000110000000000111100000010001000000000000001000000000
000100000000000011000010110000101001000000000000000000
000010100000100011100000010111000000000000001000000000
000000000000010000000011100000101010000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000011000000101100000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000001100000000111100000000000001000000000
000010100000000000100000000000001011000000000000000000
000000000000000000000110110111100000000000001000000000
000000000000000000000010100000101000000000000000000000
000000000000000101100110110111100001000000001000000000
000000000001011111000010100000101110000000000000000000
.logic_tile 6 2
000000000000000011000110000001000000000000001000000000
000000000000000000100010000000000000000000000000001000
111000000000001001100110010000000001000000001000000000
000000000000000001000010000000001101000000000000000000
000000000000000000000000000000001000001000011100000000
000000000000000000000010011001001101000100100010000000
000000000000000000000000000000001000001000011100000000
000000000000000000000000001101001001000100100000000000
000000000000000000000000010000001001001000011110100000
000000000000000000000010001001001000000100100000000000
000000000000000000000110100000001001001000011101000000
000000000000000000000000001101001000000100100000000000
000000000000000000010000000000001001001000011100000000
000000100000000000000000001001001001000100100010000000
010000000000000000000000000000001001001000011101000000
000000000000000000000000001101001001000100100000000000
.logic_tile 7 2
000000101000000000000111010011001010110011000001000000
000001000000000000000110001101111010000000000000000000
111000000000000111000110010000001100000011110000000000
000000000000100000000011110000010000000011110001000000
000000000000000111100110101011001110111111000000000000
000000000000000000100010011101001101000000000000000000
000000001001000000000110000000011100000011110001000100
000000000000000000000000000000000000000011110000000000
000000000000000011100111000000011000000011110000100000
000000000000000000000111100000000000000011110000000000
000010000000000000000010000000001000110000000000000000
000000000000001011000100000000011001110000000000000000
000100000000010000000000010000011100000011110000100000
000000000000001111000011000000010000000011110000000000
010000000000000000000000000000011001001000010100100000
000000000000000000000000001111011001000100100000000000
.ramt_tile 8 2
000000010000000111000000010000000000000000
000000010000001001000011111101000000000000
111000010000000000000000000000000000000000
000000010000000000000010011111000000000000
011010101100000000000111001000000000000000
010000000110000111000000000011000000000000
000000000000001000000000001000000000000000
000000000000000011000010001101000000000000
000000000100000000000000000001000000000100
000000000000010000000011101011000000000000
000000000000001011100000001000000001000000
000000000000000011100000000011001010000000
000000000000000000000000001000000000000000
000000000000000000000010001001001000000000
110000000000000001000000001000000000000000
110000000000000001100000000111001010000000
.logic_tile 9 2
000000000000010011100111110000001000000011110001000000
000000001100000000000111110000010000000011110000000000
111000000001010101100011000000001000000011110001000000
000001000000000011100111110000010000000011110000000000
000000000000000000000000001001101101100001000000000000
000000000000000000000010010001011001000000000000000100
000011100000000011100010000000011010000011110001000000
000011000000100000100100000000010000000011110000000000
000010100000000111000011000000001100000011110000100000
000000000000000000100000000000000000000011110000000000
000000000000000000000000000111011011110011000000000000
000000000000000000000000000001001001000000000000000100
000000000000000111000000000000001100000011110010000000
000000000000000000100000000000010000000011110000000000
010000000000000000000110000000011110000000110100100000
000000000000000000000000000000011011000000110001000000
.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 14 2
000000000000000000000000000000011011001100110000000000
000000000000000001000010000000011011110011000000000000
111100000000001111100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010010100000000000000111000001111101111111000000000000
110010000000000000000000001011011000101001000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000000001000111110000000000000000000000000000
000010100001010000000011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000011011010010001110100000000
000000000110000001000000000000111000010001110001000001
000000100000000000000000000001001100111000100100000000
000001000000000000000000000000101110111000100000100001
.logic_tile 15 2
000001000000000101010110001011001101111111000000000000
000000000000000000000010000111011000000000000000000000
111000000000000111010111000101101010000000010000000000
000000000000000111100111110101001000000000000000000100
010000000000001111000110000001011110100001000000000000
010000000001010001000100000000111110100001000000000000
000000000000000011100000001011001100111111000000000000
000000000000001111100000000011011111101001000000000000
000001000000001111100011110001111100111111000000000000
000010100000000101110011111101111111000000000000000000
000000000000001001000010000000011001110011000000000001
000000000000000111000100000000011000110011000000000000
000000000000000101100110111000000000000000000100000001
000000000000000000000010100011000000000010000000000000
000000000000000111100000001000000000000000000101000000
000000000100000000100011110101000000000010000000000000
.logic_tile 16 2
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000110000
000000101010100000000110000000001001001100111000000000
010000000001000000000100000000001001110011000000000000
000000000000000000000010000000001000001100111000000100
000000001110000000000110010000001100110011000000000100
000001000000000000000000000000001000001100111000000000
000010000000000000000000000000001111110011000000000100
000001000000000000000000000000001000001100111000000001
000010100000000111000011010000001101110011000000000100
000001000000100001000000000000001000001100111010000000
000011100001000000100000000000001011110011000000000000
000100000000000000000000000000001000001100111000000000
000000000000000000000011000000001011110011000000000100
000000000000000000000010100000001001001100111000000000
000000000000000000000100000000001100110011000000000100
.logic_tile 17 2
000001000000000111000000000001011000111111000000000000
000010100000000000000000001101011101000000000000000000
111001000010001001100111011101111000101110000000000010
000000000000001111100010000001111100111111110000000000
000000000100000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000001010000000000011100000000000000000000000000000
000001000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000011101111111000100000000
000000000000000000000000000000011000111111001000000000
110000000000000001000000000000000000000000000100000000
110000000000000000100000000011000000000010001000000000
.logic_tile 18 2
000000000000000000000000011000000000000000000100000010
000000000000000000000011101101000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000000101000000000010000001000000
000000000000000011000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 2
000000000000000101100000011001011101101001000000000000
000000000000001001100011010001011001000000000000000000
111000000000001000000000010000000000000000000000000000
000001000000001011000011010000000000000000000000000000
010000001110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000010011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000100000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 2
000000000100001011100011000111001000010111110000000000
000000001010000001000110111011011011111001110000000000
111000100000000111000110010111011101010110100000000000
000001000000001001000010000101111000101001000000000000
010000000000001000000110000011011010011101000000000000
010000000000000101000000000000011110011101000010000000
000000100000101111000110010011111001001011100000000000
000001000001010001000010100000101001001011100000000000
000000000000101011100011100001011100000000000000000000
000000000000011011100111000001001100000110100000000000
000010000000000101100000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000100001011100010001111101101100000010000000000
000000000000000011000000000101111011010100000000000000
000101000000000000000000001001111010111111000100000010
000110100000000000000011100101111000101001000010000000
.logic_tile 21 2
000000000100000101100111100001001111001001010000000000
000010100000000000000110000000011000001001010000000000
111000000000001011100111101111011111100000010000000000
000000000000000011100110111011011100010100000000000000
110001000001011111000110000001011001100000010000000000
010010001010000001000010111001101110010100000000000010
000000000000011001000111100101101010000110100000000000
000000000110000001000110110000001011000110100000000000
000000000000010001100000000011011111000110100000000000
000000000000000000000010110000001000000110100000000000
000000000001011001100010011111101011101111110101000001
000000000000100101000010001001011010001001010000000010
000000000000000001000000011001111011101111010101100001
000000000000000000100011001011111100010110000000000100
000000000000001001100110101101111000101111010101000101
000000001100000011000011101111111010010110000010000000
.logic_tile 22 2
000000000000100000000111001111011011000000000000000000
000000000000010000000000000101101000000110100000000000
111000000000001000000111011111011111100000010000000000
000000000000000111000110001001001011010100000000000000
110000100000001001100000011011011110101001000000000000
110001000000000001000010000011001110000000000000000000
000011000000000001100110100101101111010110100000000000
000010100000001111000011011101101001101001000000000000
000000001010001111000110010011011101001001010000000000
000000000000000111100011000000111000001001010000000000
000000000110000001000010000001101100000110100000000000
000000000000001001000000000000101001000110100000000000
000000000100001001000010010011101111100000010000000000
000000000000000111000011101011001111010100000000000000
001000001100010011110110000101011110111111000100100010
000000000000000001000000000101011111101001000000000000
.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000100110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 2
000000000000000000000000010000000000000000000000000000
000010100000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001011000000000010000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 2
000000010000000001000000001000000000000000
000000010000000000100000000011000000000000
111010110000000000000000001000000000000000
000001010000000000000011110101000000000000
010010000000000000000111101000000000000000
110001000000000000000111011011000000000000
000010000000000111000000011000000000000000
000000000000000111000011001101000000000000
000011100000000000010000001111000000100000
000011000000000000000000000101100000000000
000010000000000000000010001000000000000000
000000000000000001000010000111001000000000
000000000000000000000111010000000001000000
000000000000000000000011111111001001000000
110000000000000001000000001000000000000000
110000000000001001100000001011001011000000
.logic_tile 26 2
000010100000000000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000011100011001010011101000000100000
000000000000000000000000000000101000011101000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 2
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 2
000000000000000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 3
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 3
000000000000000000000111110000000000000000001000000000
000000000000000001000111110000001010000000000000010000
000000000000001000000000000000000001000000001000000000
000000000000001111000000000000001010000000000000000000
000000000000000111100000000000000001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000001011000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000011100111000000000001000000001000000000
000000000000000000100100000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000100000000000000000000000000000001000000001000000000
000100000000000000000000000000001100000000000000000000
.logic_tile 2 3
000000000001000000000010010000001100000011110000000000
000000000000000000000111110000010000000011110000000100
000000000000001000000000010000011000000011110000000000
000000000010001011000011110000010000000011110000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000011110000000100
000000000000000000000000000000000000000011110000000000
000000000000000000000111100000001000000011110000000000
000010000000000000000000000000010000000011110000100000
000000000000000000000000000000001000000011110000000010
000000001110000000000000000000010000000011110000000000
000000000000000000010000000000011110000011110000000010
000000000000000000000000000000010000000011110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
.logic_tile 3 3
000000000000001001100110011000001000000100101110000000
000000000110000001000010000001001000001000010010010000
111100000000000001100110011000001000000100101100000000
000100000000000111000010000101001000001000010001000000
000001000000000000000000001000001000000100101101000000
000000100000000000000000000001001001001000010000000000
000000000000000000000000001000001000000100101100000100
000000000000000111000000000101001001001000010000000000
000000000000000000000000001000001001000100101100000010
000000000000000000000000000001001100001000010000000000
000000000000001000000000001000001001000100101110000000
000000000000000001000000000101001000001000010010000000
000000000000000000000000001000001001000100101100000100
000000000000000000010000000001001001001000010000000000
010000000000000000000000001000001001000100101110000001
000000000000000000000000000101001001001000010000000000
.logic_tile 4 3
000000100000000111100000000111000000000000001000000000
000000000000000000000010010000001011000000000000010000
000000000001010000000110100111000000000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000001101100011000111000001000000001000000000
000000000000000011100010010000101010000000000000000000
000000001100000011000000000111000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001001000000000000000000
000001001110000000000000000111100000000000001000000000
000000100000000000000000000000001010000000000000000000
000000000000001001100110010111100000000000001000000000
000000000000001001100110010000101010000000000000000000
000001000000101001100110010111100000000000001000000000
000010101011001001100110010000101011000000000000000000
.logic_tile 5 3
000000000000000000000010010001000001000000001000000000
000000000000000000000110110000101000000000000000010000
000000000000000000000000000111000001000000001000000000
000001000000000011000011000000001010000000000000000000
000001100000100000000000010111000001000000001000000000
000000100000010011000011110000101001000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000001111000000000000101010000000000000000000
000000000000000000000000000111100000000000001000000000
000000100000000000000011010000001101000000000000000000
000000001110000000000000000111100000000000001000000000
000000000000000000000000000000001011000000000000000000
000001001000000101100110110111100000000000001000000000
000000000000000011000010100000101001000000000000000000
000000000000001101100110110111100000000000001000000000
000000000001000101000010100000101110000000000000000000
.logic_tile 6 3
000000001010001001100110010000001000001000011100000000
000000000010000001000010000111001000000100100000010110
111000000000001001100110011000001000001000011100000000
000000000000000001000010001011001000000100100000000010
000000000000000000000000000000001000001000011100000000
000010000000000000000000000111001001000100100000000000
000000000000000000000000001000001000001000011100000000
000000000000000000000000001011001001000100100000000000
000000000000000000000000000000001001001000011100000010
000000000000010000000000000111001000000100100000000000
000000000000000000000010001000001001001000011100000000
000000000000000000000000001011001000000100100000000000
000001000000000001000000000000001001001000011100000000
000010000000000000000000000111001001000100100000000000
010001000000000000000000001000001001001000011100000000
000010100000000000000000001011001001000100100000000001
.logic_tile 7 3
000010000001011000000110100001101011111111000000000000
000000000000000011000011100101011101000000000000000000
000000000000010101100110010001011011100000000001000000
000000000000001001100011100101001001000000000000000000
000000000000001011100111010011001000111111000000000001
000000000000000001000010101101011001000000000000000000
000000000001001101000000011001111001100001000000000010
000001000000001101000010100101101011000000000000000000
000000000000011111100000000000011000000011110000100000
000000000000000111000000000000000000000011110000000000
000000000000000000000000010000001100000011110000000000
000000000000000000000011010000000000000011110001000000
001100000000000000000000000000001100000011110000000000
000000000000000000000000000000000000000011110001000000
000010000000000000000000000011101000111111000000000000
000001001000000000000000001101111001101001000000000000
.ramb_tile 8 3
000000000000000000000011100000000000000000
000000010000000000000000001011000000000000
111000000000000011100000000000000000000000
000000001100000000000000001101000000000000
000000000001100000000000000000000000000000
000000000101100000000010000011000000000000
000000000000000001000000001000000000000000
000000000000000001100000001011000000000000
000001001100001000000000001001000000000000
000000000000000111000011101111100000100000
000000000000000111000010000000000001000000
000000000000000000000110000111001100000000
000000000010001000000010000000000001000000
000000000000000011000000001111001101000000
010000000000000000000111001000000001000000
110000000000000000000000000101001000000000
.logic_tile 9 3
000010100101000101000111111101101100111111000001000000
000000000000100000100111110111011011101001000000000000
000010100000000000000010100000001000000011110001000000
000000000000000000000011000000010000000011110000000000
000100000000000000000010000000011110000011110001000000
000000001010000000000110000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000101001000000000000000000000000000000000000
000000000000000000000011100000001010000011110000100000
000000000110000000000011000000010000000011110000000000
000000000001100000000000000001111101100001000000000000
000001000001010001000000000001101001000000000000000000
000011100000100000000000000000001000000011110000000000
000000000000000000010000000000010000000011110000100100
000000000000100011100000000000001100000011110000100000
000000001001000000100011010000010000000011110000000000
.logic_tile 10 3
000000000000011001100000010101111000000001000000000000
000000000000000001000010000000011010000001000000000000
111000000000001001100110010001001101010110000000000000
000011001000000001000010110000111010010110000000000100
110000000000000011100111100111111000000001000000000000
110000000000000000100000001101111101000000000000000100
000000000000001000000110010000011011001100110000000000
000000000000000001000010110000011111110011000000000000
000000000000000000000000010000011110000011000000000000
000000000110000000000010100000011011000011000000000000
000000001110000000000000001001101101000000010000000000
000000001000000000000000001101011001000000000000000000
000010000000000000000011011101101111000001000000000000
000001000000000000000010101101011001000000000000000000
010000000000000000000000011001011010101001110100000000
000000000000100000000010100001011000111111110000000000
.logic_tile 11 3
000000000000000000000110110001100000000000001000000000
000000000000000000000010000000100000000000000000001000
111000000000000000000110100000000001000000001000000000
000000000000000000000000000000001111000000000000000000
110000000000000101100000000000001000001000011100000000
110000000000000000000000000101001001000100100000000000
000000100000000000000000010101001000101001010110000000
000000000000000000000010101111001101011110110000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000101101000111001010100000000
000000000000010000000010111011111010111111110000000000
010001001100000000000000010000000000000000000000000000
000010000000000000010010000000000000000000000000000000
.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 3
000000000000000111100011101001001001110011000000000001
000000000000000000100000000001011010000000000000000000
111000000000001000000000000000000000000000000000000000
000000001000000001000000000000000000000000000000000000
010000000100000111100111100000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000100100000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 3
000000000000000001000010011111001011111111000000000000
000000000000000101000011110111101101000000000000000010
000000000000001001100000010000000000000000000000000000
000000000000001001000011110000000000000000000000000000
000000001010100001000000000101011100100001010000000000
000000000000000011000010100101101101000000000000000000
000000000000001000000000011011011101100000000000000000
000000000000001011000010001101001010000000000001000000
000001000000001101100000011011011110100001000000000000
000010000000000101000011100001011000000000000000000000
000000000000001111000000000001111100111111000000000000
000000000000010001100011000001111010101001000000000000
000000000100000001000000000001101110100001000000000000
000001000000000001000011110000001001100001000000000000
000000000000000111000000010000001110000000110010000000
000000000000000000000011110000001001000000110000000000
.logic_tile 15 3
000000000000001000000011101011011001000011000000000000
000000000000001111000011011101001101000000000000000000
111000000000000101000000001001101100110011000000000000
000000000000000011000011100111001101000000000000000000
110010100001110000000111100000001000001100110000100000
110001000001100000000000000000011001001100110000000000
000000000000000001010110000001101011111000100110000000
000000000000000000000100000000111111111000100000000000
000000000000000111100110100011111111111000100110000000
000000000000000001000000000000001000111000100010000000
000000000001000011000111110001111110111000100110100000
000000000000000000110110100000101001111000100000000000
000000000000000000000111010011101110111000100100000000
000000000000000000000010100000011000111000100010000001
000001000000001101100000010001111011111000100100000000
000000000000000101000011100000101101111000100010000000
.logic_tile 16 3
000011100000000000000110100000001000001100111000000000
000010000000000000000010110000001001110011000000010000
111000000000001111000011110000001001001100111000000000
000000000000000101100010100000001001110011000000100000
110000000000100000000000000000001001001100111001000000
010000000000010000000000000000001001110011000000000000
000000000000100101000011100000001000001100111010000000
000000001110000000000100000000001001110011000000000000
000000000010010000000000010000001001001100111000000000
000000000000010000000011100000001000110011000000000000
000000000001000000000111100000001001001100111000000000
000000000000000000000000000000001101110011000001000000
000000001000000000000000000000001000111100000000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000101111011111000100101000000
000000000000000000000000000000101000111000100000000010
.logic_tile 17 3
000000000000001001100011110111101111111111000000000000
000000000000000001000010001111001000101001000000000000
000000000000001111100111111011101101111111000000000000
000000000000001111000110001001101011101001000000000000
000001000000000011000011100011111010111111000000000000
000010001100000101000100000111001011000000000000000000
000000000000001000000111100001111011100001000000000000
000000000000001111000110000000111111100001000000000001
001100000000001000000000000000001010110000000000000001
000100000000001111000000000000001001110000000000000000
000100000000001111000010010001011110100001010000000000
000000001010000011100011100001011001000000000000000001
000000000010001111100010100001111101111111000000000000
000000000000000111100100000101011100000000000000000000
000000000000000000000010010000000000000000000000000000
000001000000000011000011100000000000000000000000000000
.logic_tile 18 3
000000001000001000000110100111011010010110000000000000
000000000000001111000111100011011000111111100000000000
111000100000001000000110000000011011000011000000000000
000001000000001101000010010000011011000011000000000000
010000000100001000000000000000000000000000000000000000
010000000000000001010000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000100000001000000000010000000000000000000000000000
000000000000000111000011010000000000000000000000000000
000000000000000000000000000011001110011101000001000000
000001000000000000000000000000101010011101000000000000
000000000000001011000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000001000000000000000000001001111000101111010101000000
000000000010100000000000001001101001010110000000000000
.logic_tile 19 3
100000000000000000000111101000000000000000000100000000
000000000000000000000100000011000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101110000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010101011000000000010000000000000
000000000000001000000000000000000000000000000100000001
000000001100000101000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010100000000011100000000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
.logic_tile 20 3
000000000110001111000110000000001111000000110001000000
000000000000000111000010000000011011000000110000000000
111000000000001001000110000001111110010110000000000000
000000000000000101100000000101011000111111100010000000
010001000000001001000110100101011011001001010010000000
010000000000000111100010010000101011001001010000000000
000000000000000000000111100111101101010110000000000000
000000000000001101000100000111001000111111100000000000
000000000001001001000111010000011110110000000000000000
000000100001100001100011110000001101110000000001000000
000001000000000000000011100101011110010110000010000000
000010100000000000010000000101111100111111100000000000
000000000000001000000000010011011100010110000000000000
000000000000000111000010100001111010111111100000100000
000000000000001101100011101111101100101111010100000100
000000000000001011010000001001101001010110000000000010
.logic_tile 21 3
000010100000000001100000010001011000000110100001000000
000001000000000000000010001111011001000000000000000000
111000100000000000000110100101101111101000010000000000
000001000000000000000100000000001110101000010000000000
010000100000000000000111100000001101110000000000000000
110001000110000000000100000000001100110000000000000001
000000000000000001100110100101101101000000010000000000
000000000000000000000000000000111100000000010000000000
000000000000000111000000010000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000001101111010111100000000000001101000000110000000000
000001000000001111100000000000011001000000110000000000
000010000000000101000110000000001110110000000000000000
000010000000001101000010010000001101110000000000000000
010000000000000000000000000000000000000000000100000000
000000000000001101000000001111000000000010000000000000
.logic_tile 22 3
000000000001011001100011100011101001100000010000000000
000000000000100001000011100101111001010100000000000000
111000000000011000000110110111111111100000010000000000
000000000000001111000010001101101011010100000000000000
010000000000100101000010010111011001110100010000000000
110000000000010000100011000000111111110100010001000000
001000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000110000011100000001011001111000000000000000000
000000000000000000100000000101001000000110100000000000
000001000000101011100111100001001001000110100000000000
000010100001000001100100000000011100000110100000000000
000000000000000011100000001001011010111111000100000100
000000000000000111100011000011011110101001000000000010
000000000000000001100111100000000000000000000000000000
000000001010000000100100000000000000000000000000000000
.logic_tile 23 3
000010100000010000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
111000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110010100110000011000011101000000000000000000100000001
010001000100000000100000001011000000000010000000000000
000010000000000000000000001000000000000000000100000001
000000000000000000000000001011000000000010000000000000
000000100000000000000000010000000000000000000000000000
000001000000000000000011000000000000000000000000000000
000000100011000000000011000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000010000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000101110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 3
000000000000001000000000000001111010011101000000000000
000000000000001011000011100000111000011101000000000001
111000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001100000000000010000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000110000000011000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 3
000000000000000111100011101000000000000000
000000010000000000100000001101000000000000
111000000000000111100000011000000000000000
000000000000001001100011011101000000000000
000000000000000000000000000000000000000000
000000000000000000000010001011000000000000
000000100000000000000010010000000000000000
000001000000000000000011001001000000000000
000010000000000001000000010001100000001000
000000000000001011100011110011000000000000
000000000000000000000010010000000001000000
000000000000000000000011010011001101000000
000000100000000000000000001000000001000000
000001000000000000000000001001001101000000
010000000001000000000000000000000000000000
010000000000100000000000001101001000000000
.logic_tile 26 3
000000000000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.logic_tile 27 3
000000000000000001000000000001100000000000001000000000
000010100000000000000000000000100000000000000000001000
111000000000000000000110000001100000000000001000000000
000000000000000000000010110000101000000000000000000000
110000000000000001000110010101101000111100001000000000
110000000000000000100010000000001010111100000000000000
000000000000001111000110000101001000000011110100000000
000000000000000001000000000000100000111100001000000000
000000000000000000010000000101101010000011110100000100
000000000000000000000000000000010000111100001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000011010000011110100000000
110000000000000000000000000000010000000011111000000000
.logic_tile 28 3
000000000000000000000000000001111010110100010100000000
000000000000000000000000000000001110110100010000000000
111000000000000001000000000001101101110100010100000000
000000000000000001000000000000001101110100010000000000
110000000000000000000000010001101010110100010100000000
000000000000001101000010000000001110110100010000000000
110000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000001000000000000001101010110100010100000000
000000000000000001000000000000011110110100010000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 3
000000000000000000000110000001101001110100010100000000
000000000000000000000000000000011111110100010000000000
111000000000000001000000000001111011110100010100000000
000000000000000001000000000000011101110100010000000000
110000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110010001101011110100010100000000
000000000000000000000010000000001101110100010000000000
110000000000001001100000000001111011110100010100000000
000000000000000001000000000000011111110100010000000000
000000000000001000000011000001111101110100010100000000
000000000000000001000000000000001101110100010000000100
000000000000000000000000000001101101110100010100000000
000000000000000000000000000000001111110100010000000000
000000000000000000000011000001101101110100010100000000
000000000000000000000000000000001101110100010000000000
.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 3
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000000000001100000000011011011100000000000000000
000000000000000000000000001011111000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000110111111111111000010000000000000
000000000000000000000010101111101110000000000000000000
000000000000000000000000000000011011001100110100000000
000000000000000000000000000000011000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001101100110110000011010000011110100000000
110000000000000101000010100000010000000011110000000000
.logic_tile 32 3
000000000000000000000110010001100000000000001000000000
000000000000000000000010000000100000000000000000001000
111000000000001101100110110000000001000000001000000000
000000000000000001000010000000001000000000000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000001100110000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000000000000011100000000000001001001100111100000000
110000000000000000000000000000001101110011000000000000
.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 4
000000000000000001000111010000000001000000001000000000
000000000000000001100111110000001010000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000001000000000000001100000000000000000000
000000000000000001100000010000000000000000001000000000
000000000000000000100010010000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000011000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000010000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
.logic_tile 2 4
000010100000000111000111100001000000000000001000000000
000000001000000111000100000000000000000000000000001000
000010100000000001000000000000000000000000001000000000
000001000000000000100000000000001001000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000100000000000001000000000000000000000
000100000000000000000111000000000000000000001000000000
000100000000000101000100000000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000001110000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010100000001011000000000000000000
000100000000000000010000000000000001000000001000000000
000100000000000000000000000000001000000000000000000000
.logic_tile 3 4
000000100000001011000110010000001000000100101110000000
000000000000000001000010000101001000001000010000010001
111000000000001001110110010000001000000100101110000000
000000000000000001000010000001001100001000010000000100
000000000000000011000000000000001000000100101100000000
000000000000000000000000000101001001001000010000000010
001000000000000000000000000000001000000100101110000000
000000000000000000000000000001001001001000010000000000
000000000000000001100000000000001001000100101100000000
000001000000000000000000000101001000001000010001000100
000000000000000000000000000000001001000100101100000100
000000000000000000000000000001001000001000010000000000
000100100000000000000000000000001001000100101110000001
000000000000000000000000000101001001001000010000000000
010000000000000000000000000101001001000100100100000000
000000000000000000000000000000001001000100100010000000
.logic_tile 4 4
000000000000000001000110100111000001000000001000000000
000000001010000000000110000000001011000000000000010000
000010000000000000000000000111000000000000001000000000
010001000000000000000000000000001000000000000000000000
000000001100000000000000000111000000000000001000000000
000000000000000011000000000000101001000000000000000000
001000000000000000000110110111000001000000001000000000
000000000000100000000110110000101011000000000000000000
000000001100001000000000000111100000000000001000000000
000000000000001111000010010000001101000000000000000000
000000001111000000000000000111100000000000001000000000
000000000000100000000000000000001001000000000000000000
000000000000001001100110010111100000000000001000000000
000000000000001001100110010000101100000000000000000000
000100000000001001100110010111100000000000001000000000
000100000000001001100110010000101010000000000000000000
.logic_tile 5 4
000000000000010011000011000111000000000000001000000000
000000000000100011000011110000001000000000000000010000
000000000000000000010000000111000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000010000000000000000111000000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000101000000000000111000000000000001000000000
000000001110011101000000000000101000000000000000000000
000000000000100000000000010111100001000000001000000000
000000000001000000010011000000001101000000000000000000
000000000000000111000000000111100001000000001000000000
000000100000000000000011000000001010000000000000000000
000000001100001101100110110111100000000000001000000000
000000000000000101000010100000101001000000000000000000
000000100000001101100110110111100000000000001000000000
000000000000000101000010100000101001000000000000000000
.logic_tile 6 4
000000000000001001100110010000001000001000011100000000
000000000000010001000010111001001000000100100010010000
111000001000001001110110010000001000001000011100000010
000000000000000001000010001101001000000100100000000000
000000000000000000000000010000001000001000011100000000
000000000000000000000010111001001101000100100010000000
000000000000000000000000000000001000001000011100000000
000000000000000000000000001101001001000100100010000000
000000000010000000000000010000001001001000011100100000
000000000000000000000010001001001000000100100000000000
000000000001000000000000000000001001001000011100000000
000001001000000000000000001101001000000100100010000000
001000000000000000000000000000001001001000011100000000
000000000000000000000000001001001001000100100000000100
010000000000000000000000000000001001001000011100000000
000000000010100000000000001101001001000100100010000000
.logic_tile 7 4
000001000000001000000011111001101000110011000000000000
000000101000100001000011101101011010000000000000000000
000010100000000111000000000000011100000011110001000000
000010100000000111000000000000000000000011110000000000
000100000000000111110000000101101101100001000010000000
000000000110000000110000000001101010000000000000000000
000000000001000111100111110000011000000011110000000000
000000001010000000000111100000000000000011110000000000
000000100000000011100011110000001110000011110000000000
000000000110000000100011010000010000000011110000000100
000000001101010000000000000000001110000011110000000000
000000000000101001000000000000000000000011110000000000
000001000000001111100000010111101101110011000001000000
000010000000100111110011111011111110000000000000000000
000000000000000001100011110001011111111111000000000100
000000000000000000100010110111111000101001000000000000
.ramt_tile 8 4
000000010011100001000000001000000000000000
000000010001010000100011001111000000000000
111101010000001011100000011000000000000000
000010010000000011100011011111000000000000
011000000000000000000010001000000000000000
110000000110000000000100000001000000000000
000010100000000000000000000000000000000000
000001000000000111000000000001000000000000
000010000000000000000000001101100000000100
000000000000000000000000001001000000000000
000100000000001001000111001000000000000000
000000000000001111100100000001001110000000
000000000000001000000000000000000001000000
000000000000001011000000001001001100000000
110000000000000001010111001000000001000000
110000000000000000000010010011001101000000
.logic_tile 9 4
000010100000000011100010010111101000100000000000000000
000010100000000001100111001001011101000000000000000000
000000000001111101010111110001001110100001000000000000
000000001011011011000010000000001101100001000000000000
000010000011010111100000000000011100000011110001000000
000000000000000011100011100000010000000011110000000000
000000000001010000000011000000011100110011000000000000
000000000010100000000100000000001111110011000001000000
000000000000001000000111110000001110000011110000100000
000001000000000001010111110000000000000011110000000000
000110000000000001100010000001101010100001000000000000
000010000000000001000000000101101000000000000000000000
000010100001110011100000000001101011100001000000000000
000001000110011111000010000000111011100001000000000000
000001000000001000000000001001101101100000000000000000
000010100000001111000000000011001000000000000000000000
.logic_tile 10 4
000000000000001000000000000000011100000000110000000000
000000000100001011000010100000001010000000110000000000
000000000000000101000000000001011011101000010001100000
000000001110000001000000000101011010010110100000000000
000000000000001101000000000000011100000000110000000000
000000000000001111000000000000001001000000110000000000
011000000000001000000110100000000000000000000000000000
110000000000001101000000000000000000000000000000000000
000000000001011000000000000000001111001111110010000010
000000001000100001000000000000001000001111110000000000
000000000000000011100000000000011100000011110000100000
000000000000000001000000000000000000000011110000000000
000000000000001000000000000000011110000011110000100000
000000000000000001000000000000000000000011110000000000
000000000000000000000000000001001101000010000000100000
000000001110001001000000000000101000000010000000000000
.logic_tile 11 4
001001000001010000000000010011100000000000001000000000
000010000000000000000011000000000000000000000000001000
111000001110000001000000000011100001000000001000000000
000000000000000000100000000000101000000000000000000000
010000000000000000000110000011101001111100001000000000
010000000000000000000000000000101010111100000000000010
000000001110000001000000000101001001001111110100000000
000000000000000000100000000000101110111111000000000010
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010101100110110000000000000000000000000000
000000001110100000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001011111000000000000000000000000000000000000000
000000000001100101000000000000000000000000000000000000
.logic_tile 12 4
000000000000000000000000001001111101000010000001000000
000000000000000000000000001101101001000000000000000100
111000000000001011100110010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
010000000110000000000111110001111000000011110000000000
110000000000000000000110000000100000111100000000000000
000000001110000000000111010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010100000001000000000000000001110000000110000000000
000001000000000011000010010000001101000000110001000000
000000000000000001100000000011001101010111100100000000
000000000000000000000000000000101100010111100000000000
000000000000001000000000001101111100111110100100000000
000000000000000011000000000001100000101011110000000000
010011100000000000000000000011001100010110110100000000
000001100000000000000000000000101011010110110000000000
.logic_tile 13 4
000000000000000001000000000000000000000000000000000000
000010100000000000110010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000010000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000110000000
000000000000000000100000000001000000000010001001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000000001000000000000000000100000000
000001000000000000000000000011000000000010000010100000
.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001100000000000000000000000000000000000100000000
010010000000000000000000000011000000000010000001000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000011111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 4
000010000001011111100110000011111010111111000000000000
000001000000101001100010110001001100000000000000000000
111000000000001111000011000011011101101001000000000000
000000000000000001100110010111111101000000000000000000
010100001011110111100000010001001111100001000000000000
010000001001110001100010000000111011100001000000000000
000000000000100111100010000001111010100001000000000000
000000000000010001100000000000001010100001000000000000
001000000000001111100011011001111111111111000000000000
000000000000010011100010011001111100101001000000000000
000000000000101001000010000101001110100000000000000000
000000001000011111100010001011001011000000000000000000
000000001100001001100000000001001101100001000001000000
000100000000000001010010000000001111100001000000000000
110000000000000011100010011000000000000000000100000100
110000000000010000000011000001000000000010000000000000
.logic_tile 16 4
000000000001011111100011000001011010111000100100000001
000000000000001111100100000000001100111000100000100001
111000000000001000000000010001011000111000100101000000
000110100000000011000011010000001011111000100000000010
010100000000000001000011100001001011111000100101000000
110000000000000101000010010000001110111000100000000000
000000000000001011100111010001011001111000100110000100
000000000000001011010011000000011101111000100000000000
000000000000001000000000001000000000000000000100000000
000000000000000011000000000101000000000010000010000000
000100000000000011000010000001011011111000100100000000
000100000000000000000100000000011100111000100000100001
000001000000000000000011100001011010111000100100000000
000010100000000000000100000000011111111000100000000010
000000000000000011110000000001001010111000100100000011
000010000000000000100000000000001001111000100000000000
.logic_tile 17 4
000000000000000001100110001101111101100001000000000000
000000000000000011000010011101001111000000000000000000
000000000000001011000011000001101001100001000000000000
000000000000001111000010010000011111100001000000000000
000000000000001101100110101001011101100001000000000000
000000000000000001000110011001001111000000000000000000
000000000000001001100110000101101110101001000000000000
000000000010001111000000000000011101101001000000000000
000010100000001000000011010111101011100000000000000000
000001000000001011010011100001001100000000000000000000
000001000000000111100111101101001010111111000000000000
000011100000000001100100001001101111000000000000000000
000000000000000011100111110001001010100000000000000000
000000000000000000100011000000111101100000000000000000
000000000000000000000111001111001101111111000000000000
000000000001011101000010011011001000101001000000000000
.logic_tile 18 4
000000000000001000000011100101011011100000000001000010
000000000000100001000000000000111000100000000000100000
111000000001001000000000000001001101010110100000000000
000000000000000101000010011001001100101001000000100000
110000000000000000000000010101101011100000000000000001
110000000000000000000010100000111000100000000010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001000000111000000000000000000000000000000000000
000000000001010111100010000001011001010110100000000000
000000000000100000100100001001011100101001000000000001
000001000000100000000111100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000001010000000000000001000000000000000000100000010
000000000000000000010000001011000000000010000000000000
.logic_tile 19 4
000000000100001000010000000001100001000000001000000000
000000000000001011000000000000001000000000000000001000
111000000000001101000010100001101001111100001000000000
000000000000000001100110110000101110111100000000100000
110000000000000000000000000001101001111100001000000000
110000000000001001000000000000101100111100000000000000
000000000000000000000110010001001000000011110000000000
000000000000000000000111100000000000111100000000000000
000000000001100000000000000000011100000011110000000000
000000000000100000000000000000010000000011110000000000
000000000110000000000011100000000000000000000100000000
000000001000000001000000000101000000000010000000000000
000000000000000000000110101000000000000000000100000010
000000000000000000000100001101000000000010000000000000
000000000001010000000000001000000000000000000100000010
000000000000100001000000001101000000000010000000000000
.logic_tile 20 4
000011000100100000000000000101011111010110000000000000
000000000000000000000011100000011101010110000000000101
111000000000000101100000000000000000000000000000000000
010000000000000000000011110000000000000000000000000000
010000000000001000000000000000011111110000000000100000
010000000000000011000000000000011011110000000000000000
000000000010000101000010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000001010000000000000000000001111000011000010000001
000010000000000000000000000000001001000011000000100001
000000000000000000000000001000000000000000000100000001
000000000000000000000011100001000000000010000000000000
000000100000000000000000001000000000000000000100000000
000001000000000111000000000101000000000010000000000100
000000000000100000000000010000000000000000000000000000
000000000001010000000010110000000000000000000000000000
.logic_tile 21 4
000010100000001000000000000001101100010100100000000000
000000000000000011000010100000101001010100100000000010
111001000000001001100111100000000000000000000000000000
000000100000000111000000000000000000000000000000000000
110000000000000001000110000101111101110110100000000000
010000000000000000000010010000011101110110100000100001
000000000001001000000110000000001011000000110000000000
000000000000000001000011010000001110000000110000000000
000000000000001111100010011101001100000110100000000000
000000000000000111000011000001111000011111110000000000
000000000000001000000010000101101110100000000000000000
000000001100001111000111000000111100100000000000000000
000000000000001000000110100111111000111101110100000100
000000000000000111000000000011101011101000010000000000
000100000000000000000000000011101011101001110100100000
000100000000000111000010000111001011000000010000000000
.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000010000000010100000001101000000110010100001
000001000001000111000100000000001111000000110000000000
110000000000000000000010000000000000000000000000000000
010000000000000000010100000000000000000000000000000000
000001000000000000000000000000011001000000110000000000
000000000000000000000000000000001100000000110000000100
000010100000000000000000010000000000000000000000000000
000000000000001111000011010000000000000000000000000000
000000001110000111000000001000000000000000000101000000
000000000000000000000000001001000000000010000000000000
000000000000010000000000000000000000000000000100000010
000000000000100000000000001101000000000010000000000000
000000100000000000000000000000000000000000000000000000
000100001010000000000011110000000000000000000000000000
.logic_tile 23 4
000000000000000111000011000001001011010110100000000000
000000000000000101000111100101111000101001000000000000
111000000000000000000000010101011001010110100000000000
000000000000001111000010000001111010101001000000000000
010000000010000111000011010000000000000000000100000000
010000000000000000000110000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000011111000010100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000001000010000011000000000010000010000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000001000000000000000000001000000000000000000100000000
000000100000000000000000001101000000000010000000000010
.logic_tile 24 4
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000011000000010000000000000000000000000000
000001001100000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100100000
000000000000000000000000000011000000000010000000000000
.ramt_tile 25 4
000000010000000000000010001000000000000000
000000010000000000000000000011000000000000
111000010000000000000000000000000000000000
000000010000000000000000001011000000000000
110000100000000000000011101000000000000000
010000000000000000000010001011000000000000
000010000000000011010000011000000000000000
000000000000000000100011001101000000000000
000000000000000000000011110011100000000000
000000000000000000000011101101000000000000
000010000000000001000010001000000000000000
000000000000001001100110010111001011000000
000000000000000000000111001000000000000000
000000000000000000000000000101001111000000
110000000000000001000000001000000000000000
110000000000000001000000001011001001000000
.logic_tile 26 4
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 4
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000010100000000000000000000000000000
000000000010000011000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000100000000000000000000000000000000000000000000
000000000000000001100010110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010000001111111111000000000010
000000000000000000000011000000001010111111000000000000
000000000000000000000000000111111011000010000000000000
000000000000000000000000001001011011000000000000000000
000000000000000000000000000101111000000011110100000000
000000000000001011000000000000110000111100001000000000
010000100000000011100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 28 4
000000000000000000000000000001101101110100010100000000
000000000000000000000000000000001000110100010000000000
111000000000000001000000000001101011110100010100000000
000000000000001001000010000000101010110100010000000000
110000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 4
000000000000010000000110010001111001110100010100000000
000000000000000000000010000000011100110100010000000000
111000000000000001000111000001101101110100010100000000
000000000000000001000100000000001110110100010000000000
110000000000000001100000000001111011110100010100000000
000000000000000000000000000000001100110100010000000000
110000000000001000000000000001101011110100010100000000
000000000000000001000000000000001110110100010000000000
110000000000001000000000000001101001110100010100000000
000000000000000001000000000000011100110100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101001110100010100000000
000000000000000011000000000000011110110100010000000000
.logic_tile 30 4
000000000000000101000010100101000000000000001000000000
000000000000001001100100000000001000000000000000000000
111000000000000000000000000011001000001100111100000000
000000000000000000000000000000001011110011000000000110
110000000000000000000000000001001000001100111100000000
000000000000001101000010110000001111110011000000000001
000000000000000000000000000000001000001100110100000000
000000000000000000000000000000001001110011000000000101
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100101000000001100110100000010
000000000000000000000000000000001000110011000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 31 4
000000000000000101100000001001001100110000000000000000
000000000000000000000011101001011001001111110000000000
111000000000001000000000010101011001100000000000000000
000000000000000001000010001101001010000000000000000000
110000000000000101000111011111111111000010000000000000
000000000000000000100010001111101110000000000000000000
000000000000000000000000010001001011111000010000000000
000000000000000101000010001011111011110000000000000000
000000000000000000000010000111001110000010000000000000
000000000000000000000100001111101110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100110110000000000000000000100000000
000000000000000101000010100000000000000010000000000000
000000000000001101100110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
.logic_tile 32 4
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000000001011000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000000000000001001001100111100000000
000000000000000001000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111100000000
010000000000000000000000000000001001110011000000000000
.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 5
000000000000000001000000000000001000111100000000000000
000000001010000000000000000000000000111100000010010000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 5
000000100000000111000111010000000000000000001000000000
000001000000000111000111010000001001000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000011000000001000000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001011000011100000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000100000000000000000010000000001000000001000000000
000001000000000000000010110000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000001110000000000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
.logic_tile 3 5
000000000000100000000011100000000000000000000000000000
000000000001000000000010010000000000000000000000000000
000000000000001001000000000000011000000011110001000000
000000000000000011100000000000000000000011110000000000
000100001100000011100000000000011110000011110000000000
000000000000000000100000000000010000000011110000000010
000000000000000000000000000000001010000011110001000000
000000000000000000000000000000000000000011110000000000
000000001100010000000000000000011000000011110000000001
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000001000000011110000000001
000000000000000000000011000000010000000011110000000000
000000000000000000000000000000001000000011110001000000
000000000000000000000000000000010000000011110000000000
000010100000000000000000000000011100000011110001000000
000000001100000000000011010000010000000011110000000000
.logic_tile 4 5
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001010000000000000010000
000100000000001000000000000111000000000000001000000000
000100000000001011000000000000001010000000000000000000
000000000000000101000000000111000001000000001000000000
000000000000000001100010010000101101000000000000000000
000000000000000000000000010111000001000000001000000000
000000000010001001000011100000101010000000000000000000
000001001100000000000000000111100001000000001000000000
000010100000000000000000000000001100000000000000000000
000000000000001000000000000111100001000000001000000000
000000000000000111000010100000001011000000000000000000
000000000000001001100110010111100001000000001000000000
000000000000001001100110010000101000000000000000000000
001000000000001001100110010111100000000000001000000000
000000000000001001110110010000101011000000000000000000
.logic_tile 5 5
000010100000000111100000000111000000000000001000000000
000000100000000111000000000000001110000000000000010000
000000101000010111100110100101100001000000001000000000
000000000000100000000110110000101100000000000000000000
000000000001000111000000000001000001000000001000000000
000000000000100000100000000000001001000000000000000000
000000000000000000000111100111000001000000001000000000
000010100000000000000100000000101110000000000000000000
000000000000000000000000000001100000000000001000000000
000010000000000000000000000000001010000000000000000000
000100000001000001000000000111100001000000001000000000
000000000000000000100000000000001001000000000000000000
000000000000001101000110110111100000000000001000000000
000000000000000101100011000000101000000000000000000000
000000000000001101100110110111100000000000001000000000
000000000000000011000010100000101111000000000000000000
.logic_tile 6 5
000000000000101001100110011000001000001000011100100010
000000000000000001000010000111001000000100100000010000
111010001110001001100110011000001000001000011100000000
000000001010000001000010000011001000000100100001000000
000000000000000000000000001000001000001000011110000000
000000000000000000010000000111001001000100100000100000
000000000000000000000000001000001000001000011100000000
000000001110000000000000000011001001000100100000000000
000000101110000000000000001000001001001000011110000010
000001000000000000000000000111001000000100100000000000
000000000000000001000000001000001001001000011100000000
000000000000000000100000000011001000000100100000100000
000000001110100000000000001000001001001000011100000000
000000000001000000000000000111001001000100100000000000
010000000000000001000000000111101001001000010100000010
000000000000000000100000000000001001001000010000100000
.logic_tile 7 5
000000000100000111100111100011000000000000001000000000
000000000000000000100111000000001001000000000000001000
000000000000000000000000010011100001000000001000000000
000000000000000000000010110000101011000000000000000000
000001000000000000000010100111000000000000001000000000
000000000000000000000011010000101011000000000000000000
001000000000010101000000000011000000000000001000000000
000000000100000011000011010000001001000000000000000000
000010000111001111000000000001000001000000001000000000
000000000010001011000011100000001010000000000000000000
000000000000000000000011100011000000000000001000000000
000100001000000000000110010000101011000000000000000000
000000001010000011100000000011100001000000001000000000
000000000000000000100011110000101001000000000000000000
000000000000000000000000000111000001000000001000000000
000000001000000000000000000000001010000000000000000000
.ramb_tile 8 5
000000100000000001000000000000000000000000
000001010000100000000011101001000000000000
111000000000000111000000000000000000000000
000000000000000000000000001011000000000000
000010100000101000000011000000000000000000
000000000111000011000000001011000000000000
000000000000000001000000001000000000000000
000000000000000000000000001011000000000000
000000000000000001000010010011000000000000
000000101000000000000111101101000000010000
000000000000000000000010000000000001000000
000000000100000000000010010101001000000000
000000000110100000000010010000000001000000
000001000000000000000111001111001101000000
010100000000000000000000000000000000000000
110100000000000000000000000001001111000000
.logic_tile 9 5
000000000000001111100000011101111001111111000000000000
000000000000000001100010001011111010101001000000000000
000000001110000001100010010000001100000011110001000000
000000000111010111000111000000010000000011110000000000
001000000000000001000111101001001101111111000000000000
000000000000001001100100001101011110000000000000000000
000000000000011001000111100000001100000011110001000000
000000000000000001000111110000000000000011110000000000
000010000001000001000011110111101100111111000000000000
000001000111110111000111111101101010000000000000000000
000000100010000000000011110001111000110011000000000000
000001000000001001000111111111101010000000000000000000
000000000000000111100000010001101111101001000000000000
000000000000000111100011100001001100000000000000000000
000000000001000011100000011001001111100001000000000000
000000000000000000000010110101101101000000000000000000
.logic_tile 10 5
000000000000010000000111110000001111110000000000000001
000000000100100000000011010000011000110000000000000100
000000000000001001000000000101101100010110000001000000
000000000000001011000000001001101100111111000000000000
000000000001011101000000000001101110110110100001000100
000000000010000011000011100000011001110110100000000000
000000000100000111100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000111000000000000001010000011110000100000
110001000000001001100000000000010000000011110000000000
000010000000000000000000000000001011001111110001000000
000000000000000000000000000000001000001111110000000001
000010000000000000000000000000001011000000110000000001
000000000000000000000010110000001010000000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 5
000000000000000000000010000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000001101011011010110000001000000
000000000001010000000000000011111110111111000000000000
000000000000000001000111100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000001000000000110000000000
000000000000001111000000000000011100000000110000000100
000000000000000111000011100000001011000000110010000000
000000000000000000000100000000001101000000110000000000
000100000000001000000000000000001110000000110000000100
000000000000001111000000000000001100000000110000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
.logic_tile 12 5
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000010000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000010000010100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000110000000
000000000000000000000000000011000000000010000001000000
.logic_tile 14 5
000001000000000000000110001011111011000000000000000000
000000000000010000000010110101111000000010000000000000
111000000000001000000010100000001010000000110000000000
000000000000000001000100000000001001000000110001100110
000000000000000101000010101111111011000010000000000000
000000000000000000100100001101011010000000000010000000
000000000000000001100110000001111011000001000001000000
000000000000001101000010010011001101000000000000000000
000000000000000101100000000000000000000000000100000000
000010000000000000000000001101000000000010000000000000
000001000000000000000110001000000000000000000100000000
000000100000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000010100000001000000000001000000000000000000100000000
000001000100000001000000000101000000000010000000000000
.logic_tile 15 5
000000000000001111100011101001011000001001010000100010
000100000000000101100100001101101100000000000000000001
111010000000010101000000010000011000000000110001000000
000000000000100000000010100000011101000000110000000000
010000000000000011000110000011011110010100100000000000
110000000000000000100011000000011010010100100000000000
000000000000000000000110010000001011111111000000000000
000000000000001101000010100000001010111111000000000000
000001000000001101000111100101101100100000000000100000
000000000000001011100000000000111000100000000000000000
000000000000000101100000000001101110100000000000000000
000000000000000000000000000000111000100000000010000001
000000000000000000000111100000001010110000000010000100
000000000000000000000000000000011000110000000000000000
110000000000000011100000011000000000000000000100000000
110000000000000000000011010011000000000010000000000000
.logic_tile 16 5
000000000110010001100000000000000000000000000000000000
000000000000100000000010010000000000000000000000000000
111000000000000000000000000101101001100001000000000000
000010000000001001000010010000111011100001000000000000
010000000000000000000110000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
000000100000000001100110100000011001111111000000000000
000000000000000000000010100000001110111111000000000000
000001100000000000000000000001001111100001000000000000
000001000000000000000000000000011001100001000000000000
000000000000000000000000000000001110000011110000000000
000000000110000001000000000000000000000011110000000000
000000000000010011100000001000000000000000000101000000
000000000000010000100011000101000000000010000010000000
110000000000000000000000000000000000000000000000000000
010000000000001101000000000000000000000000000000000000
.logic_tile 17 5
001000000011010000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111000000000000001100110010000000000000000000000000000
000000000000001101000011100000000000000000000000000000
010000000000000000000111110011011010011111100000000000
110000000000000000000110001001111110101011110000000000
000001000000001001000000010000011110000000110000100000
000011100010000001100010000000001111000000110000000000
000000000110100011100110100011011001011111100000000000
000000000001010000000000001001111100101011110000000000
000000000000000000000000001101111110001001010000000000
000000000000001001000010110101011110000000000000000000
000001000000000111000011010101001101110110100111000000
000100100000001101000111011111101101111111110000000000
001000000000000011000010001001111001111111110100000000
000000000000110000000110110001011111111001010001000000
.logic_tile 18 5
001000001110000001100010001001001011001001010000000000
000000000000001101000000000111111000000000000000000000
111000000000001111100000011101011001011111100000000000
000000000000000111100010000001111100101011110000000000
110001000000101000000110010000000000000000000000000000
110010000000000001000011000000000000000000000000000000
000001100000000011100110000000011010000000110000000000
000010000000000000000000000000001101000000110001100000
000010000001010111000111100000000000000000000000000000
000001000000100000000100000000000000000000000000000000
000010000000000001000000001101011010011111100000000000
000000000000001101000000000001111111101011110000000000
000000000000000000000111110001001101110110100100000100
000000001001000000000011010001001000111111110000000000
000000001110000001100000000000011100111111000100000000
000000000000000000000000000000001010111111000010000000
.logic_tile 19 5
000000000110001000000010100001100001001111000000000000
000100000000000001000010100000001000110000110000000000
111000000001110001100111010111101000000011110000000000
000000001001010101000010100000110000111100000000000000
110010000011000001100011010111111000000011110000000000
110000000000100000000010000000110000111100000000000000
001000100000001111100011111111111111111101110001100001
000001000110000001000111110101101111111111110000000001
000000000110000011100000000001011100100000000100000100
000000000000000000000000000111111011111001010000000000
000000100000000111000010100001011001100000000100000000
000001001010000000100100000011011100111001010000000000
000000000010000011100110100101011010100000000100000000
000000000000000000000100000111111011111001010000000000
010000000001000001100110010101011011100000000100000000
110000000000000000000010000011011100111001010000000000
.logic_tile 20 5
000001000110000111000111111111111011111001010000100000
000010100100000001100010000011011110100000000000000010
111000000000001000000011010001001011000110100000000000
000000000000000001000011110000111010000110100000000000
110000000000001000000010001001111110100000010000000000
010000000000001111000100001001101000010100000000000000
000000000000000001000000010111011000010110100000000010
000000000000000101000011000101001001000000010000000000
000000100000000011000010010001011101010110100000000000
000001001110000000000011111111001010100000000000000000
000100000001011111000000000000000000000000000100000000
000000000110101011100000000011000000000010000000000000
000010100001010111000010001000000000000000000100000000
000000000000100000100000001111000000000010000000000010
000000000000000101000010000000000000000000000100000000
000000000000000101000000001011000000000010000000000001
.logic_tile 21 5
000000000001000101100111000001101011010110100000000000
000000000000000111000010010101111100101001000000000001
111000000000000001110010100011011101000110100000000000
000000000000001001000010010000111100000110100000000000
010010000100000001000010100101001111100000010000000000
110001000001011011100111010011001011010100000000000000
000000000000000001000110000111101110101111110000000000
000000000000000011110000001101001000001001010000000000
000000001000000000000000011101001010101001010000000001
000000000000001001000010000101101000000000100000000000
000000000000001001000000010011111000100000000000000000
000000000000001001000011000000111010100000000000000000
000000000000000001100110101101111000111111010100000001
000000000000010111000000000001001001101001000000000000
000000000110010011100000000001101110110100010100000000
000100001000000000100000000000011001110100010000000010
.logic_tile 22 5
000000000010001111100000010111111001100000010000000000
000000000000001111100011110011111111010100000000000000
111001000000000011000110111001111010100000010000000000
000010000000001001100011011011011101010100000000000000
010000000000001000000010100011101110101001000010000000
010000000010000001010110010000001011101001000000000100
000000000001011011000110111101111101101111110000000000
000001000000100001100010100001111010001001010000000000
000000000000101001100111000011011011000110100000000000
000010100100011011000100000000011110000110100000000000
000000000000000001100111010001011010000001000000000000
000001000000000000000110000000001000000001000000000000
000000100000010000000000000101001101000110100000000000
000011000000101111000000000000011001000110100000000000
000000000010010011100010110000000000000000000100000000
000000000000100000100110101101000000000010000000000000
.logic_tile 23 5
000000000001010101100010001101111001010110100000000000
000000000000000111100111001101101101100000000000000000
111010100000001111100011100000001011111111000001000000
000000000000001111100111000000011110111111000000000000
010000001000000101000011111001011000010110100000000000
010000001110000101000010001101001100100000000000000000
000000000000101111100111001001011011010110100001000000
000000000101001011100111110101001001100000000000000000
000000001110001011110000000101001010010110100000000001
000000000000001011000000001111011110000000010000000001
000000100000001101100000001101011001010110100000000100
000000000100000011000010011111011100000000010000000000
001000000000000101100110100001001101000010000100100101
000100000000000000000100000000101100000010000000000110
010000000000000000000000000000000000000000000000000000
010000000000011111000011000000000000000000000000000000
.logic_tile 24 5
000000000000000111100010000001011001000110100000000000
000000000000000001100000000111001000001111110000000000
111000000000101001000000011101011110000110100000000000
000000000000001001100010000111011001001111110000000000
110000000000000111100000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
001000000000000000000000000111011000110100010000000000
000000000000000000000000000000111110110100010000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000001010000000000001101011110000110100000000000
000000000000100000000000000111011010001111110000000000
000000000000001001000011100000000000000000000100000000
000000000000001011100000000001000000000010000000000000
010000000000100000000010000000000000000000000000000000
000000000000011001000000000000000000000000000000000000
.ramb_tile 25 5
000000000000000000000011100000000000000000
000000010000001001000000000001000000000000
111000000000001000000000011000000000000000
000000000000000111000011011111000000000000
000000000100000000000000001000000000000000
000000000000000000000010011101000000000000
000100000000000000000010000000000000000000
000100000000000000000100001001000000000000
000000000000000001000000001111000000000000
000000000000010000000000000011000000000000
000000000000000001000010010000000001000000
000000000000000011000111010011001101000000
000000000000011000000000001000000001000000
000000000000100011000000001011001001000000
010000000000000000000000010000000001000000
010000000000000000000011001101001100000000
.logic_tile 26 5
000000000000000111100000001111111000000110100000000000
000000000000000111100000001111001000001111110001000000
111000100000000111100000000000000000000000000000000000
000001001000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000110000000100000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000111111101010110100010000000
000000000000001001000000000001101110101001000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000001
010000000000000000000011000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
.logic_tile 27 5
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000010000000000000000000000000000000000
000000000000000011000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000011000000011110000000100
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000101000000
010000000000000000000000000001000000000010000000000000
.logic_tile 28 5
000000000000000000000110000001111010110100010100000000
000000000000000000000000000000011110110100010000000000
111000000100000001000000000001111011110100010100000000
000000000000000001000000000000011101110100010000000000
110100000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110010001101011110100010100000000
000000000000000000000010000000001101110100010000000000
110000000000001000000000000000000000000000000100000000
000000000000000001000000000000000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001000000000001101000110100010100000000
000000000000000000010000000000011110110100010000000000
000100000000000000000000000001101101110100010100000000
000100000000000000000000000000001101110100010000000000
.logic_tile 29 5
000000000000000000000000000001111010110100010100000000
000000000000000000000000000000011111110100010000000000
111000000000000001000110000001101100110100010100000000
000000000000000001000000000000001101110100010000000000
110000000000000001110110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000010110001101010110100010100000000
000000000000000001000010000000001101110100010000000000
110000000000001000000011000001111000110100010100000000
000000000000000001000000000000011111110100010000000000
000000000000000000000000000001101010110100010101000000
000000000000000000000000000000011101110100010000000000
000000000000000000000011000001111010110100010100000000
000000000000000000000000000000001111110100010000000000
000000000000000000000000000001111010110100010100000000
000000000000000000000000000000011101110100010000000000
.logic_tile 30 5
000000000000001000000000001101101010110000000000000000
000000000000001011000010101001111000001111110000000000
111000000000000000000110011001001010110000000000000000
000000000000000000000010001001101010001111110000000000
110000000000001001000000001101011011111000010000000000
000000000000001011100010001011011001110000000000000000
000000000000000000000000001001001001111000010000000000
000000000000000000000010101111011001110000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010100000000000000010000000000000
.logic_tile 31 5
000000000001010000000110010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000011001100000010000000000000
000000000000000000000000001011101100000000000000000000
000000000000000101000010100000001000110000000001000000
000000000000000000000110110000011010110000000000000010
000000000000001000000000000001001011100000000000000000
000000000000000001000000001101111010000000000000000000
000000000000001101100110111111111111000010000000000000
000000000100000101000010101111101110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
.logic_tile 32 5
000000000000001001100110010000001000001100111100000000
000000000100000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000110000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000011100000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111100000000
110000000000000000000000000000001001110011000000000000
.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 6
000010000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000001000000000000000000000000000001000000000
000000000000001001000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000011100000001010000000000000000000
000000000000000001100000000000000000000000001000000000
000000000000000000100000000000001100000000000000000000
000000000000001101100000000000000001000000001000000000
000000000000000101000000000000001000000000000000000000
000000000000000101100000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000010000000000000000000000001000000001000000000
000000000110000000000000000000001110000000000000000000
000000000000001011000000000000000001000000001000000000
000000000000000101100000000000001110000000000000000000
.logic_tile 3 6
000001000000100000000000000000001010000011110000000001
000000100001010000010000000000000000000011110000000000
000000000000000000000000000000011100000011110000000001
000000000000000000000011110000010000000011110000000000
000101001110101000000000000000000000000000000000000000
000110100001010111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000011110010000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000011000000011110010000000
000000000000000000000010010000010000000011110000000000
000100000000000000000000000000000000000000000000000000
000100000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 6
000000000000000001000111010000001000111100000001000000
000000000010000000000010000000000000111100000000010000
000000000000000000000110010000001010000011110000000000
000000000000001001000011110000010000000011110000000000
000000000000101011100010001001001100110011000000000000
000000000001001111100000000101011010000000000000000000
000000000000001111100011110000011000000011110000000100
000000000000000011000011110000010000000011110000000010
000000000000001000000111100001111011100001000001000000
000000000000000011000100001001111000000000000000000000
000000000000000000000010010011111110110011000000000000
000000000000000000000111001001101010000000000000000000
000000000000100000000000000000001000000011110001000000
000000000000000000000000000000010000000011110000000000
000000000000000001000000001011011011111111000000000000
000000000000000000100000000101011101000000000000000000
.logic_tile 5 6
000000000000100000000010010000001000111100000000000000
000000000110000000000110000000000000111100000000010001
000000000000001101100011100000001010000011110000100000
000000000000000111000100000000000000000011110000000000
000001100010001111100111001001101111110011000000000000
000000100000101111000000000101111111000000000000000000
000000100000000101100110001101011100111111000000000001
000001000000001001100000000011111101101001000000000000
000000000000000000000111001001101110100000000001000000
000000000000000000000000001101001001000000000000000000
000000000000001001000000010000011100000011110000000010
000010100000001011100011100000000000000011110000100000
000000000000001000000111000000011010000011110000000000
000000000000000011000011110000000000000011110000000000
000000000000000000000011000111011000110011000000000000
000000000000000000010000001001101010000000000000000000
.logic_tile 6 6
000000000000000101000111100000001010000011110000000000
000000000000000000000110000000010000000011110000000010
000000000000000001000110101111011111111111000000000000
000000000000000000100110101111011011000000000010000000
000000000000100011100010100000011000000011110000000000
000000000001000000100010000000010000000011110000000000
000101000000001001000010011001011100111111000000000000
000100000000000011000011101011101001000000000010000000
000000000000000111000111001011011001111111000000000010
000000000000000000100000001001001110000000000000000000
000000000000001000000110110101111101110011000000000000
000000000000001011000110110001111010000000000000000010
000100000000000001000000000011011110110011000000000000
000000000000000000110000001101101010000000000000000010
000000000000001011000011000000011010000011110000000000
000000001000000011000011000000000000000011110000000000
.logic_tile 7 6
000000000000000011100011010001100001000000001000000000
000000000000001011000010100000001011000000000000010000
000000000000000001000111000101000000000000001000000000
000000000110000000100100000000101000000000000000000000
001000001010001111000011100011000000000000001000000000
000001000000000011100111000000101000000000000000000000
000000000000000111000110100101100000000000001000000000
000001000000000000100000000000001001000000000000000000
000000000000000000000111000001100000000000001000000000
000000100100000000000100000000101001000000000000000000
000001000000100000000000000011100000000000001000000000
000000100001000000000010010000101011000000000000000000
000010000000000011100000010111000000000000001000000000
000011000000000000000010110000101110000000000000000000
000000100000000000000000000101000000000000001000000000
000010100000010000000000000000001010000000000000000000
.ramt_tile 8 6
000000010000000111100000001000000000000000
000010010000001001000000001101000000000000
111000011000000000000111001000000000000000
000000011000000000000110011111000000000000
010010000000001000000010000000000000000000
110000000000001011000000000011000000000000
000000000000000000000111000000000000000000
000000000000000000000000000011000000000000
000000001011001111100000000001000000000000
000000000110101011100011101011000000010000
000000000000000001000000001000000000000000
000000000101001001000000000111001010000000
000000000100000000000000001000000000000000
000000000001010000000000001001001000000000
110000000000000000000000001000000001000000
010000000000000111000010000011001001000000
.logic_tile 9 6
000000000000000001100011000000001110000011110000000000
000010101110000011000011100000000000000011110000000100
000000000000010111000010100101101010100001000000000000
000000000000000000000010100011101101000000000000000000
000000000000000111000011000101101000001001010000000000
000000000000000000000110001101011001010110100000000010
000000000001011011100110010000011010000011110001000000
000000001001100001000011110000000000000011110000000000
001010000000000111100011100001011001100000000000000000
000001001110000000010000000001011001000000000000000000
000001001110000000000000000000001110000011110000000100
000000100100001001000000000000000000000011110000000000
000010001010001001000000000000001010000011110000100000
000001001110001111100000000000010000000011110000000000
000001001100000000000010001111111101110011000000000000
000010100000000000000100000001101011000000000000000000
.logic_tile 10 6
000010100000000000000000010000011010000011110010000000
000001000000001111000011110000000000000011110001000000
000000100000000001000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000000111000000000000011000000000110000000001
000000000000001111000000000000011000000000110000000000
000001000001000111000000000000001010000000110000000000
000010000000001001000000000000001010000000110000000000
010000000001010000000011100000000000000000000000000000
110000000100100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000001100000000110000000000
000001000010000000000000000000011001000000110000000000
000010000000000000000000000000011011111111000000000000
000000000000000000000000000000001000111111000000100000
.logic_tile 11 6
000000000000001000000110100000011001000000110000000000
000010100000001111000010010000011010000000110000000000
000000001000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001100001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
001001000000100111100000001001001101010110000000000010
000000100001000001000000001011001010111111000000000000
000000000000001101000000010101001001010110000000000000
000000000000000001100011111111011100111111000010000000
000000000000000000010111000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000001000000000000000111000101001101010110000001000000
000010000000000000000100001001001100111111000000000000
000000000000001000000000000000001101000000110000000000
000000000000000101000000000000011110000000110000000000
.logic_tile 12 6
000000000000001111000010110001001000100000000000100010
000000000000001011000111110000011000100000000000000000
111000001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000100000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000100000000000000101101000101001010110000110
000000000001000000000000000101011001011111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 6
000000000001010000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111100000000000000000010000111001011000010000000000000
000000000000000000010100000000011100000010000000000000
000000000000000001110010000000000000000000000000000000
000000000000001001010110010000000000000000000000000000
001000000001000111100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000001000000000000000000000101011010000000000000000000
000010100000010000000000000101011111010110000000000100
000000000111010011100000000000011010001111110000100000
000000000000000000100010010000001011001111110000100000
000000000010000011000010100001101011101001000000000000
000000000000000000000100000000111010101001000000000000
010000000000000000000000000001011100010110110100000000
000000000001000000010000000000111010010110111000000000
.logic_tile 14 6
000000000000000000000010100000000000000000000000000000
000000000000100000000110110000000000000000000000000000
111000000000000001000010100000011011111111000010000001
000000000000000000000100000000011000111111000000000001
110000000000000000000000000000000000000000000100000000
110000000000000000010000001001000000000010000000000000
000000000001110101000110100000000000000000000100000000
000001000001010000100000001001000000000010000000000000
010000000000000000000000001000000000000000000100000000
110000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000001000100000111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010000110000000000100000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
010000000000000000000000001001000000000010000000000000
.logic_tile 15 6
000011000000000101100011110101001001111110110000000010
000011000000100000000011010000111010111110110000000000
111000001100010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001110111000010100000000000000000000000000000
010000000001100101000010110000000000000000000000000000
000000000000001001100000000101011101001001010001000000
000000000000001011000000000000001010001001010000000000
000010100000000000000000000000001010000011000000000000
000001000000000000000000000000001111000011000000000000
000000001100001101000000001111011111000110000000000000
000000000000001011000000001111111100000010100010000001
000000000000101000000111000001001110010010100000000010
000000000000010011000100000000001011010010100000000000
110000000000100011110110100000000000000000000100000010
110000000001000000100010100111000000000010000000000010
.logic_tile 16 6
000000000000000011000111100000001000110000000000000001
000000000001110001100111010000011000110000000000000000
111000000000001101000000000000001110110000000001000000
000000000000000101100010010000011111110000000000000010
010000000000000000000111100111011110010110100000000000
010000000000000000000100000011101011100000000000000001
000000100000000101000010101111101111000000000000000000
000000000000000000100110110001101011000010000000000001
000001000000101000000111001111111011000001000000000011
000010000000001001000100000101111111000000000000000000
000010100000001000000000000001111011010111100000100000
000000000000000111000000001011011000111111110000100000
000000000010000001000111110000001001000000110001000000
000100000000000000100011000000011110000000110000000001
110000000000000011100110000011011000010110000100000011
010000000000001111100010010000011000010110000000000000
.logic_tile 17 6
000000000001010111000111001011101101000000000000000000
000000001110100001000011100011001011000110100000000000
111000000100000111110111110000001010000000110000000100
000000000100000000100110100000011101000000110010000000
110000000000001101100110000101101000000110100000000000
010000001110000001000110011001111100001111110000000000
000000000110001001100010011001111010000110100000000000
000000000000000011000110100101111011001111110000000000
000000000100010011000111010000001111000000110000000000
000000000000101111000011100000011110000000110000000001
000000000000000101000000000101011111011111100000000000
000000000000000101000000001011111001101011110000000000
000001000000000001000000000001011000000110100010000000
000010000000000000000010000001001010001111110000000000
000000000000100101000110000101101111110110100101000000
000000000001010000000000000101001011111111110000000000
.logic_tile 18 6
000000000000000101100110110001101111000000000000000000
000000000000001101000010100001011111000110100000000000
111100000000001101000111111011111001000000000000000000
000000000100001111100010110101101101000110100000000000
110000000000000101100011111001111111000000000000000000
010000000000000011000010000101011111000110100000000000
000000000010000111000010000011111110000000000000000000
000000000000001101000111001001101000000110100000000000
000000000000000111100110001101011001000110100000000000
000000000000000001100010001101011001001111110000000000
000000000000001001000111010011001011110110100100000000
000000000000000001000011011011011011111111110010000000
000010000000000001100000000101011100110110100100000000
000001000000000000000011111001101010111111110001000010
000000000001110001100111000011101110011111110101000000
000000000000100000000011100000001100011111110000000000
.logic_tile 19 6
000000000000000000000000000000011010111100110001000100
000000000000000000000000000000001011111100110010000000
111000000000000001000000000000000000000000000000000000
000000000001010111000010000000000000000000000000000000
110000000000000000000010100101101101010110100001000000
110000000001010000000011100111101000100000000000000000
000000000000001000000000010001101101110110100001000000
000000000000000001000011110000101100110110100010000000
011000000000110011100000000000001111111111000000100000
110000000000011001000000000000011111111111000000000000
010001000000000111000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
001001000000000111000011100001101101110110100000000011
000010001101000000100010110000001110110110100000000010
000000000000000111000011100000000000000000000100000001
000000000000000000000100001101000000000010000000000000
.logic_tile 20 6
000000000000000111000110000001011000000110100000000000
000000001010000111000000000000101010000110100000000000
111010000001000001000010011111001100101001010000000000
010001000000100000100110001011111010000000100000000000
010001000000001001000011000111101100010110100000000000
110000000000001011000100000111011010101001000000000000
000000000000001000000000001011011111100000010000000000
000000000000000001000000001001101101010100000000000000
000000000000000000000110000111011101100000010000000000
000000000000001111000111100001101101010100000000000000
000000000000000101100110110111111000101111110000000000
000001001010000000000010101011011110001001010000000000
000001001100001001100110000101111100000110100000000000
000000000000000001000111100000011100000110100000000000
000000100000000101100000000000000000000000000100000000
000001000000000001000000000001000000000010000000100000
.logic_tile 21 6
000000000000001011100010110001001110001001010000000000
000000000000001011100010000000001000001001010000100000
111000001101011000000000000001111100100000000000000000
010000000000001111000010100000111110100000000000000000
010000000110000001100110010000011101110000000000000100
110000000000000000000010100000001011110000000000000000
000000000000000101100011100001011000101001000000000000
000000001010000000000011000000101101101001000000000000
000011001110000111100110100011001001110100010101000000
000010100000000000000000000000011110110100010000000100
001000100000000101000000000111011011110100010100000010
000000000000001111000010000000001011110100010000000000
000000000000000111100000000011001111110100010101000000
000000000000001001010010000000011111110100010000100100
000100000001010111000111100011101010111111010100000000
000100000000000000100100000011001011101001000000100000
.logic_tile 22 6
000000000000001011100000011101111000100000010000000000
000000000000001011100011110001111110010100000000000000
111001000000000001000110110011111000010110000000000000
000000000000001101100110100000011111010110000000100000
110000000100001000000111001111011100000000000000000000
110000000000000011000100000101011001000110100001000000
000000000001110001100011010001011011000001000000000000
000000000000000000000010010000111000000001000000000000
000000000000000000000000010101111001100000010000000000
000000001010000000000011001011111101010100000000100000
000000000000001000000110010001011100000110100000000000
000000000110000111010110011111011010000000000000000000
000000000000001111000010010000000000000000000100000000
000000000100000001100111101101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000001000000000000000000000001000000000010000000000100
.logic_tile 23 6
000100000000010000000110000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
111000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000001011010111100000000000000000000000000000000000
010000000000100101000000000000000000000000000000000000
000000000000000000000110010011011010010110100000000000
000000001100000011000010100011011101101001000000000000
000011100000001111000111000001001010010110100000000001
000001000000000011000111101001101010000000010000000000
000000000000000000010000000111011101000110100000000000
000001000000001111010000000111101010001111110000000000
000000000001011000000111000000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000000000001000000000000001000000000000000000100000000
000000000000100000000000001101000000000010000000000000
.logic_tile 24 6
000000000001010111100000000000000000000000000000000000
000000000000100000100010010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000100000001001010000000000000000000000000000000000
000000000000000000000000000001001101000110100010000000
000000000000000101000010111001001000001111110000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000000111100000000000000000000000000000000000
000011000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000111000000000111111010010110100001000000
000000000000000000000000001101011010000000010000000000
.ramt_tile 25 6
000000010000001000000011101000000000000000
000000010000010011000000001111000000000000
111000010000000000000000000000000000000000
000000010000000000000011101001000000000000
010000000000000000000111101000000000000000
110000000000000001010110011011000000000000
000010000000000000000000011000000000000000
000000000000000000000011001101000000000000
000000000000000111100000001011000000000000
000000000000000000100000001001000000001000
000010000000000001000010001000000000000000
000000000000000000100010000011001011000000
000001000000000000000111000000000000000000
000010001110000000000000001111001000000000
110000000001010001000010001000000000000000
110000000000000000100000001011001010000000
.logic_tile 26 6
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111010000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 6
000000000000001111100000001101011110100000000110000000
000000000000000001100000000001111100111001010000000000
111000000000000001000000000000000000000000000100000000
000000000000000001000000000000000000000010000000000000
110000000000000000000000011001011110100000000100000000
000000000110000000000010000001011100111001010000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000001011111110100000000100000000
000000000000000011000000000001011100111001010000000000
000000000000000001100000001001011100100000000100000000
000001000000000000000011110001011110111001010000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000011110000000000000000000000000000
.logic_tile 28 6
000000000000000000000000011001111000110000000000000000
000000000000000000000010100001101111001111110000000000
111000000000000101100010111111011100110000000000000000
000000000000000101000110001101001101001111110000000000
110000000000000000000000001011001101111000010000000000
000000000000000000000000000011101001110000000000000000
000000000000000000000010111111011011111000010000000000
000000000000000101000110000001111010110000000000000000
000000000000000101100011110011001111111000010000000000
000000000000000000000010101001111111110000000000000000
000000000000000000000110001011001000110000000000000000
000000000000000101000000001011111101001111110000000000
000000000000000101100011110000000000000000000100000000
000000000000000000000010100000000000000010000000000000
000000000000000000000110000000000000000000000100000000
000100001100000000000000000000000000000010000000000000
.logic_tile 29 6
000000000000000000000010110101000000000000001000000000
000000000000001101000110100000001011000000000000000000
111000000000000101100000000101001000001100111100000010
000000001010000000000000000000001011110011000000000000
110000000010100101100010100001101000001100111100000010
000000000000011101000110110000001001110011000000000000
000000000000001000000000010000001001001100110100000000
000000000000000101000010000000001010110011000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000001000000001100110100000000
000000100000000000000000000000001001110011000000100001
000000000000001000000110000101101111110000000100000100
000000000000001111000000001111101110001111110000100000
010000000001000001000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
.logic_tile 30 6
000000000000000101000000000011000001000000001000000000
000000000000001101100000000000001101000000000000000000
111000000000000000000000000101001000001100111100000000
000000001010000000000000000000101110110011000001100000
110000000000000000000010100101001000001100111100000000
000000000000000000000110110000101000110011000000000001
000000001100000000000000000000001000001100110100000001
000000000000100000000000000000001000110011000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000000000111000001001100110100000000
100000000000000000000000000000001101110011000000000001
.logic_tile 31 6
000000000000000000000111000111011001111000010000000000
000000000000000000000000001101111001110000000000000000
111000000000000001000110101101101010110000000000000000
000000000000000001000011011101111111001111110000000000
110010100000000000000010101111111111000010000000000000
000000000000000000000100001111101110000000000000000000
110001000000000000000110100011001100000010000000000000
000000100000000000000011011011101100000000000000000000
110000000000001101100110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000001100111011111011101100000000100000000
000000000000001111000011000001101101111001010000000010
000000000000000000000111001011101001100000000100000000
000000000000000000000011100001011101111001010000100000
000000000000001101100110110000000000000000000100100000
000000000000000101000010100000000000000010000000000000
.logic_tile 32 6
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000001000000000000000001001001100111100000000
000000000000001011000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000000000000000000000000000001001001100110100000000
010000000000000000000000000000001001110011000000000000
.io_tile 33 6
000010000000000010
000011110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 7
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000111000000000000000000000000001000000000
000010100000000000000011100000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000001001000000000000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000110100000000001000000001000000000
000000000000000000000110100000001001000000000000000000
000001000000000000000000000000000001000000001000000000
000010100000000000000000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000101000000000000001000111100000000000010
000000000000000101000000000000000000111100000000000000
.logic_tile 2 7
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000000101000000000111000001000000001000000000
000000000000001101100000000000101110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010110000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000010000010000000000000000001000000000
000000000000000101000010110000001100000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000010100000001101000000000000000000
000000000000000000000111000000000001000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001101000000000000001000000000000000000000
.logic_tile 3 7
000000001100000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
111000000000001000000000001000000000000000000101000000
000001000000000001000000001101000000000010000000000000
010100000000011001100011001000000000000000000100000000
110100000000000001000000000001000000000010000000000000
000000000000000000000110010000000000000000000100000000
000000000000001001000010000101000000000010000000000010
000000001100000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
010000000001000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 4 7
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000110111000000000000000000101000000
000000000000000101000010100111000000000010000000000000
110000000001101000000000010000000000000000000000000000
110000000001010101000010100000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000001
000000001100100000000000001000000000000000000101000000
000000000001010000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000010000000
000010100001010000000111101000000000000000000110000000
000000000000000000000000001001000000000010000000000000
010000000000001000010000000000000000000000000100000100
000000000000000011000000001101000000000010000000000000
.logic_tile 5 7
000000000000000000000010000000011000000011110000000100
000000000100000000000100000000000000000011110000000000
000000000000000011000000000000011010000011110000100000
000000000000000000100010010000010000000011110000000000
000000000000000000000000000000001110000011110000100000
000010000000000000000000000000000000000011110000000000
000000101100000000000011100000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000000000001000000011110000000100
000000000000000000000000000000010000000011110000100000
000000000000000000000010100000011000000011110000000010
000000000000000000000000000000010000000011110000000000
000000100000000111000000000000011100000011110000000000
000000000000000001100000000000010000000011110000000110
000000000000000000000000000000001110000011110000000000
000000000000000000000000000000000000000011110010000000
.logic_tile 6 7
000000000000001000000110011001111010111111000000000000
000000000000001111000010000101111011101001000000000000
000000000000000001110010000000011100000011110000000000
000000000000001101000111010000010000000011110000000000
000010001000001111100010000101001101100001000000000000
000000000000000001100011010000001100100001000000000000
000000000000000111100010000001001010110011000000000000
000000000000000000100111011111001110000000000000000000
000000000000001001000010001101011101111111000000000000
000000000000011111000000001101101001101001000000000001
001000000000000111100010000001011111100001000000000000
000000000000001001100110011011101101000000000000000000
000000000000001000000000010001011001100000000000000000
000000000000000111000011110000101000100000000010000000
000000000000000101100000000000001100000011110000000000
000000000001010000100000000000000000000011110000000000
.logic_tile 7 7
000000000000000111100000010111100001000000001000000000
000000000000001011000011110000001011000000000000010000
000000100000001000000000000001100000000000001000000000
000000000000000111000011110000001011000000000000000000
000000000010001101100011100011000000000000001000000000
000000000000001111000011000000001000000000000000000000
000000000000100000000110110001100001000000001000000000
000000000000000000000010110000101111000000000000000000
000010000001000011100111000011000000000000001000000000
000111000000000000000010010000101001000000000000000000
000100000000010000000000000011000001000000001000000000
000100000010110000000000000000101011000000000000000000
000000001100000000000000000001000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000010101000000000000001000000000
000000000000001101000011100000101010000000000000000000
.ramb_tile 8 7
000000001010010000000000000000000000000000
000000010000000000000000001011000000000000
111001000000000000000000000000000000000000
000010100000000000000000001011000000000000
000100000110000000000000010000000000000000
000000000010010001000011000011000000000000
000000000000000001000000001000000000000000
000000000000000000100000001011000000000000
000000100000001011100010001111000000000000
000011100000000111100011101111100000010000
000000000000000000000010000000000000000000
000000000000000000000110000011001110000000
000000000110000000000010000000000001000000
000000000000000111010010011111001101000000
010000000000000000000111000000000000000000
110000000000000000000000000101001011000000
.logic_tile 9 7
000100000001010000000000010000000000000000000000000000
000100001010100000000011010000000000000000000000000000
000000000000000000000000000000001100000011110001000000
000000000000000011000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000001010100000000000010000001000000011110001000000
000000000001010000000011000000010000000011110000000000
000000000100000000000010010000011010000011110000000000
000000001110000000000011100000010000000011110001000000
000100000001000000000000000000011000000011110000000000
000000000110000000000000000000000000000011110001000000
000000000001010000000000000000001100000011110000100000
000000000000000000000000000000010000000011110000000000
000010101110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 7
000000000001001111000110001001001100010110100000000000
000000000000101111000011100101111001100000000000000001
111000001110001000000000000000011011000000110000000000
000101000000000001000011000000011110000000110000000000
010000001010000000000111001001001100010110100000000000
110000001100000000000000000001111100100000000000000100
000001000000000001000110000001011100010110000001000000
000000000000000000000010100000001000010110000000000100
000000000000000101100011110000001110000000110000000000
000100000000001101100011100000001000000000110000000000
000000000000000000000010101001101111010110100001000000
000000000000000111000100001101111101100000000000000000
000000000000000000000011100000000000000000000100100000
000010100000000111000000001011000000000010000000000000
010000000000000000000000000000000000000000000100000000
000000000000000111000000000011000000000010000000000000
.logic_tile 11 7
000000001001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000001001000011010101011001010110100000000000
000001000000001001100111010101111010100000000010000000
000000000010001000010110110000011001000000110000000000
000000000000000011000010000000011000000000110000000000
000000000000000000000011110000001111000000110000000000
000010100000001101000111010000001000000000110000000010
000010000000000000000111100111101101101001000001000000
000100000000000000000100000000111000101001000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000010100000000000000000000000000000
000010000000000101100000001101101011010110000000100000
000001000000010000100000001101111101111111000000000000
000101100000000000000000000000000000000000000000000000
000110000000000000010010100000000000000000000000000000
.logic_tile 12 7
000000001010001001000110000011111001000000000000000000
000010100000000001000000001011011111000010000000000000
000000000000001011110010010101011010010110000000000000
000000001000000001000110001011111001111111000010000000
000000000000100000000010110000011001000000110000000000
000000001001011101000110000000011111000000110000000001
000000000000000001100111010011111000100000000000000000
000000001000000000000010001101101010000000000000000000
001000000000000000000011110101111100000001000000000000
000000000000001011000111000011101101000000000000000101
000000000001001111000000010001011000100000000000000000
000000000000100101000010100000011110100000000000000000
000010100000100001000000010001101111000010000000000000
000000000001001011000011110111011110000000000000000000
001000000000000011100010000101111100001001010000000000
000000000001010000100100000001001010010110100010000010
.logic_tile 13 7
000010000000001011100110010000000000000000000000000000
000000000000001111000011010000000000000000000000000000
111000000000000101000011110001011000000010000000000000
000000000000000111000111000000011010000010000000000000
010000000000000001100110000001001101000000010000000000
010100000000000111000000001101011010000000000000000101
000000000000100001100000010011001100000010000000000000
000000000110000000000011110011011110000000000000000000
000000001111000111100111100001001100000000010000000000
000000000000100111100010010000111010000000010000000000
000100000000001000000000000011111001000001000000000000
000000000000010111000000000000001011000001000000000000
000000000000000000000111100001011001000000010000000000
000001000010010011000000001111111010000000000000000000
010000000000000000000000001000000000000000000100000000
000000000001010000000000000001000000000010001000000010
.logic_tile 14 7
000000000000000000010110000011011101111110110010000000
000000000000000000000011010000111111111110110000000000
111001001011000001100110000000001001000011000000000000
000011100000000000000000000000011110000011000000000000
110000001000000001100111100011101100101001110100000000
110000000000000000000000000000001101101001110000000000
000000000000010001000000000001001010101000010100000000
000000000000100000000000001111111001111100110000000000
000000000000001001100011110000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000100000000101100010000000001011000000110100000000
000000000000000000000100000000001000000000110000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
011000000000001000000110100011001011101001110100000000
110000000000000101000100000000001001101001110000000000
.logic_tile 15 7
000001000000000000000111000111011111000000010000000000
000010101001000000000110110000111111000000010000000000
000001000000000001100111000000011111000000110000000000
000000101000000000000100000000011000000000110000000000
000000000001001111000111000101001010000010000000100000
000000000000000001100110110000011110000010000000000000
000000000000001000010110000001001010100001010010000000
000001001010000001000100000000111100100001010000000000
000000000110100101000000000001001100000000010000000000
000000000000000000100000000000101001000000010000000000
000001001010000101100000010101111101000000010000000000
000000100000000011000010100000111100000000010000000000
000000000000000001100000000101111001000010000000000000
000000000000000000000010000000011100000010000000000010
000000000000000000000110110000001011000000110000000000
000100001000000000000010100000001000000000110000000000
.logic_tile 16 7
001010000000000101100110000001101111010100100000000000
000001000000000001000010000000111110010100100000000000
111000000000001011100110111011101010010111100000000000
000000001000000111100011000101101000000010000000000000
110001100000101101000110101001111010000010000000000000
110010100000010001000000001101111011000000000000000000
000001001100001111100011101011101000010110110000000000
000000100000000111010010101111011010000000100000000000
000011000000000101100000010111011101101111010000000000
000001100000000000010010001011101000010110000000000000
000001000000000101000110100001001001010110100100000100
000010000000000001100110110011011110101001000000000001
000001000000000001100011100001111101110110100100000000
000010100000000000000011100000011111110110100000100000
010000000000001101000110000001101110000110100100000101
110000000000000001100011100000101001000110100000000001
.logic_tile 17 7
000001000000101001100111100111011000000110100000000000
000000001110010001000100000000011111000110100000000000
111000000000001101000111110000011010000000110000000000
000000000000001011100110100000011001000000110000000000
000000000000000111100110000001101010000110100000000000
000000000000100001100000000001001101000000000000000010
000000000000001000000010011001111110000110000000000000
000000100000000001000010001011111101111111100000000000
000000000000000001100011100001011010010100000101000000
000000000000000000110010010111001010010000100000000000
000000000000001000000110010000011000000011000100000110
000100000000001011000111110000001001000011000010100000
000000000000000001100111110001011010010100000100000000
000000000000000001100110100111011111010000100010000000
110001000000000000000111000011101010010100100100000000
010010001000000000000000001111111100101001010000000000
.logic_tile 18 7
000000000000000000000110000011111010000000000000000000
000000000000000111000010000001001100000110100000000000
111000000000000101100000000111011001101000010000000000
000000000000000000000011101001011111010110100000000010
010000000000001000000110001001101010000001000000000001
110000001100001111000100001101001001000000000011000001
000000000000100111000110100011111010000110100000000000
000000001111010001000011100000001101000110100000000000
000100000000000111000010111101111110000010000000000000
000100000100001101000110000111111110101001010000100000
001001000001010101000000000000001100000000110000000000
000000100000001101100000000000011110000000110000000000
000000000000000111100000000111111110010010100000000000
000000000000001101000000000000011000010010100000000001
010000000000000101000000010000000000000000000100000000
000000000000001101100011010011000000000010000011000000
.logic_tile 19 7
000001000001011001000000010101000000000000001000000000
000010101100100111000011010000101100000000000000001000
111000000000001000000000000001001000111100001000000000
000000000000001101000000000000001000111100000000000000
110000000000010001100000000101101000110110000000000010
110000001010100000000011110000101001000110110000000000
000000000000001011100000000001001010000011110010000000
000000000000001101000011110000000000111100000000000000
001000001110000000000000000000000000000000000100000000
000000000000000101000000000111000000000010000000000110
000100000000001000000000000000011101000000110101000001
000000000010000111000000000000001010000000110000000010
000000000110000011100010000000011111110000000100000010
000000000000010000000100000000001000110000000000000011
010000000000001000000000001000000000000000000101100010
110000000000000111000000000111000000000010000000000001
.logic_tile 20 7
000000000000000011000110010000001001000000110000000000
000000000000000000010010000000011001000000110000000001
000000000000001001100011101111001011000000010000000000
000000001110001111000010110001101001000000000000000000
000001000001100011000110110001011101000001000000000000
000010101001010000000010100000011110000001000000000000
000000001100001011100111000101011001010111100000000000
000000000000101111100111110000001100010111100000000000
000000000000000001100000010101101101000010000000000000
000100000000000000000010101011101101101001010001000000
000010000000000111000110110001101011000001010000000000
000001000000000000000010001101011111000110000000000000
000000000000000000000111000111111011101000010000000000
000000000000000000000000001001101010010110100000000000
000000001110000101100000011001111010010111110001000000
000000000000000000000010101011111001101000110000000000
.logic_tile 21 7
000000000000001011000110000011111001000000010000000000
000000000000000001000010000000101110000000010000000000
111100000000000001000010100001001101010110000000000000
000101000010001001100110011001011110000000000000000000
010000000000000001100000000111001011100000000000000000
010000000000001001000000000000101100100000000000000000
000000000000001011100111101101111101101000000000000000
000000000000000011000110010101111111010000100000000000
000000000000001011100111110011001111111111000000000000
000000000000001111100011110111111010101001000001000000
000000000000001101000010011111011001010111100110000100
000000100010000101100011111001011100101001010000000100
000000001100000111000000001111101100111111010110000100
000000001100000000000011001001101010101001000000000001
010000000000001001000011110111101101111111110110000010
010000000000000101100110000001101011101011010000100000
.logic_tile 22 7
000000000000000001000010110011011110000000000000000000
000000000000000000100010001011111010000010000000000000
111000000000000011000111100000011111000011000000000000
000000000000001011000100000000001000000011000000000000
010000000000000001100110000000001000000011000000000000
010000001100000000000000000000011011000011000000000000
001010000000000111000110000011111011010100100000000000
000000000000000000000000000000001111010100100000000000
000000100000000001000011110000001100000000110010000000
000001000000000000000110110000001010000000110000100000
000000001110000000000000010101011110010110000000000000
000000000000000111000011000000101001010110000000000100
000000000000000000000000000000011000000011110010100000
000000000000000000000000000000010000000011110000000100
010000001110000111000000010101111101101001010110000100
010001000100000000100011000001111000111110110000100000
.logic_tile 23 7
000010000110001000000011100000000000000000000000000000
000011101110000011000010010000000000000000000000000000
111000000000001101000111010000000000000000000000000000
000000000000000001000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000001101101001010110100000000000
000000000000000000000000001011011001100000000000000000
000100000000000000000000011001011001010110100000000000
000000000001010000000011011001001000000000010001000000
000000000000100000000011100000000000000000000101000000
000000000001000000000000001001000000000010000000000000
010000000000000000000000000000000000000000000000000000
000010000100000000000000000000000000000000000000000000
.logic_tile 24 7
000000000000100000000000000000000000000000000000000000
000000000000010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000011010110000000000000000
000000000000000000000000000000001001110000000000000000
000000000000000000000000000000000000000000000000000000
000000001100001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010100010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 7
000010100000000111100011100000000000000000
000001010000000000100000001011000000000000
111000000000000000000111111000000000000000
000000000000001001000011011101000000000000
001000000000000000000000001000000000000000
000000000000001001010010001101000000000000
000000000000000000000010010000000000000000
000000000000000000000011001001000000000000
000010000000000000000000000001100000000100
000000000000000011000010000011100000000000
000000000000000000000010010000000001000000
000000000110000000000011010101001101000000
000000000000000000000000001000000001000000
000000000000000000000000001001001101000000
010000000000000000000000000000000000000000
010000000000000000000000001101001000000000
.logic_tile 26 7
000000100000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000100000001
000000000000000000000000001011000000000010000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 7
000000000000000101000000001101001100111000010001000000
000000000000000000000011100001101010110000000000000000
111000000000000001000000010111011000110000000000000000
000000001000000101000010000001001011001111110000000000
110000000000001101010000001111011100110000000000000000
000000000000001111000011101001101001001111110000000000
000000000000000001100000011001001101111000010001000000
000000000010000000000010000011111011110000000000000000
110000000000000101100000010000000000000000000100000000
000000000000000000000010100000000000000010000000000000
000100000000000001100000001001111100100000000100000000
000000000000000111000000000001001010111001010000000000
000000000000000101100000010000000000000000000100000000
000000000000000000000010100000000000000010000000000000
000000000000000000000000001101111100100000000110000001
000000000000000000000000000001001010111001010000000010
.logic_tile 28 7
000000000000000011000010100101000000000000001000000000
000000000000000101100000000000001110000000000000000000
111000000000000000000000010101001000001100111100000000
000000000000000000000011100000001001110011000000100000
110000000000000101100011010101001000001100111100000000
000000000000000101000010100000101011110011000000000001
000000000000000000000000010000001000001100110100000000
000000000000000000000010000000001000110011000000000001
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000001000000000000011000000000000000000000000000000
000000000000000101100000001101111101110000000100000010
000000000000000000000000001001111101001111110000000000
010000000000000000000000000001000000001100110100000010
100000000000000000000000000000001100110011000000000000
.logic_tile 29 7
000000000000000000000110001101111100110000000000000000
000000000000000000000100001011101100001111110000000000
111000000000000001010010010011001010111000010000000000
000000000000000001000110100111001101110000000000000000
110000000000000011100011001001111011111000010000000000
000000000000000000000100000101111101110000000000000000
110000000000000001100110001011011000111000010000000000
000000000000000000000010011011011001110000000000000000
110000000000000000000111011011111110100000000100000000
000000000000001001000010110001011101111001010000000001
000000000000000001100110011101101110100000000100000000
000000000000000000000010000001111111111001010000000000
000000000000000000000011110000000000000000000100000000
000000000000001001000010110000000000000010000000000000
000000000001000000000000001101001110100000000100000000
000000000000000000000011100001111111111001010000000000
.logic_tile 30 7
000000000000001000000000001111011001111000010000000000
000000000000000111000010101011011011110000000000000000
111000001010000001100111001011001001111000010000000000
000000001000000001000000001101011000110000000000000000
110000000000000101000000001101011010110000000000000000
000000000000000000000010100101111100001111110000000000
110010000000110001100110011101011100110000000000000000
000000000001110000000010001011011110001111110000000000
000000000000101000000000000000000000000000000000000000
000000000000011011000000000000000000000000000000000000
000000000000000000000110010000000000000000000100000000
000000000000000000000010100000000000000010000000000000
000000000000001000000000001111101110100000000100100000
000000000000001011000010010001111000111001010000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010100000000000000010000000000000
.logic_tile 31 7
000000000000000000000110001101101111100000000110000010
000000000000000000000000000001111010111001010000000000
111100000000000111100010000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000100001000111100000001011101101100000000100000000
000011000000100000100010101001111000111001010000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011100000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
110000000000000000000000001001001111100000000100000000
000010000000000000000011100001111010111001010000000000
000000000000000000000000001101001101100000000100000000
000000000000000000000000001001011000111001010000100100
.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 8
000000000000000000
000000000001100000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.logic_tile 1 8
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 2 8
000000000000000000010000000000001000111100000001000000
000010001100000000000011100000000000111100000000010000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000011110000100000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000011100000011110000000000
000010000000000000010000000000000000000011110000000100
000000000001010001000000000000001000000011110000000000
000000001000000000000000000000010000000011110000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
.logic_tile 3 8
000011000000000000000111100000001000000011110000000000
000001000000000000000000000000010000000011110001000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110001000000
000000000000000000000000000000010000000011110000000000
000100000000000000000000000000001100000011110010000000
000100010000000000000010100000010000000011110000000000
.logic_tile 4 8
000000000101100000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
111000001100000011100000000000001001000011000001000000
000000000000000000010000000000011011000011000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000011100000000000000010110000000000000000000000000000
000000000000100000000000000000011000000011110000100000
000001010001000000000000000000000000000011110000000000
001000000010000000000000000000000000000000000110000000
000000000000000000000000000000000000000010000000100010
000011101010000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 5 8
000001000000000000000000000101011101100001000000100000
000010000010001011000000000000111011100001000000000000
000001000000000111100000010000000000000000000000000000
000000100000000000100010110000000000000000000000000000
000000100000000011100000010001101101111111000000000000
000000000000000000100010000001011001101001000000000000
000000000110010000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001010000000110100000001100000011110000100000
000000000000100000000000000000010000000011110000000000
000000000000000000010000000000000000000000000000000000
000000001000010000000000000000000000000000000000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000000000000011110010000000
.logic_tile 6 8
000001000000000000000110000000011000000011110000000000
000010100001010000000010010000010000000011110000000010
111000000000001111000110100000011010000011110000000000
000000000000000011100100000000000000000011110000000000
010000000001110011000110100000001110000011110000000000
110001000011110000000100000000000000000011110000000000
000000000111001111000110100001101011111111000000000000
000000000000001111110100000111001000101001000000000000
000000000000000000000000000001011011100001000000000000
000000010000000000000000000000101011100001000000000000
000000000000000001000000000000001000000011110000000000
000000000000000000100000000000010000000011110000000000
000000001010001000000000000000011100000011110000000000
000000000000000111000000000000000000000011110000000000
010000100001000000010000001000000000000000000100100001
000000010001011011000000000111000000000010000000000000
.logic_tile 7 8
000000000000011101100011110001100001000000001000000000
000000100000000111000110100000101001000000000000010000
000000000001010101100110100001100001000000001000000000
000000000000101011000011010000001000000000000000000000
000000001010000001000000000101000000000000001000000000
000000000000000000100011000000101001000000000000000000
000001000000000000000011010001000000000000001000000000
000010100000000000000110100000001000000000000000000000
000110000000000000000000000011100001000000001000000000
000001010010000000000000000000101011000000000000000000
000000000000000000000111110101000001000000001000000000
000010100000000000000111100000001011000000000000000000
001000000000000000000000000001000001000000001000000000
000000000000100000000000000000101101000000000000000000
000000000000100000000000000000001000111100000000000010
000000010001010000000000000000000000111100000000000000
.ramt_tile 8 8
000000010000001000000000000000000000000000
000000010000001011000011101111000000000000
111000010000000000000000000000000000000000
000000010000000000000000001111000000000000
110001000111000001000010000000000000000000
010000000001010000000010010001000000000000
000000000000000000010000000000000000000000
000000000000000111000000001101000000000000
000010100001010111000000010011000000000000
000001000000100000000011111001000000001000
000000000000010011100111001000000001000000
000000100000000001000100000101001100000000
000000000000100000000111000000000000000000
000000000000000000000110010101001011000000
110000000000000000000000001000000001000000
010000010000001001000000000111001101000000
.logic_tile 9 8
000000000000000000000000000000000000000000000100000001
000000000000000001000000000001000000000010000011000000
111100001010000000000000001000000000000000000100000000
000100000100100000000000001011000000000010000001000100
110010000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001000000000000001000000000000000000101000000
000000001011001111000000000101000000000010000001000010
000100000000000011000000010000000000000000000000000000
000100010000010000000011110000000000000000000000000000
000000101000000000000111000000000000000000000000000000
000000001011010000000100000000000000000000000000000000
000000100001110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001010000000000000000000000000000000000100100101
000010110010100000000000000011000000000010000000000100
.logic_tile 10 8
000001000110001000000010110000011100000000110000000000
000000000000000001000010000000001101000000110000000000
111000001100001101100000000011001001100010110001000000
000001001010001111100000000000111010100010110000000000
111000000000100101100011101011111000001111110000000000
110100001000010001000100000001101010001001010000000000
000010100000000000000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000000000000000011000000010001011000010110100000000000
000000010000000000000011000001101110100000000010000000
000000001000000011100011100000000000000000000101000001
000000000000000000100100000101000000000010000000000000
000000010100000111100010000000000000000000000100000001
000000000000000000100000001101000000000010000000100000
011000000000000000000000000000000000000000000110000100
000000010000000000000000000011000000000010000001000000
.logic_tile 11 8
000000000000000011100000010000001101110000000000000000
000001000000000000100011110000011010110000000000100000
111000000000000001100000010000001011110000000001000000
000000000001000000000010110000011000110000000000000000
011000100000100111000111100000001101110000000000000100
010000000000000000100000000000011011110000000000000000
001000000001000101100110100111011001010110100000000000
000010000000000000000011000001111111100000000010000000
000000000000000000000110101000000000000000000100000011
000000010000000000000000001011000000000010000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000010001101000000000010000000100000
000000000000000000000110000000000000000000000101000000
000100000000000000000100000101000000000010000000000000
010000000000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
.logic_tile 12 8
000000000000000001000010010111111001100000000000000000
000000000000000001000010111001011000000000000000000000
000001000000001111000110010001011100100000000000000000
000010000000000001000010010000011011100000000000000000
000000000000000001100011110000011001110000000000000001
000000000000001001000010110000011000110000000010000000
000000000000000011100011110011011010100000000010000000
000000001000000101100110000101001000000000000000000000
000000001010001111000111010011001000000010000000000000
000000010000000001000111101101011101000000000000000000
000000000011001101100000001011101111001111110000000000
000000000000001101100010001101001000001001010000000001
000000000000000101100000011101101110100000000010000000
000000001000000000000010001001011010000000000001100100
000000000000000001000000000111111011000010000000000000
000000010010000001100000001011011100000000000000000000
.logic_tile 13 8
000001000000000101100010000001111001110110100000000000
000000100000000000000010010000011001110110100000000001
111000001110000001000011000011101010100000000001000001
000000000010000101000111110101001000000000000001000011
010000000000000111100110010000011111110000000001000001
010000000000001001100010000000001000110000000000000000
000000101110100001100111000111111010100000000000000000
000010100001000000000111000111101011000000000000000000
010101000000100001100111100001101101110110100000100000
110110010001010000000100000000001001110110100000000000
000000000000001000000000000000001010110000000001000000
000000000000001001000000000000001000110000000000000000
000000010000000000000000001001011010010110100000000000
000000000000001001000000001101111011101000010000000010
010000000000001000000110000000000000000000000101000000
000000010000101001000000001011000000000010001000000100
.logic_tile 14 8
000100000110000000000110010000000000000000000000000000
000100000000000000000010100000000000000000000000000000
000100000000001101100000000101101001000000000000000001
000101000001011111000000001001011000000110100000000011
000001000110000101100111110101101010101001010000000100
000010000000000011000111110101011101010100100000000000
000001000000001111100011100000001100110000000000000000
000010100000001111100100000000001010110000000000000000
000000000000100011000000010000000000000000000000000000
000010011000010111000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011010100000000000010000001100110000000000100010
000000001100010000000011110000001011110000000000000000
000001000000000000000000000001111010000010000000000001
000010010010000000000000001101011111000000000000100000
.logic_tile 15 8
000000000000000000000000010111111000111110110010100000
000000000001011001000010000000011000111110110000000000
000000001110000001100010010101101001010100100000100000
000010101111010000000110010011111110111110110000000000
000001000010000000000000000001111000000001000000000000
000000100000000000000000000000011000000001000000000000
000000000000000001100110000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000100001000000111100000000000011001110000000000000000
000000000000000000000000000000011100110000000000000010
000001000000000000000000000011011111100000000000000000
000000100000000000000000000000101010100000000000100010
000000000000001000000000001001111010111111110000000000
000000011010000101000000000011101101100110100000000000
.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000011101000111010001101111000000010000100001
000010000000100001000010100000011000000000010000000010
110001000000001011100000000000001011110000000000000000
010000000000000111000000000000001011110000000000000001
000000000000000000000110000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000010000011000000000110000000000
000000010000000000000011100000011010000000110000000000
000100000000010000000000000001101001000001000000000000
000100000000100000000000000000111110000001000000100000
000000000000000000000111000000000000000000000000000000
000000000000000000000111010000000000000000000000000000
011001001100000000000000000000000000000000000101000010
000000010000000001000000001111000000000010000000000000
.logic_tile 17 8
000000000000000000000110011111111100000000000000100000
000000000000000000000010011101101101000010000000000000
111000000000001000000111100001111000000110100000000000
010000000000000001000110011101011001000000000000000000
110000000010001001100000010101101111000000010000000000
110000000000000001000010000000101111000000010000000000
001000000001001001100111010011011111000000010000000001
000000000000000101000011010000101010000000010000000010
000100000000000000000000010000001111000000110000000000
000100010000000000000011010000011010000000110000000000
001000001110000001100111000101111111000010000000000000
000000000000000000100100000000101111000010000000000000
000001010000001000000111110101011000000000010000000010
000000100000001111000111010101011001010110100000000000
010001000000000001100010111000000000000000000100000010
000010110000000000100010011011000000000010000000000000
.logic_tile 18 8
000010100000000000000011100111111001100000000001000000
000000001100000000000000000000101011100000000000100010
111000000000000011000011100000000000000000000000000000
000000000000000000000111010000000000000000000000000000
110000001010010111100000000000000000000000000000000000
010000101100100000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001010000111100000000000000000000000000000000000
000000010000000000100010010000000000000000000000000000
000010001110001000000110000101011101101001110011000000
000001000000001101000011110000011101101001110000000000
000000000001010000000000001001011001111101010000000001
000000001010100000000000001001111100010000100000000000
010000000000000000000000000000000000000000000100000000
000000010000000000000011100011000000000010000000000000
.logic_tile 19 8
000000000000010111000000000000011010110000000001000000
000000000000000111000011100000011110110000000000000000
111000000000000111000111000001101010110110100001000000
000000000000000001000111100000001011110110100000000110
010000000000000011100111011011011001000001000010000000
010000000000001001000111001101111010000000000000000000
011000000000000011100010100000000000000000000000000000
110100000000000000100011010000000000000000000000000000
000001000000000000000111100001001011010110100000000001
000010010000000000000100000001001001101001000000000000
000101000010001000000000000000011101110000000000000001
000110000010000011000000000000001000110000000010000000
000000010000000111100000000000000000000000000100000100
000000100000000000000000001101000000000010000000000000
000000000000010000000000011000000000000000000100000100
000000011000000000000010111111000000000010000000000000
.logic_tile 20 8
000000000000000011100010010011101111000010000010000001
000000000000000000100010101111111001000000000001000000
111000000000001111000110010001011011101001110000000001
000000001100000001000010010000101001101001110000000000
010000000000001000000111010000011010110000000000000000
110000000000000001000010000000001101110000000000000000
000010100000001011000010000011111001000010100000000000
000000001000000111100110011101001000010000100000100001
000010001110110011100011100101101000010001110000000000
000001110001110111100011110000111100010001110000000000
000000000000000000000010010101100000011111100000000000
000000000000000001000011100011101010010000100000100000
000010100010000000000011101011101101010100100000000000
000101000000000000000010001001111101101001010000000000
010010001001000000000000000000000000000000000100000000
000001010000100000000000000001000000000010000000000000
.logic_tile 21 8
000000000000000000000000010101101111000000000000000010
000000000000000001000010110001001011000110100000000000
000000000000000001100000000111101010000011110000000000
000000000000001101000000000000100000111100000000000000
000000001000001101000010011111101101000001010000000000
000000000000000101100011110001101111000110000000000000
000001000000000111100011000000001000110000000000000000
000000001100000011110000000000011101110000000000000000
000000000100000001100111111111101101101000000000000000
000000010000010000000010001011101111010000100000000000
000000000000000000000000000101000000001111000000000000
000000000000000000000010010000101010110000110000000010
000000000000001000000000000111111000000001010000000000
000000000000000101000000001011101011000110000000000010
000000000000001000000111001111111010010110100000000000
000000010100000001000010000111101011000001000000000000
.logic_tile 22 8
000000000000001011100110100101011101111101010001000000
000010100000001111100010000111001101111001110000000000
111000000000001111000011101001001110010000000000000000
000000000000010001000111100001011000110110100000000000
110000000000000000000111000000000000000000000000000000
010000100000000101000100000000000000000000000000000000
000000000000000111000000011001101010101000000000000001
000000000000000000000011001111111101010000100000000000
000000000000010001100111010001101001111101110000000000
000100000000100000000111011001111100101000010000000000
000000000000000101100110010101111001101011110000000000
000000000000000111000011010011001101000110000000000101
000000000000000101100111100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000010000000000000011011101000000000010000000000000
.logic_tile 23 8
000000100000000000000000000000000000000000000000000000
000001000000100000000011010000000000000000000000000000
111000001011000011100000000011001111101001110001000001
000000001100000000100000000000011011101001110000000000
011000000000110000000000000000000000000000000000000000
010000000001110000000000000000000000000000000000000000
000010100000000000000000010000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000000000000001000000000010000011000110000000000000000
000000010000001001000011100000001101110000000000000010
000000000000000011100000001000000000000000000100000000
000001000000001111100000000011000000000010000000000000
000000001000010000000111101000000000000000000100000000
000000001000000000000100000011000000000010000000000000
010000000001000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
.logic_tile 24 8
000000000000000000000000000011011110010110110100000000
000000000000000000000000000000001100010110111000000001
111000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110000000000011100000010000000000000000000000000000
000001010000000011110011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000010000000000000000000000000000000000
000010010000000011000000000000000000000000000000000000
.ramt_tile 25 8
000000010001010111100010001000000000000000
000000011110100000100000000011000000000000
111000010000000000000000000000000000000000
000000010000000000010000001011000000000000
110000000000000000000111001000000000000000
010000001010000000000010001011000000000000
000010000000100000000000011000000000000000
000000000001010000000011001101000000000000
000000000000000000000011111001000000000000
000000000000000000000011101111000000001000
000010000000000001000010001000000000000000
000000000000001001000110010011001011000000
000010100000000000000111000000000000000000
000000000000000000000000001101001111000000
110010100010000001000110101000000000000000
110000010110000000000100001011001001000000
.logic_tile 26 8
000000000000010000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
111000000000001000000010000000011000110000000001000000
000000000000001011000100000000001001110000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001001000000000001001001100111001010001000000
000001000000001011000000000101001110100000000000000000
000000000000001000000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
010000010000000000000000001001000000000010000010100000
.logic_tile 27 8
000000000000001000000000001111101111111000010000000000
000001000000001111010000001001011000110000000000000000
111000000010000001000110100000000000000000000000000000
000000000000001001100011100000000000000000000000000000
010000000000001000000011101111011011110000000000000000
110000000000001111000000000001111011001111110000000000
000010100000000000010111000101111110111000010000000000
000010000000000101000011100111111010110000000000000000
000000001100000011100000000011101111110000000000000000
000000001010001111000000000001101011001111110000000000
000000000000001000000110111101111101111000010000000000
000000010000000101000010001001101010110000000000000000
000000010000000011100000010001101101010110110100000000
000000000000001101000010100000001101010110110000000100
000000000000000000000110110011001111010110110100000011
000000010000001101000011110000001111010110110001000000
.logic_tile 28 8
000000000000000000000110110101100001000000001000000000
000000000000000000000011110000001010000000000000000000
111000000000001101100000000011001000001100111100000000
000000000000000101000000000000001001110011000000000000
110000000000001000000000010101001000001100111100000000
000000000000000101000010100000101110110011000000000000
000010100000001101100000000000001000001100110100000000
000000000000000101000000000000001010110011000000000001
000000000000101000000000001111111110110000000100000000
000000000001010101000000000011011001001111110000000000
000100000000001000000000000000000000000000000000000000
000000010000001001000000000000000000000000000000000000
000000010000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000010001100001001100110100000000
100000010000000001000011100000001000110011000000000000
.logic_tile 29 8
000000000000000101100000010001011011110000000000000000
000000000000000000000010001001001110001111110000000000
111001000000000000000000001111101010111000010000000000
000010101100000000000000000101001011110000000000000000
110000000000000101100000010000000000000000000100000000
000000000000000000000010000000000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000100000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 30 8
000000000000000000000010010000000000000000000000000000
000100000000000000000010110000000000000000000000000000
111000000000000001000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000011001101000100000000110000000
000000000000000000000010110001111001111001010000000000
110000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000001000000000001111001000100000000100000000
000100000000000111000000000001111001111001010000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001011011010100000000100000000
000000010000000000000000000001011011111001010000100000
.logic_tile 31 8
000000000000000101000000001001001100110000000000000000
000000000000000000100011100001001001001111110000000000
111000000000000001000110001011001100110000000000000000
000010000000000101100010111111101011001111110000000000
110000000000000101000000001101111000110000000000000000
000000000000000000100011101101101001001111110000000000
000000000000000000000110000001001011111000010000000000
000000000000000101000010110011101010110000000000000000
000010100000001111100000010101001111111000010000000000
000001000010001011000010100011111101110000000000000000
000000000000000000000000011001011001111000010000000000
000000010000000000000010000001111001110000000000000000
000000010000000000000000010000000000000000000100000000
000000000000000000000010100000000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000010000000000000010000000000000000010000000000000
.logic_tile 32 8
000000000000000101100000000101000000000000001000000000
000000000000000000000011100000101001000000000000000000
111000000000000101100000000101001001001100111100000000
000000000000000000000000000000101000110011000000000100
110000000000000111000010110001001000001100111100000000
000000000000000000000110100000001010110011000001000000
000000000000001000000000000000001001001100110100000010
000000000000000101000000000000001010110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000010000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000
.io_tile 33 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000001000000
000010000000000000000000000000000000000000000000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 3 9
000000100000000000000000010000000000000000000000000000
000010000000010000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000010101010010000000000000000000000000000000000000000
010000000100100000000000001000000000000000000100000000
010000000000010000000000000011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 4 9
000000000110000000000011101101011110000000000000000000
000000000000000000000010011001101101000010000010000000
111000000000001011100111010101111000110100010110000000
000000000000001011100110000000101110110100010000000000
010000000000000111100000010101111000110100010100000000
010000000000000000100010000000011100110100010000000001
000000100000001000000111100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000001000000001000010000010101101000110100010100100001
000000000000000111000011100000011110110100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000101111000110100010100000000
000000010000001011000000000000001010110100010000000000
001000011100001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
.logic_tile 5 9
000000000000101111100000000001100000000000001000000000
000000001000000011000000000000001101000000000000000000
000000001010000001000011110011101000001100111000000000
000000000000000000100011010000101110110011000000000001
000000000000000000000111100011101001001100111000000000
000000100000000000000000000000001001110011000000000001
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000101111110011000000000000
000000000000000001000111010001101001001100111000000001
000000000000000000100111010000101100110011000000000000
000100000001001111000000000111001000001100111000000000
000100000000000011100010000000001100110011000000000100
000000000000000001000000000011001000001100111000000000
000000000000000111000011100000101011110011000000000000
001000000000000000000010000001001000001100111000000000
000000000000000000000000000000001000110011000000000000
.logic_tile 6 9
000000000000100000000000010111011011000010000001000000
000000000000011111000011111011111000000000000000000000
111010100000000000000000000000000000000000000101100000
000000000000001001000000001011000000000010000000000010
010010001100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000010110000000000000000000000000000
000100100001000000000111100000000000000000000101000001
000110010000000000000011000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000000010000010011110000000000000000000000000000
010000001000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
.logic_tile 7 9
000100000000000011100000010001111100001011100001000000
000100000010000111100011010000111001001011100000000000
111000000000000001000011100000000000000000000000000000
000001000000100000100000000000000000000000000000000000
110001000000100000000000000000000000000000000000000000
010010000001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000010001011000110100010100000011
000001000000000000000011000000001000110100010000000010
000000000000000000000111000000000000000000000100000001
000000000010000000000000000000000000000010000000000010
000010000000000000000111000001001110110100010101000000
000001000000000000000010010000011111110100010000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.ramb_tile 8 9
000000001000100001000010001000000000000000
000000110000010000100000000111000000000000
111000000000000000000000000000000000000000
000000000000000000000000001001000000000000
000000000000000000000000001000000000000000
000101000000000111000000000011000000000000
000000000001011001010111001000000000000000
000000001100000101000000001011000000000000
000000000001100000000000001111000000001000
000000000000000000010000001101000000000000
000000000000000000010010001000000000000000
000000000100001111000010010101001010000000
000000000000000001000000010000000001000000
000000001100000001100011000111001101000000
010010000001000101000000000000000000000000
110000011010010000100000000001001111000000
.logic_tile 9 9
000000001010000111100010100011011011111000100000000000
000000000000000111100100000000101000111000100000000000
111000000000000000000000000011011000010001110000000000
000000000100000011000010110000111011010001110000000010
010000000000000000000011010011001001111000100000000000
110000100000000000000010000000111100111000100000000010
001000000000111000000000000000000000000000000000000000
000000001011010001000000000000000000000000000000000000
000000000000000000000011100111011101001011100000000000
000000010000000000000011100000011101001011100000000000
000000001010001000000011110000000000000000000000000000
000000000010000001000111110000000000000000000000000000
000000000000001000000000000000000000000000000110000000
000000000000001011000000000001000000000010000000100000
010001000000100000000000000000000000000000000110000001
000000110001000000000000000001000000000010000000100000
.logic_tile 10 9
000000000000000101100111000111001001111000100000100001
000000000000000000000010110000011101111000100000000000
000000000100000011100000010111101010111000100000100000
000000100000000000000011010000001100111000100000000000
000000000000000111100011110011111000111000100000000010
000000000000001101000011000000001110111000100000000000
000000100000000000000110000101111100010110000000000000
000011000000000000000010101011111110111111100000000001
001000000100001011000010000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000000000000000001000000010001101011010110100001000000
000000000000001001100010000101111011100000000000000000
000000101010000001100000000011101010111000100000000000
000000000010001001000000000000011001111000100000000000
000000000111000001000000000011101100101110000000000100
000000010000000000100000000000001000101110000000000000
.logic_tile 11 9
001000000000000000000000000101101101001011100000000000
000010100000000000000000000000101100001011100000000000
000000000000001111000011110111011010111000100000000000
000000000000000001000010000000101011111000100000100000
000001000000100000000011110101111000001011100000000000
000010100001000000000010000000111110001011100000000000
000010100000001001100000000111101101111101010000000000
000001000000000001000011101011101010111001110000000000
001000100000001011100011100101111001001011100000000000
000000000000000001100000000000101101001011100000000000
000010100000001011100000000111101010001011100000000000
000000000001010111110010000000011111001011100000100000
000000000000000001000011100011001011111000100000000010
000000000001010000100010010000111000111000100000000000
000000000000000011000010001001101100111111010000000010
000000010000000000100000000011101101101001000000000000
.logic_tile 12 9
000000000001000111100111110000000000000000000000000000
000000100000001111000011110000000000000000000000000000
000000000000000001100010010001011000100000000001000000
010000001000001011000010000000001101100000000000000000
000000000000000111000000011011011100000001000000000000
000001000000000011100010000111001100000000000000000000
000001001000000111000110000001011011100000000001000000
000000100000001011000000000000111001100000000000000000
000000000000001001000110101101011011100000000000000000
000100010000101011100000001111001101000000000000000000
000000000000001111000000000001111010000001000000000000
000000000000000001000010010000101000000001000000000000
010100011010100011100000000000001000000011000000000010
110100000000010000000000000000011110000011000000000000
001000000001000001000011100011101011100000000000000000
000000010000000000000100001101001000000000000000000000
.logic_tile 13 9
000000001000000111000000010011101110000000010000100000
000000000000000001000011100000111000000000010011000010
111000000000001000000110110001111000100000000000000000
000000000000000101000010000000011000100000000000000001
110010100000001001100110000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000000000000001101100110010001011010000001000000000000
000000000000000101010010000000011111000001000000000000
001000000000000000000000000101111011100000000000000000
000000001000000000000000000000011110100000000010000000
001000000001000000000110000101111111000001000000000000
000000000000001111010000000000011110000001000000000000
000010010000000000000000000000001010110000000000000000
000001000000000000000011000000001011110000000010000000
110000000000001001100010000001001011111110110100000000
010000010001001011000000000000101001111110111000000000
.logic_tile 14 9
000000000000000000000010000000001100110000000000000000
000010000000001011000000000000001101110000000000000000
000000000000000101000010011001111010010110100000000000
000000100000000000100011010001111010101000010000000001
001000000000001111100111100001101101110110100000000000
000000000000000001100100000000101100110110100001000100
000000100110001000000110000000001010110000000000000101
000000000000001101000000000000001001110000000000000000
000000000000100001100000010000001100110000000000000000
000000000001000000100011000000001000110000000000000000
000100000000000111100000010000001111110000000010000000
000000000000001001000011000000001100110000000000000000
011000010000000001100000010001101100110110100000100000
110100000000000000100010010000101011110110100000000000
000000000000000001100000001011111110100000000000000000
000000010000000000100000000101101111000000000000000000
.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111000000000000001000000000000011111110000000000000000
000000000000000000100000000000001011110000000010000000
110000000010100000000000000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000000100000001000000000010000011111110000000000000000
000000000000000001000010000000001010110000000010000000
000000000000100000000000000000000000000000000100100000
000000010000010000000000000001000000000010000000000000
000000000010000011100000001000000000000000000100100000
000000000000000000100000000001000000000010000000000000
001000000100100000000111101000000000000000000100000000
000000000000010000000000001111000000000010000010100000
010001000000000001000111001000000000000000000100100000
000000110000100000100000000011000000000010000000000101
.logic_tile 16 9
000001000110000001000000001001101100100000000000000000
000000000000000000100000000011101100000000000000000000
000000000000001111100111101001101110100000000000000000
000000000000000111100110111011001110000000000000000000
000000000000000000000000011101001100100000000000000000
000000000000000000000010110001101100000000000000000000
000001001010000000000110000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000000000001000000110100000000000000000000000000000
000000000010000101000000000000000000000000000000000000
000000010001001111000000001001011001010110100000000001
000000000000000111000000001001001011101000010000000000
000000000000000000000111001111101110100000000000000000
000000010000000000000100001001101110000000000000000000
.logic_tile 17 9
000000000000000000000000000001101011110110100001000000
000100000001010111000010010000001101110110100000000001
111000000000000001000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000001001000000000000000000000000000000000000
000000001111000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
110000010000000000000000000001000000000010001000000001
000001000000010111100000010000000000000000000000000000
000000100000100000000011010000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
010000000110000000000000001000000000000000000100000001
000000010000000000000000000011000000000010000000000000
.logic_tile 18 9
000000000100000000000111100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011001111101101100000000000000000
110000000000000000000000000101111110000000000000000001
000000000000001001100000001011101110100000000000000000
000000000000000001000000000101111001000000000000000100
000000000000000111000011101000000000000000000100000001
000000010000000000100000001111000000000010000000000000
001010000000000000000010001000000000000000000100000100
000000000000000000000011011011000000000010000000000000
000000010000110000000011100000000000000000000000000000
000100000000110000000000000000000000000000000000000000
011000100000000001000011000000000000000000000111000000
000001010000000000100011010011000000000010000000100100
.logic_tile 19 9
001000000110000000000000010000011110110000000000000000
000010100000000000000010110000011001110000000000000000
111000001000000000000000000101001111100000000000000000
000000000110100000000000000011001101000000000000100000
010000000001010001100111000000000000000000000100000000
110000000001100000100011011111000000000010000000000001
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000011000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000000000000000000011000000000000000000000100000000
000000000110000000000111101101000000000010000000000000
000000000000000001000011001000000000000000000100000000
000100000000000000100000001011000000000010000000000000
000000000001000000000000001000000000000000000100000000
000000010000001111000010010111000000000010000000000000
.logic_tile 20 9
000000001111000000000000010000000000000000000000000000
000000000010001111000011000000000000000000000000000000
111000000001001000000000000000000000000000000000000000
000001000000100111000011110000000000000000000000000000
010000000001010000000000001101101100100000000000000000
010000000000000000000000000001101111000000000000000000
000000000000011000000000011001101110100000000000000000
000000000000000111000010000101101101000000000000000001
000000000000000111000111110000000000000000000100100100
000000010000000000000011000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000010000000111000111100000000000000000000100000000
000000000000000000000000001011000000000010000001000100
010000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 21 9
000000000110001000000000010111100000000000001000000000
000000000110000111000011010000101100000000000000001000
111000000000001111100000000001001001111100001000000000
000000001100100111100000000000001000111100000000000000
010000000100000000000000010101101001111100001000000000
010000000000000000000010000000001010111100000000000000
000000100010000111100000000011001000110110000000000100
000000001010000111100000000000101101000110110000000000
001000000000101000000010001101101010010111110000000001
000000010001011001000011000001010000010100000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000010000100000000010000111000000000010000000000000
.logic_tile 22 9
000000001000000111100111000001001000111101010000000010
000000000001011001100000000111011111010000100000000100
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000011000110000000000000000
000000000000000000000000000000011000110000000000000010
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000010100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000101100110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 23 9
000000001010000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000010100000000000000000000001011101111001010000000000
000000000000000000000000001111011110100000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
.logic_tile 24 9
000000000000000000000000000001101011110100010111000000
000000000000000000000000000000011111110100010000000000
111001000000000001000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
.ramb_tile 25 9
000000000000010000000011100000000000000000
000000010000001001000000000001000000000000
111000000000000000000000011000000000000000
000000001000000000000011011111000000000000
000000000000000000000010000000000000000000
000000001100000001000110011101000000000000
000000100000000111100000000000000000000000
000000000000000000100000001001000000000000
000000000000000000000000001111000000001000
000000000000000000000000000011100000000000
000000100000001001000010010000000001000000
000001001110001101000111010101001101000000
000000000000000000000000001000000001000000
000000000000000000000010011011001001000000
010000000000000000000000010000000001000000
110000010000000000000011001101001100000000
.logic_tile 26 9
000000000000000000000111010001101001110100010100000000
000000000000000001000010000000011110110100010000000000
111010000000000001000110010001101100110100010110000000
000000000000000001000010000000001111110100010001000000
110000000000000111000110000001101010110100010100000000
000000000000001101000000000000001010110100010000000000
110000000000000000000000000001101000110100010100000000
000000000110000000000000000000011110110100010000000000
110000000001011011000000010001111000110100010111000000
000000010000100001000011010000011101110100010010000001
000000100000010001100010000001101010110100010100000000
000000010000000000000100000000011100110100010000000000
000000010000100000000000000001111100110100010100000000
000000000000010001000010010000001000110100010000000000
000010100000000001000000000001111001110100010100000000
000000010000000000100000000000011101110100010000000000
.logic_tile 27 9
000000000000000000000000000000000000000000000100000001
000000000000000000000000000000000000000010000000000000
111101000000000000000000000000000000000000000000000000
000010101000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010100000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010100000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000001111010110100010110000000
000000010000000000000000000000011100110100010000000110
.logic_tile 28 9
000000001110000101000000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
111000000000100000000010110001011010110100010100000000
000000000001010101000011100000011000110100010000000100
010001000000000111100111100101011101110100010100000000
110010000000001001010110100000001000110100010001000000
000000000000000111100011100001011001110100010100000000
000000000000000000000000000000011001110100010000100000
000011100000000000000000000101011100110100010100000000
000001000000000000000000000000011010110100010000000100
000000000000000101100110100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011010110100010100000000
000000010000000000000000000000001011110100010000100000
.logic_tile 29 9
000000000000000000000111101001111011111000010001000000
000000001110000000000100000001101011110000000000000000
111000100000001111100110100111101011111000010011000000
000001000000000111000100001001011000110000000000000000
110000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001001100111011101011111110000000100000000
000000000000000001000111110001111001001111110000000000
000000000000001000000111011101101101110000000100000000
000000000000000101000111101101011110001111110000000000
000000000000000000010000001101101101110000000100000000
000000010000000000000000001101011001001111110000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001000111100011100011000000001100110100000000
100000010000000000100100000000001010110011000000000000
.logic_tile 30 9
000000000000000000000111000001101001110000000000000000
000000000000001011000000000001111011001111110000000000
111000000000000001000110110101111011111000010000100000
000000000000000101000010000011101100110000000000000010
110000000000000000000111001101001111111000010000000000
000000000000000011000000000001011001110000000010000000
000000000000000101100111011011011000110000000000000000
000000000110000000000010001101101010001111110000000000
110000000000010001000111010101011000111000010000000000
000000001010100000100110101101011000110000000000000000
000000000000000111000000000000000000000000000100000000
000000011110000000100010000000000000000010000000000100
000000010000000000000000010000000000000000000100000000
000000000000000000000010100000000000000010000000000000
000000000000000000000000001001111100100000000100000011
000000010000100000000000000001011101111001010000000000
.logic_tile 31 9
000000000000000111100110100101000001000000001000000000
000000000000000101100000000000001000000000000000000000
111011100000000000000000000001001001001100111100000100
000001001110000011000011000000001010110011000000000000
110000000000001000000010100001001000001100111100000001
000000000000000101000010100000101011110011000000000000
000000000000001000000000000000001000001100110100000000
000010000000000101000000000000001000110011000010000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000111100000000000000000000000000000000000000000000
000000010000000000000000000101000001001100110100000000
000000000000000000000000000000101001110011000001000000
010000001100000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000
.logic_tile 32 9
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000011100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
111000000000000101000000010101011001111000010000100000
000000000000000000000011111011111000110000000000000000
000000000000101000000000001101001100110000000000000000
000000000001010001000000000101011011001111110000000000
000000000000000000000000010000000000000000000100000000
000000001100000000000010110000000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000100100000
000000000000000000000000000000000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
.io_tile 33 9
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 10
000000000000000000
000000000001100000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 10
000000000000000111100000000001100000000000001000000000
000000000000010000100000000000101100000000000000001000
000000000000000001000111000111100000000000001000000000
000000000000000000100100000000101111000000000000000000
000000000110000000000000000111000000000000001000000000
000010100000000000000000000000001110000000000000000000
000000000000010011100000000101100001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001000000000010001000001000000001000000000
000000000000000111000011100000001101000000000000000000
000000100000001001000110110011000001000000001000000000
000000000000000011100010100000101100000000000000000000
000000000000000101100000000001100001000000001000000000
000000000000000001000010100000001110000000000000000000
000000000000001101100011100011100001000000001000000000
000000000000000101000100000000001101000000000000000000
.logic_tile 3 10
000100001110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001100000000011100000000000011010000011110000000001
000000100000000000100011100000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000011110010000000
000000000000000000000000000000000000000011110000000000
000000001000000000000000000000011100000011110010000000
000000001110000000000011100000010000000011110000000000
000000000000001000000000000000011000000011110000000000
000000000000000011000000000000000000000011110000000010
000000001000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000010
.logic_tile 4 10
000000100001000001000010001001101101100000010000000000
000000000110000000100100000111001101010100000001000000
111000001100010111000000011101101010100000010000000000
000000001010101001000010010011011000010100000001000000
110000000001000000000110011001111100100000010000000010
110000000000000000000111100111011101010100000000000000
000000000000001111000011101101111001100000010010000000
000000100000000111000010110011011011010100000000000000
000100000000000101100111001001101111100000010010000000
000101000000001001000011010111011100010100000000000000
000010101101100111000110110011011011110100010101000000
000001000000000111000010110000011010110100010000000010
000000000000000000000010010001001011110100010100000010
000000001100000000000010100000111000110100010000100000
000000001110000111000111000011011110110100010100100000
000000000000000000000000000000011101110100010000100000
.logic_tile 5 10
000000000000000000000000000011101000001100111000000000
000000000000001001000011100000101010110011000000010010
000000000000000011100111110001001001001100111000000000
000000000000000000100011100000001001110011000000000000
000000001010000111000000000011001000001100111000000000
000000000010000111100000000000001111110011000000000000
000000000000000001000000000011101000001100111000000000
000000001100000000100000000000001101110011000000000001
000000000000000011000111000111101000001100111000000001
000000000000000000100100000000001110110011000000000000
000000001010000001000011100001001001001100111000000001
000000000000001011000100000000101000110011000000000000
000001000000000011100010000101001001001100111000000000
000110101110000000000100000000001001110011000000000000
000000000000000000000000000101101001001100111000000000
000000000000000111000000000000001100110011000000000000
.logic_tile 6 10
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110010000000000111000000000000000000000000000000000000
110001001100000001000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000001000001010111100000010011011101001011100001000000
000000000000100000100011010000001101001011100010000000
000000000000010001000010001101011110100000010000000010
000000000000000000100110001111011001010100000000000000
000000001000100000000010000011101010110100010100000001
000000000000010000000000000000101101110100010000000000
000010100001000000000110000000000000000000000000000000
000000000000100000000110010000000000000000000000000000
.logic_tile 7 10
000010100001110001000111100111011100110100010101000000
000010000000100000000100000000111111110100010000000000
111000100000000001000000000111101110110100010101000001
000000000000000000100000000000101010110100010000000011
010000000111000000000011100111011000110100010100000100
110000000000100111000000000000101100110100010000000010
000000001010000000000010100111111111110100010101100000
000000000000000000000100000000101111110100010000000000
000000001010000001000000010111011101110100010110000000
000000000000000111100011100000101100110100010000100000
000000001010010001000011100111111010110100010101000001
000000000000110111100010010000111000110100010000000010
000000000000000111000011100111001100110100010100000010
000000001110000000000011100000101101110100010000000001
000000001000000011000111000111111100110100010101000000
000000000000000000000110010000111001110100010000000000
.ramt_tile 8 10
000000010000000000000000001000000000000000
000000010000000000000010010101000000000000
111001010000000000000111000000000000000000
000010110000011001000100001111000000000000
010000000000000000000011110000000000000000
110000000000000000000110100011000000000000
001001000000000101100000001000000000000000
000010100000000001010000000101000000000000
000001000000101111000000000011000000000000
000000100000001011000011101011000000001000
000011001111000101000000001000000000000000
000011100110101001000000000111001011000000
000000000000000000000000001000000000000000
000000000000000000000010000001001001000000
110001001110001000000000001000000001000000
010010100001111001000000000011001001000000
.logic_tile 9 10
000000000010000111000111100001011010101110000000000000
000000000000000101100110000000101010101110000000000100
000000001110011000000000000011111010111000100000000000
000000000000001011000000000000101101111000100000000000
000001000010000001100111100001001100111000100000000100
000010000001010101000100000000101000111000100000000000
000000000001001001100000010011001000001011100000000000
000000000000101011000010000000011000001011100000000000
000000000000001001100110000001001011111000100000000010
000010000000010111000011100000101111111000100000000001
000010100000000000000000010011001101001011100000000000
000001000000000000000011000000011111001011100000000000
000000001000000000000000010111011011101110000000000000
000000000000000000000011010000101010101110000000000000
000000101100000000000110100101011001111000100000000010
000000000001000000000010010000101011111000100000000010
.logic_tile 10 10
000000001100001111100010000000011000000000110000000000
000000000000100111000110010000001000000000110000000000
000000000001010111000000000111101000001011100000000000
000000000000001001100010010000011000001011100000000000
000000000000000001100110000001011010111000100000000100
000000000000010000000000000000111010111000100000000000
000000000001001000000110010111111111001011100000000100
000000000000100001000010000000011101001011100000000000
000000000000101001100010000001001101111000100000000000
000000000001010011000000000000101100111000100000000000
000000000000000001000010000001111011111000100010000001
000000000000000101000100000000011010111000100000000000
000001000000100000000000000011011100001011100000000000
000010000000010000000000000000101100001011100000000000
000000000000000111100111100001101011111000100000000000
000000001000100000100100000000111011111000100000000000
.logic_tile 11 10
000010000000010001000010110111011000111000100000000000
000001000000001001100011000000001011111000100000100000
000000100001000001100000011111111100100000010000000000
000000000010101101000010000111001011111110100000000000
000100001010001001100011010111011001110100010000000000
000100000000000011000010000000001000110100010000000000
000000000000000000000111010011011000111000100000000000
000000000100000000000011110000011101111000100000000000
000010000011011000000011110111011011111000100000000100
000000000001111011000011100000011001111000100000000000
000000000000101011100000000001001100001011100000000000
000000000101010001000000000000111000001011100000000000
000001001010001000000000000111001010001011100000000000
000010001110001011000011010000101000001011100000000000
001010001011011011100000001101011010000110000000000100
000001000000110011000000000011011001011111110000000000
.logic_tile 12 10
000000000000000111100110011011101100000110000010000000
000000000000000111100011011001101010000010100000000000
000000000000001001000000000001011000000111010000000000
000000000000100001100010010000101001000111010000000000
000000100000000001100110001101101101111110110000000100
000101000000000000000000000101101011010100100000000000
000001000000000001000110010101111101111000100000000000
000010000000000000100010000000011100111000100000000000
000000000000010011100011100011011001010110000000000000
000100000000100000100000000000001011010110000000000000
000000000000000101100010010001001010111000100000000100
000000000000000000000010000000111111111000100000000000
000000000000000001000000010001011110001011100000000000
000000000100100000000010100000001000001011100000000000
000000000001001000000000000000001110000000110000000000
000000000000000111000000000000001101000000110000000000
.logic_tile 13 10
000000000000001000000000000011101100001011100000000000
000000000000000001000000000000111011001011100000000000
000010100000000001100000000011101111001011100000000000
000011000000000000000000000000011100001011100000000000
000011000000000001100111000111001100111000100000000000
000011000000001001000100000000101000111000100000000001
000000000000001000000000000111101101111000100000000000
000000000000100001000000000000001010111000100010000001
000100000000001001100011100011101010001011100000000100
000100000000000001000011110000101101001011100000000000
001100000000000111000011100011111101001011100000000000
000000000000001111000110010000011110001011100000000000
001001001000100000000111010111011000111000100000000110
000010001110010000000111000000101010111000100000000000
000000000000100011100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
.logic_tile 14 10
000000001001010000000111000000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000000000001001000000000000000000000000000000000000000
000000000001011101000000000000000000000000000000000000
000000000000100000000000010000001001110000000001000000
000000001110010000000010110000011101110000000000000000
000000000000010000000000000000011100000000110000000000
000000000000000000000000000000001011000000110000000000
000000001100000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000000110000000000
000000000000000001000010010000001011000000110000000000
000001000000000000000000000000000000000000000000000000
000010100100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 10
000000000110100000000000000000011101000000110000000000
000100000000011111000000000000001111000000110000000010
000000000000100001100000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000001110010001100110100111001010010110100000000000
000000000000010011100000001101101000101000010000000001
000000100000000000000000000000011101000000110000000000
000000001000000000000000000000001101000000110000000000
000000000010000000000000000000000000000000000000000000
000110000000000000000011010000000000000000000000000000
000000000000010001000110100000001111000000110000000000
000000001000100001000000000000001101000000110000000000
000000000110000111100000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000100000101000000110101011001011010110100000000000
000000000001011001000000000001101110101000010000000010
.logic_tile 16 10
000000000100000111100111000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001010011100110100011001010010110100000000001
000000000000100101000010101101001101101000010000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010111100000000011001010010110100000000100
000100000000100000000011100101011000101000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001001000000110000000000
000000000000000000000000000000011011000000110000000000
000000000000000000000000000000000000000000000111000000
000000000000000000000000000001000000000010000000000000
.logic_tile 17 10
000000000110001000000111100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000000000000000000011111110000000010000000
010000000000100000000000000000001011110000000000000010
000000000000000000000010100000000000000000000000000000
000001000010000000000100000000000000000000000000000000
000000000000001000000010010001011100010110100000000000
000100000000000101000011110001101100000001000000000001
000000000000000111000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000100000000
000001001100001111000000001011000000000010000001000000
.logic_tile 18 10
000001000000000011100000010000001111110000000001000000
000010000001000000000011100000011100110000000000100000
111000000000000000000010000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
010000000000000000000000000000001101110000000010000000
010000001000000000000000000000001011110000000000000100
000000000000000001100010100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000110101000000111100011101011011001111101010000000000
000100000000000000100000000001111010010000100000000100
000000100000001000000000000000000000000000000100000000
000000000000001101010000000001000000000010000000000000
000000000110100000000000000000000000000000000000000000
000100000001010000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
.logic_tile 19 10
000000001010010000000010010101001100111000100000000010
000000000000100001000011110000011101111000100000000000
111000000000000101000000000000000000000000000100000000
000010000110000000010000001001000000000010000001000000
010000000000001000000000000000000000000000000100000001
010010101100000101000010000011000000000010000000000000
000000100000000000010010100000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000010110010000000000000000000100000000
000000100000000011000011010001000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000001010000000000000111000000000010000000000000
000000001000001000000000001000000000000000000100000010
000010100000001101000000001101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000001110000000000000000001000000000010000000000001
.logic_tile 20 10
000000001000000001000000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
111000000000000000000110100011001000010110100000000001
010000000000000000000111001101011110101000010000000000
110000000000000000000000010000011001000000110000000000
010000000000000000000010000000011001000000110000000000
000010100000000000000000001000000000000000000100000000
000001000000000000000000001111000000000010000000000100
000000000000100000000000010000000000000000000000000000
000000000001011111000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000100000100
000000000000001001000000000111000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000001010000000000010010001000000000010000000100000
.logic_tile 21 10
000000001000001000000111000001101000111000100000000001
000000000010010111000111100000111010111000100000000000
111000000000000000000011000001001000100010110000000000
000000000000000000000000000000011010100010110000000000
110000100000000001100000000000000000000000000110000000
010000100000000111000000001111000000000010000000000000
000000001100100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000100101100000010000000000000000000100000010
000000000000010000000010101011000000000010000000000000
000000000000000000000110101000000000000000000100000100
000000000001000000000000001011000000000010000000000000
000000100000000000000000001000000000000000000100000000
000000000110000000000000000011000000000010000000100000
.logic_tile 22 10
000010000000100000000000000000001100110000000010000000
000001000000010000000010000000001100110000000000000000
111000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
000000001100000000000111000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000001010000111000010000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000001010001000000000001000000000000000000100000000
000000001100000111000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 10
000000000110100000000000010000000000000000000000000000
000000000001000000010010000000000000000000000000000000
111010100000000001000011000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
110000100000000000010000000001111000110100010100000000
000000000001010111000000000000011101110100010000000000
110000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110100000000000111000000010001111100110100010100100000
000000100000000111100011010000001100110100010000000000
000000000000000001100000000001111010110100010100000000
000000000000000000000000000000011010110100010000000000
000100000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000001101000110100010100000000
000000000000000000000000000000011100110100010000000000
.logic_tile 24 10
000000000000000011100000000111001101110110110100000000
000000000000000000100010010101001001111101011000000000
111000000000000000000000010011011010110110110100000000
000000000000001001000011010001011011111101011000000000
010000000110001011100000000111001011110110110100000100
010000000000000001100011100101001000111101011000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000010000000000011000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
011000000000000000000000000011001111110110110100000000
000000000000000000000000000001001100111101011000000000
.ramt_tile 25 10
000000010000000000000011101000000000000000
000000010000000000000011101001000000000000
111000010000000000000000000000000000000000
000000010000100000000011001001000000000000
110000000000000000000111001000000000000000
010000000000000001000010011011000000000000
000010000000000000000000011000000000000000
000000000000000000000011001101000000000000
000001001010000000000000010111000000000000
000110000000000000000011111001000000001000
000010000001010001000010001000000000000000
000000000110100000100010000011001011000000
000000000000001000000111000000000000000000
000000000000001011000000001111001011000000
110000000010000001000000001000000000000000
110000000000000000100000001011001010000000
.logic_tile 26 10
000000000000000000000000000001101010110100010100000000
000000000000000000000000000000011100110100010000000000
111010000000000001000111100001111111110100010100000000
000000000000100001000100000000011010110100010000000000
110000000000000000000110010001101100110100010100000000
000000001110000000000010000000001110110100010000000000
110010000000000001100011000001111011110100010100000000
000000000000000001000110010000011001110100010000000000
110000000000000001100111100001101111110100010100000010
000000000000001111000100000000011101110100010000000000
000010100001000011100000000001101010110100010100000000
000001000000101001000010010000011101110100010000000000
000000000000000011100000010001111011110100010100100000
000000000000000000000010100000011100110100010000000000
000100000000000000010110000001111011110100010100000000
000100000000000000000000000000001100110100010000000000
.logic_tile 27 10
000010000000000111000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
111000000001000001000010000001101011110100010100000000
000000000000000001000100000000011101110100010010000000
110010000000010000000110000001111001110100010100000000
000000000000100000000000000000011110110100010000000000
110000000100000001100110000001111010110100010101000000
000000000010000000000000000000011100110100010000000000
110000000000000111100000000000000000000000000000000000
000000001110101011100000000000000000000000000000000000
000100000001010111000010000001101100110100010100000100
000000000010100000000000000000001000110100010000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000001111011110100010100000000
000000000000000000100000000000001100110100010001000000
.logic_tile 28 10
000000000000001000000000000000000000000000000000000000
000000000000001011000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000011101010110100010110000000
000000000000000000000000000000001000110100010000000000
000000000000000001000000000000000000000000000000000000
000000100110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
.logic_tile 29 10
000000000100000000000010100111001101101000010000000100
000000000000000000000000000000101110101000010001000000
111000100000000011100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
010000000000000001000011110000000000000000000000000000
110000000000000000000011100000000000000000000000000000
000000000000001011100000000101111000110100010100000000
000000001010000111100000000000001001110100010000000100
000010100000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000011100000000001111010110100010100000000
000000000000000000000010010000001110110100010000100000
000000000100000011000000000101101010110100010101000000
000000000000000000100000000000001011110100010000000000
.logic_tile 30 10
000000000000000111000011101011011111111000010000000000
000000000000000111000000000111001011110000000000000000
111000000000001111000010110111001011111000010000000000
000000000000000111000111010001001000110000000000000000
110000000000000111100000001111001000110000000000000000
110000000000000000000000000101111110001111110000000000
000000000000001111000010101011111110110000000000000000
000000000000000111000111011001001100001111110000000000
000000000000001111000000010011011111111000010000000000
000000000000001101000011100001011001110000000000000100
000000000000001000000000000001111100110100010100000001
000000000000000101000010000000011111110100010000000000
000000000000000111000010010101111010110100010100000000
000000000000000000000110100000011101110100010000000010
000000000000001001000000010001101101110100010110000000
000000000000000101000010100000001110110100010000000000
.logic_tile 31 10
000000000000000101100110100001000000000000001000000000
000000000000000111000010110000101001000000000000000000
111000000000000000000000000001101000001100111100000000
000000000000001101000000000000001010110011000001000000
110010100000001000000010110101001000001100111110000000
000000000000000101000110100000101011110011000000000000
000000000000000000000000010000001000001100110100000000
000000000000000000000010000000001000110011000000100100
000000000001010000000011000001000000001100110100000000
000000000100100000010011100000101001110011000000000000
000000100000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000000000000000000101101100110000000100000000
000000000000000000000000000001111101001111110000100000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 11
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 11
000000100000001111100000000001000000000000001000000000
000001000000001111100000000000000000000000000000001000
000000000000000000000111110000000000000000001000000000
000000000000000000000011110000001010000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000000011000000000000001001110011000001000000
000000000000000000000000000000001000001100111000000000
000000000000000011000000000000001101110011000000000001
000000000000000000000011100000001000001100111010000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111010000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000010
000100000000000111000000000000001001001100111010000000
000100000000000000000000000000001001110011000000000000
.logic_tile 2 11
000010100001000011000000000011100001000000001000000000
000000000000000000000011100000001111000000000000010000
000010000000001000000010010001100000000000001000000000
000000001000001011000111010000001000000000000000000000
000000000000001111100000010101000000000000001000000000
000000000000001111100010110000001101000000000000000000
000000000000000000000000010001100000000000001000000000
000000000000000000000011110000101100000000000000000000
000000000000000101000000000001100001000000001000000000
000000000000000000000010100000101100000000000000000000
000000000010000001000000000101000000000000001000000000
000000000000000101100000000000001110000000000000000000
000000000000001000000110100101100000000000001000000000
000000000000000101000000000000101111000000000000000000
000000000000000000000010100001000000000000001000000000
000000000000000000010000000000101011000000000000000000
.logic_tile 3 11
000000000000110001000111110000001000000011110000000001
000000000000100000100010110000010000000011110000000000
111000000001000111000111100000001010000011110001000001
000001000000100000000000000000000000000011110000000000
110000000000110001000011100000011000000011110001000010
110000000001000000110100000000000000000011110000000000
000000101010000000000000000000011110000011110000000001
000001001000001111000000000000000000000011110000000000
000000000000000000000000000000011010000011110000100000
000000001000000000000011010000000000000011110000000100
000000000000010000000000000011001000110100010100000010
000000000000000000000000000000111000110100010010000000
000000000000000001000011100111011000110100010101000010
000000000000000001110111010000111110110100010000000000
000000100001000001000000000011001010110100010100000000
000000000110000000100000000000111110110100010010000010
.logic_tile 4 11
000000000100100000000000000011000001000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000101000000000000011001000001100111001000000
000000000000001011000000000000101011110011000000000000
000000000000001000000000010101001000001100111010000000
000000000000001111000010100000001110110011000000000000
000000001100001000000000000111001001001100111000000001
000000000000010101000000000000101110110011000000000000
000000000001010111100010000111001001001100111000100000
000000000000000000000011100000001101110011000000000000
000000000000001000000110010011101001001100111000100000
000000001000001011000110010000001010110011000000000000
000000000000000001100111000011001001001100111000000000
000000000010001001100000000000101110110011000000000000
000000000000001001100011000001101001001100111010000000
000000000000011001100000000000001101110011000000000000
.logic_tile 5 11
000000100000100111000000010011001000001100111000000000
000001000001000000000011110000101110110011000000010001
000010000000000001000000000011101000001100111000000000
000001000000000000100000000000001111110011000000000001
000000001011010000000111000001001001001100111000000000
000000000001111111000000000000001110110011000000000100
000100001100100000000000000111001001001100111000000000
000101000001000111000000000000101010110011000000000100
000000100000001000000111010101001000001100111001000000
000001001010000011000011010000001101110011000000000000
000000000000100000000010000001001001001100111000000010
000000000001010011000100000000101101110011000000000000
000010101111100011100010000111101000001100111001000000
000001000100100000000110000000001011110011000000000000
000001000000100001000000000011001001001100111000000000
000000100001000001000000000000001000110011000000000100
.logic_tile 6 11
000010000000000000000000010101111001100000010000000000
000010100000001001000011110001011001010100000000000000
111000000000100011100111100000001110000011110001000001
000000001000011011100011010000000000000011110000000000
011000000001010111000111000101101011100000010010000000
010001100110001111000100000001001000010100000000000000
000000001100001011000010000011011010000001000000000001
000000001010000011000111000000001110000001000000000000
000010000000000000000010010101111001100000010000000010
000001000000001011000111010001001100010100000000000000
000000000000001001000000010011001011100000010000000100
000000001010001111100010101011111011010100000000000000
000000100010000111010000000101111110100000010000000000
000000000000000111100000000001011010010100000010000000
000001000000000000000000010101111101110100010100000010
000000100000000000000010010000111100110100010010000000
.logic_tile 7 11
000000000001001111000000000001000001000000001000000000
000000000001001011100000000000001000000000000000000000
000011000000000111000011100000001001001100111001000000
000011000000000111000100000000001001110011000000000000
000000000001000000000000000000001000001100111000000000
000001001011000000000000000000001000110011000000000010
000010001110000111100000000000001001001100111010000000
000010000000001111100000000000001000110011000000000000
000010100000000000000000000000001001001100111000000000
000011100000000000000000000000001100110011000001000000
000010001110001000000000000000001001001100111000000000
000000000001011011000000000000001110110011000000100000
000000000001010000000000000000001001001100111000000000
000000000000100000000000000000001010110011000000000000
000000100000100000010000000000001001001100111000000000
000000000001001011000000000000001010110011000000000000
.ramb_tile 8 11
000000000000010011100000001000000000000000
000010010000000000000000000111000000000000
111000000000000000000000001000000000000000
000000000000001001000000001111000000000000
000000001010100000000111110000000000000000
000010000010010000000111001111000000000000
000000000000000000000011001000000000000000
000000001010000000000000001011000000000000
001000000000000000000000001111000000000000
000010000000000000000000001101000000000100
000000000101110101100010000000000000000000
000000000000100000000110000001001111000000
000000000000000000000011110000000001000000
000000000000000011010110011101001101000000
010000000000000001100000011000000000000000
010000000000000000100011100011001011000000
.logic_tile 9 11
000000000000000000000111100001111011110000110000000010
000010101010100101000100001011001111111011110000000000
111000100001011011100111010111000000001100110000000000
000001001000000011100111100000001010110011000000000000
010010000100000001100011001001111110001001000000000000
110001100011000111000110010001001000111110100000000000
000000100000000111100111000101111000110100010100000101
000000000010000101000111100000111011110100010000000000
000010100000000000000000010001101001110100010100000010
000001000000000000000010000000111100110100010010000000
000000000000000111000000000101101011110100010101000010
000000000000000001100000000000101100110100010000100000
000000000100000111000000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
000000000001011000010111100101111011110100010100000101
000001000000000101000000000000101011110100010000000000
.logic_tile 10 11
000000000000000001100110011111111000101000000000000000
000010001110001111000010011001111010010000100000000000
000000100000000111000111111111001000001001000000000000
000000000000000101000111110001011101000010100000000000
000000000000001011100010010001001001010100100000000000
000000000000000001000110010001011110101001010000100000
001000001000000000000000011011101010101000000000000000
000000000000000101000011111101001110000110000000000000
000000000100000011100110100011111101110100010000000000
000000000000000101000110000000011000110100010000000000
000010100010100001000111110011101100010010100000000100
000001000001010001000110000101101110000000000000000000
000000001000000001000110100011101010001001000000000000
000000000000001011000100001101011111000010100000000000
000000000000000101100000000111001101001001000000000000
000000000000000000000010000011011010000010100000000100
.logic_tile 11 11
000000000000000111000010011001011000000001010000000000
000000000000000001000111110011001011000110000000000000
000001000000010011100111010101101111000001000000100000
000000000000000101000110000101001110101011010000100000
000000000000100111000010100001011000000001010000000000
000000000000010111000010100001001011000110000000000000
000001001110000001100000000101001010000001010001000000
000010000000000000100000001001011110000110000000000000
000010000000000011100000000011101100001011100000000000
000001001010001111100011100000101100001011100000000000
000000000100000011100111000101001101001001000000000000
000000000000000001000100001001011100000010100000000000
000001000001010101100000000001001011000001010000000000
000000101100000011000000000001011000000110000000000000
000000000010010000000000000001011001010110000000100000
000000000000100001000000000000111001010110000000000000
.logic_tile 12 11
000000000000001101000011101101111011010010100000000000
000010100000000111000011001101101010000000000000100000
000100000000001111100010110000001111110000000001000000
000100000000000001100011010000001001110000000000000001
000000000000010101000000001001011100101001010000000000
000000000000100000000010001011101001000000100000000000
001000000000011111100110011001101100010110100010000000
000000000000001011100010001011011110000000010000000000
000000000000001000000111100111011011010010100000000000
000000000000000011000110010000101111010010100000000000
000000000000000001000011110111001011010001110000000010
000000000000000000000111110000101000010001110000000000
000000000000001001000010010111101100000001010000000000
000000000000000011000010000011111000000110000000000000
000000000000000000000111000111011000101000000000000000
000000000001000000000011101101111000010000100000000000
.logic_tile 13 11
000000001011011001100011110111001010111000100000000000
000101000000000111000010000000001001111000100001000000
111000100000000011100111010011011110110100010000000000
000000000001010111000110000000011011110100010000000100
110000001000010001000111010001111101111000100000000000
010110000000001001000110000000101001111000100000000000
000000000000001000000011100001011110101011110000000010
000000000010000001000100001001001000111001110000000000
000000001010110011100010010001101100001011100000000000
000000000001110111000110110000011011001011100000000000
000000001110000011100010000001111001111000100000000000
000000000000000000000111110000011010111000100000000000
000011100000110000000000000001111101001011100000000000
000001100001000111000000000000011101001011100000000000
000000000000000101100110100101011010110100010101000101
000000000000000000000000000000011100110100010000000000
.logic_tile 14 11
000000000000000111100110000011101001111000100000000000
000000000100001001100010110000111000111000100001000000
000000000001001001000000010111001111001011100000000000
000000000000000001100011100000011000001011100000000000
000000000000101001100110000011101100111000100000000000
000000000101010001000011100000101011111000100000000000
000000101000001000000110000111011000001011100000000000
000000000000000101000000000000011000001011100000000000
000000001110000001100000000111001010001011100000000000
000010100000000000000000000000111000001011100000000000
000000000000000000000010000011101000001011100000000000
000000000000000000000010000000111010001011100000000000
000000000000000001000010001111001011100000010000000000
000000000000000001100010011011001011111110100000000000
000010100000000001000000000111101011110100010000100000
000010000000000000000000000000001010110100010000000000
.logic_tile 15 11
000010100000000000000010110101001010110100010000000000
000001000000000000000111110000011110110100010000000000
111001000001000000000000000001011010111000100100000000
000000100000000000000000000000111110111000100000100010
110001001110000000010000000000000000000000000000000000
110010000000001111000010010000000000000000000000000000
000000100000000000000011100000000000000000000100000100
000001000000000000000000000111000000000010000000100000
000000000000100000000000000000000000000000000111000000
000000001010010000010000000111000000000010000000100000
000010100000010000000000000000000000000000000110000000
000000000000100000000010011001000000000010000010000000
000000000000101001000010000000000000000000000000000000
000000100001000001100000000000000000000000000000000000
000000000000000000000000000001011100111000100111000000
000000000000000000000000000000111001111000100001000000
.logic_tile 16 11
000010000000000000000000010000011111000000110001000000
000001000000010000000010000000001110000000110000000000
111000000000000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000010001111000111000100000000000
000000001000000000000010000000101111111000100000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100101100000000000001110110000000000100010
000000000001010000000000000000011001110000000000000000
000010000000000000000000000000000000000000000100000000
000001000000000000000000001101000000000010000000000000
000000000000100000000011010000000000000000000000000000
000000000000000000000110100000000000000000000000000000
010000000000001001000000000000000000000000000100000000
000000000000000101100000000011000000000010000000000000
.logic_tile 17 11
000001000000110000000000000000000000000000000000000000
000010000000110111000010000000000000000000000000000000
111000000001001011100110000000011110110000000000000000
000000000000100001100010000000001101110000000000000100
010100000000100000000011100011011100101001010010000100
110000000000010111000000001111111000111111100000000001
000000000000001001010011110001101101110110100000000100
000000000000000001010010000000101011110110100000000001
000000000000101011100010000000001110000011000000000000
000010000001001111100000000000011001000011000000000000
010100100000000000000111110000011010000000110000000001
110100000000000000000110000000001010000000110000000000
000100001100100011100111000001111011010000000100000000
000000000001010000100011100111001101101001010000100000
000000000000000001100000000101111001010000000100000000
000000000000000000000000000011101001101001010000100100
.logic_tile 18 11
000000001011000111100111100111111010010110100000000000
000000000001011101100110001011011001101000010000000000
111000100000001000000110010000000000000000000000000000
000000000000000101000011110000000000000000000000000000
110000000000000000000111110000001010000000110000000000
110000000000000000000111110000011100000000110000000000
000100001000011001000000010000000000000000000000000000
000100000000100001100011010000000000000000000000000000
000000000000100011000111111011001101111111010000000000
000010100001000111000010001011011010101001000000000000
000100000000000000000000010111011000101011110000000010
000000001010000000000010110001011110000110000000000000
000000000000000011100010000000011010000011000111000001
000000000000001111100100000000001011000011000000100000
000000000010000000000000000001011001010000000100000000
000000000110000111000000001001001001101001010010000010
.logic_tile 19 11
000001000000001011100011000011011100111101010010000100
000010000000001101100010111001001101010000100000000000
000001000000000011100000011111011010111101010000000101
000000100010000000000011011101011000010000100000000000
000000001001110000000010100011011000111101010010000000
000000000001110000000100000001001111010000100000100001
000110000000000111000111010111001101111101010000000011
000000000000000101100010001001001010010000100000000000
000000000000001011110010000011001101111101010000000000
000010100001000111000110011101011010010000100001000000
000000000000010111100010100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001011100011000011101111111001010000000000
000000000001010011000000000111101001100000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
.logic_tile 20 11
000000000000010000000000000000000000000000000000000000
000010000000101001000010000000000000000000000000000000
000001000000000001000110000001001101000000010001000100
000010000000000001000000000000001100000000010000000000
000000000000000001100010000001101100110110100000000010
000000000000000011000100000000001001110110100000000001
010000000000000000000000010001101111110110100001000000
110000000000100000010010000000001111110110100000000000
010000000000001111000000001001101100101000010010000100
110000000000000111100000000001101011010110100000000001
000001000000010111100000000001101110110110100001000000
000010000000000000000000000000001010110110100000000000
000001000000001111000000000111011100000000010001000000
000110100000000111100000000000001000000000010000000010
000010100000000000000000010000001011000011000000000001
000000000000000000000011100000001011000011000000000000
.logic_tile 21 11
000000000000101001000110000000000000000000000000000000
000000100001000011000010000000000000000000000000000000
000000000000000000000111000111101100101011110000000000
000000000000000000000111000001011111000110000001000000
001000000000000000000111000011111000010110100000000000
000000000000100000000000001001011000101000010000000000
000000100110000000000110000111011111000000100000000000
000000001010000000010000001011111101101001010000000000
000000000001100000000111110000000000000000000000000000
000000000000110000000110000000000000000000000000000000
000000001010000001000011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001010000000000011001001011111001111110000000000
000000000000000000000011001101101001001001010000100000
000000100001001011100010000111101010010110000000000000
000001000000100011000100000000011101010110000000000000
.logic_tile 22 11
000000000000000000000111000111100000000000001000000000
000000000000001001000110010000000000000000000000001000
000000000001000000000000000101000000000000001000000000
000001000000000000000000000000001101000000000000000000
000000000000100001000000000011101000111100001000000000
000000000000010000010000000000001111111100000000000000
000000000110000000000000000111101000111100001000000000
000000000110000000000000000000001101111100000000000000
000000000000000000000111000001001000111100001000000000
000000000000000000000100000000101111111100000000000000
000000000000000111010000000001001000111100001000000000
000000001100000000000000000000101101111100000000000000
000000000011110000000111010111001000111100001000000000
000000000000010000000111100000101111111100000000000000
000000000000000001000000000001001000111100001000000000
000100000100001001100000000000001101111100000000000100
.logic_tile 23 11
000010100000000001000011110001101001111001010001000000
000001100000001001100010100011011000100000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001100001001010000000110100011011010000011110000000000
000000000000100000000000000000110000111100000000000001
000010000000001000000000010001001000000011110000000000
000001000000000101000010100000010000111100000000000100
001000000000001000000011100001011010000011110000000010
000000000001000011000000000000000000111100000000000000
000010000000000000000000000111101010000011110000000100
000000001010000000000000000000010000111100000000000000
000101000000000000000000000000000000000000000000000000
000010000000100000010000000000000000000000000000000000
000000000000000111010000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000010011000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010110101100000000000011000000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000101001101010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000010000001101000000000010000000000000
011000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 11
000000000110000111100011101000000000000000
000100010000000000100000001011000000000000
111000001100000011100000011000000000000000
000000000000001001000011011101000000000000
000000000001000000000010000000000000000000
000000000000101001000011001101000000000000
000000000000000000000000010000000000000000
000000000000010000000011001001000000000000
000110100001011000000000000001100000000000
000001000000101101000011100011000000000000
000010000000000000000010010000000001000000
000000000100100000010011110101001101000000
000000000000000000000000001000000000000000
000000000000000000000000001001001101000000
010000000001100000000000000000000000000000
010000000001110000010000001101001000000000
.logic_tile 26 11
000000001010010001000110000001101000110100010100000000
000000000000100001100011010000011000110100010000000000
111100000000000001000110010001111010110100010100000001
000000000100000001000010000000001000110100010000000000
110000000000001000000010110001111000110100010100000000
000000000000000001000110000000011001110100010000000000
110010000001001001100000010001101010110100010100000000
000000000010100111000011010000011100110100010000000000
110000000000000111100000000001101010110100010100000000
000000000000000111100000000000001110110100010000000000
000100000000001000000000000001111001110100010100000000
000000000010000001000000000000011010110100010000000000
000010000000010001000000000001101010110100010100000000
000001001100100000100000000000011100110100010000000000
000000000000000000010000000001111101110100010100000000
000000000000100000000000000000001011110100010000000000
.logic_tile 27 11
000010000000000000000111100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000001010000000000010001111010110100010100000010
000000000010100001000011000000011001110100010000000001
110000000000000000000110000000000000000000000100000000
000000000000000011000000000000000000000010000000000100
110001100000000000000110000001111000110100010100000001
000010000000000000000000000000011010110100010000000000
000000000000000000000111000000000000000000000100000001
000000001110000000000100000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000001101010110100010100000000
000101001011000000000000000000011101110100010000000010
.logic_tile 28 11
000000000001010001000000010001111011110100010110000000
000000000000100000000010000000001101110100010000000000
111000000000000001000010010001101000110100010100000000
000000000000000001000110000000011100110100010001000000
110000000000001001100000000001101011110100010101000000
000000000000000001000000000000001110110100010000000000
110000100000001000000000000000000000000000000100000000
000001000000000001010000000000000000000010000000000000
110000000000000111000000000001111100110100010100000000
000000000000000111100000000000001100110100010010000000
001010100000000001100000000001111000110100010110000000
000000000100000000000010000000011110110100010000000000
000000000000001000000010000001111000110100010100000000
000000000000000011000100000000011111110100010000000000
000000000000000001000000000001101010110100010100000000
000000000000000000000000000000001000110100010010000010
.logic_tile 29 11
000010100000001000000110100000000000000000000000000000
000000000000000011000000000000000000000000000000000000
111010000000000000000000011001111010111000010001000000
000000000000001001000010101101001001110000000000000000
110000000000000000010000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101100000010101111001110000000001000000
000000000000001001100010101001011010001111110000000000
000000000000000000000000010000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000010000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000001011101110100010100000100
000000000110000101000000000000011110110100010000000000
.logic_tile 30 11
000000000000000000000111011111101100111000010000000010
000000000000000001000111001101001000110000000000000000
111000000000000001000000000001111111110000000000000000
000000000000100001000010111101101110001111110000000000
110000000000100011100111011111111010111000010000000000
000000001110010000000111000111011001110000000000000100
110000000000000111000010001011111010111000010000000001
000000000000000000000010111111001101110000000000000000
110010100010000011000010000000000000000000000100000000
000000000000000000000000000000000000000010000000100000
000010100000001001100000001101001110100000000100000000
000001000000000011000000000001011001111001010000000000
000000000000010000000010001011101110100000000100000100
000000000000000000000110010001011011111001010000000010
000000000000001001100000010000000000000000000100000000
000000001000000011000011100000000000000010000000000000
.logic_tile 31 11
000000000000001101000011010011101111111000010000000000
000000000000001111000111110001111011110000000000000000
111001000000000001100110001011001001110000000000000000
000000000000000000000000001001111101001111110000000000
110000000000000101000000001011111110111000010000000000
000000000110000000000000000111101111110000000000000000
000000000000000001100110000111101011111000010000000000
000000000000100000000000001001101000110000000000000000
000000000001000000000000011001001001110000000000000000
000010100000100000000010100101011111001111110000000000
000000000000000000000111000000000000000000000100000000
000010000000000000000000000000000000000010000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000001110001111100111000000000000000000000100000000
000000000000000101100000000000000000000010000000000000
.logic_tile 32 11
000000000000000101100111100011000000000000001000000000
000000000000000000000011100000001001000000000000000000
111000000000000000000000000101101000001100111101000010
000000000000000000000000000000001101110011000000000000
110000000000001011000110000001001000001100111100000000
000000000000000101100000000000001010110011000000000100
000000000000001011000000000000001000001100110100000000
000000000000000001100000000000001010110011000000000000
000000000000001101000010100101101000110000000110000000
000000000000001011100100001101011100001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 12
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 12
000000000100000111100111110000001000001100111000000000
000000000000000011100110110000001001110011000001010000
000000000001010000000000010000001000001100111000000000
000000100000100011000011100000001001110011000001000000
000000000000000000000000010000001000001100111010000000
000000000000000000000011100000001000110011000000000000
000000000000000000000000000000001000001100111010000000
000000000000000000000000000000001011110011000000000000
000000000100000000000000000000001001001100111000000001
000000000000000000000000000000001000110011000000000000
000000000001010000000000000000001000001100111010000000
000000000000100000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000010000000
000110100000000000000000000000001001001100111010000000
000101000000000000000011010000001111110011000000000000
.logic_tile 2 12
000000001010001001000010000011100001000000001000000000
000000001100001011000000000000101100000000000000010000
000010000000000000000000000001100000000000001000000000
000000000000000111000000000000001111000000000000000000
000000000000100000000000010101000001000000001000000000
000001000001010000000010110000101111000000000000000000
000000000000010111100000000111000001000000001000000000
000000000101100000100000000000101111000000000000000000
000000000100000000000000000111100000000000001000000000
000000000000000101000000000000001100000000000000000000
000010100000000101100010000001000001000000001000000000
000000000000000101000010000000001100000000000000000000
000000000100000000000111000001000001000000001000000000
000000000000000000000010100000101010000000000000000000
000000000000000000000010110011100000000000001000000000
000000000000001001010010100000101000000000000000000000
.logic_tile 3 12
000010000000000000000000010000001100000011110000000000
000001000000000000000011110000000000000011110001000000
000010000000000000000110100000001010000011110000000000
000001000000000000000100000000000000000011110001000000
000000000000000101100000000000001110000011110001000000
000000000000000000100000000000010000000011110000000000
000000100000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000111000000000000011100000011110000100000
000000000000000000110000000000010000000011110000000000
000000000000001000000011100000001000000011110010000000
000001000010100011000100000000010000000011110000000000
000000100000100000000000000000011000000011110000000000
000010000000000000000010000000010000000011110000000010
000010100001000000000000000000011100000011110001000000
000000001000100000000000000000000000000011110000000000
.logic_tile 4 12
001000000000001101100111110101101001001100111000100000
000000001010001011000110100000001011110011000000010000
000000000001001000000000000001001000001100111000000100
010000001000000101000000000000001100110011000000000000
000000000000000011110010000111001000001100111000000000
000000000000010000100000000000101001110011000000100000
000000000100000000000110100101001000001100111001000000
000010000000001001000000000000101000110011000000000000
000001000001000001100000000111101001001100111010000000
000010101000000000100000000000001000110011000000000000
000001000000000000000000000111001000001100111000100000
000000000000000000000000000000001110110011000000000000
000000100000001001010110000111101000001100111010000000
000001000000001001100110000000101111110011000000000000
000000000000000000000000000101001000001100111000000010
000000000000100001000010010000001001110011000000000000
.logic_tile 5 12
000100001100000000000000000101001000001100111000000000
000000001110000001000000000000101000110011000000010100
000000000000000111000111000011001000001100111000000000
000010000000000000000111100000101110110011000000000100
000000100000001000000000010001101000001100111000000000
000001001000011111000011100000001100110011000000000100
000000000000000000000000000111001001001100111000000000
000000000011010000010000000000001111110011000000000001
000000100000101011100000000101001001001100111000000001
000001001011001111100011000000001001110011000000000000
000000000000000000000000000111001000001100111000000001
000000001010000001000010010000101100110011000000000000
000010100101011001000111010001101001001100111000000000
000001000000101101000111000000101101110011000001000000
000010100000100000000000000011101000001100110000000000
000000000001010000000010010000001111110011000000000100
.logic_tile 6 12
000000000110000000000111101001101000000000000000000000
000000000000000101000111100001011000000010000010000000
111000000001001001100011111111101011100000010010000000
010000000000000001000111001111111011010100000000000000
110000000000001011000111001011101101100000010000000000
110000001100001111000011010111101101010100000001000000
000001000000000111100111001111111010100000010000000010
000000100000000000100111011111111011010100000000000000
000010101111000011100000001111101110110110100000000000
000001001010101011100000000011011100110000110000000000
000000100000011000010011000011101001000001100000000000
000000000000000011000111110000011110000001100000000000
000000000000000000000010011011111001100000010000000001
000000001100000000000111010111111001010100000000000000
000100000000000001000011000101101010110100010100000000
000100000100001001000110000000001010110100010010100000
.logic_tile 7 12
000010000000101000000111100000001001001100111000000010
000001000000011111000110000000001100110011000000010000
000000000001000000000000010000001001001100111001000000
000000000000000000000011010000001100110011000000000000
000100000000000000000000000000001001001100111000000000
000100000000000000000000000000001001110011000000000010
000000000000000000000000000000001000001100111000000000
000010000010000000000000000000001001110011000000000010
000000000001000000000000000000001000001100111000000000
000010000000000000000000000000001001110011000000000010
000001000001010001000000000000001001001100111000000000
000000000000000001100000000000001110110011000001000000
000110000010000000000000000000001000001100111000000000
000010100001010000000000000000001000110011000000000010
000000000000000000000000000000001001001100111000000000
000000000000100011000011000000001111110011000000000001
.ramt_tile 8 12
000000010000001000000110100000000000000000
000000010100101011000100001101000000000000
111000010000000001100000001000000000000000
000000010000000000100000001111000000000000
110000000100000001000111000000000000000000
110000000001000111000010010001000000000000
000010000001000000000011100000000000000000
000010100000101001000000001101000000000000
000000001110000000000000001101100000000010
000000000000000000000000001101000000000000
000010000000010000000111010000000000000000
000001000000000001000111100101001001000000
000001000000000000000111000000000001000000
000000000000000000010100000101001101000000
110000000000000000000000001000000001000000
010000000000000000000010010001001101000000
.logic_tile 9 12
000011000000000011000000000111011110000000000001000000
000000000000001111000010010101001101010110000000000000
111000000000001000000000000111101001110110100000000000
000000000100001111000011100011111111110000110000000000
010110000110001001100010000000011100001100110000000000
110101000000001011000000000000011110001100110000000000
000000000001010001100000000001011000111000100000000001
000000000000000000000000000000001010111000100000000000
000100000000000011110011110011001011010000100000000100
000100000000000000100010000001101100000010100000000000
000000100000011111000111001001101001110110100000000000
000001101000101101000000000011111111110000110000000000
000010100000001011100000001011111111101000010000000000
000011000000000111110000000101001001010110000000000000
010000000000000000010111000000000000000000000100000010
000010100000000001000011110001000000000010000000000000
.logic_tile 10 12
000000000001100000000000001111011101010000100000000000
000000000001000001000010010101001111000010100000100000
111000000001000111100110110011001101010110100010000000
000000000000101001000010000101011001100000000000000000
000000000000000011100010001111011111010100000000000000
000000000000001011100000001011111000000110000000000100
000000000001101111100010010111011000101001010000000010
000000000001011111000010101111111110111111100000000000
000101000000011111000000010000011011000000110000100000
000100000000101111100011000000001110000000110000000000
000001000000100011100000000001011010010110100000000000
000010100000010000100010011111111110000000010000000001
000000000000000000000110100001101100111000100000000010
000010100000011001000011100000001011111000100000000000
000000000000000011100011001001001011111111110100000010
000000000000000101000010001101001110111101110000000000
.logic_tile 11 12
000001100000000000000111100000011110000000110010000000
000000100110000000000110000000001100000000110000000010
000000000000000000000010010011011101101110000000000000
000000000000100011000111110000001010101110000000100000
000000000000000001100000001111101111010110100000000000
000000000011010101000010101001111101100000000000000100
000001000000011001100110110111101111010110100000000000
000000100001011101000110000101001011100000000000000000
000000100001110011100000011001001011101001010000000000
000010100001101111000011100001111010000000100000000001
000100100001101000000000011101001000010110000000000000
000100000000111111000011010111011110111111100000000000
000000100001000011000010010011011000010111110000000000
000000000000101111000110101011011111101111010000000000
000000000000000001000111110111111011010110100010000000
000000000000100111000110101001111110000000010000000000
.logic_tile 12 12
000000000000010001100111000101111010010001110001000000
000000100000001101000010000000101110010001110000000000
111100000000001000000000010101101000111000100000000000
000010000000000001000011100000011010111000100000000000
110010101100000011100000010101101001111000100000000000
010001000000001001010011110000111000111000100000000100
000010000000011111100000000101101101010001110000000000
000000001000000001000010000000001110010001110000000101
000000100000101101100000010101001000111000100000000000
000001001100011101000011100000111100111000100000000000
000011100001010000010000001111011000101011110000000000
000010000000100000000000001101111100111001110010000000
000010000000011001100010000001001100111111000000000000
000001000000001111000100000101001000101001000000000000
011100101000000000000000000000000000000000000100000000
000100000110000001000000000111000000000010000001100000
.logic_tile 13 12
000011000111010111000000010001001011110100010000000000
000001000000000000000010010000011001110100010000000000
111000000111010101000111010111101001110100010000000000
000000000000001111000111000000111000110100010000000000
010000001001011111000111110011011101111000100000000000
110010100100000001000111100000111010111000100000000100
000000000000000101000000000101011000110100010000000000
000000000001000000000000000000001100110100010000000000
000111101010000111000111100000000000000000000101000000
000100101000000000000000001111000000000010000000100010
000110100000100000000010000011111100111000100100100000
000001000000001001000010010000011010111000100000100000
000010000000100000000110000111111000111000100100000010
000000000001000000000000000000011111111000100010000000
000000001110000000000011100000000000000000000101000000
000000000000001001000100000101000000000010000010000000
.logic_tile 14 12
000000000000000000000111111001111100101000000000000000
000000000000001011000110110001111111010000100000000000
111000001100001111100010000011101101010110000000000001
000000000000000111000110101001101100111111100000000000
010001000010000000000000000001101111110100010000000000
010000000000000000000010100000011100110100010000000000
000000000000000111100000000111111011001011100000000000
000000000000000101100000000000001110001011100001000000
000000001110001101100000010001111011111000100000100000
000000001110000001000010000000001100111000100000000000
000000000000001101100010010001101100000110000010000000
000000000010000101000110001001111100011111110000000000
000000000000000000000111110111101010111000100000000000
000000000000000000000110100000111000111000100000000010
001000000110001111100000011000000000000000000101000000
000001000100000001000011111001000000000010000000000100
.logic_tile 15 12
000001101111111000000010000111001111111000100000000000
000010000000100001000100000000011001111000100001000000
000010100010000111010000010101011011111101010000000000
000001000001010000100010000111111011111001110000000000
000000000000100111100111100111101100001011100000000000
000011100000000000100010110000001100001011100000000000
000000001110000111100110010101101101110100010000000000
000000000000000000100010000000011110110100010000000000
000000100000011111100111010111111100001011100000000000
000001100000111011100011010000001110001011100000000000
000100101011001111100000011001011010111111000000000000
000000001010100011000010110001011011101001000000000000
000000001010000011100000010111101001001011100000000000
000010100001001111000010000000011101001011100000000000
000011000000111000000000000011101010001011100000000000
000001001001010011000000000000001101001011100000000000
.logic_tile 16 12
000000100000001001100011010111101101110100010000000000
000001000001010001000011100000101100110100010000000000
111010000000000000000000000011001110110100010000000000
000001000010001001000000000000011101110100010000000000
010010000110000000000010000111011100111000100100000000
010001000000000000000100000000111000111000100000100000
000000100000000000000000000111011000111000100101000000
000001000000000000000000000000001000111000100000000000
000010000000001011100011100000000000000000000101000000
000001000001000111000000000001000000000010000001000000
000000000000000001000011100000000000000000000110000010
000011100000000001000000001001000000000010000000000010
000000000000000001000010000111011100110100010100000100
000100000000000000100110010000101011110100010001000000
000000000000010000000000000000000000000000000100100000
000000000000100000000010000001000000000010000000100000
.logic_tile 17 12
000001001111000111100010010111011000101001010000100000
000010000000000111100110100111111111010100100000000000
111000000000111111100010000001011000111101010001000010
000000000001010011000110011001011101010000100000000000
010000000000000101000010100011111001110100010001000000
110010100100000000000000000000001000110100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000101000010000000001100000000110000000000
000000000000000000100100000000001010000000110000000100
000000000000000011000010000000011111000000110000000000
000000000000000000110000000000001101000000110000100000
000000001010000101000011000000000000000000000101000000
000100000001010000000111101001000000000010000000000000
010000000000000111000000000000000000000000000101000000
000000001010000000000000000001000000000010000000000000
.logic_tile 18 12
000000000000001101000010000001001100101000010000000000
000000000001001011100011000000011101101000010000000000
111000000000001011100111100000011000000000110001000100
000000000000000111100100000000001000000000110001000000
010100000000000000000000000000011110000011000010000000
010100000000000000000000000000001000000011000000000100
000100100000100000000011000011001110010100100000000100
000001000001000000000000000000111100010100100000000001
000000001000010111000010110011101001110100010100100010
000000000000100000000010000000011111110100010000000001
001110100000100011100000000111111101110100010100000000
000001000001011001100000000000001000110100010011000000
000000000000000000000111100011111001111000100100000011
000000000001010000000100000000011011111000100000000000
000000000000001011100111100000000000000000000000000000
000000000010000011100000000000000000000000000000000000
.logic_tile 19 12
000000001000000111100110110000000000000000000000000000
000000100001011111100111110000000000000000000000000000
111000100000001000000000000000000000000000000000000000
000000000000001011000011100000000000000000000000000000
010000001010001111100110101111001010111001010000000000
010101000101010011000111100001111011100000000000000000
000000100001011011100000001011111010111001010000000000
000000000000001011100000000101001001100000000000000000
000000000000000000000000000101101111111101010000000001
000000000000000000000000000101001101010000100000000000
000000100000010111000000010001011000010110100000000000
000001000000100001100010110001011010101000010000000100
000000001010001000000000010000000000000000000000000000
000100000001001001000011010000000000000000000000000000
010100000000000000000000001000000000000000000100000010
000000001000000000000000000011000000000010000000000000
.logic_tile 20 12
000000001110000000000011000000000000000000000000000000
000000000001001011000010010000000000000000000000000000
111000100000000001100110100000000000000000000000000000
000011001110000011000000000000000000000000000000000000
010001000000000101000111000000000000000000000000000000
010010100000000000000100000000000000000000000000000000
000110000000000011100000001111011010101011110000000010
000101000000000000100010100011001101000110000000000100
000000000000000000000111010111011000101011110011000010
000000000001000000000011010001001101000110000000000000
000010100000000011000000001011101011010110100000000000
000000000000000001000010010111111001100000000000000000
000100000000100001000000000000000000000000000000000000
000100000001000001000000000000000000000000000000000000
110010100001011000000000001001101010101001110100000000
010000000000110101010000001101001001000000010000000000
.logic_tile 21 12
000000000110000011100010000111111110000011110000000000
000000000000000001100000000000010000111100000000000001
000000000000000000000011110101011010101011110010000100
000000000100000000000011111001011101000110000000000000
000010101100000111000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000110000000110000111111110000011110000000000
000000000010110000000000000000010000111100000000000010
000001000000011101100111010000011100000000110000000000
000010100001110101000011010000001101000000110000000000
000000000000001011100000000011101100000011110000000100
000001000000001011000000000000000000111100000000000100
000010100000000000000000000111001100000011110000000010
000001000000000000000010000000100000111100000001000000
001000000001000001000110111001011000010110100000000000
000000000000100001000010101001011000100000000000000000
.logic_tile 22 12
001000000110000000000000000001101001111100001000000000
000000000000000000000011100000001001111100000000010000
000000000001000001000011100001001001111100001000000000
000000001010000000100011100000101011111100000000000000
001000000000100000000000000001101001111100001000000000
000100000000010000000000000000101001111100000000000000
000100001010100111000000000011101001111100001000000000
000100000001010111000011100000001011111100000000000000
000000001010000000000000000011101001111100001000000000
000000000000001111000000000000101001111100000000000000
000000000001000000000010000011001001111100001000000000
000000000100101001000000000000001011111100000000000000
000000000000000000000000000101101001111100001000000000
000000000000000000000000000000001001111100000000000000
001000000000000000000000000101101001111100001000000000
000000000010000000000000000000001011111100000000000000
.logic_tile 23 12
000000001000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
110000001100000001000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001011100011000000010011011100000011110000000001
000100000000010000110011000000000000111100000000000001
000010000000000001100000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
000010100000000000000000000000000000000000000100000000
000001001110000000000000000101000000000010000001000000
010001000000000000010000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
.logic_tile 24 12
000000001000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111100000000000000000000000000000000000000000000000000
000010000000100111000000000000000000000000000000000000
010000000000000011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000001010000000010100000000000000000000000000000
000000000000000000010111100000000000000000000000000000
000000000100000000000100000000000000000000000000000000
000000000000000000000000000000011100110000000001000000
000000000000000001000010000000011110110000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010011000000000000000000000000000000000000
111000000000000000000000000001101011101001110100000000
010001000000000000000000001011001011000000010000000010
.ramt_tile 25 12
000000010000000000000010001000000000000000
000000010111010000000010000011000000000000
111000010001110000000110100000000000000000
000000010001010000000100001011000000000000
010000000000000000000111001000000000000000
010000001110000000000000001011000000000000
000010000000000000000000011000000000000000
000100001000100011000011001101000000000000
000001000000010000000011100001100000000100
000010000000100000000011101011100000000000
000000000000000001000000001000000001000000
000000001000001001000010010011001010000000
000000000000000000000111000000000000000000
000010100000001001000000001101001111000000
110000100001000001000000000000000000000000
110001000010000000000000000111001001000000
.logic_tile 26 12
000000000001000000000111110000011111000000110000000000
000000001110000111000110000000001011000000110010000000
111100000000010001000110000001111100110100010100000000
000000000000000001000010010000001011110100010000000000
110000000000000001100000000001111010110100010100000000
000000000000000000000010010000001110110100010000000000
110000000000001000000010000001101000110100010100000000
000000000000100001000100000000011001110100010000000000
110000000000000111000111100001111100110100010100000000
000000001110000000100000000000001000110100010000000000
000000000000001001100000000001101010110100010100000000
000000000011011101000000000000001101110100010000000000
000000000000000001000000000001111001110100010100000000
000000000000000000100000000000011111110100010000000100
000000000001001000000010000001111000110100010110000000
000100000110001001000100000000011100110100010000000000
.logic_tile 27 12
000100000000010000000111001001011001111000010000000000
000000000000100001000010001001111100110000000000000000
111000000000000101000111011101001100111000010000000000
000000001000000111100110100111101111110000000000000000
010000000000000011000111000000000000000000000000000000
010000000000000000100010100000000000000000000000000000
000001000000000101000111001101111000110000000000000000
000000101110000101100111000101111001001111110000000000
001000000000010000000111100001101100110000000000000000
000000001100101001000111110111011011001111110000000000
000001000000010000010010100101011010111000010000000000
000000100000100001000100001011101011110000000000000000
000000000000000011100000000101111100110100010000000000
000000000000000000000011010000111000110100010000000000
010100100001010000000000010011001011111000100100000100
010100001000000011000010000000101111111000100000000000
.logic_tile 28 12
000000000000100011100111000011101001110100010100000010
000000000001000111100010010000011101110100010000000000
111000000000000000000000000111001111110100010100000010
000000000000001001000000000000011111110100010000000000
110000000000000000000010010011101010110100010100100000
010000000000000000000111100000011000110100010000000000
000000000000000000000111010111001010110100010100000001
000000000100000001000111100000011100110100010000000000
000000000000000101000000000011111010110100010101000000
000000000000000000000011100000011001110100010000000000
000000000000000001000010000111011110110100010101000000
000000000000000000100111100000001000110100010000000000
000000100000000001000110100011111011110100010100000100
000001000000000000100100000000001011110100010000000000
001000000000000101100000000111011001110100010100000000
000000000100000000100010100000001101110100010000100000
.logic_tile 29 12
000000000000100000000000001111111001111000010000000000
000000000001000000000010011101011100110000000000000000
111000000000000001000111010000000000000000000000000000
000000001100000001000110000000000000000000000000000000
110010100000000101000000001111011111110000000000000000
000001000000000000100000001001101010001111110000000000
110000000000001001100111101101011011110000000000000000
000000000000000001000000000101011110001111110000000000
110010100001000011000000010000000000000000000100000000
000000000000100000100011010000000000000010000000000000
000000000000001000000000001001001100100000000100000000
000000000000000001000000000001111100111001010000000000
000000000000001000000000010000000000000000000100000000
000000000000000011000010100000000000000010000000000000
000000000000000000000110000001111110110100010100000000
000000000000000001000100000000011110110100010010000000
.logic_tile 30 12
000000000000001101000010100001000000000000001000000000
000000000000000011000000000000001000000000000000000000
111000000000000011100111100011101000001100111100000000
000000000000000000100000000000001100110011000001000000
110000000000000111000010010101001001001100110100000000
000000000000000101000110100000101110110011000000000100
000000000000001000000000001111001111110000000100000100
000000000000000001000000000011101000001111110001000000
000000000000001011100000001101111000110000000100000000
000000000000000101000000001011011010001111110000100000
000000000000001001000000000101000000001100110100000000
000000000000000101000010000000101010110011000000000100
000000000000000011000110000001000000001100110100000000
000000000000000000000000000000001000110011000000000100
010000000000000101100000000011000000001100110100000000
100000000000000000000000000000001001110011000000000100
.logic_tile 31 12
000000000000000101100000000001111111110000000000000000
000000000000000000000010111001111000001111110000000000
111000000000001000000110101011101110110000000000000000
000000000000001011000000001101101011001111110000000000
110000001110001101100010000101011000111000010000000000
000000000000000011000011101101111001110000000000000000
000010000000000000010110010001111101111000010000000000
000000000000000000000010000011011011110000000000000000
000000000000000101000000001001001011110000000000000000
000000000000000000100000001101001000001111110000000000
000000000000100000000110010001101011111000010000000000
000000000000010000000010100101001101110000000000000000
000000000000000101000000000000000000000000000100000000
000000000000000000100000000000000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011100000000000000010000000000000
.logic_tile 32 12
001000000000000101100010100101000000000000001000000000
000000000000001101000110110000001010000000000000000000
111000000000000000000111000001001000001100111100000000
000000000000000000000100000000101011110011000000100000
110010000000001111100000010001001000001100111100000000
000001000000000101100010100000101000110011000001000000
000000000000000000000111000000001001001100110100000000
000000000000000000000000000000001001110011000000100000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000001001100110100000000
000000000000000000000000000000001011110011000000000100
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 13
000000000000000000
000000000001100000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.logic_tile 1 13
000000000000001000000000010000001000001100111000000000
000000000000001111000010110000001000110011000000010001
000011100000001111100000000000001000001100111000000000
000001100000001101000000000000001010110011000000000001
000000000000000000000000000000001000001100111000000001
000000000000000011000000000000001001110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000001111000000000000001000110011000000000100
000000000000000000000000000000001001001100111000000100
000000000000000000000000000000001000110011000000000000
000000000001010111000000000000001001001100111000000000
000000000000100000000000000000001100110011000000000100
000001000000000000000000000000001001001100111000000000
000010000000000000000000000000001111110011000000000100
001000000000000000000111000000001001001100111000000000
000000000000000000000100000000001010110011000000000000
.logic_tile 2 13
000000000000001111000010000001000001000000001000000000
000000001100000111000100000000101011000000000000010000
000000100000000000000000000101000000000000001000000000
000001000000000000000010110000001101000000000000000000
000000000000100001000000000101100001000000001000000000
000000000000000000000010110000101001000000000000000000
000000000000000101000010100001000000000000001000000000
000000000000000000100110010000001011000000000000000000
000100001000000000000110100011100001000000001000000000
000110000000100000010011110000101110000000000000000000
000000000000000000000011100111000000000000001000000000
000100000000000000000000000000101000000000000000000000
000000000010000000000010000111100001000000001000000000
000001000000000000000000000000001010000000000000000000
000000000000000101100000000011001001111100001000000000
000000000000001111000011110000101111111100000010000000
.logic_tile 3 13
000001000000010000000111110000011110000011110001000000
000000000000100000000111100000000000000011110000000000
000000000110000000000111101011011000110110100000000000
000001001001010000000111100011011001110000110001000000
000000100000000000000000000000001110000011110001000000
000001000100000000000000000000010000000011110000000000
000010000000000000000000000000011110000011110000000001
000001000000000000000000000000000000000011110000000000
000000001110000000000000000000011100000011110000000000
000000000010000111000010010000010000000011110001000000
000010000000000001000111000000001000000011110010000000
000000100000000000000100000000010000000011110000000000
000000000000100000000000000000011000000011110000000000
000000000001000000000010010000010000000011110001100000
000000000000000001000000000000001100000011110001000000
000000001010001111100000000000010000000011110000000000
.logic_tile 4 13
000000000001011000000111100001001001001100111001000000
000000000010000101000110000000101000110011000000010000
000001001000101000000000010001001000001100111000000000
000000000000000101000011000000101011110011000010000000
000001000000100000000000010111001001001100111000000000
000000100000001001000010100000101011110011000010000000
000000000100000011100110110101101001001100111000000000
000010100000000000100010100000001111110011000000000000
000001101101001111000000000101001000001100111000000000
000001101110101001000000000000001000110011000000000000
000001000011000001100000000001101001001100111000000000
000010100000000000100000000000101100110011000000000001
000001001110000000000111100011001000001100111000000000
000010101100000000000110010000001100110011000000000010
000010100000000000010000010111001001001100111000000001
000001000000000000000010010000101011110011000000000000
.logic_tile 5 13
000010100001001111100110100001111011100000010000000000
000001000100101111100000000001111111010100000010000000
000000000000011011100010010011011101100000010000000000
000010000000101011100111010101001010010100000000000000
000011100000001001000011000001101100100000010000000100
000011000000001111100000000001101011010100000000000000
000000000110001000000111110011001011100000010010000000
000001001100000101000011000101001000010100000000000000
000000001100100001000010000001111110100000010000000000
000010100001011001000000000001111111010100000000000000
000001000001000000000000000011011000100000010000000000
000010100000001011000000000101011001010100000010000000
000000100000000000000011100001101101100000010000000000
000000001110110000000000000001111011010100000000000000
000000000000000000000111010011011000100000010000000000
000000000000000000000010110101001000010100000000000100
.logic_tile 6 13
000001000000000001100110110000011011001100110000000000
000000101110000001000110000000011101001100110000000000
000000100000001001100011111101111011110110100000000000
010000000100000101000011101111011101110000110000000000
000000000100011101100000010000001101001100110000000000
000000000000100001000011110000001001001100110000000000
000000000000001111000011101101001100000000000000000000
000000000000000111000011100111001001010110000010000000
000000000000000111000000000101111001110110100000000000
000000001010011011100000000001011111110000110000000000
000000000000100000000011000111011011110110100000000000
000000000001010000000011111101011101110000110000000000
000000000000000111000000000001101110101001000000000010
000000000000001011100000000000001001101001000000000000
000001100000001000000011000001101100000000000001000000
000011100000000001000011110001001010010110000000000000
.logic_tile 7 13
000000000000000011100000000000001000001100111000000001
000000000110001001000000000000001111110011000000010000
000000000000010000000000000000001001001100111000000000
000000000000000111000000000000001100110011000000000010
000000000100000000000000000000001001001100111000100000
000001000000000000000011010000001011110011000000000000
000001100000000000000111110000001000001100111000000100
000010000000000000000111110000001011110011000000000000
000010100000010000000000000000001000001100111000000001
000001000001010000000000000000001000110011000000000000
000011000000000011100000000000001001001100111000000000
000010100010000000100000000000001011110011000000100000
000001000111000000000011000000001001001100111000000000
000011000001100000000100000000001000110011000000000010
000000001010000000000000000000001000001100111000000001
000000000000000000000000000000001000110011000000000000
.ramb_tile 8 13
000000000110100011100111100000000000000000
000000010110010000100011101001000000000000
111000100110000111000000000000000000000000
000001001010000000000000001011000000000000
000000000010000000000000000000000000000000
000000000000001001000000000011000000000000
000000000000000001000111000000000000000000
000000000000000000000000000111000000000000
000000000000000000000010001001000000000001
000000100000001111000100001101100000000000
000000000000100000000010100000000001000000
000000000101011001000100000001001000000000
000000000000000000000010001000000000000000
000000000000000001000100000011001111000000
010000000000000000000000000000000001000000
110001000000000000000000000101001101000000
.logic_tile 9 13
000000000110100111000011100000001010001100110001000000
000000000000010000100010100000011101001100110000000000
000000000110001000000111111101101010000000000001000000
000000000101010001000010001101111000000010000000000000
000001000000001000000111111001101101000000000000000000
000010000000000001000011101001101000010110000000000000
000000000000011011100110010001011011000010000000000000
000000001010000001100011000101101010000000000000000100
000010000100001111100000010000001001001100110000000000
000001000000001111100011000000011111001100110000000000
000000000000000011100111000111001101100001010000000010
000000000000100001000100000000101100100001010000000000
000010000001000111100111101001011111110110100000000000
000000000000000000100100001111101110110000110000000000
000000000001000001000010000011101111000001100000000000
000000001010100001000100000000001101000001100000000000
.logic_tile 10 13
000000000001011101000111001111001100010110100000000010
000000000010101111100010001001101001000000010000000000
111010000001001011100010010011011010101001000000000000
000001001010000001000111100000101001101001000000000100
000000000000001011000010110111001100101001000000000000
000000000000000111000110100000101111101001000000000100
000000000000001001000000010111001010000110000010000000
000000001001110011100011000101001000000010100000000000
000000000000001001000110011011011011010110000000000000
000000000000000101100110100101101110111111100000000000
000100000000010000000111001001001101000000000000000000
000000000000100000000000001001011111010010100001000000
000010000000100111100011010011111011010110100100000000
000000000000010000100010101101111000111111010000000100
000000101100100001000000000011001101111111110100000010
000000100001000000100010001101011000101101010000000000
.logic_tile 11 13
000000000001010000000110111111011100010110100000000000
000000000000110000000110001101001111100000000000000000
111001100000000000000000000011111111101001010000000000
000010101011000000000011001101101110000000100000000001
000000000000001001000110010011101101010010100010000000
000000000001010111100010000000101101010010100000000000
000001000000000001000010001001001010000001000000000000
000000100010000001000100000101101100010110100000000000
000000000000000011100011100000011100110000000000000000
000000000000000000100000000000001110110000000000000000
000000000000000101100011100001001110000000010000000000
000000000000000000000110010101111101010110100000100000
000010001000000111000111001101001101111111100100000010
000011000000000101000000001001101010101001010001000000
000000000000010111000000000101001110110110100100000010
000000001010101111000000000000101001110110100000000000
.logic_tile 12 13
000000000111110001000111100000011011000011000001100000
000000000001000001000110000000011111000011000001000000
000010000001000111100110000111101000111000100000000001
010000000100000000000010010000111000111000100000000000
000000000110000001100010011101111000111101010000000000
000000001100000000000110001111101000111001110000000000
000000100000000000000000001011011111010100000000000001
000001000000000000000010011101101111000110000000000000
000010000001010000000111010101011001010110100010000000
000000100000000000000011111011111001100000000000000000
001000000000000000000010010000001011000011000000000000
000000000000000000000111010000011101000011000000000000
000000000000000000000000011111001000010100000000000000
000000000000000000000011111001111010000110000000000000
000010100100110111000010010111111100101110000000000000
000001000000010000000110110000111101101110000000000000
.logic_tile 13 13
000001000110010001100000010011111001001001000000100000
000010101010100000000010000011101101000010100000000000
000000000000001001110111110011101011110100010000000000
000000000000000001000011010000011011110100010000000000
000000100000101111100111010011111000011111100000000000
000000000010010111100011100111011010101011110000000000
000000000010000000000111110011111000110100010001000000
000000000000010000000111010000011100110100010001000000
000000100000000101000000000101011111000000000000000000
000001000000000111000000001001001011010010100000000000
000100000000001011100011110011111010110100010000000000
000000100000001011000011100000011011110100010000000000
000000000000000111000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000001110001000000011100111111000001001000000000000
000000000000001011000000000111101000000010100010000000
.logic_tile 14 13
000000000000000000000010111001011011010110000001000000
000000000000000111000110000111101010111111100000000000
000000000000000111100000000111001010110100010000000000
000000000000000000000010010000111011110100010001000000
000000000000000111100110010111011101001011100000000000
000000000000000000000010000000111001001011100000000000
000000000000001001100110010111001010001011100000000000
000000000000000001000010000000001101001011100000000000
000000000000000000000010000111011101100000010000000000
000010000000000111000100000011101100010100000000000000
000100000000000001000111100101101011111111010000000000
000000000110000111000100000111111110101001000000000000
000101000000010001000010000111011000001011100000000000
000010100000101001000110000000101000001011100000000000
000010000000000001000000000111001001110100010000000000
000001000000001001100000000000111011110100010000100000
.logic_tile 15 13
000001000000000111000110010001011001100000010000000000
000010000000010000000010001001001100010100000001000000
111001000000011011110110010111011001110100010000000000
000000000110000011100010100000111011110100010001000000
000000001000010000000000000000001110000000110000000100
000000000100100000000000000000001111000000110000000000
000000100000000000000000010000011101110000000000000000
000000000000000000000010000000011001110000000000000000
000000000000000000000111100000000000000000000000000000
000000000000001011000100000000000000000000000000000000
000001000000000000000000010000001100111100110000000000
000000000000001001000010100000001001111100110000000000
000000000000000011100011100001001100001011100000000000
000001001110000111100000000000011110001011100000000000
010000000000100000000000000000000000000000000100000000
010000000000010000000000001001000000000010001000000000
.logic_tile 16 13
000000000001000000000011100111011011111101110000000000
000010000001001111000010010000001010111101110000000001
111000000000000001100000001011011011000000010000000000
000000000000000000000011001101001101000000000000000010
010000000000001111100000010000001010000000110000000000
010000000000001011100010000000001000000000110000000000
000000000000000101100000010111001011010000100000000000
000000000000001101000010001101101000000010100001000000
001000000001010000000000000000001011000000110000000001
000010000000000111000000000000011001000000110010000010
000000000000000000000011010011111011000000010000000001
000001000000010101000010000000101101000000010000000000
000000000000100000000011000000001001000000110100000000
000010100001010001000100000000011100000000110000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
.logic_tile 17 13
000010101000000000000111100000011001000000110000000000
000001000000000000000111010000011101000000110000000000
111000000000000011100110000011011000101000010000000000
000000000000000001100010110101011101010110100000000000
010000000000001000000000001011101101101001110000000000
010000100000010001010000001101011001000000010001000000
010000000000001101000110011101111011111111110000000000
110000000000000001100010001101101000001011000000000000
000000000000101001100010110101101001110100010000000000
000000000000011101000110100000111100110100010000000000
000000000000001001000011110000011001001111110000100000
000000100000000111100010000000001101001111110000000000
000000000010100000000000000000001100111111000100000000
000000000001010000000000000000001101111111000000000000
110000000000100001000000001011011101011001100100000000
110000000000000000100000000101011001100010100000000000
.logic_tile 18 13
000011100000101000000110001001111111000000000000000000
000001100001011111000011110101011101010110000000000000
111000000000000001100111110001011001100000000000100100
000000000001110001000111100000001000100000000000000000
010000000000001111100110100111111100111111000000000000
010000000001010001000000000011101111101001000000000000
010000000001010011100110110000011011110000000000000000
110000000100000000100010100000011011110000000000000000
000000000000001000000000001001101000011111100000000000
000000000000000111000000000001111010101011110000100000
000000000000000011100000000000011011000011000000100000
000000000000000000100010110000011011000011000000000000
000101000000000000000110000101011100000110100000000100
000110100000000000000000000000001111000110100000000000
110000000000000111000000000101011001010110110100100010
110000000000000000000011110000111000010110110000000000
.logic_tile 19 13
000011000000000001000111000000000000000000000000000000
000000000000010001100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000000110000000000
000000001010000000000000000000011000000000110000000000
000000000000000000000111100000000000000000000000000000
000100000000001001000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010000000000010000011001000111101010000000010
000000000000000000000000000001111100010000100010000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 20 13
000000000000000111000111000000000000000000000000000000
000000000011000000100010010000000000000000000000000000
000000100001010011100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000011101000111101010010000000
000000000000000000000000001011111001010000100000000001
000100000000000000000110100000000000000000000000000000
000101000000000000000100000000000000000000000000000000
000000000010000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000011111001111101010010000010
000000000000000000000000000001101000010000100000000000
.logic_tile 21 13
000000001000000000000000000011101010000011110000000000
000000000000000000000000000000110000111100000010000000
000000100000001000000000000011111000000011110000000010
000001000110001001010000000000000000111100000000000000
000000000001010000000000010111001100000011110000000100
000000000000100000000010010000000000111100000000000000
000000000000000000010010100101101100000011110000000000
000000000010000000000100000000100000111100000000000000
000000000000001101100010010111011110000011110000000001
000000000000000101000110100000110000111100000000000000
000010100001010101100111100111101110000011110000000000
000001100000101011000100000000110000111100000000000100
000000001110100000000110110011011100000011110000000100
000000000010011011000011010000100000111100000000000000
000100000000000001000010010111101100000011110000000000
000000000000000000100110100000010000111100000000000100
.logic_tile 22 13
001000000000000000000111000011101000111100001000000000
000010001000100000000100000000101011111100000000010000
000000000000000000000000000111101000111100001000000000
000000000000000000000000000000001001111100000000000000
000001000000000111100111000011101000111100001000000000
000010000001000000000100000000001011111100000000000000
000000000000000000000000000011101000111100001000000000
000000000000000000000000000000101001111100000000000000
000001000001000011000000000011001000111100001000000100
000000101010100000100000000000001011111100000000000000
000000100000000101100010100111001000111100001000000000
000000000110000000100111100000101001111100000000000000
000010100000000000000111000111101000111100001000000000
000000001100000000000100000000101011111100000000000000
000000001100000011100000010101001000111100001000000000
000000000000000000100011010000001001111100000000000000
.logic_tile 23 13
000000000010110111000111100001001000000011110000000010
000000100000100000100111000000010000111100000000000000
111000000000000000000110100000000000000000000000000000
000000000000000000000010110000000000000000000000000000
010000000000000000000000000101001100111001010000000000
010000000000000001000000001011011100100000000001000000
000000100001000000000010100101111110000011110000000001
000001000000000000000100000000100000111100000000000000
000000000000000000000011110111011000000011110000000010
000010100001010111000011100000010000111100000000000000
000000000000000011110011100001101110000011110010000000
000000000000000000100000000000110000111100000000000000
000000000001000000000110000011101100010000000000000000
000000000001110001000100001011011100110110100010000000
000000000000000001100000001000000000000000000101000101
000000000000000000100000001011000000000010000000000000
.logic_tile 24 13
000010000000000000000000010000000000000000000000000000
000000000001000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100000000111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000101000000000000000011101000000110010000000
000010100000000101000000000000001011000000110000000000
000010100000000000000000000000000000000000000000000000
000001001010110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000100000000000000000011000000000010000010000000
.ramb_tile 25 13
000000000110000000000011100000000000000000
000000010000001001000000000001000000000000
111000000001010001000000011000000000000000
000000000000100000100011011111000000000000
000000000110000000000010000000000000000000
000000000110000001000100001101000000000000
000000100000000000000000000000000000000000
000000000000000000000000001001000000000000
000001001010000111000000001011000000000000
000000100000000000000000001111000000000000
000001000000000001000010010000000001000000
000010100100000000000111010101001101000000
000000000000000000000000001000000001000000
000000000000000000000000001011001001000000
110010100000000111100111011000000001000000
110000000000000000000011000001001100000000
.logic_tile 26 13
000000000000000000000111000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
111010000000001111000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000010000000111101001011101111001010000000010
010000000000100000000100000001101111100000000000000000
000000000001011000000000000000000000000000000000000000
000000000110001011000010010000000000000000000000000000
000000000000000000000000000000011010000000110000100000
000100000000000000000000000000001011000000110000000000
000010000000010111100000011000000000000000000100000000
000000000000000000000011101101000000000010000000000100
000000000000010000000000001000000000000000000100000100
000000000001010000000000001011000000000010000000000000
010001000000000000000110101000000000000000000100000000
000000100000000000000100000001000000000010000000000000
.logic_tile 27 13
000010100000000101000000000101100000000000001000000000
000001000000000101000000000000001111000000000000000000
111000000000000101000000000101001001001100111100100000
000000000000000101000000000000101000110011000000000001
110001000000100000000010100101001000001100111100000001
000010000000011101000000000000001000110011000000000000
000000000001010000000000000000001000001100110100000000
000000000000000101000000000000001000110011000000000010
000010100001010000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000001100110100000000
000000000000100000000000000000001101110011000000000001
000000000000010000000110100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
.logic_tile 28 13
000000100001000001010011110111011000110000000000000000
000000000000000011100011100011101110001111110000000000
111000000000000111000011101111011100111000010000000000
000000000000000000100000001001011000110000000000000000
010000000001100001000111010011111100110000000000000000
010000000001010011100111010001011110001111110000000000
000000000000000000000000000111011100111000010000000000
000000000000000000000000001101001101110000000000000000
000100000001010111100110100011001110111000010000000000
000000000000101001000000001101011100110000000000000000
000000000001011101100011111111011110111000010000000000
000000000000100101000010101011001010110000000000000000
000000000000000111100000010000000000000000000000000000
000000000110000000000010100000000000000000000000000000
000000001001010101100010000101011110111000100100000010
000000000000000000000000000000011001111000100000000010
.logic_tile 29 13
000000000000000101100111010101000000000000001000000000
000000001110000101000110100000101010000000000000000000
111000000000000101100000000101001001001100111100100000
000000001010000000010000000000101000110011000000000000
110000001000001101100010110101001000001100111110000000
000010000000000101000010100000001000110011000000000000
000000100000001000000000010000001001001100110100000000
000001000000000101000010000000001010110011000000000000
000000000000000000000000010111101111110000000100000010
000000001000000000000011011111001100001111110000000000
000000000000001000000000000001000000001100110100000000
000000000000011111000000000000101000110011000000000100
000000000000000000000110000101101001110000000100000000
000000000000000001000000001011111100001111110000000000
011000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
.logic_tile 30 13
000010000000000111100111000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
111010100000000001000000010001111010110100010110000000
000000000000000001000011100000011001110100010000000000
110000000000000000000110000000000000000000000101000000
000000000000000000000000000000000000000010000000000000
110000000001010000000110001011101110100000000100000000
000000000000000000000000000001111101111001010000100000
110000001010001000000111000000000000000000000000000000
000000000000011111000100000000000000000000000000000000
000000000000000000000110011101001110100000000110000100
000000000000000000000110110001111101111001010000000000
000010000000000000000010000001111100110100010101000000
000001000000000000000000000000011100110100010000000000
000000000000000000000000000001111000110100010100000100
000010000000000000000000000000011000110100010000000001
.logic_tile 31 13
000000000000001000000000000001111010110100010100000000
000000000000000001000011100000111001110100010010000000
111000000000000111100010000000000000000000000000000000
000000000100000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010000000000000000000001001001001100000000100000010
000000000000000000000000001001011000111001010000100000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 13
000000000000000101000111100001011001111000010000000000
000000000000000011000110100001111011110000000000000000
111000000000000111100111001101001001111000010000100000
000010000000000000000000000001111011110000000000000000
110000000000000000000111101001001010110000000000000000
000000000000000011000100001101001011001111110000000000
000000000000000111100110011001011010110000000000000000
000000000000000000010010001101101001001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
.io_tile 33 13
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 14
000000000000000000000000000000001001001100111000000000
000000000000000000000010000000001111110011000000010000
000000000000000000000111100000001001001100111000000000
000010000000000000000100000000001001110011000000000000
000000000000001000000000000000001001001100111000000000
000000000010001111000011000000001101110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001111110011000000000000
000000001110000000000000000000001001001100111000000001
000000000010000000000000000000001110110011000000000000
000001000000000000000000010000001000001100111000000001
000010000000000000000010100000001011110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000000000000010100000001001110011000000000000
000000000000000111000110100000001000001100110000000000
000000000000000000000000000000001010110011000010000000
.logic_tile 2 14
000001000000100000000110100000001000111100000010000000
000000000001000000000000000000000000111100000000010000
000000000000000011100000000111001010001011100000000010
000000000000000000100000000000001001001011100000000000
000000100000000111000110100000011000000011110001000000
000001000010000000000100000000000000000011110000000000
000010000000000000000000000111001101001011100000000010
000001000000000000000000000000001101001011100000000000
000001001110100000000000000000000000000000000000000000
000000100001000111000000000000000000000000000000000000
000000000001000000000110000000011100000011110000100000
000000000000100000000110010000010000000011110000000100
000000000000000111000000000000011110000011110001000000
000000000000000000100000000000000000000011110000000000
000000000000001000000000000000001010000011110001000000
000000000000001101000000000000010000000011110000000000
.logic_tile 3 14
000000000000000001000000000111001110001011100000000010
000000000000001001000000000000101000001011100000000000
000000000000000111100111000011011111001011100000000000
000000000000000000100111100000111000001011100000000010
000001001100000000000000010111011001001011100000000001
000010100100000000000011110000111001001011100000000000
000000000100000011100111110000001100000011110011000000
000000000000110000100011010000000000000011110000000000
000010100000000000000111000111011011001011100000000000
000001000001011111000010100000111010001011100000000001
000000000000001000000000000011001110001011100000000100
000001000000000011000000000000101000001011100000000000
000000100000001111100000000111001101001011100000000000
000001000000100011100010100000111011001011100000100000
000000100000000000000010000011011100001011100000000100
000000001010000000010000000000101011001011100000000000
.logic_tile 4 14
000000100000000000000110100111001000001100111000000000
000001000000000011000011000000101001110011000000010000
000000101101010000010111000101001000001100111000000000
000000000000000000010111010000101101110011000000000000
001000000000000000000010000011101000001100111001000000
000000000100101011000100000000101000110011000000000000
000010001000100000000000000011001000001100111000000000
000000000001000000000000000000101010110011000000000010
000000000000000000000110010111001001001100111001000000
000000000110000000000111100000001110110011000000000000
000000000011000011100011100111101000001100111000000000
000000000000000000100000000000101001110011000000000000
000000000000001000000011110001101001001100111010000000
000010000000000011000011110000101001110011000000000000
000000000100000001100111100111001001001100111000000000
000000000000000000100000000000101100110011000000000000
.logic_tile 5 14
000000000001001101100110110111001010100000010000000000
000000000001000101000111010011101000010100000000000001
000000000000100101110110110111101011100000010000000100
000000100001000000000011000111011000010100000000000000
000000000001011001000010000111001010100000010001000000
000000000000101011010010010011111110010100000000000000
000011000000001000000111000111101000100000010000000000
000011001110001011000000000111011000010100000000000000
000000000000000000000000000111011101100000010000000000
000000000000000111000000000011111011010100000000000000
000000000001010000000010000111111001100000010000000000
000000001000100000000000000111011001010100000000000100
000010100001000111100000000111011011100000010000000000
000001000000100111100010000011101111010100000000000001
000010000000000001000011100111101010100000010000000001
000001000011010000000100000111001001010100000000000000
.logic_tile 6 14
000000100000100001000011110111101101000000000001000000
000001000000000101000110001001101001010110000000000000
000000000000000001100011110101111111000000000001000000
000000001010000000000010000101111001010110000000000000
000000000000000000000011101111101001110110100000000000
000010000000001101000110101011011100110000110000000000
000000000001000001110111011011011111000000000000000000
000000000000000000000010001011111000010110000010000000
000110100000000111010111001101011010000010000000000000
000101000000001001000011010101111000000000000000000100
000000000000000000000110010000001100001100110000000000
000000000000000011000011010000001101001100110000000000
000000000000000000000000000000011111001100110000000000
000000000100000000000000000000001101001100110000000000
001000001111001000000011010011001010110110100000000000
000000000000000011000010011011011000110000110000000000
.logic_tile 7 14
000000000000010111000110000000001001001100111000000000
000000000110000111100000000000001011110011000000010010
111000000000000000010111000000001000001100111000000000
000000000010000000000000000000001000110011000000000010
010000001000101000000011100000001000001100111000100000
110000000001000111000000000000001000110011000000000000
000000000000000000000111000000001000001100111000000000
000001000110000000000100000000001101110011000000000000
000000000000000000000111000000001001001100111000000000
000010000100000000000011110000001101110011000001000000
000100000000010000000111001111001000101101110101000000
000000000000000011000110011011001010001000010000000000
000010000000000001000000000011101000110100010100000000
000000000000000000100000000000111101110100010000100000
000000000000100000000111000111111101110100010101000001
000000000001000000000100000000101001110100010000000010
.ramt_tile 8 14
000001010000000111000010001000000000000000
000010010000100000000100001101000000000000
111000010000000000000110101000000000000000
000000010000000000000010011111000000000000
110000001000001001000000000000000000000000
110000000000001011100010000011000000000000
000000001110000000000111000000000000000000
000000000110000000000000001101000000000000
000000000010001000000000000001000000000000
000000000000011011000011101011100000010000
000010000000000001000000000000000000000000
000000000000001001000000000001001010000000
000000100000000000000111100000000001000000
000000000000000000000100000101001001000000
110000000000000000000000001000000001000000
010000000000000000000010000011001001000000
.logic_tile 9 14
000000000000000111000110000000001111001100110000100000
000000000000000000000000000000001111001100110000000000
000001000000000111100011110101111101111111000000000000
000000100110101011100010000011101101101001000000100000
000000100000001111100010001101111001000000000000000000
000001001000000001100000001001001011010010100000000000
001001000001001001100011111111101011110110100000000000
000010000000101011000111010011011111110000110000000000
001000000001011001000000000101111001000110000000000000
000000000100100011100000000011111101000010100000000000
000000000000001111000010010101001011110110100000000000
000010100000000001000110110001011111110000110000000000
000000000000000001000000001001011110101000010000000000
000000000010000001100000000101001010010110000000000000
000010000000000001000011110001101110000000000000000000
000000101100111001000011111001001010010110000000000000
.logic_tile 10 14
000010000000000011000010010000011111110000000000000000
000001000010000000100111010000001000110000000000000000
111000100000000000000111010011111100010100100000000000
000001000000001001000011100000011000010100100000000000
000010000000000000000011110001011111100000010000000000
000011000000001001000010100111111110000010100000000000
000000000000100000000000001011011000000000000000000000
000000000000110111000000000101001100010010100000000000
000000000001011001000000010000001001000000110000000000
000000100000101111100010000000011110000000110000000000
000000001110011001000000000001011000111111110101000000
000000000110000001100010000101111110111101110000000000
000010100110001011100000000101011000010111100100000000
000001000000000001100000000000111011010111100000000010
000000000001101001000000000000001101111111000100000000
000000000001100001000011110000011100111111000000100000
.logic_tile 11 14
000000000000000000000111100011011010101001000000000010
000000000000000001000110100011001101111111010000000000
111010001110000001000110010001011001101000010000000000
000001000000000111100111100000101101101000010000000100
000000001000001001000011000111101100100000000000000000
000000000000000001100110101101101100010110100000000000
000000000000000111000111111001011010000000000000000000
000000000000001001000111110111011010010010100000000000
000000100000001111000111101111011011100000010000000001
000000100000011011100010010011011010000010100000000000
000010100000101000010011100101011001111111110110000100
000000000001010011000000001001011000101011010000000000
000000000000001000000110010101011001111110110100000010
000000001110001011000010001111111000101001010000000000
000000000000000000000000010001011000111111100100000010
000000000000000001000010101111101101101001010000000000
.logic_tile 12 14
000010000000101001000111100111111001111101010000000000
000000000000011011100011101011001010111001110000000000
111000000000100111000111000001111100000001000000000000
000001000001011001000110100000001000000001000000000000
001000000010100001100000010101001110110100010000000000
000000000001010101000011010000111110110100010001000000
000000100000011011100111100001001110010010100000000000
000000000000101101100111010000111100010010100000000000
000000000110010001100110000001011011001001000000000000
000000001101110000000010010001001011000010100000000100
000010100000001000000000000011011011110100010000000000
000000000100000011000000000000101001110100010001000000
000000000110100111000010010011001011001001010000000000
000000100010010000000010100000101011001001010000000000
000000001110110000000000001001101010111111110100000001
000000000000000001000000001101101001111001010000000000
.logic_tile 13 14
000000000000001111000110000001001000000110000000000001
000000000000001111000000001111011010101011110000000000
000101000000000001100111110001011111110100010000000000
000010100000100000000010000000001110110100010001000000
000000100000000101000000000111011001110100010000000000
000000000000001001000000000000001011110100010001000000
000000000011010001100010110001001111110100010000000000
000010000001100000000110000000001011110100010000000000
000000000000001111000000000001111111110100010010000100
000000000000000111100010010000101100110100010000000000
000000000000001000000000000011001100001011100000000000
000000000000000111010000000000011100001011100000000000
000101000000001101100111000111011111110100010000000000
000000000000001011000000000000011010110100010000000000
000000001010001101100000010001011000110100010000100000
000010101110010101000010100000011010110100010001000000
.logic_tile 14 14
000000000000000000000111000111101001110100010001000000
000000000000000000000010010000011111110100010000000000
000000000000111001100110010001011010110100010000000000
010000000001011111000010000000111011110100010000000000
000100000000001001000010010101111101001011100000000000
000000000000001111000110000000001000001011100000000000
000010000000000001000110000101111111110100010010000000
000001001100000001100010010000011000110100010000000000
000000000010000011100000010101101011110100010000000000
000000000000000000000010100000111001110100010000000000
000000000000100001000000000001001101110100010000000000
000000000001010000000000000000111001110100010000000000
000010100000000000000000000101101100001011100000000000
000000001000000000010000000000001010001011100000000000
000010100000000111100110100111101010001011100000000000
000001000000001111100000000000011010001011100000000000
.logic_tile 15 14
000010100000000000000110010000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000000100010001000000000000011101010110100010000000000
000000000000000011000010100000111011110100010001000000
000100000001010000000110010101111111001011100000000000
000000000000000000000010000000001100001011100000000000
000010100001011000000000000001101000001011100000000000
000000000000000011000000000000011111001011100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001011000011000000000000000000000000000000
000100001100000000000000010000000000000000000000000000
000100001110000000000011010000000000000000000000000000
001000000001000000000000000011111000110100010000000000
000000000000001001000000000000111001110100010000000000
.logic_tile 16 14
000001000000001001100000010101101110000000010000000000
000010001111001001000010001001101010000000000000000000
000000000000000001000110010101011110000000010000000000
000000000000000000000010000000111101000000010000000000
000010100000001111000110110001011011010010100000000000
000001001100001001100110000000001010010010100000000000
000000000000000101000000010000001001000000110000000000
000000000000000101000011010000011000000000110000100010
010100100000011000000110100101011101000001000000000000
110110100000100001000100000000001001000001000000000000
000000000000000101100000001001111011000000000000000000
000000000000000000000000001001101100000110100010000011
000000000000000000000000000101101011110110100000000000
000100000000000111000000000000111110110110100000000000
000000000000001011100110100001001101000000010000000000
000000000000000101100000000000001110000000010000000000
.logic_tile 17 14
000000000000000000000110100000000000000000000000000000
000000000110000001000011000000000000000000000000000000
111000000000011000000010000001101100110110100001000000
000000001110110001000110000000001010110110100000000000
010000000000100000000110100000000000000000000000000000
010000000001010101000000000000000000000000000000000000
000010000000100111100000000000000000000000000000000000
000001000001010000100000000000000000000000000000000000
000000000000001000000000000000011111000000110010000010
000000000000001111000000000000011001000000110000100000
010000000000000000010000000000001010110000000000000000
110000000000000000000000000000011110110000000000000000
000100001100001000000000000000011000000011000000000000
000100000000001111000000000000011000000011000000000000
010010100000000000000000010000000000000000000100000100
110000000000000000000010111001000000000010000010000010
.logic_tile 18 14
000000000000100001000110000000011010000011110000000000
000000000001000000000100000000000000000011110001000100
000110000000100000000000000000011110000000110000000000
000000000000110000000000000000001001000000110000000000
000000000000000001100000000000000000000000000000000000
000010100110000000000000000000000000000000000000000000
000001001110001000000000000000000000000000000000000000
000010100000010101000000000000000000000000000000000000
000000000000000101100000000001011101111001010000000000
000000001000000111000000000011001100100000000000100000
000000000000000001000010101101001110101001010000000000
000000000000001011100100001011011100010000000000000000
000000000010000000000111000000000000000000000000000000
000000001100010000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 19 14
000000000000000001100010100011001010111101010000100010
000000000000001001000000000001011101010000100000100000
000000000100001011100011100000011110110000000010000000
000000001100000001100011100000011101110000000000000000
000000000000100011100010110111101011000010000000000000
000000000001001001000011000000101100000010000001000000
000000000000001000000110000000001110000000110000000000
000000000000011111000100000000011001000000110000100000
000010100000000111000111110000011000000000110000000000
000001000000000000010111100000011011000000110000000000
000000100000000011100000011001111010101001010000000000
000000000000001001100011000001111000010000000000000000
000000001000000111000110100101111101111001010000000000
000000000000000000000000000111001101100000000000000100
000010100000000000000010011001101010101001010000000000
000001000010000000000011100001001000010000000000000000
.logic_tile 20 14
000100000000000111000011100000000000000000000000000000
000100000001001001000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000100001001000000000000000000000000000000000000
110000000000000000000000000001001011110100010000000000
010000000000000000000011100000111110110100010010000000
000000100000000000000000000011111001101011110000000000
000000000100010000000000000001001100000110000001000100
000010000000000000000000000000000000000000000000000000
000001000001010000000011110000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000100000000000000000000000000000000100000010
000000000001010000000000000001000000000010000000000000
010010100000000001010000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.logic_tile 21 14
000000000000000011100010100011101010000010000000000000
000010000100000101000011100101011000000000000000000000
111010000000100011100111110111101010100000000000000000
000000000001001111100111100111011010000000000010000000
000100000000000101000010100101111000000011110000000000
000000000000100011010110010000010000111100000000000010
000000000000001011100010000001101110000011110000000000
000000000000000111100100000000010000111100000000000001
000000000000101001000111100011011110000011110000000000
000000000011011011100111100000000000111100000000000100
000000000100000111000000000101111000000010000000000000
000000000000000000000000001001111101000000000000000000
000000000001001000000110100001011000101001110110000000
000000000000110001010011101011001001000000010000100000
010000000000001001100000000011011010101001110100100100
000000000010110101000000001111001001000000010000000000
.logic_tile 22 14
000000000000000000000111000111101000111100001000000001
000000000000000000000100000000101101111100000000010000
000000100001010000000000010101001000111100001000000000
000001000000000000000011110000101111111100000001000000
000000000000000000000110100001001000111100001000000000
000001001000000000000100000000101101111100000000100000
000000100011000000000000000001101000111100001000000000
000000000000100000000000000000101111111100000000000000
000000100000000011100000000011001000111100001000000000
000000000000101011100011100000001101111100000000000000
000001000001000000000000010011001000111100001000000010
000010100000100000000011010000001111111100000000000000
000000000000010000000000000111101000111100001000000000
000000000011010000000011100000001101111100000000000100
000001100000001000000000000011101000000011110000000000
000110000000001101000011100000100000111100000000000100
.logic_tile 23 14
000001000000011111100010110001101110000010000000000000
000000100000100001000011011111111011000000000000000000
111001001110000000000111000111101010000010000000000000
000000100000001101000000000111101010000000000000000000
000001000001010001000111000000001100110000000001000000
000010000000000001010010000000001000110000000000000000
000000000000000101000111001001011000101001110100100001
000010000000001101000010010111101010000000010000000010
000000000000100001110000001101011011101001110100000001
000010100000010000000011010011101011000000010000100001
001000000000000000000000001011111000101001110100100000
000000000000000111000011010111101000000000010000000001
000011100000001000000110111101111011101001110100000000
000010100000000111000111000011101010000000010010100000
010000100000000000000011001011011000101001110100000001
000000000000000111000000000111101001000000010000000010
.logic_tile 24 14
000000000001110000000000010000000000000000000000000000
000010100000010000000011100000000000000000000000000000
111000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110100000001000000000000001011111001010000000000000010
010100000000100000000000001011101010110110100000000000
000000000000000001000000000111001000110100010100000000
000010000000000000100000000000011110110100010000000100
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000001000011000000000000000000000000000000
000000000000000000100110010000000000000000000000000000
000000001010101001000000001000000000000000000110000000
000000000000010011010000001111000000000010000000000000
001000100000000000000010001000000000000000000100000110
000001001010000000000000000011000000000010000000100000
.ramt_tile 25 14
000000010000000001000011100000000000000000
000000010000000000100011100111000000000000
111000010000000111000000000000000000000000
000001010000000000000000001001000000000000
110000000000000000000111001000000000000000
110000000000000000000011011011000000000000
000010000010100000000000011000000000000000
000000000111000000000011001101000000000000
000000000000001000000000000001100000100000
000000000000000011000000001001000000000000
000000000000000001000000001000000000000000
000000000100000000100010000011001000000000
000000000000010001000010000000000000000000
000000000000100001000100000011001011000000
110000000000000001000000000000000000000000
110000000110000000100000000111001011000000
.logic_tile 26 14
000000000000000000000000000000000000000000000000000000
000000000100000000000011010000000000000000000000000000
111000000001010000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010001000000000011111111111001010001000000
010100000000100000100000000011101100100000000000000000
000001000000000000000000001000000000000000000100000000
000000101000000000000000000011000000000010000000000100
000000000000000000000000000000000000000000000100000000
000000000000000111000000001111000000000010000000000100
000001000000001111100010000000000000000000000000000000
000010100000001101100100000000000000000000000000000000
000000001110000000000111000000000000000000000100000000
000000000000000000000100000101000000000010000000000100
010000000001010000000000001000000000000000000100000000
000000000000001001000000001001000000000010000000000100
.logic_tile 27 14
000000100000000111100000001101011010110000000000000000
000001000000001001000000001101101111001111110000000000
111000000000000001000111100000000000000000000000000000
000000001000000001000100000000000000000000000000000000
110000100000001000000000000001111010110100010110000000
000001000000001011000010100000011000110100010000000001
110000000000001000000110010001111110110100010110100000
000001000000000001000010000000001000110100010000000001
110000000000000000000000010001111000110100010100000010
000000000000000000000011000000011101110100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000011100111000001101010110100010100000000
000010001100000000100100000000001110110100010010000000
000000000000010011000000000000000000000000000100000010
000100000000100000000000000000000000000010000000000000
.logic_tile 28 14
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000001001000000000000000000000000000000000000
000001000000001101000000000000000000000000000000000000
110000000001010000000000000000000000000000000100000001
000000000000100000000000000000000000000010000000000000
000010100000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000010
110010100000000000000000000000000000000000000100000000
000001000000000000000000000000000000000010000001000000
000000000000000101000000000000000000000000000100100000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010111000000001111111001100000000100000000
000000000000000000000000000001001100111001010010000000
.logic_tile 29 14
000000001110000000000010000000000000000000000000000000
000000100100000000000110110000000000000000000000000000
111000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000001011100110100010100000000
000000000000100000000000000000101100110100010000000001
000000000000000011100000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000001000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000001001100110100010100000010
000000000000000000000000000000111001110100010000000000
.logic_tile 30 14
001000001000000101000011111011101011111000010000000000
000010100000001111100011000101011000110000000000100000
111000000001001111100000011001011011110000000000000000
000000000000000111000011000001101100001111110000000010
110000000001110101000011011001011101110000000000000000
110000000001110000100011001101011110001111110000000000
000000000110001111000111101111101011111000010000000000
000000000000000011100111011011001011110000000000000000
000000000000000111000000000011111110111000010000000000
000000000000001111100010110001011100110000000000000100
000000000010000011100111000011001110110100010100000100
000000000000000000100000000000101100110100010000000000
000000000000000001000010000111011011110100010100000100
000000000000000000100110110000101001110100010000000000
001000000000000011100000010011001010110100010100000000
000000000000000000100010100000111001110100010001000000
.logic_tile 31 14
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000111000000001011101001111000010000000100
000000000000000000000000000001011100110000000000000000
110000000000000000010000011101011001110000000101000000
000000000000000000000010000111101100001111110000000000
000000000000001001000000010000000000000000000000000000
000001000000000111100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000100001011000000000000000000000000000000000000
000000000000000000000000001101111011110000000110000000
000000000000000000000000000101101100001111110000000000
010000000000000011000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 15
000000000000000111000000010000000000000000000000000000
000000000000000000110011000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000010100000000011000000000000000000000000000000000000
000000000000000000000000000001001110001011100000000000
000000000000000000000000000000011001001011100000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000001001101001011100000000100
000001000000000000000010000000001000001011100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 2 15
000000000000000000000010000101101001001011100000000000
000000000000000000000000000000011101001011100000000100
000000000000001111000000000001101110001011100000000000
000000000000000111000000000000011111001011100000000100
000000000000100000000000000000000000000000000000000000
000010000011010000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111010000000000000000000000000000000000
000000001110001000000000000101111000001011100000000100
000000000000001001000000000000001110001011100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000001000000000001110110110101111110001011100000000100
000000100000000000100110010000011100001011100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
.logic_tile 3 15
000001000000001000000000010011011001001011100000000000
000010100000001111000011110000011000001011100000000100
000000000000001111000111000000001101001100110000000000
000000000100001111000111110000011110110011000000000000
000000000000000001100000010011011010001011100000000010
000000000000110000000011010000011010001011100000000000
000000000001000000000000000111011000001011100000000000
000000000100000000000011100000011011001011100000000100
000110100000000111000000000011011100001011100000000010
000100000000000000100010100000011001001011100000000000
000000000000000000000010000000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000001000000000111010000000011001110001011100000000000
000010100000000000100010000000011000001011100000100000
000010100000000000000000000111011101001011100000000100
000001000000000011000000000000001000001011100000000000
.logic_tile 4 15
000010000000000001100011100000001000111100000000000000
000000000110000000000000000000000000111100000000010001
000000000000000001100011100101101101110110100000000000
000000000000000000000000001001011010110000110000000000
000000000000001000000111000111111100101000010000000000
000000001010001111000000000000001011101000010001000100
000000000000100101100110000111001101000000000001000000
000000000000110111100000000001101000010110000000000000
000000001010001000000000000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000100000001111100000000000011010001100110000000000
000001000000001111000000000000001001001100110000000000
000001000100000011100011001101011001000000010000000000
000010101011010001100000001101001111000010000010000000
000000000001000000000111000111011101110011000000000000
000000001011111001000100000111001001000000000000000000
.logic_tile 5 15
000000000000000001000010110001011011000000000001000000
000000000000001011000011110001101001010110000000000000
000000000000000001100111000111111111110110100000000000
000001000000001001010110111101011101110000110000000000
000101000000000101000000000001111010000000000001000000
000110000100000000100011101001101010010110000000000000
000000001110000001000010111011011001000000000000000000
000000000000001001100111000001001110010110000010000000
000000000000010000000011001011001111110110100000100000
000000000000001001000100001011111010110000110000000000
000000000001010000000010000111011111110110100000000000
000000000000100111000111100111111101110000110000000000
000110000001010001100010000101111011000000000001000000
000100000110011111000010010111101011010110000000000000
000000000000001001010010000011111111110110100000000000
000010100000000101000100000001011101110000110010000000
.logic_tile 6 15
000010000000000001100000000111011100110110100000000000
000001000000000001000000000111011111110000110000000000
000000000000001011100011110011101011110011000000000000
000000000000010001000011001011111001000000000000000000
000110000001010000000010010001111100110110100000000000
000101000000100000000110001011011111110000110000000000
000010000000000011100110000011111000000000000000000000
000000000000000001100011101101011100010110000000000010
000001000010000001000111110000011011001100110000000000
000000100000010000100111000000011110001100110000000000
000010100000101000000011100000011111001100110000000000
000001000001011001000011100000011111001100110000100000
000100101010010001000011001111111011100000000000000000
000101000001010001000010001101001010000000000000100000
000000000000101111110010000001011000000000010000000000
000000000001000111000010000001001111000010000000000000
.logic_tile 7 15
000001000000001001000111100011011101001011100010000001
000000000000000111100111100000011011001011100000000000
000000000001001001100111010101101011000000000000000000
000000000000001011000110000001001011010010100000000001
000001000001011111100111101111001000101000010010000000
000010000100000111100111101001011001010110000000000000
000001000000001101100111111001001011101000010001000000
000000000000001011100110110001011100010110000000000000
000000001100101111000000001001111111110110100000000000
000000000000010011000000001111111000110000110000000000
000000100000100001000010000111011101110110100000000000
000011100001110000000111100101111010110000110000000000
000000000000011000000010000101011111110110100000000000
000000101000000011000100000011111000110000110000000000
000000000000001000010111001111101011101000010000000000
000000000000000001000011100111111001010110000010000000
.ramb_tile 8 15
000111000100100000010011101000000000000000
000101010000010000000000001001000000000000
111000000001000000000000010000000000000000
000010100000001001000011011011000000000000
000001100000100000000000001000000000000000
000000100000000001000000000101000000000000
000000000000001111000000000000000000000000
000000000000000011000000000111000000000000
000000000000100111000010001001000000000000
000010100001000000000000001111100000000010
000000000000000000000110001000000000000000
000000000000000001000100000101001100000000
000000000001000000000010001000000000000000
000000000000111001000000000011001111000000
010000000000000000000111000000000001000000
010000001000000000000000000101001101000000
.logic_tile 9 15
000000000000100011100011000111011101110110100000000000
000000000000010011100111100111101110110000110000000000
111010001111001111100010110111001100101000010000000000
000010100000101101000011110101011111010110000000000000
001000000000101001100010110000011101000000110000000000
000000000000010001000110000000011001000000110000000000
000000000000000000000111011001011100111111110100000010
000000001100000000000010110111001100111101110000000000
001000000101010111000111110101101101111111110100000000
000001000001110011100011110101111000111101110000000100
000000000001000001000111101001011100111111110100000000
000000000000000001100011110001111011111101110000000001
000001001110100001000000000001011110111111110100000010
000110000100000000000011011101011100101001110000000000
000000000000001001000000001101111000110110100100000000
000000000000001111100011001001111001111111110000000100
.logic_tile 10 15
000001000001000111100011111001011110000000000000000000
000000000000100011100110000001101001010010100000000000
111010100000001011000000000101111110000000010000000000
000010100000001111100010110000001111000000010001000000
000000000001011011100111110111011011011101000001000000
000000000000100001000111010000011010011101000000000000
000010001100000111100111010111101100111110110100000100
000000000000000011000111010000101011111110110000000000
000000000110111011100011110111111010010110110100000000
000000000100111111000111000000101110010110110000000001
000000000000000011100000000011011010111110110100000000
000000000000000000000000000101111000101001010010000000
000010100000000001000000001011101100111110110100000000
000001000000000001000010001001001011101001010000000001
000000000000000001000011101001001010111111110100100000
000000001100001101000110000001001101111101110000000000
.logic_tile 11 15
000000000000000111000011100001001010000001000001000000
000000000000000111000110010000001000000001000000000000
111000001101000101100111010000011000000000110000000000
000000000000001001100111110000011011000000110000000000
000011101011001111000111011001001011111111110000000000
000011000100101111000111111101101101111001010000000100
000000100001000111100111110001011111110100010001000000
000001000001010000100011110000001100110100010000000000
000000000000000001100010000000011110000011000000000000
000000001100000000000000000000001111000011000000100000
000000100001000001100000001001111011101000010000000000
000011000000100000000011111111001001111101110000000000
000010000000000000000010001011001100111111110100000010
000001000001010000000100001111101001111101110000000000
000000000110001011100111101101001011111111110100000100
000100001000010101100010010001101011101101010000000000
.logic_tile 12 15
000000000000100111100110000111011111110100010000100000
000000000000010000100000000000011001110100010000000000
000110100000000001100110000011011100110100010000100000
000100000010000111000010110000001101110100010000000010
000000000000000101000000001001101110010110100010000000
000000000001000000100000001101111111000000010000000000
000000001110000001100111000000001100000011000000000000
000000000000000000010000000000011110000011000000000010
000010000000000101100010010011111001110100010000000000
000001001110100111000111010000001000110100010000000000
000000000000000001000010010011101110001011100000000000
000000000000000111000011110000101000001011100000000000
000010000000100011100111010011101101110100010000000000
000001000001010111000010100000001010110100010000000100
000000000001000111100000001111101010111111110000000000
000000000000000000100010101011001001011101000000000000
.logic_tile 13 15
000000000000000111100011101001011100000110000000000001
000000000000000000000000001101001100101011110000000000
000010100000001011000111100101111100001011100000000000
000010000000100101100010110000001101001011100000000000
000000000001010001100010110101111111110100010000000000
000010100000100000000010000000001001110100010000000000
000000100100001011100011111101101100001001000000000000
000000000010101011000010001001111011010100000001000000
000110000000000000000011110101111011110100010000000000
000001000000000111000010100000011000110100010001000000
000100000000000011100110000101101010110100010000000000
000110100000001001000010000000111110110100010000000010
000001000000001000000000000001011100110100010000000000
000011001010011111000000000000111010110100010000000010
001000000000000000000000000101111101001011100000000000
000000000000100101000000000000011000001011100000000000
.logic_tile 14 15
000000000000000000000110000111011011110100010000000000
000000001000000000000011100000001000110100010001000000
000000000000100111000000000011101000001011100000000000
000001000000001101100000000000111100001011100000000000
000000000000001101000000000111011101001011100000000000
000000000000000001100000000000001100001011100000000000
000000001110001001100111100011101111100000010000000000
000000001100000001000000001111111111010100000000000000
000000000000000011100110100111101100110100010000000000
000000000000000000100000000000011010110100010000000000
000100000000001101100000000101101111111111010000000000
000000000000000001010010010111101110101001000000000000
000000000100000001100111101101001001010110000001000000
000000000000000001000010110111011010111111100000000000
000000000000100001000000001111101110000000000000000000
000000000000000001000010010001001111010110000000000000
.logic_tile 15 15
000001100000000000000011100111101100111111000010000000
000010100000000111000011100001001101101001000000000000
111000000000000000000000000011111010001011100000000000
000000001100000111000000000000101101001011100000000000
110100000001010001100110010111101010001011100000000000
110000001000101111000010000000101110001011100000000000
000000000000001011100000000011101001001011100000000000
000000000000000111000010010000111011001011100000000000
000000000000000001100111010001001010110100010000000000
000100000000000000000011000000111011110100010000000000
000100101110100000000000010001101010110100010010000000
000101000001110000000011010000001011110100010000000000
000000100000110011100010000101101001110100010110000100
000001000001100000100000000000011111110100010000000000
000010100001001000000010010000000000000000000000000000
000101000000100001000011010000000000000000000000000000
.logic_tile 16 15
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000011100000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001000000000000111011010110100010100100000
000000000000001011000000000000101100110100010000000001
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000010000000000000010000000000000000000000000000
000000101011010000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 15
000000000110001001000000000111011101000001000001000001
000010100000001111000000000001011010010000100000000000
000000000000000011100110001011111010101011010000000000
000000000000001001000000001101111000000001000000100000
000000000001011000000111000000011001110011000000100000
000000100000101111000010000000001111110011000011000000
000000000000000011110110011001011001100000010000000000
000000000000000000000010001001001100000010100000000000
000000000000100000010000001001111100000000000000000000
000010000101010000000000001111011000011111000000100000
000010000000100011000111100000001010000011000000100011
000001001011010000000110000000011011000011000000000000
000000001100100000000000000101001111000000010000000010
000000000000010001000000000000001010000000010000000001
000000001110000000000010000000011010000000110011000010
000000000000000000000000000000001110000000110000000010
.logic_tile 18 15
000001000000101001000011110000000000000000000000000000
000000000001001111010011010000000000000000000000000000
111000000001010101000000010000000000000000000000000000
000000000100100000000010100000000000000000000000000000
000000000000001011100110111101101000010110000000000100
000000001111010101000011101001011010111111000000000000
000010101110000011100110111011011010101011010000000000
000000000000001111000010000011011101000001000000100000
000000000000000000000011100001101010000110100000000000
000000000000000001000100000001001001000000000010000000
000010000001010111000000010000000000000000000000000000
000001000000100000000010100000000000000000000000000000
000000001000100000000000000101001011000110100000000000
000000000000000000000000001101101010001111110000000000
010000000000000001000000000111111101111111100100000001
000010000000000000100000000001011011101001010000000000
.logic_tile 19 15
000010100000101001100111011001011001101001010000000000
000001000000011111000011001111001110010100100000000010
000000001000000101010110010000011011110000000000000000
000000001010110011000011010000001010110000000000000000
000000000000001000000000000000001101110000000000000000
000000000000000111000011000000011000110000000000000000
000001000100000001000010101101111001000110100000000000
000000100110000011000000001001101101000000000000100000
000000000000101001000111000111011100111001010000000100
000000000001010101000100000011101000111111110000000000
000000000000010001100011000001111100100000010000000000
000000000000100001000010001101101001000010100000000000
000000000000100000000000010000001100000011000000000000
000000000001010000010010000000001001000011000000000000
000010000000000101100011000000011100000011000000000000
000000000000000000000100000000011010000011000000000000
.logic_tile 20 15
000000100000000001000111100000001001000011000000000000
000000000000001111000110010000011010000011000000000000
111000000000000111100000000000000000000000000000000000
000000001010000111100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000010000000000000000000000000000000000000000000
000001000011010111100000000001001000010000000000000100
000000001110000000100000000001011110110110100000000000
000000000000000111100010010000001101000011000000000000
000001001110000000100011000000011010000011000001000000
000000000001000000000000000000011001000011000000000000
000010000110100000000000000000001000000011000000000000
000000000000010000000000000011001111110100010100000000
000000101100000001000010000000011111110100010000000001
000000100000000000000010000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
.logic_tile 21 15
000000000000001001100010110111101100000011110000000000
000001000000000001000011000000000000111100000000000000
111000000000001000000000000001001101000010000000000000
000000000010000001000011110111101011000000000000000000
000000001000001001000011101001001010000010000000000000
000000100001011111000010100101111000000000000000000000
001000000000000011100000010111011000100000000000000000
000000000010000111100011001111001000000000000000000000
000001001111001001000011101011011010000010000000000000
000010100001011101000100000011101010000000000000000000
001010100010001000000111001111111001101001110100000100
000001001000000101000000001011011010000000010010000010
000000000000000101000000011111101010101001110100000010
000010100010001111000010001111101100000000010000000010
010001000000000011100111011101011001101001110101100000
000000101000001001000011111011111011000000010000000000
.logic_tile 22 15
000000000000001011000010101111001011100000000000000000
000000000000001111000100001001011011000000000000000000
000100000000010101000111110001111101000010000001000000
000000001000001101100110001011001011000000000000000000
000000001110010000000010100001101010000011110001000000
000001000000100111000111000000000000111100000000000000
000000000101000011100110001111001100000010000000000000
000000001010000001100010110011011100000000000000000000
000001000000000111000111000001011010000011110000000000
000110100000000000100010010000100000111100000000000100
000001000000000011100010101001011101000010000001000000
000000100100001101000110010111011001000000000000000000
000100000000001011100000001001011111000010000000000000
000000000000001111000010110111011010000000000000000000
000000000000000101000011101111101010000010000000000000
000000000000000001100011011011111111000000000000000000
.logic_tile 23 15
000000000001001111100110110001011101000001000000000000
000010000000100101100011000000111001000001000000000000
111001000011011001000111000000000000000000000000000000
000010000000100001100010100000000000000000000000000000
000000000110100000010110001001011111000010000001000000
000000000001000111000000001111011010000000000000000000
000000000000100101000110011011011010000010000000000000
000010000010010011000010000001111111000000000000000000
000000000000000011100111000101111010100000000010000001
000000000000000111100010000000011000100000000011000000
000001100000000000000011100001011110111001010000000000
000001000000000001000100001011101010100000000001000000
000000001010001000010000000111011111000001000000000000
000000000000000001000011001101001100000000000000000000
010000000000001011100010000011011001101001110100000001
000000000000001011000011000011001001000000010010000000
.logic_tile 24 15
000000000000001000000010000101111011010000000000000000
000000000110001111000000001101011111110110100000000010
111000000100000000000000000000000000000000000000000000
000010100010000000000010010000000000000000000000000000
010000000010000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001000000000000000111011000111001010000000000
000000000100101011000010011001111110100000000000100000
001000000000000000000000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111101000000000000000000101000000
000000100000000001000000000111000000000010000000000000
000000000010100011110010000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
.ramb_tile 25 15
000000000001010000000000001000000000000000
000000010000100000000000000011000000000000
111000000001010111000111011000000000000000
000000000000001001000111011101000000000000
000000000000000000000010000000000000000000
000000001101011001000000001101000000000000
000000000000000000010111011000000000000000
000000000000000000000011001001000000000000
000000000110000000000000001001100000000100
000000000000000000000000001101000000000000
000100000000001000000010010000000001000000
000100000100000111000011010101001101000000
000000000000001000000000001000000001000000
000000000010001111000000001001001101000000
010000000000010000000000000000000001000000
010000000000000000000010010111001111000000
.logic_tile 26 15
000000000000000000000010001111001000010000000000000000
000000000000000111000110010111011111110110100001000000
111100000100010000000000001011101000111001010000000001
000001000000000000000000000011011101100000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010000000100000000000001011001000010000000000000000
000000001010000000000000000011111101110110100000000100
000000000000000001000110100000000000000000000100000000
000000000000000000000111100111000000000010000000000001
000000000000000011100000000000000000000000000000000000
000001000100001011000000000000000000000000000000000000
000000000000000001000110100000000000000000000100000000
000000000000000001000100000001000000000010000000000001
010000000000100011100000000000000000000000000100000000
000000000001000000000000000011000000000010000000000001
.logic_tile 27 15
000010000000001001000000000000000000000000000000000000
000101000000000011000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000100000000
000100001000000000000000000001000000000010000001000000
000000100000000000000000000000000000000000000101000000
000001000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000100000000111000000000010000010000000
000010100001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
.logic_tile 28 15
000000000000000000000000000101011011100000000100000000
000000000000000011000000000000011000100000000000000000
111000100000000000000000010001011001000001000100000110
000001000000000011000010100000011010000001000000100010
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000001000000000011000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000101011011000000010100000110
000010000000000000000000000000001001000000010000000010
110000000001010000000000000001011001000000010101000000
010001000000000000000000000000011010000000010000000001
.logic_tile 29 15
000000000000000000000011000111011100110000000000000000
000000001110000001000000000011111000001111110000000000
111000100000001001100011001001001100111000010000000000
000001000000001111000000001011011110110000000000000010
000000000000000000000011000101111000000010000000100000
000000000000000000000000000000001111000010000000100100
000000000000001000000011000101111100000001000100000100
000000000000000001000000000000101001000001000000000000
000000000000000000000000010111101001000000010100000000
000000000000000111000010100000011011000000010000000000
000000100000001000010110000011111010000001000100000011
000001000000000111000100000000011001000001000000000010
000000000000000000000110010000000000000000000000000000
000000000000000111000010100000000000000000000000000000
010000000000001000000000000101011101000010000100000100
010000001010000111000000000000101001000010000000000000
.logic_tile 30 15
000000000000000101000111000001000000000000001000000000
000000000000000000000010100000001100000000000000000000
111000000000000011100000000001001001001100111100000000
000000000000000000000000000000101000110011000000000100
110000000000101000000010100101001000001100111100000000
000000000001010101000000000000001011110011000000000100
000000000000000000000000010000001000001100110100000000
000000000000000000000010000000001001110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000101111101110000000100000010
000000000000000000000000001111101110001111110000000000
010000000000000011100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 31 15
000000000000001000000110001011011010111000010000000010
000000000000001111000000000101011011110000000000000000
111100000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000001000000110100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000000001100110011101101100100000000100000010
000000000000000000000010100001111010111001010000000000
110000000000000011100000001111101110100000000100000000
000000000000000000000011100001111000111001010000100000
000000000000000000000000011011101100100000000100000000
000000000000000000000011010001111010111001010000000000
000000000000000000000000001001001110100000000100000000
000000000000000000000011100001111000111001010000000001
000000000000000000000000011101101100100000000100000100
000000000000000000000010000001011010111001010000000000
.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 16
000000000000000000
000000000000011000
000000000000000000
000000000001100000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 16
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000100000000000011100000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000111011111001011100001000000
000000000010000000000011100000101010001011100000000000
000000000000000000000000000011001010001011100000000010
000000000000000000000000000000101001001011100000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
.logic_tile 2 16
000001001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000001011010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 16
000000000000000001000011110001001010001011100000000000
000000000000100000000011010000001001001011100000000100
000000100001011000000111010101011110001011100000000000
000001000100101011000011000000001011001011100000000000
000000000000000001000111100001001000001011100000000100
000000001000001001100110000000011011001011100000000000
000000000000001000000000010101011001001011100000000000
000000000000000111000011100000001010001011100000000001
000000000000000000000000000001001111001011100000000000
000000000000000000000011100000001001001011100010000000
000000000000000000000000010101001101001011100000000000
000000000000000000000011000000011001001011100000000000
000100000000000000000000000000000000000000000000000000
000100000000011001000000000000000000000000000000000000
000000000000000001000000000101011101001011100000000000
000000000000000000000000000000011011001011100000000000
.logic_tile 4 16
000000100000000000000000000000011000000011110000000000
000001000000000000010000000000000000000011110010000000
111010101000000001000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
110100000001000000000000000000011100000011110000000100
100100000111000000000000000000010000000011110000000100
000000000000000011100000000011001111101001010100000011
000000000000010000000000000011001100000010000010000000
010010100001001001000000000000000000000000000000000000
010000001100101011100000000000000000000000000000000000
000000000110000001000010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000011100000000101100000000000000000000000000000000000
000000000110000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
.logic_tile 5 16
000010000000001011100011101101101101000001000000000000
000000001110001111000010000101101001000000000000000000
000000000000001001000111010000001111001100110001000000
000000000000000001100110000000001100001100110000000000
000000000100000111100011111101111100101000010000000000
000000000000100000000010000001011011010110000000000000
000000000111011001100010000000011010000000110000000000
000000000000001111000010110000011011000000110010000000
000000000000001001100011110001001100110110100000000000
000000000000001111000110110001111001110000110000000000
000000000100000001000010001111101011110011000000000000
000000000000000000000100001001001000000000000000000000
000100000000000011100000000000001110001100110000000000
000000101110001011100000000000001101001100110000000000
000010100000000111000000000000001100001100110000000000
000000000000000000000000000000001000001100110000000000
.logic_tile 6 16
000000000000000011100110010011101100101001000001000000
000000000000000000100010000000111011101001000000000000
000000000000001111100110111111101010100000000000000000
000000000000000111100010000001001010000000000000000000
000000001000011011110110000000011111001100110000000000
000001001110100101000000000000011000001100110000000000
000000000001000101000011100000011010001100110000000000
000000000001000000000000000000011100001100110000000000
000000001010000111000011011001001100000000000000000000
000000000000000011100011011001011001010110000010000000
000000000000000000000110000101101001000010000000000000
000000000000000000000000001001011001000000000000000000
000000000010010000000000011111101110110110100000000000
000000000000100011000011010001111100110000110000000000
001000000000000001100000010101101100110110100000000000
000000000000000000000011000011111110110000110000000000
.logic_tile 7 16
000000101000000011100000000111101111101000010000000000
000001000100000011000011111101001110010110000010000000
000000000011000101000000000111101110110110100000000000
000000000001100000100011001111111000110000110000000000
000000100001111001100110000011001111101000010000000000
000001000000100111000000000001101101010110000000000001
000001000000000000000000001111101110110110100000000000
000000100000000000000000000111011000110000110000000000
000001000000000111100011100111101100000010000000100000
000000000010000111100010011011101001000000000000000000
000100000000000111000010000000011101000011000010000001
000000000000001001000111100000001100000011000010000001
000000100000000000000111010011101011000000010000000001
000000001100000111000111000000101001000000010000000000
000000000010000111000111000101001101101001000001000000
000000000000000001110110010000001000101001000000000000
.ramt_tile 8 16
000101010110001001000000000000000000000000
000100111100001011000011001101000000000000
111000011100001011100111001000000000000000
000000010000001011100000001011000000000000
110000001000000000000111010000000000000000
010000000000000000000011110001000000000000
000000001100000001000000000000000000000000
000000000000000000000000000001000000000000
000100000000000000000000001101000000000000
000010000000000000000010010001100000000010
000000000001000001000010001000000001000000
000000000000100001100100000001001110000000
000000100000000000000000000000000001000000
000001000000000000000000001001001010000000
110000000110001000000000001000000001000000
010000000000000011000000000011001001000000
.logic_tile 9 16
001001100001010001100011110111011000100000000000000000
000010000000001001000111010000101100100000000001000000
111000001000001001100000000111001001000010000000000000
000000000000101101000011011011111011000000000000000000
000000000000100000000000001111001010110110100001000000
000000000000011001000011000011001000110000110000000000
000010000000000011000010100011011000101000010000000000
000001000000011011110111111101111001010110100000000000
000000000000001111000111010000011100000000110000000001
000000000000000101110111100000001110000000110000000011
000010100010001111000000000101111001100000000000000000
000001001000011011100010000001101010000000000000000000
000001000000000111000010011011001111000010000001000000
000010001110000111000010101011001010000000000000000000
000000000000000101100110100111111111010111100100000000
000000001000000000100000000000011100010111100000100000
.logic_tile 10 16
000010100000100111000010000001011100000001000000000000
000000000000011011100010010101001111000000000000000000
000000000000001111000111001011001001000010000000000000
000000000000001111000010011001011110000000000000000000
000001100000100001100110010001101100000001000000000000
000010101101001111000011111101001110000000000000000000
000000000000101011100000010111111001000010000000000000
000000000001000101100011111001111111000000000000000000
000010100000000111100000000101011010110100010000000000
000000001100000111000010010000111101110100010000000010
000100000000001011100111000001011011000001000000000000
000000000000000001000000000000001101000001000000000000
000000000000111001000010001111011011000000000000000000
000000101100010111000000000001001100010010100000000000
000000000000100001000010000111101100101000010000000000
000010000001010001100110010101011011010110100000000000
.logic_tile 11 16
000010000000001001100010100111011000111111110000000000
000001000000001111000110000101001111111001010000000000
111000000000001101010000011111111110101000000000000000
000000000001001011000011111101101001000110000000000000
001000101100001111100110011111001110000110000000000000
000001001110000001100011011011011011000010100000000100
000000001100001101100000010011011111101001000000000000
000000000000000011000011101011111100111111000000000000
000000000000000000000011100101111001010111100100000001
000000000100000000010010010001001111101001010000000000
000100001010010101000000000000011000001111110100000000
000101001010100011100010000000001010001111110001000000
000000000000000000000011111001001010111111110110000100
000010100000000111000010101001011001111101110000000000
000000000001000101000011100101111101010110110100000010
000000000000100000100100000000001010010110110000000000
.logic_tile 12 16
001001001111000111100010000111101000001011100000000000
000010100001010011100011110000111001001011100000000000
000000000000001000000010100001011100110100010000000000
000000000000001101000110110000011011110100010001000000
000001001000001000000110000011011100110100010000000000
000010000000000001000010110000111011110100010000000000
000000000000000000000110000111101110110100010000000000
000000000000000000000000000000001010110100010000000000
000000000000000001000111000011111111111101010010000000
000000000000000000000110001011001011111001110000000000
000000100000100001000110110011011000001001000000000000
000000000000010000100010000001101111000010100000000100
000000000001010101100000010011001011110100010000000000
000000000000100000000010000000001001110100010000000000
000001000000001111100000000001001011110100010000000000
000010000000000101100010010000011001110100010001000000
.logic_tile 13 16
000010100110001111100110001001101011000000000010000000
000000001000001011000000000011111000000110100000000000
000000001100001000000110000111001100001011100000000000
000000000000000001000100000000011010001011100000000000
000000101010010001100000010000011100000011000010100000
000000000000101011000011100000001000000011000001000010
000010100000000000000110000111011100001011100000000000
000010000110000000000000000000011111001011100000000000
000000000000010000000110100011101101110100010000000000
000000000001110000000011010000011011110100010000000000
000001000010100111000000010000000000000000000000000000
000000100001011111100011010000000000000000000000000000
000000000000000111000000000001001000110100010000000000
000011001000000000000011100000011010110100010000000000
000000100110000000000110100001011110110100010000000000
000000000000000000000000000000011001110100010000000000
.logic_tile 14 16
000100000000000111100010000011011010110100010001000000
000010001111000000100011100000101011110100010000000000
000000000000001000000000000101101110001011100000000000
000000000000001111000000000000011111001011100000000000
001110100000000001100110010001011100001011100000000000
000101000000010000000010000000111001001011100000000000
000000000100001001010110000001101010110100010000000000
000000000000001001100000000000001011110100010000000000
000000000001000000000011100001001011110100010000000000
000000000000100000000100000000011011110100010000000000
000000000000010000000111100000000000000000000000000000
000000000000000001010100000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000011111000111000000000000000000000000000000
000010000000000000000000000101111100001011100000000000
000001000000000000000000000000001110001011100000000000
.logic_tile 15 16
000100000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111001000000100111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000010101010010000000000000000000000000000000
110000000001110000100000000000000000000000000000000000
000010000001000111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000011000111100110000000000
000000000000000000000000000000001010111100110000000010
000010100001100000000000000000000000000000000000000000
000001000001100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000010000010
010000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 16
000000000000100000000000000101101011010110100000000000
000110100001010000000011110011011011111111010000000000
111010000000000000000000000001101010010110100000000010
000000001000001101000000000111001010111111010000000000
010000000001001111000000000101101010010110100000000100
010000000000100111000010110011011101111111010000000000
001000000000000000000010000001111100101001010000000100
000000001100001101000000000111011011000010000000000000
000000000000001000000000010000011100111100110000000000
000000000000001011000010100000001110111100110000100000
000001000000000101000000000000000000000000000000000000
000010100000000000100010000000000000000000000000000000
000000000000101101010000001000000000000000000100000010
000000001111001011100000000111000000000010000000100010
010000000000010101000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
.logic_tile 17 16
000011100000000001000111100001011010010000000000000000
000000000000000000000110011011011100101001010000000100
111100000000000001100010110001101010101001010000000010
000000000000000111000010000011001111000010000000000000
000000001011001011000000010011111000101011010000000000
000000001100100011000011000011111111000001000000000000
000011000000001000000000010001101100010110100000000100
000011100000001011000011110011011101111111010000000000
000000000000000001000010000000001001000000110000000001
000000000000001001100010110000011100000000110000000000
000000000001000011100010000000001110000000110000000000
000000001110001001000000000000001011000000110000000000
000000000000100001000111000001111100010000000000000000
000100000001010000000010111011001100101001010000000000
010000000110010000000000001001011000111110110100000000
000000001100100000000000000101111010101001010000000001
.logic_tile 18 16
000010101100100001000000001101111101101011010000000000
000001100000000001010010011011111100000001000001000000
111000100000001000000011101111011001010100100001000000
000001000000000111000100001111001101111110110000000000
110001001101110000000000000000000000000000000110000000
010000000000110000000000000011000000000010001000000001
000000000000000000000000000000000000000000000100000100
000000000000100000000010010001000000000010001001000000
000000000000100000000000010000000000000000000100000010
000000001111010111000011100001000000000010001000000000
000001000000000011100110011000000000000000000100000001
000010000000001001100110010011000000000010001000000000
000000001110000111100000000000000000000000000110000100
000000000000000000000000001001000000000010001000000000
011101100001010000000000011000000000000000000100100000
000011000000000000010010011001000000000010001000000000
.logic_tile 19 16
000001000000101111100110001101101100011111100000000000
000000101011001011100010010011001111111101010000000000
111000000000000001110010000000001000110000000000000000
000000000110000000000111010000011000110000000000000000
010000001110001001100010011101111001100000010000000000
110000000001000001000110000101011111000010100000000000
000100000000000111100111101001011011001001010000000000
000100001110001111100110000011011011001111110000000000
000001000000101111000000000001111101101000010001000000
000010000001001011100000000000001001101000010000000000
000000000000000111000000000101011010010010100000000000
000001000110001001000000000000001010010010100000000000
000000000000000000000110100001001011011111110000000000
000000000000000000000000000011111100101001010000000100
000000000000000000000110101000000000000000000100000000
000000000000000000000100001101000000000010000000100000
.logic_tile 20 16
000000000000010111100011010011011001101001010001000000
000000000000000000110011000101001000000010000000100000
111100100000000011100111111011101101000110100000000000
000001000000001111100011100101011101001111110000000000
010001000001001001100000001011001001000010100000000100
010010000001110111000000001011111010010000100000000000
000000000000011111100000010111011001111000100010000000
000000000000100001110011010000011001111000100010000000
000000000000001111000111110001001111100000010000000000
000000000000000111100011100011001111000010100000000000
000000000000001000010111000111011111000010100000000001
000110000000001011000111101111101011010000100000000000
000100000000001001000111100000000000000000000000000000
000000000000001101000011100000000000000000000000000000
010001100010000011100010000000000000000000000100100000
000010000000000000000000000101000000000010001000000110
.logic_tile 21 16
000000000000001000000011100001101101101001110100000001
000000000000000011000011101001011100000000010000000000
111000000100000111100000000111101110101001110100000000
000001000001010000000000001101011010000000010000000001
000010100000000000000010000011101100101001110100000010
000001000000000101000111101001011100000000010000000000
000000100000000000000000000011001110101001110101000001
000000000000000000000000001101111001000000010000000000
000000000111010000000011110111001100101001110100000000
000000001100001001000011111001011000000000010000000010
000000001110001011100010010011101110101001110100000000
000000000010001101100011011101111111000000010010000010
000100000000000001000011100111101100101001110100000100
000000001110001001100011101001111110000000010001000100
010010100001010111100000000101001111101001110100000000
000001000110000000000010011101111101000000010000000100
.logic_tile 22 16
000100001010001001000111110101011010000011110000000000
000100000000000001000110000000000000111100000000000000
111000000000001011100011110001101000000000000000000000
000000000000101001100111000001111110000010000000000000
000010100000001000000000000001111110000011110000000000
000001000000001101000010100000110000111100000000000000
000000000001011000000000011011111001101001110100000010
000000000000000011000011000111101000000000010000100000
000000001110000000010000000001011100101001110101000000
000000000000000000000011100111111000000000010010000000
000000001110000001000010001011111000101001110100000011
000000100100000111100110010111001011000000010000000000
000000000000001001000000000011111100101001110100000010
000000000000010001000000000111011001000000010000000000
010000000001000000000000011011011001101001110100000000
000000000001100001000010110111101011000000010000100000
.logic_tile 23 16
000000100000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
111000000000001000010000000101101110000011110000100000
000001000100001011000000000000000000111100000000100000
110000000010100000000000000000011010110000000000000100
110000000001010000000000000000011000110000000000000000
000001100000000101000010010000000000000000000000000000
000010100010000000100111010000000000000000000000000000
000000000000100000000000001000000000000000000110100011
000100000000010000000000000001000000000010000000000000
000100000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000100000000011100010001000000000000000000100000001
000000000000000000000100001101000000000010000001000101
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 16
000100000010000000000000000000000000000000000000000000
000101000000000000000010000000000000000000000000000000
111001100001000000000000010000000000000000000000000000
000011100110000000000011010000000000000000000000000000
010000000001010000000000000000000000000000000000000000
010000001000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000001000000000000000000100000000
000010101001010000000000001001000000000010000010000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 16
000000110000000011100000000000000000000000
000001010000000000100000000111000000000000
111000010000000000000111001000000000000000
010001010000000000000000001011000000000000
110001000000100000000111001000000000000000
110000100001010000000010001011000000000000
000001100000010000000000000000000000000000
000000100000100000000000000001000000000000
000000001100000000000010000001100000000010
000000000000100000000111101011100000000000
000001000000000001000111001000000000000000
000000000000000000000110010011001011000000
000000000110000001000010000000000001000000
000000000000000000100010011101001111000000
111010100000000001000111000000000000000000
110001000000000000000000001111001101000000
.logic_tile 26 16
000000001000001001000010000111111001101001110100000000
000000000100001111100111000001111001000000010000000001
111000000000001000000111010111111011101001110100000000
000000000000000011000011010101111110000000010000000010
110000000000001011100000000000000000000000000000000000
110100000000001111100000000000000000000000000000000000
000010100000100000000111010011011011101001110100000001
000000000111010000000011000101011011000000010000000000
000000000000010000000000010111011001101001110100000000
000000000000100111000011010001011000000000010000000100
000000000001010101100000000001011010101001110100000000
000010000000000001100000000101111001000000010001000000
000000000000000000000011100011111000101001110101000000
000000000000000011000000000001011010000000010000000000
110000000000001000000110100011011010101001110100000010
010000000000000111000111010101111000000000010000000000
.logic_tile 27 16
000000000001010000000000010000000000000000000100100000
000000000000100001000011010001000000000010000001000000
111010000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000100000000000000011000000000010000000000100
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001000000000000001000000000000000000101000000
000000000000100111000000000111000000000010000000000100
.logic_tile 28 16
000000000000000001000000000001011001000010000000000000
000000000000000101100000000001011001000000000000000000
111000000001000000000111000000000000000000000000000000
000010101100000001010010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100110000001111011110100010100000001
000000000000000000100000000000011101110100010000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000111100000000000000000000100000000
000001001010000000000100000000000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000001111010110100010100000000
000000001010000000000000000000001100110100010000000000
.logic_tile 29 16
000000000000000000000000000011111111111000010000000000
000000000000000000000010001001001110110000000000000000
111000100000000101100110101111001111111000010000000000
000000000000000001000000001001101000110000000000000000
000000000100001000000000001111101010110000000000000000
000000000000100101000010010111011111001111110000000000
010000100001010000000110101111011011110000000000000000
110001000000000000000000000001011100001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000101100111100000001011000000110100000000
000000000000000000000000000000001000000000110010000000
000000000000001101000000000000000000000000000000000000
000100000000000101000000000000000000000000000000000000
.logic_tile 30 16
001000001000001111000110000101000000000000001000000000
000000000000000011000000000000101000000000000000000000
111000000000000011100000000101001000001100111100000000
000000000000000000100000000000101010110011000000000000
110000000000101101100110110001001000001100111100000000
000000000001010101000010100000001010110011000000000000
000000000000000000000110000000001001001100110100000000
000000000000001101000000000000001010110011000000000000
000000000000000000000000000101000000001100110100000000
000000000000000000000010000000101000110011000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000101101101110000000100000000
100000000000000000000000001001111000001111110000000000
.logic_tile 31 16
000000000000000101000110101001011101110000000000000000
000000000000000000100010111001001000001111110000000000
111000000000001000000110011001001101110000000000000000
000000000000001011000010001001101010001111110000100000
110000000000001101000000000101101011111000010000000000
000000000000001111100010110011011111110000000000000000
000000000000001000000110110001111010111000010000000000
000000000000001011000010000101011001110000000000000010
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000100000000011000000001001101011111000010000000000
000001000000000000100000000011001011110000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 16
000001111000010000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 17
000001011000000000
000100000000000000
000000111000010000
000000001000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000001100001
000000000000000010
000000000000000000
.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 17
000000000000000000000000010000000000000000000000000000
000000001000000000000010000000000000000000000000000000
111000000000000001000000010001111000011101000100000100
000000000000000001000011100000011010011101000000000000
110001000000001000000000010001111101011101000110000000
100000100000101011000011010000001110011101000000000100
010000100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001010000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000001101000011101000100000000
000000000000000000000000000000011011011101000000000001
.logic_tile 3 17
000000000000000101000111010001101100011101000100000000
000000000000000000000110000000011111011101000010000000
111000000000000001000111010001101100011101000100100001
000000001010000001000010000000001000011101000000100000
110000000000000000000000000001111011011101000100000010
100000000110000000000010010000011011011101000000000000
010000000001000101000010110001111000011101000100000000
010000000000111101000011100000011001011101000000000100
010000000000001000000110000001111011011101000100000100
010000000000000001000000000000001111011101000000000000
000010100000001000000110000001101000011101000100000110
000011000000000001000000000000011011011101000000000000
000000001100000000000011000001111101011101000100000100
000000000000000000000000000000011010011101000000000000
000000000001000000000111000001111101011101000100000000
000000000010100000000100000000001001011101000000000100
.logic_tile 4 17
000100000000000000000000000000011110000011110000100000
000000000000000000000010100000000000000011110000100000
000110100000001111000000010000000000000000000000000000
000000000000000111100011000000000000000000000000000000
000010000000001000000010000000000000000000000000000000
000000000000100001000010010000000000000000000000000000
000010000000000001100000010001101010001100110000000000
000001001010000000000010000000111010110011000000000000
000011101000000000000000010000000000000000000000000000
000000100000000000000011010000000000000000000000000000
000000000000000000000000000011000000001100110000000000
000000000000000000000000000000101011110011000000000000
000000000100000000000000010111000000001111000000000000
000000001010000000000011010000101001110000110000000000
000000000000000000000000001001111011100000010001000000
000000000001000001000000000001001011010100000000000000
.logic_tile 5 17
000110000000001011100000000000000000000000000000000000
000100000110001011100000000000000000000000000000000000
000000000000001000000011100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000001000000000110110000011011001100110001000000
000000000000000000000010000000011110001100110000000000
000000000000000101000110000001001011001000010000000000
000010000000000000100010010011011001010010000000000000
000111000000000011000000010111111100110011000000000000
000011100000000111100011010111001101000000000000000000
001000000000000001000010100101111011000110000000000000
000000001010000000000000000001101111000010100000000000
000000000000010011100000011111001010000000010000000000
000000000000100000100011100001111100000010000000000000
000000000000001011100000001001001011100001000000000000
000000000000000011000010101011011001000100100000000000
.logic_tile 6 17
000001001011010000000110110000000000000000000000000000
000000100000000000000011000000000000000000000000000000
000000001010000000010000000101011011101001000000000000
000000000000000000000000001101011011010110100010000000
000000001100110101000000011001011110000000000000000000
000001000001000000000010000101111010010010100000000000
000000000000100101100010110000000000000000000000000000
000000000001010000000110000000000000000000000000000000
000000000000000011100111000000001100001100110000000000
000000000000000000000100000000011001001100110000000010
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000001000000100000000000001011101101000010000000000000
000000101000000000000000001011101110000000000000000000
000000000000100101000000000000000000000000000000000000
000000000000010000100010110000000000000000000000000000
.logic_tile 7 17
000111100000000001000110010001011101000001000001000000
000010100000000000100010000000011010000001000000000000
111010101100001001100111010000011001001100110001000000
000001000000001011000111110000011111001100110000000000
010000000001010001100111100000011011001100110001000000
110000000110000000000100000000011000001100110000000000
000000000000001111000110011111101111000000010000000000
000000000000000101000011010011001110000000000000000000
000000000000001111100000010011001000100000000010000000
000000000000000011000011000000011100100000000001100000
000000000000000011100111000000001101001100110000000000
000000000000000000000100000000011001001100110000000000
000000000000100011000000000101111000000010000000000000
000000000000000000100000001001001010000000000000000100
001000000000001101000000000000011010000011110101000010
000000000000001011110011110000010000000011110001000000
.ramb_tile 8 17
000000000101010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000010100001000000000000000000000000000000
000000001110100000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000001000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000101000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000010000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
.logic_tile 9 17
000000000000000011000110010001001100101001000010000000
000000000000001011100010000000101000101001000000000000
000010000000000001100111010011101111101001000000000000
000001000100001011000111110000001011101001000001000000
000000000000000111100011100101011100110110100000000000
000010000000000000000110011111101100110000110000000000
000000000000010011100000001101101011110110100000000000
000000000000001111100011001001011111110000110000000000
000000000000001001000000000111111100110110100000000000
000000000000001111000011100101001100110000110000000000
000010000001011001000111010111111101010110100000000000
000000000000000001000111010001011101101001000000000000
000001000000100111100111000001101101101001000000000000
000010000001001001100100001001001000000000000000000000
000001000001011101100000000011011001000010000000000000
000010100000000111000010000111111010000000000000000000
.logic_tile 10 17
000000001000000111000111100001011100110100010000000000
000000000000000000000000000000011110110100010001000000
111000000000000111000011010101011100110100010000000000
000001000000000000100010100000011100110100010000000010
000010100010101111000000000001001100100000010000000000
000001000000010111000000000101101100010100000000100000
001000000001010000000011000111111010010001110000000011
000000000000100000000000000000011010010001110000000000
000000100010001011100000010000000000000000000000000000
000000000000000011000011100000000000000000000000000000
000011100000000011000010010000011111000000110000000000
000011000001010001000111110000001001000000110000000000
000000000011000111100000001011111000010110110100000000
000000000100100011100000001001001101111111110010000000
000000000000000001010111100111111100011111110100000000
000000000000000000100100000000101110011111110000000001
.logic_tile 11 17
000000000000000111000000000101101011110100010000000100
000000000000000001000000000000101010110100010000000000
111000000001000101100011101101111000100000010000000000
000000000000101111010110011011101000010100000010000000
000001000001000111000110011101011000100000010000000000
000010000000000111000011111001111010010100000000000010
000000001001001011100111100111011110110100010000000001
000000000000100001000110010000111110110100010000000000
000010100110000000000111100111111000101000000000000000
000000000000000000000011101011101011000110000000000000
000011000001010000000111000101111010001011100000000010
000001100100100000000000000000101101001011100000000000
000000000000001000000010000000011010111111000100000100
000000000000000101000000000000001000111111000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
.logic_tile 12 17
000000000000100011100000000011101100110100010000000000
000010000000011001000000000000101011110100010001000000
000001000000010001000000010001001110001011100000000000
000010100000001001100010000000011000001011100000000000
000000000000000001100110000011111110110100010000000000
000000000000000000000011100000101010110100010000100000
000000000001000011100000000001011110001011100000000000
000000000000001001100000000000011011001011100000000000
000010000000000001100111000101111001001011100000000000
000001001100000000000100000000001010001011100000000000
000000100000000000000010011101011000101001000000000000
000000000000000000000111011011101101111111010000100010
000000000000100001000010000101111111001011100000000000
000000000001010000100000000000011101001011100000000000
000010100000111000000111000111011001110100010000000000
000001001010100001000010000000011110110100010000000000
.logic_tile 13 17
000000000001110000000110000000001101110000000000000000
000000000001010001000011110000011101110000000001000000
111000100000000001100110001111001101111111000001000010
000000101000000001000010010111111100101001000000000000
010010100000001001100000000111111010100000010001000000
010001001100000001000000000011101000010100000000000000
011000101101000000000010001101011110001111110000000000
110000000000101001000100000001001010001001010000000000
001000000000100000000110111111111101101001010000000000
000000100000000111010010100001001011010100100000100000
000000001000000001000000000000011100111111000100000000
000000000000001001000010000000001001111111000000000001
000100001010000000000110100000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000110000111000000010001101011010110110100000000
000000001110000001000011110000101001010110110000000100
.logic_tile 14 17
000000000000001000000110001001101110010100100000000000
000000001100001111000011000101101101000000000000100000
111000000000000000000110110000001111111100110001000000
000000100001000111000010010000011010111100110000000000
010000000000111000000110000101011111010010100000000000
010000000000111111000000000000011100010010100000000000
000000000000000101100110010001111101010010100000000000
000000101100000111000010000000111110010010100000100000
001001000000000000010000010000011100000011000000000100
000000100000000000000011010000001000000011000000000000
000010100001000111000111010011011011000000010000000000
000000000000100011100111010000101001000000010000000100
000000000000000000000111001001011011100000010100100000
000000001100001001000000000001111110010100000000000000
010000100000100101000000011101011011100000010100100000
000000000000000011100011010101111101010100000001000000
.logic_tile 15 17
000000000000000011000000010001011011010110100000000010
000000000000001011100010100001011111101001000000000000
000000000000000001000111010000001011111111000010000010
000000100000000001000111000000011000111111000000000000
000000000001111000000111101111001011101001010000000010
000000000001101111000111110001011110010100100000000000
010000000110000000000111110000011001000011000000000100
110000000000000000000011110000011101000011000000000010
010010000100010000000011111011011010111111000000000000
110000000000100000000111101101111101101001000000000000
000000000001010000000010001001011101000001000000000000
000010100000100000000110001111111001000000000000000000
000010100000000001000000000101001101000000010010000000
000001000000000001000000000000011111000000010000000000
000000000000000001000111000111011100000001000000000000
000000000000000000010010000000011110000001000000000000
.logic_tile 16 17
000000000000001001100011101001011110100000000000000000
000100000000001111000000000101001011010110100000000000
111000000000011111000000010001101101010010100001000011
010001000000100001100011100000001010010010100001000001
000000000000010000000110000000001110000000110000100000
000000000000100101000000000000001000000000110000000000
000001000000000111000010000101101110000001000010000001
000000100000011011000111100000111110000001000010000001
000000000001011111100000000000011000000000110000000000
000000000000101101000000000000001000000000110000000011
000000000000000000000000000000011110000000110000000000
000000000000000011000000000000011100000000110001000000
000010000010001000000111101101011011110110100100000000
000101000000001101000100000011011001111111110010000000
010000000001000000000010000000000000000000000100100000
000000001010000001000100001001000000000010000001000000
.logic_tile 17 17
000001001000000000000000000000000000000000000100000010
000010100010001001000011110001000000000010001000000000
111101000010000000000111000000000000000000000100100100
000010100000000000000111110111000000000010001000000000
010010100001110000000000000000000000000000000100000000
010001001111110000010000000111000000000010001001000100
000000000001000000000000000000000000000000000100000010
000010101110110000000000001011000000000010001000000001
001000000001010000000011001000000000000000000100100000
000100000000000000000000000011000000000010001000000000
000000000000000011100000001000000000000000000100000000
000000001010000011110000000011000000000010001000000100
000000000000100111100000001000000000000000000100000100
000000000000010001100000001001000000000010001010000000
010000000000000000000000001000000000000000000101000000
000000000110000000000000001001000000000010001001000000
.logic_tile 18 17
000000000000000111000111001011101100100000000000000000
000000000000000011100100000001101000010110100000000010
111001000000011000000010110011101111001111110000000000
000100101010010111000010100001001010001001010000000000
110000000110000000000110110000001111110000000100000100
010000000000000000000011110000011001110000000000000001
000000000110000000000110010000011101110000000100000000
000000000100001111000010000000011001110000000011000000
001000000000000001100000010000011110110000000100000000
000000000000000000000011110000001011110000000000100000
000100000000001000000111110000011110110000000100000001
000000001001111011000011100000001011110000000000100000
000011100000010111000010010000011010110000000100000000
000010100000100000000110000000011111110000000000000000
010001000001001001100000000000011010110000000100100000
000010001000100001000000000000011001110000000000000000
.logic_tile 19 17
000000000000000011000111011001001010000001000000000010
000000000001001001100011100001111011101011010000000000
111010100000001000000011000000011101000000110000000000
000011000001011111000000000000011011000000110001000000
010000000000100000000110010000000000000000000000000000
010000000001010000000010010000000000000000000000000000
000000000001000111000011011001011010001001000000000000
000000000000100000000110001011011111000010100000000000
000000000001000111100000001001001100100000000000000000
000000000000000000000000000101001111010110100000000010
000010000000100000000111110000011111110000000100100000
000001000010110000000111110000001001110000000000000000
000000100110000000000111100000011011110000000100000000
000000000000000000000111000000011101110000000000000010
010000101110000001100000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
.logic_tile 20 17
000000000000100000000110001111001101001111110000000000
000000000000010011000011001001101100001001010000000000
111100000001100000010111101101011000000000010000000000
000000000001011111000011101011101110010110100000000010
000000000000001011100111110111001011001111110000100000
000000000000000001100111110011111110001001010000000000
000000000000100111100000010101111101000110100000000000
000000001010001001010010111011011010001111110000000000
000100001100001111000010000001101010001001010010000000
000001000000000111000000000000101001001001010000000000
000000000000000001000011100001001111000000000000000100
000001001010000111100011101001001100010110000000000000
000000000000001001000011000000000000000000000000000000
000010100000000101100011110000000000000000000000000000
010000000000000101100000000111001011111110110100000000
000000001000010000000000000000101011111110110010000000
.logic_tile 21 17
000000000000000001000000000001011110000000000000000000
000000000000000000000000001101011111000110100000000000
111000000001001101100110000111001111001111110000000000
000001000001010111100000000111011001001001010000000000
000000000001010000000110001011011101001111110001000000
000100000000100111000000000011011101001001010000000000
000000000000001101100000000111011111001111110000000000
000000000000100111100011000101011011001001010000000000
000001000000100111000000000000000000000000000000000000
000000000011011011000011000000000000000000000000000000
000001001010000001000111011111111001101001110100000000
000010000000011001000111010001001100000000010001000000
000100000000000111000111101101011010101001110110000010
000101000110001011000010010101001101000000010000000000
010010100000000111100010011011011000101001110100000000
000000000010000000100110000001001111000000010001000000
.logic_tile 22 17
000000000000000111100110110001001001000000000001000000
000000001110000000100110001001011101000110100000000000
111000001101100111100111000000000000000000000000000000
000100000001010000100100000000000000000000000000000000
010000000001010001000111101011001111001111110000000000
110000000000100000100100001111111011001001010000000000
000000000000000000000010101011111101000110100000000000
000000000000000000000000001001011000001111110000000000
000000000000101000000111000111011100000110100001000000
000000000000001001000011110011111101001111110000000000
000010000000101001000011100000000000000000000000000000
000000000100000111000010010000000000000000000000000000
000000001100000000000000010000000000000000000100100000
000000000000000000000011110101000000000010001000100000
010000000000000000010111001000000000000000000110000000
000100000000000000000000000011000000000010001000000000
.logic_tile 23 17
000000000010001011000011100001101001001111110000000000
000000000110001111000110000111011101001001010000000100
111001101100000111100111010001011010000000000000000010
000000100000101111100010000101011001000110100000000000
000000000000000001000010000001011101000110100001000000
000010101000001011000100001111111100001111110000000000
000000000000000000000111100101001011101001110100000100
000000000000001001010111100001101010000000010000000000
000000000000000011100000011011011110101001110101000000
000000000000000011100011110001001100000000010001100000
000001001110001000000011110001001011101001110100000010
000000100110001111000011110001101001000000010000000000
000000101010011011000110001101111111101011010100000000
000000001110001101110000000001101001000001000000100000
010000000000001000000000000011001010101001110100000100
000000000001010111000000000001101110000000010010000010
.logic_tile 24 17
000010000000000111000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
111001000100000000000110010000000000000000000000000000
010010100000000000000011100000000000000000000000000000
110000001110110000000000000000000000000000000000000000
110000000001110000000010000000000000000000000000000000
000000001011001000000011111001111101000110100000000000
000000000000000011000011100101111001001111110000100000
000000000100000000000011001011101010100000010000000000
000000000000000111000000000011011100010100000010000000
000000000000000011000000000001011011000110100000100000
000000000000001111100011101011111011000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010100000000000000000000000000000000000000000100000000
000100000000010000000000000001000000000010001001000000
.ramb_tile 25 17
000010100000100000000000000000000000000000
000010000000000000000000000000000000000000
000100000000000000000000000000000000000000
000011000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000111001001010000000000000000000000000000
000010000000000000000000000000000000000000
000000000001000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000110000000000000000000000000000000000000
.logic_tile 26 17
000000000000000111000011000111011110000110100000000100
000000000000000011000111001111001011000000000000000000
111000000000001111100010000001101111000000000000000000
000100000000000111000100001001001000010110000010000000
010000000000000011000010000101101101000000000000000000
010000000000011011000000000001001101010110000000000000
000000001000001011000111100000001011110000000001000000
000000000001010001000000000000011101110000000000000000
000000000000000011100011100011111001100000010000000000
000000000000000011100100000011011110010100000000000000
000000100001010011110111100111101010101001000000100000
000000000000100001100110000000101010101001000000000000
000010101111011011100010000011111111100000010000100000
000001000000000101100100000011011011010100000000000000
010010000000000111100111100011111010110110110100000000
000000000000001111000110011011001000111101011010000000
.logic_tile 27 17
000000100000001001000010100111101110100000010000000000
000001000100001111000011100001001101010100000000000000
111001000000001001100010110111011001100000010001000000
000000100110001011000011110101111101010100000000000000
010011000000001001000111000111111100100000010010000000
110011100000001111100100000001001001010100000000000000
000000100000001000000000000001111100110110110101000000
000000000000001011000000000001011001111101011000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000010010000000000000000000000000000
000000100001000001000111010001111111110110110100000000
000000000000000000100110000001011001111101011000000000
000000000001000000000010000101111000110110110100000000
000000000000000001000100000101001100111101011000000000
010000000000000000000110100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
.logic_tile 28 17
000100000000000000000111000000000000000000000000000000
000000001110000000000110010000000000000000000000000000
111000000000000000000010001011101011100000010001000000
000000000000000001000100000011001001010100000000000000
010000000000000001000111101111101000100000010000000000
110000000000000000010100000111011001010100000001000000
011001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000011111000000110000000000
000000000000000000000000000000011000000000110000000001
000000000000000111000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000010000001111111100110000000000
000000000000001101000011100000001100111100110000100000
000000000000000111000000000000000000000000000100000000
000100000000000111100011011111000000000010000000000000
.logic_tile 29 17
000000000000001001100111000000000000000000000000000000
000000000000001111100010000000000000000000000000000000
111000000000001000000110000001101001110100010101000000
000000000000001011000100000000011001110100010000000000
110000001110000000000000010101101000110100010100000010
110000000000000000000010010000011100110100010000000000
000000000010001000000000010001111100110100010100100000
000000000000001011000010110000001011110100010000000000
000000000000001000000000000101111010110100010100000001
000000000000001101000010000000011000110100010000000000
000010000000000000000000000001101100110100010100000000
000000100000000001000000000000011000110100010000000100
000000001100000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 17
000000000110001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
111000100000000000000111100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
110000000000001111100000001101011000110000000000100000
000000000000000011100010101101111000001111110000000000
000010101111000000000110000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000101001011111000010000000000
000000000000000000000000000101011011110000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000100000000
000000000011010000000000000000000000000010000000000000
.logic_tile 31 17
000000000000000101000000000001000001000000001000000000
000000000000000101100000000000001100000000000000000000
111000000000000000000111000001001000001100111101000000
000000000000000000000000000000001010110011000000000000
110100000000000101000000000001101001001100111100100000
000000000000001101100010100000101010110011000000000000
000000000000000101000000000000001000001100110100000100
000000001010000000000000000000001011110011000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000101000001001100110100000000
100000000000010011000000000000001110110011000000000000
.logic_tile 32 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 17
000000000000010000
000000000000000000
000001011000000000
000000001000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 0 18
000000000000000000
000000000001101000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 18
000100000000000011100000000001111100011101000100000010
000100000000000000000000000000001010011101000000000000
111000000001010001000000000001101100011101000100000110
000000000000100001000000000000001000011101000000000000
110000000000000011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000001000000000101100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 18
000001100000100000000000000001111001011101000101000000
000001100001010000000000000000011010011101000000000010
111000000000001001000010100000000000000000000000000000
000000000000000001000010000000000000000000000000000000
110001000000001011100000000000000000000000000000000000
100000100000000001100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000001101010011101000101000000
010000000000000000000000000000001010011101000000000000
011000000000010000000000000001111001011101000100100000
010000000000000000000000000000101111011101000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
.logic_tile 3 18
000000000000001000000111000001101010011101000100100010
000000000001011011000100000000011011011101000000000000
111000000000000001000110010001111000011101000100000010
010000001010000001000010000000011001011101000000000000
110000000000000001100111010001111000011101000100000010
100000000010000000000010000000011100011101000000000000
010000100000010000000000000000000000000000000000000000
010001001010000000000010000000000000000000000000000000
010000000000001000000010000001101101011101000100000000
010000000000001101000100000000011101011101000001000000
000000000000000000010000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000000000000000000000001111010011101000100000000
000000000000000000000000000000011000011101000000000001
000000000000000000000000000001101011011101000100000001
000000001010000000000010000000001111011101000000000000
.logic_tile 4 18
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000011110000011110000000000
000000000000000000000000000000000000000011110000000000
000000000110000000000010000000001000000011110000000000
000000000010000000000000000000010000000011110000100000
000000000000000000000000000000001010000011110000000000
000000000100100000010000000000010000000011110000000000
000000000000000000000000010000000000000000000000000000
000000000010000000000011000000000000000000000000000000
000000100000000000000000000000001100000011110000000000
000001000000000000000000000000010000000011110000000000
001010000100010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 18
000000000001001000000011110011101000000000010100000000
000000000000101111010011110011011000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
010000001100001111100011101001001110000000010100000000
010000000000001111100000000001101000000000000000000000
000111100000001000000000001101001010000001000100000000
000101000000000011000000000101101110000000000000000000
000100001010001000000000000011101000000001000100000000
000100000000000111000000000001011100000000000000000000
000000000000000001000000000101011000100000000100000000
000000000000000000100000000111101010000000000010000000
000000000001001000000000000101101010000001000100000000
000000000000100111000000000011001011000000000000000010
010000000000100000000000000101001011000000010101000010
000100001010010000000000000111101010000000000000000000
.logic_tile 6 18
000000100000001000000110110000000000000000000000000000
000001000000000101000010100000000000000000000000000000
111100000100001011110000001011001011000010000000000000
000101000000100101100010111101011000000000000000100000
000010100000101000000110111101001110000010000000000000
000001000101010101000010100001011101000000000000000000
000010000001011000000000001001001100000010000010000000
000000000000100101000010110101011011000000000000000000
000001000000001011000010000000000000000000000000000000
000011001110010011000110010000000000000000000000000000
000000100000000000000000000000011000000011000010100001
000001000000000000000000000000011101000011000000100010
000010100000000000010000000101001100111101110100000000
000001000000000000010010010000001001111101110000100000
000000100000010101000000000001111110111101110100000000
000000000000100000000000000000001001111101110000000000
.logic_tile 7 18
000000000000010000000111100001101000110100010000000100
000000000000100000000000000000111101110100010000000000
111000100000000001000111100101101111110100010000000100
000000000010000001000000000000111100110100010000000000
000001000001000000000000010001101011110100010000000000
000000100000000001000010100000101111110100010000100000
010000000000000101000111100000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000001000000000000011000001101100110100010000000010
110000000010001001000111110000111100110100010000000000
000010101110100011100000000000011001111111000000000000
000000000001000000100000000000001000111111000001100000
000000100110100000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100001111010010110000100000010
000000000100000000010100000000001011010110000000000001
.ramt_tile 8 18
000010000001000000000000000000000000000000
000010000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000010000000000000000000000
000010000000100000000000000000000000000000
000001001000010000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001000000000010000000000000000000000
000000100000100000010000000000000000000000
000000000001010000000000000000000000000000
.logic_tile 9 18
000000100000001011000111100000000000000000000000000000
000001000000001111100111000000000000000000000000000000
111000000000110001000000000000011001110000000001000000
000000000000110001000011110000001000110000000000000000
010001001000000111100110100000000000000000000000000000
010010000001010000000100000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
110000000010000000010011000000000000000000000000000000
010000000000000111000000000011101000110100010010000000
010010101110000000000000000000111011110100010000000000
000000000000001001000111100101011001000010000000000000
000000000001001111100000000001011011000000000000000000
000000000000000000000000000011101101110100010010000000
000000000000000000000000000000101100110100010000000000
001001000000000000000000000001011011111001010100000010
000100000000000000000000000000001100111001010011100000
.logic_tile 10 18
000000001010000000000111110001011111110100010000000001
000000000000000000000011110000101001110100010000000000
000000101110100111100111100111111011100000010000100000
000001001000010111100111001111101100010100000000000000
000000000000000000000111110111011000100000010000000010
000010000010000000000011101101001100010100000000000000
000000000001000111100000000101011000110100010000000000
000101000000100000100000000000101011110100010000100000
000001000000000011100000000111011110001011100000000000
000000100000000001000000000000011110001011100000000100
000100000000000111100000000111111001100000010000000100
000100000010100000100000001001111001010100000000000000
000000000000000101100000000001001100110100010000000000
000000000110000111100010000000101001110100010000000100
000000000000000000010111010000000000000000000000000000
000000100000001001000111010000000000000000000000000000
.logic_tile 11 18
000100000000000000000111101011011000100000010000000000
000000000000000000000111101001011110010100000010000000
000010000000000111000111110001101101110100010000100000
000001000000001111100111110000101101110100010000000000
000001000001100001000000000011011000100000010000000000
000000000001110000000011101001011110010100000001000000
000000000000000000000000011011011110100000010000000000
000000000000001111000011111101111001010100000000000000
000000001000001111100000010101111101110100010000000000
000010101010001101100011110000101000110100010000000100
000000000000100111100111000011011110100000010000000000
000000000000000000000100001101111001010100000000000000
000010100000000011100111101011011010100000010000000000
000011100000000000100000001001001010010100000000000000
000010000000000000000011101011001111100000010000000001
000001000000100000000100001101111000010100000000000000
.logic_tile 12 18
000001000000001011100111111001101010100000010000000000
000010000000001111000111110101111101010100000000000100
111000000000100001000011101101101010100000010000000100
000000000000011111100100000001101000010100000000000000
010000000000000111100111001001111110100000010000000000
000000101010000000100011010101111000010100000000000100
000000001110001001000011100000000000000000000000000000
000000000000000011100100000000000000000000000000000000
000000000110000000000111100011011110110100010000000000
000000000000001111000010000000101100110100010000100000
000010101001010000000010000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000001101111100000001000110000000
000010100000000000000000000001011001000000000001000000
001010000001001000000000010101011001000001000100100000
000001000000000011000011111001101101000000000000000000
.logic_tile 13 18
001000000000000000000110000111011101000010000000000000
000000000000000000010000000000111101000010000000000100
111100000000001111100111010011001100010110100000000001
000000000000000111000111111001011011001001010000000000
010010000000000000000110011011001010000110100000000011
000001000000000000000110010111111100001111110000000001
000000000000000001100111011101011011101000010000000000
000000000000000000000110000011101011000000000000000000
000100000000001111100010010101001100000001000000000001
000101000000001111100011100011101101000000000000000000
000010101000100111110110011001111001000001000100000000
000001000000010000100010001111011001000000000001000000
000000000001010000000000011001111001000000010100000000
000000000000100000000011111111101000000000000000000000
000000100100000111100011101001111011000001000100000000
000000000111000000100111110001011111000000000000000000
.logic_tile 14 18
000000100100000000000000000000011101000000110000000000
000001001100000000000010010000001000000000110000100001
111001000000010011100111010000001001000000110000000000
000010000010100001000110000000011110000000110000000100
000000000000001000000110000001101010101001010000000000
000000000000000001000000001101101100110110100000000000
010000000000000101000011000011001001100000000000000010
110100000000011001000100000000011000100000000000000001
000000000000000000000000010000011010110000000000000000
000000000000000101000010000000001100110000000000000000
000000000001011011100000000001111100100000000000000010
000000001010110001000000000000101010100000000000000000
000000000000000000000000000000011001000011000000000000
000000000001010000000000000000001010000011000000000000
000000000110101000000000000101101101111101110111000000
000010000011000001000000000000111110111101110000000010
.logic_tile 15 18
000000000000011011000000011001011011101001000000000100
000000000000001101000010001001011100000000000000000000
111010000000000001000010100000001101000000110000000000
000100000010000101010010000000001001000000110000000000
010001000000001001100000000001101111111111100000000000
010010100000000111000011110000011011111111100000000000
000000000110000111100010111111011011000010000000000000
000000000000000111000010110101101101000000000000000000
010000100000011000000000000000011000110000000000100000
110001000000101111000000000000011110110000000000000000
010110100000101111000110000000011101111111000010000111
110100000001010001000000000000001000111111000000100000
000001000000000001010111101101001010000000000000000100
000000000001010000100110010001101000000010000000000000
010000100001000001000000001111101011101001110100000100
000001000000100000000000000011001101000000110000000010
.logic_tile 16 18
000000000001001011000011110101011000100000000000000010
000000000000001111100011101111101011000000000000000000
111000101000100001000011100001011010000110100000000000
000001000000001101100000001111111101001111110000000100
000010000001000111100110111111001111000010000000000000
000000000111100101100010000011011010000000000000000000
000000001010000011100111111001011010000110100000000100
000000001100000111100111010111111100001111110000000000
000001100001001011100110110011101010111110110100000000
000011000000001101100110110000101000111110110001000000
000000000000000000000011011011001001110110100100000000
000000001100000111000010111001011010111111111001000000
000100001111000000000110101001011010111111110100000000
000001000000100001000010010001111010101101010010000000
010010101010100000010000000011101100111110110100000000
000001001000010111000000000000111000111110110001000000
.logic_tile 17 18
000001000000000011100010110000001100000000110000100000
000010100000000000000111110000011010000000110001000000
111111000000001111100111111101101110000110100000000000
010101000000101001000111011101101011001111110000000000
000000001110001011000110010000011101000000110010000000
000000000001011011100110110000001000000000110000000000
000000000000000000000111111101001101000010000000000000
000000000000001011000110011101101000000000000000000000
000000000100001001100111110011011110010110110101000000
000000000000001111000110111011011111111111110000000000
000101000001011011000000000011101101111111110100000000
000000100010101001100011001001101001111001010001000000
000100000000000111100010001111101011111110110100000100
000100000000000000000000001001001100101001010001000000
010000100000001000010110001001011110111100110101000000
000011000000000111000011110101111000101000010000000100
.logic_tile 18 18
000000000010001111000111011111011101000110100000000000
000000000000000001000010000011111011001111110000000000
111110100000110111100010010000001111000000110001000000
000000000000101111000111110000011011000000110000000000
000010000001110111100010000001101100100000000000000000
000000000011111111100100000011001010010110100000000000
000000000000000001000010000001101101111111110100100000
000000000101010001000010100001001001101101010000000000
000000000010100001000011110001011110111110110100000000
000000000000000001100111110000101101111110110000000001
000001000001011111000111100101001000111110110100000010
000010000000001011000110110000111010111110110000100000
000010000001000000000111111011101101111111110100100000
000000000000100000000011101011011010111001010000000000
010000000000001000000000000001011001111111100101000000
000000000000000101000000000000011010111111100000000000
.logic_tile 19 18
000001100000001000000111100000001001000000110001000000
000011100000001011000110000000011010000000110000100000
111000000001000111100000000011001101110100010000000010
000000100000000111100010100000011010110100010000000000
010101000000001000000011010001111111001011100000000000
010000100000000111000111010000001000001011100000000000
000010000111000101000000000101011001000110100000000001
000001000001000001000000000000111101000110100000000000
000001001010010000000000010111001010100000000000000000
000010000110000001000010000001011111010110100000000000
000100000110000001000111100000000000000000000110000000
000110100000000000000100000101000000000010001001000000
001100000000000111010010000000000000000000000100100000
000000000000001111100100000111000000000010001000000001
010000001100000000000000001000000000000000000100000000
000000000000001001000000000011000000000010001010000000
.logic_tile 20 18
000000001100000000000000010101111111001111110001000000
000000000001011001000011111001001001001001010000000000
111001001110000000000110111011111101000110100000000100
000000000000000001000011100011101011001111110000000000
110000000001000111000011110111111110000110100000000000
010010100000000000000011101111101000001111110000000000
010011000001000000000110010000000000000000000000000000
110010101010101001000010110000000000000000000000000000
000000000000101000000000011011101110000010100000000100
000000000000010011000011110111111100010000100000000000
000110100000001111100011110001101011110110100010000000
000100000001010011100011000000011110110110100000000101
000000000000000000000111101011101010000010100000000000
000000000000100000000110010111111010010000100000000000
010000000001011111000000010000011011110000000100100100
000000001100110011100011000000011001110000000000000000
.logic_tile 21 18
000001001010010111100111011101001101000010100000000000
000010101010000000100111011101001010010000100000100000
111000001100001111000011101011101101000001000010000010
000000001110000001100000001011101011101011010000000000
010000000001000101000010001001011000000000000000000000
010000000000101001000110010001011011000110100000000000
000000000000000001000010000011101010000110100000000001
000000000000001011000010111011011011001111110000000000
000001000000101111100010011111101001001111110000000000
000010100001000001000110000111011111001001010000000000
000000100000001001000010010111001011001001010001000000
000011101001011101000111000000101000001001010000000000
000000001110000000000010010011111010101001000010000000
000000000000000000000011010000001101101001000000000000
000100000000001001000110100000000000000000000100000000
000000000001010011000100001111000000000010000000000100
.logic_tile 22 18
000000000000000011100011111011101110000110100000000000
000000000000000000000111111001011111001111110000000100
111100000001001111100000010000000000000000000000000000
000100000000100111100010010000000000000000000000000000
010000000000000000000111100101101110001111110000000000
110000000000000000000100001001111100001001010010000000
000000000110000001100000010011101100000110100000000000
000000000000000011000011010011011000001111110000000000
000001001000001001000000010011101001101001000000000000
000010001110000111000011010000111010101001000001000000
000100000000000001000010001111011111000000000000000000
000010000000001001100100000101001100000110100000000000
000000000000000001000011111000000000000000000100100000
000000000110000000100111010001000000000010000000000000
010001000000000011100000001000000000000000000100000000
000000100000000000000000000001000000000010000001000000
.logic_tile 23 18
000010000000100000000010011011011011100000010000000000
000000000000010111000011111101001111010100000000000000
111100000110001000000111100111011100100001010001000000
000100000000000001000000000000101010100001010000000000
010000000000011000000000010000001000000000110000000000
010010000001010001000010000000011100000000110000000000
000000000000000000000011100000000000000000000000000000
000000000000001111010000000000000000000000000000000000
000100000010000001000110001011011001100000010000000000
000000100000001001100100001101011101010100000000000000
000000000000100000000000000001011000000000000000000000
000000000001000101000010011011001011000010000000100000
000000000001000000000011000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
010000000101010000000011001000000000000000000100100000
000010000000100000000111001111000000000010001000000000
.logic_tile 24 18
000010000010000011100000010011101101000000000001000000
000001000000000000000011111011001011000010000000000000
111001000000000011100000011000000000000000000100000000
000010100000000000000011100111000000000010000000000000
010000000000100000000000000000000000000000000100000000
000000000110010000000000001001000000000010000000000000
000000001100010000000110001000000000000000000110000000
000100000001110000000000001111000000000010000000000000
000000100000000001100000011000000000000000000101000000
000000001100000000000010001001000000000010000000000000
000000000000000001100000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000001000100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000010001100000000000000000000000000000000000100000000
000000000001011001000010010001000000000010000000000000
.ramt_tile 25 18
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000001110000000000000000000000000000
000010100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010101101010000000000000000000000000000
000000000000000000000000000000000000000000
000010101110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 18
000000000000000000000110000111111000101001000001000000
000010100000001111000010100000101001101001000000000000
111000000110100111000111100011101010101001000010000000
000000000000000111000100000000111001101001000000000000
010000001100001111100111101101111101100000000000000000
000000000000001111000000000101011011000000000000000000
001000000000001001000110010011111000000000000000000000
000010100000001101000010001011001100010110000000000000
000100000000000111000111101111011110100000010000000000
000000101010000011100000001111001100010100000000000000
000000000000001000000010000011101011101001000000000000
000000001000000001010010010000101011101001000010000000
000000000000001000000000010101011001000000000000000000
000000000000000011000011100001011110000110100000000000
000000000000000001000110100000000000000000000100000000
000000000000001111100110011111000000000010000000000000
.logic_tile 27 18
000010000000001000000110010111101001011111110000000001
000000000000000111000010000000111001011111110000000000
111000000000000111000010000101101101100000010010000000
000000000000101001000010000101001110010100000000000000
010000000001010001000111110000011001111111000000000000
010000000000100111100110100000001001111111000000000000
000000000010001001000011010101111000100000000000000000
000000000000001011110011100000101011100000000000000000
000000000000000000000011100000000000000000000000000000
000000000110001111000000000000000000000000000000000000
010000000000000000000111001001001011000110100010000000
110001001010000000000000000101011101000000000000000000
010000000000000000000000001001111010111110110000000010
110000000000000000000000001111111010111111110000000000
010000101100000000000110000000000000000000000100000010
000001000000001011000011001011000000000010000000000000
.logic_tile 28 18
000000000000000000000111000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000011100000001011001001100000010000000000
000000000000000000100000000111011001010100000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000111000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.logic_tile 29 18
000000001100001011100010001001011000100000010000000000
000000000000000111000000001111101000010100000001000000
111000000000000011100000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000000000000000000111001001011111100000010001000000
000000000000000000000100001111111101010100000000000000
000000000000000000000000000000001010111111000100000001
000000000000000000000000000000011000111111000001000000
000000000000000000010000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000110110000000000000000000000000000
.logic_tile 30 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000001000000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
.logic_tile 31 18
000000000000000000000000000011011001111000010000000000
000000000000000000000000001101011001110000000000000000
111000000000000000000010111101101010110000000000000000
000000000000000000000010101101111100001111110000000000
110000000000000000000111000000000000000000000000000000
110000000000000001000100000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111011010110100010100000000
000000000000000000000000000000011010110100010000000100
000000000000000111000110100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 19
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000001000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 19
001000100000000011100111100000001000000011110000000000
000001000000000001000100000000010000000011110000000000
111000000001011001000000000000001100001100110000000000
000010101100000001000010000000001011110011000000000000
110000000000000000000000010000011110000011110000000000
100000000000000101000010000000010000000011110000000000
000100000001010001100110000001111011011101000100000000
000100000100000000000000000000101110011101000000000001
010000000000001000000000000001101010011101000100000000
010000000010000001000000000000001000011101000000000000
010000000001000000000000000001111010011101000100000010
010000000000100000000000000000111110011101000000000000
000001000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000010000000000000001111000011101000100000010
000000000000100011000010010000101000011101000000000000
.logic_tile 4 19
000000000000000011100000000101000000000000001000000000
000001000000000000100000000000000000000000000000001000
000000000001010101000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000001101000010110000001000001100111000000001
000000000000000101000010100000001111110011000000000000
000000000000000000000000000000001000001100111010000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000000000001000001100111010000000
000000000000000000000000000000001011110011000000000000
000000000000000000010000000000001000001100111000000000
000000000000000000000000000000001000110011000000000100
000000000000101000000110100000001000001100111000000000
000000000001010101000000000000001010110011000010000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000010
.logic_tile 5 19
000000000000010000010000000000011100000011110000000000
000000000000100000000000000000010000000011110000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000010000000000000000000000000000000000
000000000101110000000000000000000000000000000000000000
000000100000000000000000000000001110000011110000000000
000001000000000000000000000000000000000011110000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010100000100111100000000000000000000000000000000000
000000001011010000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 19
000000000000000001100111100001011000100000000001000000
000000000001010000000110111001011101000000000000000000
111000000000000001100111011011011001000010000000000000
000000000000001101000011010001001101000000000000000000
110000000000100001000010100000011100000011000000000100
110000000001010000000100000000011011000011000000000010
000000000000000000000000011001101010000000010100000101
000000000000000000000011010011101101000000000000000000
000000000000000111100011110000001000110000000110000011
000000000000000011100010100000011110110000000000000000
000001000000000001000110010000011001110000000100000000
000000000000000000100011010000011110110000000000000000
000000000000010001000010001011011011100000000100000000
000000000000000000100100000111011101000000000000000000
010000000000000001000000001101011101000001000100000000
000000000001001001100000001101011100000000000000000000
.logic_tile 7 19
000000000000001111000011010000011010000011000000100000
000000000010000111000111110000001001000011000000100110
111000000001110000000000000001101010101000010000000101
000000000101111111000010010000101101101000010001000000
110100001000000111000010000001001001000010000000000000
110000000000010000000000001101011010000000000000000000
000000001010001001100000001001001111000000010100000000
000000001110000001000000001011001111000000000010000000
000000000000000111000110001111011110000001000100000000
000000000000000000000000000111001000000000000000000000
000000000000000000000011001111111001000001000100000000
000000001100000000000111000111101101000000000000000000
000000000001000001000011100000001101110000000101000000
000000000000110001100000000000001101110000000000000000
010000000000000111000010001001001110000000010101000000
000000000000001001000011111011001110000000000000000000
.ramb_tile 8 19
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000110100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000010000000000000000000000000000000
000001000110000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000010000000100000010000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 19
000000001100100000000111110000000000000000000000000000
000010001010000000000011110000000000000000000000000000
111000000000000011000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000010000000000000101001001000000000000000000
000010100000100000010011001001111101000010000010000000
001010000000000101000011001111011100000010000000000101
000000000000000000000000001001111011000000000000000011
000001000000001111000000001011011001100000000000100000
000000000000000011010000000101001011000000000000000000
000001000001010000000010001011011111000001000100000000
000010100000101111000011111011001110000000000001000000
000000100000011000000010000000000000000000000000000000
000001001100100011000000000000000000000000000000000000
000000000000000001000000001011111110000000010100000000
000000000000001111100000001011001110000000000010000000
.logic_tile 10 19
001000000000110011000111010001011001110100010000000000
000000101000100000100010110000001000110100010001000000
000101000000001111000111110101001111110100010000000000
000010001010001101000010110000011111110100010001000000
001000000000110011000111101101111110100000010001000000
000000000000100000100100001101001110010100000000000000
000000000000001000000010000001001101000110100000000100
000000000000001111000000000000101001000110100000000000
000000000000001000000000000001001111110100010000000000
000000000000001111000000000000001001110100010000000001
000000000000000000000111101101011000100000010000000000
000000000000000000000000001011111001010100000000000000
000000000100101101100010000101111110100000010000000100
000011000000001111100000000101001110010100000000000000
000000000000000000000000010101011000100000010000000010
000000000001011001000011010001111001010100000000000000
.logic_tile 11 19
000000000000000011100010001111101111100000010000000010
000010000000001001100011011101111100010100000000000000
000101000000100101000111100001011100111001010000000010
000011001001000000000010100000011010111001010000000000
000101000000000001000010101001101100000110100000000000
000000100000000111000011010101001101000000000000000010
000001000000000011000111010001111100111001010000000010
000010000010000000000010000000111001111001010000000000
000000000000000111100000000101111001111001010000100000
000000000100000000100011110000111111111001010000000000
000000000111101000000000000111001010100000010000000000
000100000000011101000010011101001000010100000000000000
000000000000000111100000010111101111100000010000000000
000010100000100000000011001001111100010100000000000000
000000001010000000000011000101011100111001010000000010
000000000000000000000111110000111100111001010000000000
.logic_tile 12 19
000000000010001001000111000001001000000110100000000000
000000000000001111100010010000011101000110100000000000
111000000000000111100010011011111011100000010000000000
000001000000000000000111100001111011010100000000000000
010010100000000111100111110011111111000010000000000000
000001000110000000000110000101111111000000000000000000
000000000000011011000010011101001100000110100000000000
000000000010000011100111100111111110001111110000000000
000010000000000111100111101011011001100000010000000000
000001001000000000100111100101111001010100000000000100
000000000000001001000110110111101000100000000000100000
000000000000001011100011101101011100000000000000000000
000100000000100000000011100000011101110000000100000000
000100001101001111000010000000001100110000000000000000
000000100001000001000110011001001110000001000100000000
000001000000011011000010000101011111000000000000000000
.logic_tile 13 19
000000000000000011100010010101111101001011100000000010
000000000001000000010010000000111001001011100000000000
111000000000000001000011110000001111111111000000000010
000000000000000111000011010000011000111111000001000010
010000000000000011100000000101101111100000010000000000
000100000001001111100000000011111000010100000000000000
000000000001001000010000001101001110110110100000000000
000000000110000111000011110001011001101001010001000000
011100000001010000000000010101011101010110100000000000
110000101110101111000011001001001111101001000000000001
000000000000000001000010010000000000000000000000000000
000000001001010000000111010000000000000000000000000000
000001101100100000000111101001011000000110100000000000
000001100000010000000110011111011101001111110000000000
000001000000100000000011100000011101110000000100000000
000010000001000000000100000000011010110000000000000010
.logic_tile 14 19
000000000110100011000010010001101111000000010000000000
000010100000010101100011000000011001000000010000000000
111000100110001111000000000001011000000000010000000000
000000000000000001000010000000101110000000010000000100
110000000000000011100000000101011010001001010000000000
110000000001000101100000000101001101000000000001000000
000000001100001011100110000001011010100000000000000000
000000000000001111000010100000101110100000000000000100
000001000000000000000000011111101000010110100000000000
000000000110000000000011000011011000101001000000000000
010101001000011111100000000101111101000000010000100000
110000100000000111100010000000111100000000010000000000
000001101110001000000010000101101111000000010000000000
000011100100000101000110100000111001000000010000000000
010000000001000000000000000000011010110000000111000000
000000000000001001000000000000011000110000000000000000
.logic_tile 15 19
000000000000100011000111100000011000000011000000000000
000010000001010000000111000000011110000011000000000000
111000000000101001110110010000011000111100110001000000
000000001101001111000011010000001110111100110000000100
010000000000001000000000000011011101000001000000000000
010000000000001011000010010000011011000001000000000000
000000101100100000000110011011011000010110000000000100
000000000001000000000010000001011000000000000000000000
000000000000001111100000000000001010000000110000000010
000000000100000101000011110000011111000000110000000000
000010101100001011100110100000001110000000110000000001
000010100001010011100000000000001010000000110000000000
000001000000001001000111000000011101000000110000000000
000010100010001011100100000000001100000000110000000000
010000000000100000000000000101101101101001010100000000
000000000000000000000000001001111011110100010010000000
.logic_tile 16 19
000111100110000011000000010000001100000000110000000000
000001000000000000000011000000011100000000110000100000
111000000000000111100110100001111111010110100000000010
000000000000001011000000000001001000101001000000000000
010000100001010101100110101011111110000110100001000000
100001000000100000100100001101011111001111110000000000
000000000000000001000111100111111011000000010001000000
000000000000000000100000000000101000000000010000000000
000000000000000000000111011011111110000110100000000000
000000001000100001000110110001011010001111110000000000
000000001110000111000000000101001101000110100000000000
000001000000000000000000000000111111000110100000100000
000100100100000011000011000011111110000110100010000000
000011100000000000000100001001011110001111110000000000
010010101110000001000110101000000000000000000100000000
000001000000100000000010011001000000000010000000000000
.logic_tile 17 19
000000000110001011100010000001011101000000000000100000
000010100100000111100011110001001101010100100000000000
111001000000011111100010100011111111101001000000000001
000010100000000111000010011101001001000000000000000000
111000100001001011100010011101101101111111000000000000
010000000111000111100110000101001001101001000000000000
000000101000000111000000011011001011001111110000000000
000011100010000111100011000001011011001001010000000000
000000000000011001000111100111001111111111000000000000
000000000000100111000011101001011111101001000000000000
001010000000001001000000010111001011000000000000100000
000001000001010001100011100101001111000010000001000000
001011100000100001000000011011001001000110100000000000
000001000001000001100011011001111000001111110000000000
010000000000000111000110010000011110110000000100000000
000000000000000000000011100000011111110000000000000001
.logic_tile 18 19
000010000000000011000000010111111100000110100000000000
000001000000001011000011001011111111001111110000000000
111000000000000111000010011001111100100000000000000000
000100000000000000000111110111101101010110100000000000
000001000110100001100110010000001010000000110000000100
000000101100110001000011100000001101000000110001000000
000000000001010001000111010000011010110000000000000000
000000000000100000100011110000001101110000000000000000
000000000100101000000010000001011110111111110100000000
000000000010010001000110000001001001101101010000000100
000000000000000000000010000111001010111110110100000010
000100000000000001000100000000001011111110110000000000
000001000001011011000011000111011001111111110100100000
000000100000100101100100000011011011101101010000000000
010000000001000001000000011111101011111111100100100000
000000000000100111100011110001011011101001010000000000
.logic_tile 19 19
000000000000000111000110011011001111100000000000000000
000000000000001111000010110111101001010110100000000000
111000000001000000000010001011001000000000010000000000
000000000000000000010110010101011001010110100001000000
110000001000001000000000011011001011100000000000000000
010000000000000011000011000111111001010110100000000100
000000000010101001100110001001001110000000000000000000
000000001011010001000011101001001000000110100000000000
000000000000001000010111111011111101000110100000000000
000000000000000011000011011011011111001111110000000000
000010000001110011000011110000011010110000000100000000
000001001010110000000010000000001010110000000000100000
000000000001001011100000000000011110110000000110000000
000000000000001011010000000000011110110000000000000000
010000000010100111000111110000011011110000000110000000
000000000101000000000110000000011011110000000000000000
.logic_tile 20 19
000000100001000011100011110001011101001011100000000000
000001000000101111110111100000011000001011100000000000
111000000001001001000111100111011101000000010000000000
000000000000001111110110101001011100010110100001000000
010001001000001000000010000000001111000000110001000000
110010000000000001000110100000011110000000110000000000
000110100011100000000110010101111001111110110001000010
000111000000000011000010000011111011010100100000000000
000010100000000011000000010001101011110100010001000000
000001000000000000100011010000001001110100010000000000
000000000000010011100011100001001001000000000010000000
000000000000000000100111111101011010000010000000000000
000000000000000111000000000001011101001001000000000000
000000000001000000100010101011011000000010100000000000
000000000001010111000000001000000000000000000100000000
000000000010100000100000001001000000000010000000000000
.logic_tile 21 19
000000101000000111100000000011011111111000100010000011
000000000000001011100011110000011101111000100000000000
111000000000010011100011100001001010101000010000000100
000000001111111001000000000000011110101000010000000000
110010100000000111100111100101001101001111110010000000
010001000000001011100110111001111111001001010000000000
000000000001010001100011100111111011110100010000000000
000000001010101001000010110000001000110100010000000100
000000000010000011100110100101001110000001000000000000
000000100000000000100111100000001011000001000010000000
000000100110000000000000010101011001001011100000000000
000000000001001111000011100000001001001011100000000000
000000000000001000000010000001011011001001000000000000
000000000000000111000000001111001011000010100000000000
010000000001010011100011000000011101110000000110000000
000001000000000000000011000000001011110000000000000000
.logic_tile 22 19
000010000000000001100011000111111000000110100000000000
000011100000001111000011000011111111001111110000000000
000001000001000111000011111011111110000110100000000000
000010100000000000100010000011101110001111110000000000
000000101110000001000010110000011000000000110000000000
000001000000010011000010000000001010000000110000000000
000000000001000001100010000111111010100000000000000000
000000001000100000000110011011101100000000000000000100
000010000000011111000111000001001010000000000000000000
000000000000100111100111001101111001000010000001000000
000001000000000101100110101101101110000001000000000000
000010100000000000100010101011101111000000000000000000
000011000101011011100010000101011000010110000000000000
000010000000100011100010000000001000010110000000000000
000000100000000101000010001001101100101001000000000000
000000000001000000000110101101111000010110100000000010
.logic_tile 23 19
000010000000001111000110010101111001000001000000000000
000100000110001011100011110000101100000001000000000100
111001000000101111000010110011111001100000010001000000
000010000000011111100011000001011101010100000000000000
110000000001001000000000010011011001000000000000000000
010001000000000101000010000001111011000110100000000000
000000000000001011000011110011011000000000000000000000
000010000100001011100010000101001100010110000000000000
000101001000000011000110100111001000100001010000100000
000010000000001111000010000000011110100001010000000000
000000001110100000000010010011101000101001000000100000
000000001110010001000111000000111011101001000000000000
001010000001000101100000000000011011000011000010000000
000000001010101011000000000000001111000011000000000000
000000001110000000000010100000011010000011110100000000
000010001010000000000100000000000000000011110000000001
.logic_tile 24 19
000000000001001111100111100000000000000000000000000000
000000000000110111100111110000000000000000000000000000
111001100010000000000111000101111001100000010000000000
000010000000001111000011111001101001010100000000000000
010010100000100000000111100101111100100000010001000000
000000000001000000000100001101001110010100000000000000
000000000000000000000010100101111001100000010000000000
000000000000000111000100001001111101010100000000000000
000010100000000111100000000001001101000000000000000000
000000001010000000010000000001001100010110000000000000
001000001110101011000010001000000000000000000100100000
000010000000010111100000001111000000000010000000000000
000000000001010111000000000000000000000000000101000000
000000001111000000100011101001000000000010000000000000
000000001000000000000000010000000000000000000101000000
000000000100000000000011001111000000000010000000000000
.ramb_tile 25 19
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010100001000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010100001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 19
000100000000001011100110010101001111000110100000000000
000000000000000011100010000001111110001111110001000000
111000001111011111100111101101111001100000010000000000
000000000000000111000011110111011000010100000001000000
110000001001010011100000001001001111001111110000000000
010000000000000000100010011111011011001001010000000000
000000000000000011100110001101001101001111110000000000
000000000000000111100010001101001111001001010000000000
000000000001000011100010000001101100000000000000000100
000000000000001001100111101001101100000110100000000000
000010001000000000000111001101111001100000010000100000
000000000000000000000100000111001010010100000000000000
000010001000000000000110110011001000001001010000000000
000001000000000000000010110000111111001001010000100000
010000000000001001000111011000000000000000000100000000
000000000110001101000111001011000000000010001001000000
.logic_tile 27 19
000100000001010111100011000001101001000001000000000001
000000001000100001100000000000011001000001000000000000
111000101011000001100011110000000000000000000000000000
000010100000100000000010000000000000000000000000000000
010000000001110111000010010000000000000000000000000000
000000000001000000000011100000000000000000000000000000
000001001010100011000000001011001101000110100000000000
000010000000010000000000000011011001000000000000000000
000000100001011000000000000001001010000001000000100000
000001000000000101000011010000011000000001000000000000
000010100000000001000110001101011010000010000000000000
000000000110000000100000001011101110000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000001011000000000101000000000010000000000000
000001000000000000000000001000000000000000000100000000
000010000000001011000000000111000000000010000000000000
.logic_tile 28 19
000000000000001000010110110101101011100000010000000000
000000000000001111000110000001001110010100000000000000
111000100000000011100011100000001110000011110000000000
000001000000001001000000000000000000000011110000000000
000000000001011000000000000111001101001011100000000000
000000000000100011000000000000001010001011100000000000
000000000010000101000011101101101100001011100100000000
000000000000000111100000000111111101001111000000000010
000000000000000011100010111001111000001011100100000000
000000000000000000100011100001101001001111000000000010
000001000000000101000010011101111101001011100100000000
000000000000000101000111110111111100001111000000000000
000000000000000011100000001001111101001011100100000000
000000000110000111100000000001111100001111000000000000
000001000001011001110000000000000000000000000101000000
000000100000101101000000001001000000000010000000000000
.logic_tile 29 19
001001000000000000000000010000000000000000000000000000
000010000000000000000011000000000000000000000000000000
000100000011010000000000001011101000100000010000000000
000000001011010000000000000011111101010100000001000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001100000000000000001011101010100000010000000000
000000000000000000000000000011111100010100000010000000
000000000000000011000011000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000111010000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001011000000000010000000000000
.logic_tile 31 19
000000000000000000000000000000011001110000000001000100
000000000000000000000000000000001101110000000000000000
111000001100000001000010000000000000000000000000000000
000000100000000001000010110000000000000000000000000000
000000000000000111100000001101101100101001000100000010
000000000000000000100000000001111010111111011000000000
110000001100000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000001000000100000000000010000000000000000000000000000
000010100001010000000010000000000000000000000000000000
110000000000000000000000000000011001000000110100000000
000000000000000000000000000000011001000000110000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 20
000000000000000000
000100000001100000
000000000000010000
000000000000000000
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 20
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000011000000111100011101101001011100000000000
000001001100100111000010010000101001001011100000000100
000000000000000001100000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000000000000000000011111000001011100000000000
000000000000000000000010000000111101001011100000000100
000000000000000000000011100011111111001011100000000000
000000001110001111000000000000001000001011100000100000
000010100010000001000000000011111100001011100000000000
000000000000001111000010000000101011001011100000100000
000000000000000000000000000011111010001011100000000000
000000000000000000000000000000011010001011100000000100
000010100001000000000000000000000000000000000000000000
000000000000101001000000000000000000000000000000000000
.logic_tile 3 20
000000000000000011100011100000011010000011110000000100
000000000000000111000010000000000000000011110000000000
111001100000000000000111010000000000000000000000000000
000001000000000001000011010000000000000000000000000000
110000000000000001000110000101101110001011100000100000
100000000000000001100000000000101111001011100000000000
010100000000010000000000010011101000000010000000000000
010000000010000101000011010101011001000000000000000000
000000000000001000010000000001111010000000000000000010
000001000000000101000000001101101000000010000000000000
000000000000001011100000000001111111001011100000000000
000000001010000011000000000000101111001011100000000001
000000000000000000000110100101111100001011100000000000
000000000000001111000000000000101100001011100010000000
000000000001110111000000010001101010011101000110000000
000000000101010000000010100000001000011101000001000000
.logic_tile 4 20
000000000001000000000000000000001000001100111000000000
000000000010000000000000000000001101110011000000010000
000001100000000000000000000000001001001100111000000000
000010000000000000000000000000001100110011000001000000
000000000001010000000000000000001000001100111000000000
000000000000000000000000000000001100110011000000000100
000000001000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000001011000000110110000001000001100111010000000
000000000000000101000010100000001110110011000000000000
000000100000000101100000000000001001001100111010000000
000000000000000000000000000000001110110011000000000000
000000101100010101100000000000001001001100111000000000
000001000000100000000000000000001111110011000000000000
000000000000001000000110110000001001001100111000000001
000000001010000101000010100000001111110011000000000000
.logic_tile 5 20
000100000000000000000000000000011110000011110000000000
000000000000000000000011100000000000000011110000000000
000001000010100000000111100000001000000011110000000000
000000000000000000000100000000010000000011110000000000
000000000000000111100000000000001100000011110000000000
000000000000000000110000000000010000000011110000000000
000000000001010000000000000000001100000011110000000000
000000000000000000000000000000000000000011110000000000
000000000010001111000111000000001100000011110000000000
000000000000001101000011100000000000000011110000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000011000000011110000000000
000000000000010000000000000000010000000011110000000000
000000000000000000000000000000001100000011110000000000
000000000000000111000000000000010000000011110000000000
.logic_tile 6 20
000000000000000001000110000000011011000011000000000100
000001000000000000010000000000001001000011000001100010
111000000000000001100000010000000000000000000000000000
000000000000001001000010000000000000000000000000000000
110000000000000000000110101001011001000010000000000000
010001000000001001000100001101101001000000000000000000
000000000000011000000110000011111100000001000100000000
000000000000000001000000001011011000000000000000000000
000100000010000000000011000011101011000000010100000000
000100000000000000000010011101101101000000000000000000
000000000000000000000010010011101111100000000100000000
000000000000001001000111000001011111000000000000000010
000000000000000000000011000011101011000000010100000000
000000000000000000000000001111101101000000000000000000
010000000000000000000000010000011000110000000100000000
000000000000000000000011000000001101110000000000000000
.logic_tile 7 20
000000000000000000000000000011101111110100010000100000
000000000000001011000000000000001001110100010000000000
000010000000100000010000010000000000000000000000000000
000001000001010000000011110000000000000000000000000000
000000000000000000000000000011101100110100010000000000
000000000010000000000000000000011000110100010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001001000000000001000000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000100001010000000000000000000000000000000000000000000
000001000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000010000000000000000000000000000000000
.ramt_tile 8 20
000000000000000000000000000000000000000000
000000001010000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010100000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000100000000000000000000000000000
000100000000000000010000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
.logic_tile 9 20
001000000000001000000110111011001001100000010000000000
000000000000001101000111011011111001010100000000000000
000000000001001111100010000000000000000000000000000000
000000000001010111110111100000000000000000000000000000
000000000000000000000000000001111000110100010000000001
000010100000000000000000000000101000110100010000000000
000000000000000000000010010101101000110100010000000001
000000000000000000000111100000111001110100010000000000
000000001010000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010011000000010101111111110100010000000000
000000000000100000000010110000101011110100010000000010
001001001010100000000011101011001001100000010010000000
000000100001010000000000001101111001010100000000000000
000001000000000001000000000111011001001011100000000100
000010100000000000100000000000101100001011100000000000
.logic_tile 10 20
000000000000010001000110101101011100100000010000000000
000000001110100000000100001001001110010100000000000000
000010000000101101000111110101101011100000010000000000
000010100000011011000111111111111111010100000000000000
000000000001010001000110101101001000100000010000000000
000000000000000111000100001111011101010100000000100000
000000000000000101100111001101111100100000010000000000
000000000000000000100111001011101100010100000000000000
000000000010010101100111101001111000111111110010000010
000001000000110000100110000111011010111001010000000000
000100000000000001000111000111111001110100010000000010
000000000000001001100000000000101011110100010000000000
000000000000000101100010000011101101110100010000000000
000000000000000000100010010000111010110100010001000000
000000000000000101100111011101101110100000010000000010
000000000001010000100011101011111000010100000000000000
.logic_tile 11 20
000000000001010001000010000001001010100000010000000010
000010000010100000110011100111001100010100000000000000
000100000000000101000000000011001011100000010000000000
000110100100000000010011101111101011010100000000000000
000000000001001011000011100111111111110100010000100000
000000000000001101100000000000011111110100010000000000
000000000000100000000000000011011100100000010000000000
000010000000010000000010001111111110010100000000000100
000000000000001011100000000001101001111001010000000010
000010100000001101000010010000011001111001010000000000
000001000000000000010011111011001011100000010000000010
000000100001010000000111110111101011010100000000000000
000000000000001001010000000001011100100000010000000010
000000000000001101100011100111011001010100000000000000
000000000000000000000010000011001010100000010000000000
000000000011011001000011101111111100010100000000000100
.logic_tile 12 20
000000000000001101000111110101111101000110100000000000
000000000000001011000111011111011100001111110000000000
111000001000011111000000000000001111000011000000100001
000000000000000001100010010000011101000011000001000000
010000100000000000000010101001001100111111110011000000
000001000110000101000011100001011100111001010000000000
000000000100000001000000000001111110000110100000000000
000000100000000111100000001101111001001111110000000000
000000000000001011100011100001111100000110100000000000
000000000000000101100000001111011001001111110000000000
000001000000001000000111000001011010111111110001000000
000010100100001111000000000101001110111001010010000000
000000000000001000000011000011011110111111110000000010
000000001110000101000111101101011100111001010010000000
000000000000000000000111010000000000000000000110000000
000000000000000000000011011111000000000010000010000000
.logic_tile 13 20
000100000001001001000111010000011100000000110000000000
000000100000000001000111100000011010000000110001000100
000010100000100000000110000101111100111111110000000010
000111100001000000000010101101001010111001010000000000
000000000001011101100111110011011100110100010001000000
000000100000100001000111110000101100110100010000000000
000000000000101001100000000011011110000000000010000100
000000000011111011000000000011101000000010000000000000
000000000000000011100010001001101000111111110001000000
000000000010001001100110011001111000111001010000000000
001001000000001111100010001111001011100000010000000000
000000100001000011100100001011111010010100000000000000
000000000111100000000010010111101101001001010000000001
000000000110110000000011010000001110001001010000000000
000000000000000001000000001111001000100000010000000000
000000000000000001000000001011111111010100000000000000
.logic_tile 14 20
000011001110000000000000011111011110000010000000000000
000011000000000101000011010111111000101001010000100000
000000000010010111100010001111101010000000010000000000
010000000000101111000010101001101101010110100000100000
000000100110001111100010110000011000000000110000000000
000000000000001011100011010000001111000000110000000001
000000101110001001100010001011111000111111110000000000
000010100000000001000110100101111100111001010000000000
000000000000000001000110100000001010000011000000000100
000000001100000000000100000000011000000011000000000000
000000000000000001000010010101011001010110000000000100
000000000000100000010010110000101011010110000000000000
010001000000000000000110110101101011000000010000000100
110000100000000000000110000000101011000000010000000000
000001000001110011100110011101101001101000010000000000
000010100001010000100010110011011101010110100000000000
.logic_tile 15 20
000011001100001101000111100001001011111101110000000000
000010100010000011000010100000001110111101110001000000
111000000001000001000010010101101001100001010000000011
000000000001000000100011110000011110100001010000000001
110000000000001101000010100101111001100000000000100000
110000000000001111000110110000111100100000000000000000
000000001000010111100010000011101011000001000000000000
000000000000000111000111010000101101000001000000000010
000000000000100000000011101101101010100000000000000000
000000001011010000000110011001011011000000000000000000
000100000000000011000010110011011010010110100000000000
000100000000000111000011111011111111101001000001000000
010000000000010011100111100000001000110000000000100000
110010100000000000000011100000011000110000000000000000
110000000000001111100011101111101111010110100100100000
110000000000000001000100000011101000100000001010000000
.logic_tile 16 20
000000000111011011100011000001011001000001000000000100
000000000000101111000111100000111101000001000001100000
111000001111011111100011110000011000110000000000000001
000010000000100111100011110000011111110000000000000000
010000001000000001000111001001011100000010000000000000
110000000000010000000010000001011000000000000000000010
000010000010100111100110001101011011111111000000000000
000010100100000000000000001011001000101001000000000000
000100000000000011100010000011111110000000010001000000
000000000000000000100111110000101001000000010000000000
000001000000000000000110000111101100100000000000000100
000010001100001011000010000011011011010110100000000000
000000101100001000000000001111001101000110100000000000
000001000000001011000010011101011100001111110000000010
010000000000001011000000000000011011110000000100000000
000000000000000111000000000000011110110000000000000000
.logic_tile 17 20
000011100000001001000111000111011100100000000000000000
000000000000010001100010011001011011010110100000000000
111000000100000001000011110111001010100000000000000000
000000000001010000100111000011001011010110100000000001
000100000000001111100111011001111111000110100010000000
000000000000001111100111001001001101001111110000000000
000000000001001001000011000101101111000110100000000000
000000000000000001100000000001011111001111110000000010
000000000000101001000010000001111111000110100000000000
000000000001010111100100000011001110001111110000000000
000001001110001011100010000001011111111111110110000000
000010000000001111100010010101011001101101010001000000
000100000000001011100111000011101101111110110110000000
000000000000000011100100000000011011111110110000100000
010100000001010011000010001011101000111111110100100000
000000101010100001000111100101011001101101010000000000
.logic_tile 18 20
000000000000100000000000010001111101100000000000000000
000000001000000000000010000011111010010110100000000000
111010000000100001000011100011001001000000010000000000
000000000010011111110010011011011001010110100000000000
000010000000001111000110010000011001110000000000000000
000101001000000001100011100000001010110000000000000000
000100000000100111100111010101011000001111110000000000
000000000001001101100011110011001110001001010000000000
000000000000000001000010111111001010000000010000000000
000010000000001001100111111101111101010110100000100000
000000000000000001100010010111001011001001010000000000
000000001100000000000011100000111011001001010000000000
000000000000101101100010000101101011111110110100100000
000010100001001101000010000000001101111110110000000000
010010001101010000000000000001101111111110110101000000
000000000000010000010000000000101100111110110000000000
.logic_tile 19 20
000000000001001000000011110000001100110000000000000000
000000000000100111000011000000011111110000000000000000
111000000000000111110000000001111110100000000000000000
010000000000000111100000000011001110010110100000000000
000000000001001101100000010000011110110000000000000000
000000000001011011000010000000011111110000000000000000
000000000000000011100000011101111100111111110100000000
000010100000010111000011010111001010101101010001000000
000000000000001001000010000001011011011111110100100000
000000000000000001100100000101111101101001010000000000
000001001011010101100000001011101101111111100100000000
000010100000100011000010010011001010101001010001000000
000001100001001011100010000011001011111111100100100000
000110001000000111000000000001011000101001010000000000
010000000000001001000000000001001111111110110100100000
000000000001011111100010010000101000111110110000000000
.logic_tile 20 20
000000000000001011100010011111101101001001000000000000
000000000000000001000110001011001110000010100000000000
111000000000101011100111010111101000110100010000000100
000000000001010111000010110000111010110100010000000000
110000000110000000000000000111101101001011100000000000
010000000010000111000000000000001110001011100000000000
000000000000010000000000010011101110000000000010000000
000000000000000000000010000001001001010110000000000000
000000100000000111100000011101101010000001000010100000
000000000000000111100011001001101000101011010000000000
000000000000100000000111101011011001000000010000000000
000000000010010001000011111011001001010110100000000000
000100000000000111000000001000000000000000000100000000
000100001100100000100000000111000000000010000000000000
000110000001011111010010001000000000000000000100000000
000101000000001011000000000001000000000010000000000001
.logic_tile 21 20
000100000000001000000000000101011010000110100000000000
000100001010100001000000000101011100001111110000000000
111000000000000000000010110000011001000000110000000100
000000001110000000000010000000011001000000110000000000
010000000001001011100011100101011101000010000010100001
110000000000001101100011010000111010000010000001000001
000010101101100011100000000001001101101001000000000000
000000000001110000000011000000011111101001000010000000
000000000000000101100011110000001100000000110010000000
000000000001011001000010000000001111000000110000000000
000001001010000000000111101000000000000000000100000000
000110100000000000000000000111000000000010001000000000
000000000000000001000010000000000000000000000100000000
000000000000000000110100000111000000000010001000000010
010001000000001000000000000000000000000000000110100000
000000100001011011000011101011000000000010001000000000
.logic_tile 22 20
001010100000000011100010010000000000000000000000000000
000001000110000111100110100000000000000000000000000000
111110000001000101000011110101011000000000000000000000
000100000000001001100110000101111000000010000000000000
010011000000001001000111100001101101000000000000000000
000011000000001011100011010011011101000010000000000000
000010000000001111100010000001001001101001000010000000
000011000000000001100000000000011100101001000000000000
000010000000000011000010010101001101000001000000000000
000001000000001011110110000101101011000000000000000000
000000001111111001000110101011011011000001000000100000
000000001010110101100010001001101110000000000000000000
000100100000000000000000000001011101101000010000000000
000010101110000000000000000000111100101000010000000000
001000101000000000000111000111111001010100100100000000
000000000100000001000000000000101010010100100000000000
.logic_tile 23 20
000000000000001001100110010001111110000000000000000000
000000000001011011000011101101001101000010000010000000
111000001001000011100000000011011010100000000000000000
000000000000000000000010110000101001100000000000000000
010000001110010001110110000000011101110000000000000000
000000000000000000000000000000011001110000000000000100
000001000100000111110010000011111010000010000000000000
000010000000000000100100001111111100000000000000000000
000000000001001011000000010001011110000001000110000000
000000000000100001000011000000001000000001000001000000
000000000011110000000010000101001001000000010110100000
000000000000010000000111100000011110000000010000100010
000000000010001000000000000001111110000000010101000000
000001000000000101000010000000001010000000010000100000
000000000110000000010000000000001100110000000100100000
000000000010001001000000000000001110110000000000000000
.logic_tile 24 20
000001000000000111000111101111101010000000000000000000
000000100000000111000111110001111001000010000001000000
111000000000001111000110011101011001100000010000000000
000000000000000001000011110001011010010100000001000000
000010100000010011100011010000000000000000000000000000
000001000100000001100011000000000000000000000000000000
000000000000000111000010110101001101000110100000000000
000100001110001001000110100011101011000000000001000000
000010100000010011000000001101011110000000010000000000
000000000000001001000000001111001000000000000000000000
000000000000000001000000000000011100110000000000000000
000010101010000000000010000000011001110000000001100000
000101000000000000000000001001111101100000010010000000
000000100000000000000000000101101011010100000000000000
010000100001100000000110000000000000000000000110000010
000000000000000001000110000001000000000010000000000000
.ramt_tile 25 20
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000100000000000000000000000000000
000000001111000000000000000000000000000000
000000000000000000000000000000000000000000
000100000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000010100000000000010000000000000000000000
000001000010000000000000000000000000000000
.logic_tile 26 20
000110100000001111000111010111111000101001000001000000
000001000000001111100010000000111001101001000000000000
111001000001001011100111001001101010101000010000000000
000000000000001111100111101111001000010110100010000000
110001000000001001000111001011011011000000000000000000
110010000000001111000010011001101110000110100000000000
001010000001101001000010011111011111100000010000000000
000000000110010011100111000001011011010100000000000000
000010000000000011000110000111001001101001110100000000
000100000000001111000000000001111011000000010000000010
000000001100000000000000000101101010101001110100000000
000000000000000001000011100101011100000000010001000000
000000000000010111100011110111101000101001110100000000
000001000000000000000010110001011100000000010001000000
110000000000100001000011100011101010101001110100000000
010000000000010011000110000101111011000000010000100000
.logic_tile 27 20
000000000000011001000000000001011001001011100000000000
000000000010000011100000000000001100001011100000000100
111000000110000111000011100000000000000000000000000000
000000000110000000100100000000000000000000000000000000
110010100000000000000111000000011000000011110000000000
010000001110010000000000000000000000000011110000000000
000001000000100000000000000000000000000000000000000000
000010101001010000000000000000000000000000000000000000
000000000001010000000000000111111000100000010000100000
000001001010101101000011100011011011010100000000000000
000001000001001011000000001000000000000000000100000000
000000100000000101000000000011000000000010000000000001
000000000000000000000000000000000000000000000100000000
000000001110000000000000000001000000000010000000000100
010000000000001000000000000000000000000000000000000000
000000000001001111000000000000000000000000000000000000
.logic_tile 28 20
000001000000000101000111010011100000000000001000000000
000010000000000000000010100000000000000000000000001000
000000000000010000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000010000001000000000000000000001000001100111000000010
000000000000000000010000000000001100110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000001000000
000000000000000000000000000000001000001100111000000000
000000000000000011000000000000001001110011000000000000
000000000100000101000000000000001000001100111000000000
000000000000000000100000000000001000110011000000000000
000010000000001000000000000000001001001100111000000000
000001000000010101000000000000001111110011000000000000
000010100100000000000110110000001001001100111000000000
000000000000000000000010100000001111110011000000000000
.logic_tile 29 20
000000000000000001000011100000011110000011110000000000
000100000000000000000000000000000000000011110000000000
000000000000000111100110110000011000001100110000000000
000000000000010111000011110000011010110011000000000000
000000000000101001100000011001101000100000010000000000
000000000001000001000011011111011100010100000001000000
000000100000000001000000010101111001001011100000000000
000001000000000000100010100000001011001011100000000000
000000000000001000000000000001011110001011100000000000
000000000000001011000000000000001010001011100000000000
000000100000000000000000000101111101001011100000000000
000001000000001011000000000000001001001011100000000000
000010100000000000000000000000001010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000001001000000010000000011000000011110000000000
000000000000001101000000000000000000000011110000000000
.logic_tile 30 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000000000101101100000011110100000000
100010000000000000000000000000110000111100001000000000
.logic_tile 31 20
000000000000000000000000000001100000000000001000000000
000000000000000001000000000000000000000000000000001000
111000000000001101000110100101000000000000001000000000
000000000000000001100000000000001111000000000000000000
110000000000000101000000000001101001111100001000000000
000000000000000000100000000000101100111100000000000000
001000000000000111000110010101101000111100001000000000
000000000000000000000010000000001111111100000000000000
000000000000000000000000000011101001111100001000000000
000000000000000000000000000000101100111100000000000000
000001000010100000000110000001001000111100001000000000
000010100001000001000000000000001111111100000000000000
000000000000000000000000000101101000000011110100000000
000000000000000000000010000000100000111100000000000000
010000001110000000000000000101111000000011110100000000
100000000000010000000000000000100000111100001000000000
.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010101111000000011110000000000
000000000000000000000010000000000000111100000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000001101010011101000100000000
000000000000001111000000000000111100011101000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 21
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 21
000000000000000001000111010000000000000000000000000000
000000000000001001000011100000000000000000000000000000
000000000000000111000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000100000001000010000011011011001011100000000010
000000000000000000000000000000101001001011100000000000
001000000001010001000000000101011100001011100000000000
000000000000100111100000000000101000001011100000000001
000000000000000000000111100011011000001011100000000000
000000000000000000000100000000101000001011100000000100
000000000110000011100111000101011011001011100000000001
000000000000000001100100000000101101001011100000000000
000101000000000000000000000011001000001011100000000000
000010100000000000000000000000111001001011100000100000
000000000000000000000000000101001011001011100000000000
000000000000000000000000000000101100001011100000000010
.logic_tile 3 21
000010100000000000000000010000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000000000000000000010000011000000011110000000010
000000001010001111000011000000010000000011110000000000
000000100000000000000010000000001110000011110000000000
000000000000000000000010000000010000000011110000000100
000010000000001000000000000001001011001011100010000000
000000000000001111000000000000111100001011100000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000101100000000000011000000011110000000000
000010100000000000000000000000000000000011110000000000
000000000000000001000000010000011010000011110000000000
000000000000000000000010110000000000000011110000000000
000000000001011000000000000001001110001011100000000000
000000000000000011000000000000101011001011100000000100
.logic_tile 4 21
000000000000000101100000000000001001001100111000000000
000000000000000000110000000000001010110011000000010000
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001011110011000001000000
000001000000000000000000000000001001001100111000000000
000000100000000000000000000000001111110011000010000000
000000000000000101100000010000001001001100111000000000
000000000110000000000010100000001111110011000001000000
000100000010001000000000000000001001001100111000000000
000000001100000101000000000000001000110011000000000100
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000001110000000000000010000001000001100111000000000
000000000110000000000010100000001100110011000000000100
000000000001000000000110110000001000001100111000000000
000000001110100000000010100000001111110011000000000010
.logic_tile 5 21
000000000000000000000000010000001110000011110000000000
000001000000000000000011110000000000000011110000000000
000000000000010000000111100001001111101000010000000000
000000000000100000000100000000111001101000010001000100
000000000000000000000000000000001010000011110000000000
000000000000001111000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000111000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000011100000011110000000000
000000000000001001000000000000000000000011110000000000
000000000000010000000000000000001100000011110000000000
000000000000100000000000000000000000000011110000000000
.logic_tile 6 21
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000011101110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001011110000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000100000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 21
000000001110100000000010010101001000110100010000000100
000010000001000001000111110000011001110100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000101000010100000000000000000000000000000000000000000
000000001100001001000000000000000000000000000000000000
000000001110000000000000000001011111110100010000000000
000000000000000000000000000000001100110100010000000010
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101000000000011100000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.ramb_tile 8 21
000000000010000000000000000101101110000001
000000010000000000000000000000000000000000
111000000001010111100000000111011100000000
000000000000101001100000000000010000000000
000000000000001000000111100001101110000000
000000000000000111000100000000000000000010
000000000000001001000000000101011100000000
000000000000001011000000001111110000010000
000001000100000111000011101011001110000000
000010000000000000100000000001100000010000
000000000000000000000010001111111100000000
000000000000000111000010011011010000010000
000000000010000101000111110101001110000000
000000000000011001000011001111000000000001
010000000000000011100000000011111100000010
110000000000000000000000000011010000000000
.logic_tile 9 21
000000001000000101100000011111111011100000010000000000
000000000001010101100011110011111001010100000000000001
111001000010000111000000010000001010000011110001000000
000000100000000000000011000000010000000011110000000000
000000001000001111100111101111111011100000010000000000
000000001110001011100100000111111001010100000000000000
000000000000001000000000000011101110100000010000000000
000000001010000001000011111111111010010100000001000000
000000000000000000000000010001001110000110100000000000
000000000000000000000010100101001110001111110000000000
000010100001000000000000011001001001111111110000000100
000001000000100001000011000101011000111001010000000000
000000000010001111100111100000000000000000000100000100
000000001010001011000110001011000000000010000000000000
000000001100100101100000010000000000000000000000000000
000000000000010000110011000000000000000000000000000000
.logic_tile 10 21
000001000001010101000010010001111100111001010000000010
000010101010100011000111000000011110111001010000000000
000000001100001011100111001011011010000110100000000000
000001000000100011100000000111101101001111110000000000
000010101010100001100010110001001111111111110000000001
000011001111000101000011100101001100111001010000000100
000010000000001001000110000101011111111001010001000001
000001000000000111100000000000111111111001010000000000
001000000000000000000111101101001011111111110000000010
000000000000000000000011111101011100111001010000000101
000000000001100000000111010001011001100000010000100000
000000000000011001000011101001101010010100000000000000
001000000000000111100000000001111101111001010000000010
000000000000100111100000000000111101111001010000000001
000010000000000000000111001001011011000110100000000000
000000000000001111000011010111001111001111110000000000
.logic_tile 11 21
000010100000001001000000001101011011100000010000000001
000001100000001011110010000001011001010100000000000000
000000000000000111100011100000000000000000000000000000
000000000000001001000111110000000000000000000000000000
000001000000001011100000000101011100100000010001000000
000000100000001111000011100011011010010100000000000000
000000000000001111100000000111111010100000010000000010
000000000000000001010010000001101011010100000000000000
000000001110001000000011100011001110000110100000000000
000010100000001011000111100111111101001111110000000000
001001000001110000000011111001001001111111110001000000
000010100011010000000011010101011110111001010000000000
000010100001010111100000000101011001100000010000000000
000011100000100000100010000011001110010100000000000010
001010100010001011000010000111111101100000010000000100
000001000000101011000000000001111001010100000000000000
.logic_tile 12 21
000100000000001111000010110111111000100000010000000000
000000000000000011100011000111001001010100000000100000
000100000001110011100010010001011001111001010000000010
000100000000111001000111010000011100111001010000000000
000010001000000011100110000011011101111111110000000000
000001000000000101000000001101011110111001010000000100
000000101100000011100000001011011000000110100000000000
000000000000001111100011100101101101001111110000000000
000100000000001001100011110001011011000110100000000000
000100001010001101100111110000011000000110100000000000
000100000000101111000011000101111110111111110000000010
000000001101000001000100000101011111111001010000000000
000000000000000001000000001001101111111111110001000000
000010100000000111110010000011101110111001010000000000
000000000000000001000011100101001100111111110010000100
000000000000001111000000001001001111111001010000000000
.logic_tile 13 21
000001000000010000000111100011011001101001010000000000
000000100000100000000110011001101001010100100000000000
111001000000000001100110010000011010000000110000000000
000000100000000000000010000000011001000000110000000010
001000000000100001000111110101111101100110100000000000
000000001011000000000110001101111100010000000000000000
000001000000001001100111010101011011000000010000000000
000000001001111011000110011101111001111111110000000000
000000000000010000000010000011111111101001000000000001
000000000010000000000000001111101010010110100000000000
000000001010000000000110100111011011000001000000000000
000000100111001001000000000000011001000001000000000000
000010001000010001100110000000001001110000000000000000
000001000000100000100000000000011011110000000000000000
000000000000001101100000011101011111101001010100000000
000000000000000101100011110101001111011111110010000100
.logic_tile 14 21
000100000011011001100110011011111110010110100000000000
000100001010000001000011011011101011111111010000000000
111100000000100101000000011011011010111111010000000000
000100000001000101000010000011001110010110100000000000
000000000000101101100010101101111011101000010000000000
000000000000010101000010001111011110010110100000000000
000000100000001011100111010001101000000001000000000000
000001000000000001000011010001111010000000000000000000
000101000000000011100000010000001011000000110000000000
000000000000000101000010000000011000000000110000000000
000000100000001001100110100011111111000000010001100000
000001001010100001010110000000001000000000010000000000
000001000000001000000000000111011010010110100000000000
000010000000001111000011011011101010111101110000000000
000000000000001101100110000001011010011111110100000000
000000000001011111100000000011011001111111110000000110
.logic_tile 15 21
000110101010000111000111100000001011111100110000000010
000100100000000011000100000000011000111100110001000000
000010100000000111000010011001011110010110100000000001
010001000000000111000011110101011010101001000000000000
000010100000100001000110011011111100000000000000000000
000001000100000001000111010011011000010110000000000000
000000100000000011000110001101101100100000000000000000
000001000110011011000011100001111000000000000000000000
000000001100000111100111110001111111111111100001000000
000001000000000000000010110000111110111111100000000000
000000100000000001000111111011111000000000010001000000
000000000001001111000111101101111001000000000000000000
010000000000100011100000000011011110000000000010000000
110000000000011111000000001101101110000010000000000000
000000000000001111000111110101101010000010000000000000
000000000000001101100111010111001100000000000000000000
.logic_tile 16 21
000000000000001011000010000000011001110000000001000000
000000000010000011000000000000011000110000000011000000
111000000011011111000010000000011001000000110000000100
000000001110000111100011010000011010000000110000000000
000000000000000001100110000111001111000110100000000100
000010001100010000000000000000101100000110100000000000
000000000001011111000110000001111011001011100000000000
000000000000100111000010010000111001001011100000000000
000000000000000111000000000001001100000000010000000000
000000000100000000000000000000001000000000010000100000
000001000000001000000000001101111101000110100000100000
000000001011011011000000001101001000001111110000000000
010100100000000000000011010000011110110000000000000000
110000100000001011000011100000001111110000000000100000
000000001000101000000000000101001010110110100100000000
000000000000010101000000000000101001110110100000100000
.logic_tile 17 21
000000000110000111100111110000011101111100110000000000
000010000000000001000111100000001011111100110001000000
111000000001010000000110110001001101010110000000000000
000000000000010000000110000111111111000000000000000000
110010100000001111000010000011001100110110100000000000
110000000000000111000010010000011110110110100000000100
000010000000000001000111110011101010000110100000000000
000000000000000000100011011101011001001111110000000000
000000000000001111000011010001011011100000000000000000
000000000000001111100111110101011001000000000000000000
000000000000010111100010000000011011000000110010000000
000010000000100001000100000000001001000000110001000000
000000000000000001100111101101011110000010000000000000
000000000000000111000000001111001000000000000000000000
110000000000001111110010000000001101000011000110000000
110010000001000011000010010000001101000011000000000001
.logic_tile 18 21
000000001000000001000010000000001001000000110000000000
000000000000000000100111100000011010000000110001000000
111010100000000101100110001111011111000110100000000001
000110001110000000100010011001101000001111110000000000
110000001000100000000000001001011011000010000010000000
010000000001010000000000000101011011000000000000000000
000001000000010001100110000000011111000000110010000000
000000000000100000000010010000011001000000110000000000
000000000000000000000010111011011101000110100000000000
000001000000000000000011111001101101001111110000000000
000000000000000101000011010000011010110000000100000000
000000000000100000000111010000001001110000000000000000
000010100000000000000010100000011110110000000100000000
000101100000000000000000000000011001110000000000000010
010000001000100101000011010000011011110000000100000000
000000000001000000000110000000011101110000000000000000
.logic_tile 19 21
000000000000001001000110000001011100001001000000000000
000000101011000001000000001011001110000010100000000000
111000000000001000000000000000011000000000110000000000
000000000000000001000010010000011011000000110001100000
111000100000000000000000001101101000111110110001000000
110000000000000111000010011101111000010100100000000001
001000000000000111000111110011011011000010100000000000
000000000000100001100010000001101010010000100000000000
000000000000000000000000000001011100001011100000000000
000100000000001111000010000000001110001011100000000000
000000100001010011000000000011011000110100010000000100
000000001100100000100000000000001001110100010000000000
000000000000000001000011100000000000000000000100000000
000000000000000000000100000111000000000010000000000000
000000100000000000000000000000000000000000000100000001
000001000000000000000000000101000000000010000000000000
.logic_tile 20 21
000000000000000001100111011111101111001111110000000000
000000000000010000000011011011001010001001010001000000
111000000000000000000011100001111010000010000000000000
000000000000001111000000000000011111000010000000000000
011111000100000111100011110101011010000010100000000000
110110000001010000100111010111111101010000100000000100
000000000010000111000010010001011111000010100000000000
000000000000000000000111100011111101010000100000000000
001001000000000011100011110001011100000001000010000000
000010000000001001000111010000001111000001000010000000
000010100010000001000110101111101010000001000000100000
000000100000000000000110011001101101000000000000000000
001001100000000011100011110000000000000000000000000000
000000000000001001000011110000000000000000000000000000
000000001010000000000010100000001100111111000100000010
000000000001000111000100000000001001111111000000000001
.logic_tile 21 21
000001000000000111000011100000011001000000110000000001
000010100010000001000111100000001011000000110000000000
111000000000010101000000000101011011000110100000000000
000000000110000000000011100001001110000000000001000000
010010000110000111000000000011101000000010100000000000
010000000000000111100010011111011101010000100000000000
000001100000011101000110011001011110001111110000000001
000001100000000001000010001011011010001001010000000000
000000000000000000000000000000011011110000000100000001
000000000010000000000011010000001001110000000000100000
000010001100100001000010000000011110110000000100100000
000100000000000000100110110000001011110000000000000000
001000000000000000000010000000011011110000000100100000
000000000000000000000000000000011101110000000000000000
010000000000000001100010000000011011110000000100000001
000000000110001001000100000000011000110000000000000000
.logic_tile 22 21
000001001110001111100011001111001110100000000000000001
000010000110001001000100001001011000000000000000000000
111000000000110000000111010101011010000110100001000000
000001000000000000000111011011001100001111110000000000
011011100111010001000011101001011000000000000000000100
110100000110100000000010011101011010000110100000000000
000001000000001001100011100000000000000000000100000011
000000001000001011100000001101000000000010000001000000
000000000110000111100110100000001000000011110110000000
000000000000000000010100000000010000000011110001000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001111000000000010000010000000
000000000001101000000000000000000000000000000000000000
000000000010010111000010010000000000000000000000000000
000000100100100000000000011000000000000000000100000010
000001000110010000000011010101000000000010000010000000
.logic_tile 23 21
000000000000001011000111100101111000101001000010000000
000000100000001011010000000000111101101001000000000000
111000001111000000000011101111011000001011100100000000
000000001000000111000100001011001000001111000000000010
000011000000010000000000000000000000000000000000000000
000001000000000000000011010000000000000000000000000000
000000000010000011000000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000100000000000000000011000000000000000000000000000000
000000000001010000000011100000000000000000000000000000
000000000000101001000100000000000000000000000000000000
000010100111010001000000001101001100010000000100000010
000000000000100000100000000101101000101001010000000000
000000000000000000000000001111011100001011100100000000
000000000110100000000000001011001001001111000000000010
.logic_tile 24 21
001110100000010111100110111101011011000000000000000000
000000000000000111000111001001111000010100100001000000
111000001100001111100010100001001000001011100001000000
000000000000001111000011000000011000001011100000000000
000000000110000101100111011001111011100000010000000000
000000000010001011100111101101101110010100000001000000
000000000000000101100111100111001010001011100100000010
000001000000000111100110000101011001001111000000000000
000010100000000111100000010111011000001011100100000100
000001000100100000100011111011101010001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000001010111000000000111001101001011100100000000
000000000000100001000011101011101010001111000000000100
000100000000000011000000000111011100110100010100000000
000000000000000000100000000101001110110000110000000000
.ramb_tile 25 21
000000000111010111100000000011111010001000
000000010000000000100000000000000000000000
111010000000100011100000000111111000001000
000001000000010111100000000000100000000000
000001000000000000000000000001011010000010
000010000110000000000000000000000000000000
001000000000010001000111000111111000000010
000000001110000111100100001111000000000000
000100000000000011100000011011111010000000
000101000110000000000011110101100000000000
000000000000001111100011011011011000000000
000000001001000111000111100001100000010000
000010100110000000000000001011011010000000
000001000000100000000011001011000000000000
110000000010000001000011101101111000000000
010000000000000000100011101111100000000100
.logic_tile 26 21
000000000001011001000111101001011100000001000000100100
000000001100001011000110011111101110000000000001000001
111000000000001001000011100011011010100000010000000000
000101001000000111100100000101001011010100000001000000
110000000000001001000111110111001111100000010000100000
010000000000000001100111101001011110010100000000000000
000010100000000111000010000001001011101000010000000001
000000001010000000100010110000011001101000010000000000
000100000000000011000000010000000000000000000000000000
000010101100000111100011000000000000000000000000000000
000000000000001111100000010011111101101001110101000000
000000100000001011100011010001011011000000010000000000
000000000010010001000111110001111110101001110100000000
000000000000100111100110110101011111000000010000000010
010000000000000001000111010101111100101001110100000100
010010000000000000100111010001111100000000010000000000
.logic_tile 27 21
000100100001010000000010000111011110001011100001000000
000000000000100000000000000000011100001011100000000000
111000000000000000000000000111111001001011100001000000
000000000000001001000000000000101100001011100000000000
110000000000000000000000000000001000000011110000000000
110000000000000000000000000000010000000011110000000000
000010000000010000000000000000001110000011110000000000
000000001010101001000000000000000000000011110000000000
000000000010001000000111010000011110000011110000000000
000000000110000101000011010000010000000011110000000000
000001000110100101100000000000001100000011110000000000
000010100000000000010000000000010000000011110000000001
000010100001010011000011100000011010000011110000000000
000001000000000001100100000000000000000011110000000000
010001000000100000000010010000000000000000000100000010
000010000010010000000011011011000000000010001000100000
.logic_tile 28 21
000000000000000000000110110000001001001100111000000000
000001000000000000000010100000001000110011000000010000
000000000000001000000111000000001001001100111000000000
000100000000000101000100000000001001110011000000100000
000100000000100000000000000000001000001100111000000000
000100000001000000000000000000001110110011000000000100
000000000000000000000000010000001000001100111000000000
000000000000000000000010100000001001110011000010000000
000000000100010000000110100000001001001100111000000000
000000000000100000000000000000001110110011000000000000
000000000000000000000000000000001001001100111000000000
000001000000000000000000000000001011110011000000000000
000010000000000111000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000001000000100101100000000000001000001100111000000000
000010000001010000000000000000001101110011000000000000
.logic_tile 29 21
000000000000001000000110110111011101001011100000000000
000000000000001111000111110000011001001011100001000000
111001000000000000000000010011101001001011100001000000
000010000000000000000010100000011010001011100000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000001000000110100000011110000011110000000000
000000000000000101000000000000000000000011110000000000
000000000000000000000000000111011101001011100000000000
000000000000000000000000000000001011001011100000000000
000001000000100011000111000000001000000011110000000000
000010100001000001100110010000010000000011110000000000
000000100000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000101011000000000001011101001011100100000000
000000000000010001100000001001011110001111000000100000
.logic_tile 30 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 21
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000101011010000011110100000000
000000000000000000000000000000000000111100001000000000
110000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110001001100000000000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000000000000000000000000101101000000011110100000000
000000000000000000000000000000010000111100001000100000
000001000000000000000000000000011010000011110100000000
000010100000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 32 21
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 22
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 22
000000000000000000000111100111101100001011100000000000
000000000000000011000010010000101000001011100000000100
111000000000000001000111110011111101001011100000000000
000000000000000001000011000000101001001011100000000100
010000000000000011100000010011000000001111000000000000
010000000000000000000011010000101100110000110000000000
010000000000001000000010000001101101110100010111000010
010000000000000011000111100000011011110100010001000000
010000100000000111000110010001101001011101000100000010
010001000000001001010010000000011011011101000010000010
000000000000000011000000000001111000011101000100000100
000000000000001001000010010000011011011101000000000000
000000100000000011000000000001111100011101000100000010
000000000000010000000000000000001010011101000010000010
000000000000000000000000000001101111011101000100000100
000000000000000000000010010000001010011101000000000000
.logic_tile 3 22
000001000000001001000111000111111100001011100000100000
000000000000001001100000000000101000001011100000000000
000000100000010000000111100000011000000011110000000000
010001000000000000000110010000010000000011110000000000
000000000000000000000000000001001001000010000000000000
000000000000000000000000001011011100000000000000000001
000000100000010000000000000000001100000011110000000010
000001000000000000000000000000010000000011110000000000
000000000000000000000000000111111000001011100000000001
000000000000001111000011000000111111001011100000000000
000010100001000111000111000000011100000011110000000100
000000000000000011000111100000000000000011110000000000
000000000000001000000110100000011100000011110000000000
000000000000000101000000000000010000000011110000000000
000000000000000000000000000011101100001011100000000001
000000000000000000000011100000101110001011100000000000
.logic_tile 4 22
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000010000
000000000000010000000111010000001000001100111000000000
000000000110000000000110100000001111110011000000100000
000000000000000101100000000000001000001100111001000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000001000000110100000001000001100111000000000
000000000000000101000000000000001010110011000000100000
000000000001000101100111000000001001001100111000000000
000000000000100000000110000000001100110011000000000000
000010000000000000000000010000001001001100111000000000
000011001010100000000010100000001001110011000000000000
000001100001000000000110101011101001110000100000000010
000011000000100000000000001001101101110000000000000000
.logic_tile 5 22
000000001000000000000000010000011110000011110000000000
000000000000000000000011010000000000000011110000000000
000000000000101000000111000101011001001011100000000000
000010100000001111000000000000001001001011100010000000
000000001110000101000111000000011110000011110000000000
000000000000000000000100000000010000000011110000000000
001000000000000000000000000000011110000011110000000000
000000000010000000000000000000010000000011110000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000001010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000010000000001000000011110000000000
000000000000001001000111000000010000000011110000000000
.logic_tile 6 22
000000000000000000000111000000001110000011110000000000
000000000000000000000100000000000000000011110000000000
000000000000001000000010110101001101001011100001000000
000000000110000111000110000000111001001011100000000000
000000000000001000000111000001011101001011100001000000
000000001110000001000100000000101011001011100000000000
000000000000000000000010000101011110000111010001000000
000000000000000000000111010000111110000111010000000000
000000000000000011000000000000001110000011110000000000
000000000000000000000011100000010000000011110000000000
000100000000000111100000000101011000001011100001000000
000100000000100000000000000000101100001011100000000000
000000000000000000000000000000011010000011110000000000
000000000000000111000011100000010000000011110000000000
000000001110010000000110000000011000001100110000000000
000000000000000000000000000000011010110011000000000000
.logic_tile 7 22
000001000000100111000000000000000000000000000000000000
000000100000000111000011100000000000000000000000000000
111000000000000001100010000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
010001000000000000000000000001011000010110110100000000
010000101000000000000000000000011101010110110000100010
000100000000100000000010000000000000000000000000000000
000100000001010000000100000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000000010000000010000000000000000000000000000000
000000000000000000000110000001011011010110110100100000
000000000000000000000000000000011000010110110000000100
000001100001000000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000000000000000000000000001111011010110110100100000
000000000000000000000000000000111101010110110001000100
.ramt_tile 8 22
000000100111010000000010000101101000000000
000001001110010000000010000000010000000001
111000000000011011000111100011101000000000
010000001110001011000000000000110000010000
010000001000000000000011100011001000010000
110010000000000000000000000000110000000000
000000001110001001100011111101101000000000
000000000000000111100011111011010000000000
000000000000001000000111000011101000000100
000100001010000011000100000011010000000000
000000101010000111000011101101101000000000
000001000000000101100010011001110000000000
000000000000010000000000001001101000010000
000000000000100000000000000001010000000000
110000000000010001000000001011101000000000
110000000000100000100000001101010000000000
.logic_tile 9 22
000000000000000111110111101101111000010100000001000100
000000000001000111100110101001001100010000100000000000
111010000000011101100110110001011010111111110000000001
000001000110001111000011101101101010111001010001000000
000000001010011011100110110001001110000110100000000000
000000000000100111000010000001101111001111110000000000
000100000000001111100110000001101010010100000000000011
000000000001011111100010100001011101010000100000000000
000001000000000001100010001101101101010100000000100000
000010100000101011100111011001001011010000100000000000
001000000001110000000000000001101011010100000001000000
000000000000110000000000000001001011010000100000000010
000000100000001000000011111101111000010100000000000000
000001000000001011000111101001011101010000100000000100
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000100
.logic_tile 10 22
000000000010000000000000010011001011010100000000000000
000000000000000000000011101111001001010000100000100001
111000000000000011100010110001001100000110100000000000
000010000000000000000110001011101111001111110000000000
000000001110000001100000000001111011111111110010000000
000000000000000011000000000101001010111001010000000001
000000000001101111100110001111001101010100000000000000
000000000010010111100010110011011001010000100010100000
000000000000000111100110110011011101010100000000000010
000000000000001111000111111111011011010000100001000000
000000100000000111100111001111011111010100000001000000
000000000100000000100100000011001011010000100000100000
000000000000100111100011101000000000000000000100000000
000000000001000000000111111111000000000010000000000100
000010000000100011100011101000000000000000000100000000
000000000001000101100100000111000000000010000000000100
.logic_tile 11 22
000001000001001001100110011001101010000110100000000000
000010000000100001000011001011001010001111110000000000
000000000010000111100010011101111110000110100000000000
000000001110001001000111001111001111001111110000000000
000000100100000111000111001011001010001111110000000000
000001000001000111000100001101001001001001010000000000
000000100000000111100111011011111110000110100000000000
000001000000000000100111011111001110001111110000000000
000000000000001101100111100001111100111001010010000100
000000000001010111110000000000101011111001010000000100
000010100000001101000011100001111000111111110000100000
000010100000000111000110100001101101111001010001000000
000000000000000000000011000101111100111111110000000000
000100000001001011000011100001111100111001010000000001
000000000000000111100010000111011110111111110000000000
000000000001010000010110101001111101111001010001000000
.logic_tile 12 22
000000000000000111000111101001011000000110100000000000
000000000010000001100010001001111111001111110000000000
000010100001001011100010100001011101111111110001000000
000010001110001011100110111101011100111001010000000000
000010100000001000000000011001001101010100000000000001
000100000000000001000010100001011011010000100000000000
000010000000100011100010001111011101111111110000000001
000000000110111011000100000111001100111001010000000000
000000001010000111100111100111111000000110100000000000
000000000110001011000111010000101001000110100000000000
000111000000000111100000010101101101111111110010000010
000011000000000111100010110101001100111001010000000000
000000000000000001000010001001011010010100000000000000
000000000100000000100100000001001101010000100010000001
000000000000001011000000010000011110001111110000000000
000011100000000001000011100000001100001111110000000100
.logic_tile 13 22
000010100000100111100011101111011101111111110010000000
000000000010000000100000000101111011101011010000000000
111000001100001101010111100011011100101000010000100000
000000000000000001000110100000111001101000010000000000
000000100000010001100110000000011000000000110001000000
000100000110000000000000000000001011000000110000100001
000010100000001001100010100000011000000000110000000000
000000101111000001000010000000001000000000110000000000
001000000000000000000110000000011000110000000000000000
000000000110000000000010010000011010110000000000000000
000000001100100000000110000101011011010110100000000000
000000000000000000010011111011011011101111110000000000
000000000000000000000000010000011001000000110000100000
000100000000000000000011000000011001000000110000100000
010000100001100000010011100000011111110000000110000000
000000000001100000000000000000011010110000000000000000
.logic_tile 14 22
000010001000000111100011100101001111111110110000000000
000000000000000000000011101001011101111111110010000000
111000000000000001100011010000011111110000000000000010
000010100000000001000110000000001101110000000000000000
110000000000000000000000000011011011110001110000000100
010000000000000111000000001111011101010000100000000000
010000000000010011100010110000011000110000000000000000
110000001000000101000010000000001001110000000000000010
000010100000000111100111000011011011110000000001000000
000000000000000000100110011111101001110110100000000000
000000000001110001000110000111011111010110100000000000
000001000000010000000011000001011100000000010000000000
000110100000000001000110110101001110000000010000000000
000001000000000000100110110000011001000000010000000000
011010101010000011000110001101111011111111110100000001
000011000000100000100000000001011001111001011000000000
.logic_tile 15 22
000100001000100111100000001011111010000000000000000000
000100100000010011100011010101001000010100100001000000
111000000000010001000110010000011001111111000000000000
000000000000000000100011010000011011111111000000000100
110000100100001111110110001111101010000010000000100000
010000000000001111000011000111111001000000000000000000
000001000001010111000110010000001101000000110000000000
000000100000000011000010110000001001000000110001000000
000000000000100000000000010001001010000010000000000000
000000000000011111010010110101001011000000000000100000
000100000110000011100000000000011101000000110000100000
000100000000101001110000000000001000000000110000000000
000000000000000000000000000000011001110000000110000001
000000000000001111000000000000001100110000000000000000
011000001100000101100000010000011010110000000100100000
000000000000000000010011110000011110110000000000000000
.logic_tile 16 22
000001000001000011000000011001011001000110100000000000
000010000000000000000011111111011010001111110000000001
111010101010010000000111111011011010000010000000000000
000001001100100000000111100011111110000000000000000010
110000001010010000000110100001011001000110100000000100
110000000000100000000100000011011101001111110000000000
000000000010000001000110010101001000000000010000000000
000000000000000000000011100000111111000000010001000000
000000001111000000000000010001011001000110100000100000
000000000000000111000011100111011110001111110000000000
000001000000100011110110000000011001000000110010000000
000000000001000111000011100000011101000000110000000000
000100000000000111100111000001011001000110100000000000
000100000000000111100011101011011100001111110000000010
010000000110100101100110100000011011110000000100000000
000000001100010000100000000000011011110000000000000000
.logic_tile 17 22
000000000000000001000000010001011000010111110000000010
000100000000000000100011001111001010000110100000000000
111001000000000101000111011001101100000110100000000000
000010001100000000000111100011111101001111110000000010
010001000001110111100000001111011111000010000000100000
010000000000010000100000000111011010000000000000000000
000100000000100001100111010000011011000000110001000000
000100000000010000000110000000011111000000110000000000
000010000000000000000111010000011101000000110000000000
000001000000000000000011100000011010000000110001000000
000011100110000001100110100000011011110000000100000000
000011101000000000000111110000001101110000000000000000
000000000001010000000011100000011011110000000101000000
000100000000101001000000000000011111110000000000000000
010000000000000111000011100000011101110000000110000000
000000000000000000100111110000011001110000000000000000
.logic_tile 18 22
000000001000001111000000010000001010000000110000000000
000000101110001011000011000000011100000000110001000000
111000000000000001000111110111011111000110100000000000
000000000000000000100111100101101010001111110000000001
010100000001010000000011100111111101111111100000000000
010010000000100001000011110000101110111111100000000000
000000001000010101000000001001011110001001000000000100
000000000000101001000011101101011100010100000000000000
000100000010101011100110101011011101000110100000100000
000100000011001111100000000101111001001111110000000000
001000001010010011100111100111011111000110100000000010
000000000000000000000100000111101000001111110000000000
000010000100000000000110100000011000000000110000000000
000001000000000111000000000000011011000000110001100000
010000000000000101100110100000000000000000000100000010
000000100001000000000010010001000000000010001000000001
.logic_tile 19 22
000000000000000001010011011011111101010111100000000000
000000100000010000100010101101011110101001010000000010
111000000000001111100111010011111110100010110000000000
000000001000000001000010110000011110100010110000000000
000000001010000001000000011101111000000000010000000000
000000000000000000000010000111111101000000000000000000
000001000000011001100111110111011011000010000011000100
000000001000010001000111100000101010000010000001100000
001000000000000000000000001001011001110000000100100010
000000000000001001000011100001111001110110100000100010
000000001010000111000010011001001011100000000111000001
000000000000000001000010000001101110010110100000100000
000010101010011001100011101001001011110000000100100000
000100000000000101000000001011111001110110100001000000
000000100100000001000110000011001110100010110110000000
000000000000000111100000000000001000100010110000000001
.logic_tile 20 22
000010000001010111100010110111101000111110110000000010
000101000000000000100010001011111011010100100000000000
111000001000101000000010110011101000110100010000000010
000000000000001011000111000000011011110100010000000000
110000000000100000000110010101111001001011100000000000
110000000001000000000010010000011001001011100000000000
000000000000001000000011000001111101001001000000000000
000000000001011011000000001011011101000010100000000000
001001000000001000000011101000000000000000000100000000
000100001010001111000011001101000000000010001000100010
000001100000000000000010001000000000000000000110000000
000011000000001001000111100111000000000010001000000000
000101000000000000000010000000000000000000000100000100
000100000000000000000100000011000000000010001000000000
010000000110000000000000010000000000000000000100000000
000000000000000001000010100001000000000010001001000000
.logic_tile 21 22
000010100000000000000000000001101010000001000000000010
000001000000100001000000000101011111101011010000000110
111000000101011001100111111001111000111110110000000010
000000100000000001000011001011011111010100100000000000
010000000001010111000111100011111000001001000000000000
110000000010101001000110100001011100000010100000000000
000010001010010000000000000111101100001001000000000000
000000001110100000000000000101011110000010100000000000
000000000000010000000000000000000000000000000100000000
000000000000101001000011100011000000000010000000000000
000000000000000111100010000000000000000000000100000000
000000000000000000100100000111000000000010000000000000
000000000100010000000110011000000000000000000100000000
000000001110100001000010001111000000000010000000000000
000001000011010111100111001000000000000000000100000010
000000000000001001100100000111000000000010000000000000
.logic_tile 22 22
000000101000000111100011110000000000000000000000000000
000001000000000000000110000000000000000000000000000000
000000100000000000000111100101111110100000000000000000
000000000000000000000111100000001000100000000001000000
000000000000000000000010000111111111000001000000000000
000100000000000000000000001101101111000000000000000000
000000000100000001100111100101101110000010000001000100
000000000000010000000100000000111111000010000000000000
000000100001010111100000001011001000010100000000000100
000001001010101011000000001001011100010000100001000000
000000000000000000000000000001011101000001000000000000
000010000000001001000000000111101001000000000000000000
000001000010000000000111100000000000000000000000000000
000010100000001111000010010000000000000000000000000000
000000000001000011100010000000000000000000000000000000
000000000000001111100010000000000000000000000000000000
.logic_tile 23 22
000000100111000000000010101111101100010100000000000000
000000100000100000000110000011011001010000100001100000
111000100000000000000111011101011010010100000000000100
000000000000001101000010000011101001010000100000000000
000010000000010111100010001111101011010100000001000100
000000000000100001100010110011001000010000100000000000
000000000000000111100110011101011011010000100000000100
000000000000000000100011110011111001010100000001000000
000000000000000000000011101111111011010100000010000000
000000000010000000000100000011011001010000100000100000
000000000110000001000000001101001010010100000010000000
000000000000000001000000000011101011010000100001000000
000010001010000111000000000000000000000000000100000000
000101000000010001100000000111000000000010000000000100
000000000000001000010000000000000000000000000100000000
000000000001011111000000000111000000000010000000000100
.logic_tile 24 22
000100101110000000000111001001011011010100000000000001
000100000010011011000010000001101011010000100000000100
111001001100101111000010011101011001010100000010000000
010000100001001011000110010001111100010000100000000100
000010100000000011100111010101011100001011100000000000
000001000010001111010010000000011000001011100000000000
000000100110001000000110001101011101010100000000000000
000000000000101001000000000001111111010000100000100010
000010100000000111000111001001011110010100000000000000
000001000100000111100100000001101001010000100001100000
000010100000101101000011110011101100001011100100000000
000001000000110011100010101111001011001111000000000001
000000000000000001000000000011001100001011100100000000
000000000000000000100010010111101010001111000000000010
000000000001011000000000001000000000000000000100000000
000000001100010101000010001001000000000010000000000100
.ramt_tile 25 22
000000000001000000000011100001011000000000
000100001010100000000010010000110000000000
111010101101000000000011000111111010000000
000001000000100000000000000000010000010000
110000000000000000000000000111111000000000
010000000110000000000000000000110000000000
000001000001010011000011000101111010100000
000000000000000111000011011011010000000000
001000000000001111000111110111111000000000
000100000000001111100011101001010000000000
000010000000000000000000001011011010000000
000000000000001001000011000101010000010000
000000000000000000000011000101111000000000
000001000000000000000100001111110000000000
111000000000001011100000010011111010100000
010000000001010011100011000011110000000000
.logic_tile 26 22
000110100000011001000000000011011110001011100000000000
000000000000101101000000000000101000001011100001000000
111000000000000011100000000011101011000000010000000000
000000001100001111000000000101101000010110100000000001
110000000000000111100000001000000000000000000100000000
110000000110000011110000000001000000000010000000000001
001000001110000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000000001000011100000000000000000000000000000
000010100000000000000111110000000000000000000000000000
000000000000100000000000000000000000000000000100000000
000000000000000000010010010011000000000010000000000001
000000000000000000000010000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
010000000000000000010000000000000000000000000100000010
000100000100001001000000000001000000000010000000000000
.logic_tile 27 22
000000000000000000000111100000011110000011110000000000
000000100000000000000110110000000000000011110000000000
111000000000000001000000000000001100000011110000000000
000000000000000000100000000000010000000011110000000000
000000000000011001000000000000011100000011110000000000
000000000000001011000000000000000000000011110000000000
000001000000000001000000000000011110000011110000000000
000000000100000000100000000000000000000011110000000000
000100000000000001000000010111111100001011100000100000
000000000000000000000011010000101110001011100000000000
000000000000000111000010100101101111001011100100000000
000000000000000001000000000011011101001111000000000100
000000000000000101100010000001101000001011100100000010
000000000000010000000100000101011001001111000000000000
000000100000000011000000010101111100001011100100000000
000001001000001011100011100011001010001111000000000010
.logic_tile 28 22
000000000001010000000000000000001000001100111000000100
000001000110000000000000000000001010110011000000010000
000000000000000000000000000000001000001100111000000000
000111100000000000000000000000001011110011000000000000
000010101110101101100110110000001001001100111000000000
000001000001000101000010100000001110110011000000000000
000010100001110000000000000000001000001100111000000000
000010001111000000000000000000001010110011000000000000
000000000000000101100111000000001000001100111000000000
000000000000000000000111010000001101110011000000000100
000000000001000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000010000000
000000000000000000000000000000001000001100111001000000
000000000000000000000000000000001011110011000000000000
000000000000000101000000000000001000001100111000000000
000000000001010000000000000000001100110011000000000000
.logic_tile 29 22
000100000000011111100110110001011001001011100000000000
000000000000101111100010100000001011001011100000000000
111000000000000011100111000000011010000011110000000000
000000000000000111000100000000000000000011110000000000
000000000001011101100110000001011010001011100000000000
000000000000000001100000000000011001001011100000000000
000001001110000011100110100001001110001011100000000000
000000100000001011000011110000011001001011100000000000
000000000000000000000111011001101100001011100100000000
000010000000001111000110001011111011001111000000100000
000000000000000011000000011001101100001011100100000010
000000000000000000000011011111001010001111000000000000
000000000000000000000111101001111100001011100100000010
000100000000000000000000001011101101001111000000000000
000000000000000000000000011001101011001011100100000010
000000000000000000000011011111001010001111000000000000
.logic_tile 30 22
000010000000001000000111000011011100101111000000000000
000000001000000011000010110001001001000110000000000100
000000000100001000000111000011011000101111000000000000
000000000000000111000000001001001101000110000000100000
000000100000001000000010100011001011101111000001000000
000001000000011101000111010001001110000110000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011100111010011001010101111000010000000
000000001010000011000111010001011011000110000000000000
000000000000000101100000000111001101001001010000000100
000000000000000000000000000000011001001001010000000000
000000000000000101100000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 22
000000000000001000000010000000000000000000000000000000
000000000000001111000010000000000000000000000000000000
111000001110000001000000010011001001001001010000000000
000000000000000000100010000000111000001001010000000000
000000000000001000000010100001111011101111000010000000
000000000000001111000100000001011100000110000000000000
000000000000000001000000010101101111101111000010000000
000000000000000000100010000101011100000110000000000000
000000000000000000000000000001111110101111000000000000
000000000000000000000011000001001011000110000000000100
000000100000000001000000000000011110000011110100000001
000000000000000011100000000000000000000011110000000000
000000000000000000000110100000001001001100110100000000
000000000000000000000000000000011001110011000000000000
010000000000001001100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
.logic_tile 32 22
000000001010000000000110010001100000000000001000000000
000000000000000000000010000000000000000000000000001000
111000000000001101100110010000000001000000001000000000
000000000000000001000010000000001011000000000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000001000000
000001000000000000000000010000001000001100111100000000
000010100000000000000010100000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000100
000000000000000000000000000000001001001100111101000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111100100000
000000000000000000000000000000001001110011000000000000
.io_tile 33 22
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 23
000000000000001000000111000001111110011101000111000000
000000000000000011000011100000111000011101000000000001
111000000000010001000010000001101101011101000101000000
000000000000100001100011100000011011011101000011000000
110000000000000000000010000001111001011101000101000100
110010000000000000000000000000101001011101000010000000
010000000000000011000000000001101000011101000100000000
010000000000000000000010000000011101011101000010000010
000000000000001011000111110001101100011101000100000010
000000000000001011100011010000101011011101000000000001
000000000000001000000010000001111101011101000100000000
000000000000001011000000000000001101011101000001100100
010001000000000000010010000001111111011101000100000100
010000100000000000000000000000101010011101000001000000
000000000000000000000000010001101100011101000100000100
000000000100000011000011000000001001011101000010000001
.logic_tile 3 23
000001000000000001000000010000011000000011110000000100
000010000000000000100011000000010000000011110000000000
000000000000001011100011100000001100000011110000000010
000000000000001111100000000000010000000011110000000000
000000000000000111000000001111001011000010000000000000
000000000000000111000000000001001011000000000000000000
000100000101000011100011100111001110001011100001000000
000000000000100000100000000000101000001011100000000000
000000000110000000000000010000011100000011110000000000
000000000000000000000010110000010000000011110000000100
000010100001010000000010010000001010000011110000000100
000000001000000000000110110000000000000011110000000000
000000100100000111100111010001101111000010000000000000
000000000110000011000110111001011101000000000000000100
000000000000000000000000000000011010000011110000000100
000001001010000000000000000000000000000011110000000000
.logic_tile 4 23
000000000000000000000011110011101111001011100000000000
000000000000000000000011110000101011001011100000000000
111000000000000101000000000011011111001011100000000010
000000000000000001000010100000101000001011100000000000
110000000000001011100000000011101100001011100000000000
100000000000000011000010000000101010001011100000000000
010000100000001011100111000011001000001011100000000000
010000000000000011100000000000111010001011100000000100
000000000000000001000000000011111111001011100000000010
000000000000000000000010000000101001001011100000000000
000000000000000000000111100011011011001011100000000010
000000000000000000000111100000101010001011100000000000
000000000000000000000000000011101001001011100000000000
000000000000001001000000000000111101001011100000000000
000000000000000001010111000001111110110100010100000011
000000000000010011100100000000011011110100010000000000
.logic_tile 5 23
000000000000000000000011000000011100000011110000000000
000000000110000000000100000000010000000011110000000010
000000000000000000000000010000011000000011110000000000
000000000000000000000011000000010000000011110000000000
000000000000000000000000000000011110000011110000000000
000000001000000000000000000000010000000011110000000000
000000000001000000010011000000001110000011110000000000
000001000000001001000000000000010000000011110000000000
000001100000000000000000000000001000000011110000000000
000011101010001111000000000000010000000011110000000000
000010100000000000000111100011101101001011100000000010
000001000000001001000000000000001010001011100000000000
000100000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000100000000000000010000011010000011110000000000
000000000010000000000011100000010000000011110000000000
.logic_tile 6 23
001000000000000011100000010101100000000000001000000000
000000000000000000000010100000100000000000000000001000
000000000000001000000110100000000000000000001000000000
000000000000100101000000000000001010000000000000000000
000000000000000101100000000000001001001100111000000000
000000100000000101000000000000001000110011000010000000
000000000000000000000000000000001001001100111001000000
000000000000000101000010100000001001110011000000000000
000000000110000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000010000000
000000000001000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000010000000
001000000001000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
.logic_tile 7 23
000100100000000000000000000011011001001011100000000010
000001000000000000000011000000101011001011100000000000
111000000000001011000000000101101000111111110000000000
000000000000000101100011110101011011111101110000000010
000000000001001101100011100000000000000000000000000000
000000000000000111100111010000000000000000000000000000
000000001100000001100111100111011001001011100001000000
000000000000000000000100000000111111001011100000000000
000100100001010111000011100011001101001011100001000000
000011100000100000000100000000101000001011100000000000
000100000001010111100000000000001011001100110000000000
000100000100100000000000000000001110001100110000000000
000001000000001000000011100111001110110100010000000010
000000100000001111000110010000011011110100010000000000
110000000000001111100000001000000000000000000101000100
110000000000000011100010110011000000000010000000000001
.ramb_tile 8 23
000000001100000001000011100111111100000001
000000010110100000000000000000110000000000
111000000000100000010111000111011100000000
000000101011001001000100000000110000000000
000000000000001111000000000011011100000000
000000000100101101000000000000010000100000
000000000000000111000000000011111100000010
000000000000010000110000000101010000000000
000010100101011011100000000001011100000000
000011100000100011100000000011110000001000
000010100000000000000010000101111100000000
000001000000011001000010000001010000010000
000001000001000000000111111111011100000000
000000101000100000000011001111110000000001
010000001100000000000010001101011100000000
010000000000000000010111101001010000000100
.logic_tile 9 23
000100000001000011100111010101111100110011000000000000
000100001101111111000111111001111000000000000001000000
000001000001000000000011010111101100001011100000000000
000010101100101001000110000000011100001011100000000001
000001000000010001000000010011111001001011100000000100
000010101110100000100011000000011010001011100000000000
000011101110011011000010010000011001001100110001000000
000001000000100111100110110000001010001100110000000000
000100100000000111100000010000001111001111110000000000
000111000000000000100011110000011001001111110000000000
000000000000010101100111010111111100001011100001000000
000000000000100000100111100000011000001011100000000000
000000000000000101100000010001001011001111110000000000
000000001110000000100011000111111011001001010000000000
000000000000010101110000000000001011001100110000100000
000000000000101111100000000000001110001100110000000000
.logic_tile 10 23
000100000000000011100010010001111011100000010000000000
000100100000100000000111111001101001010100000000000000
111001100100001011110010110000001011001111110000000000
000011000000001111100110000000011110001111110001100000
000000000000001001000111110111001101010100000000000000
000000000110000011100110110011011010010000100010000001
000010100000000001100010010001111100100000010001000000
000000000000001011000011111101011000010100000000000000
000000000001001000000010001001111010001111110000000000
000000000010100111000100001101011010001001010000000000
000001100000000000000000010000000000000000000100000000
000010000010000000000011101001000000000010000000000000
000000000000000000000110100000000000000000000100000000
000000000000000001000100001111000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000000010001000000000101000000000010000000000000
.logic_tile 11 23
000001000000001011000010000101111100111001010000000000
000010000000100101100010000000101100111001010001000000
111011100001011001000000001111011010100000010000000000
000011000000111011100011000101011100010100000000000100
010000000001110000000110000101111111110100010000000100
010000000001101001000011110000001011110100010000000000
000010001000100111100111101101111110000110100000000000
000001001111010001000111101111011101001111110000000000
000001000000000101100111100001011001111111110000000000
000010000010000111100100001101001000111001010001000000
000000000110001101100010000111011010100000010000000000
000000001000000011000110101101011100010100000000000000
000100000000010111100000001011101001010100000010000000
000000000000000000000000001001111101010000100000000000
000000000000000000000110110001011100101001110100000000
000000000011010001000010100000001010101001110010000000
.logic_tile 12 23
000100000000010011000000001111111010000110100000000000
000100000010000000100010001001111100001111110000000001
111010100000000101100111011101111011000110100000000000
000001100000000000000111011101011010001111110000000000
010010000000000001110111001111111010000110100000000000
010000000001010000000100000111111110001111110001000000
000000000000000001000110010011111110010100000010000000
000000000010000111100010000001011111010000100000000001
000010100001000000000110100001101111111111110000100000
000000001000100111000000000101001101111001010000000000
000000000001000000000000000000001010000011000010000100
000000000111100111000010010000011101000011000000000000
000000000000000111000000000000011011000000110101100010
000100001010010011000011010000011011000000110010000100
010000100000000011010111101000000000000000000100000100
000000000001010000000010011001000000000010000011000011
.logic_tile 13 23
000000000000000001100111010101111101010110100000100000
000000000000010111100010000101111001101001000001000000
111001100000000011100011100101011110010100000000000001
000011100000000001000010010001101110000110000001000001
010010001000000011100110000000011001110000000000000000
010001000000000000000000000000011000110000000000000000
010000000000001111100000010000011101000000110000000000
110000000110011011100011000000011100000000110000000000
000001000010100000000111001101101000010100000000100000
000000100000000000000100000101011000010000100000000000
001100000010000111000010000000001000000000110000000000
000100000000001101100110010000011111000000110000000100
000000001100100000000000001101111001010100000000000010
000000000000000011000011000101001100010000100000000000
000001000000000001000000000000000000000000000100000000
000010100110000000000000001011000000000010000011000000
.logic_tile 14 23
000100000010000111100010110001011010111111100000000000
000100000000001001110011111001001111010110000000000001
000010100001010111100011010000001100000000110001100000
000000001110001001100111010000011111000000110000000000
000000000000001001100111111001111000010110000000000000
000000001100001011000110000011101010111111000000000000
000000000000000001100000000000001110001111110000000010
000000000000000111000000000000001011001111110000000000
000000000000000001000010001111001101101000010010000000
000000000000000000100011010101011110010110100000000001
000000000000011000000111010001101100101000010000000000
000000000000000111000111001001111111010110100000000000
000000000000001011100010000101001101111111000000000000
000000000010000101100110000001001000101001000001000000
000101001010000001000000000101011101100000000010000010
000110001110100000000000000000111101100000000000000000
.logic_tile 15 23
000001000000000111000010000111001110000010000000000000
000010100000000000100000000011011101000000000000000000
111000000000001000000110000001101111111111000000100000
000100001110000111010011110011011110101001000000000000
000000000100000111100110000000001101110000000001000000
000000000000100101100000000000011010110000000000000000
000000000011000011100000011011111000000001000000000000
000000000010001001100010000101011001000000000000000000
000000000001000011000110010000011001000000110010000000
000000001110001011100011010000011101000000110000000000
000010100000001000000000000000001011110000000001000000
000000000000000101000011110000011011110000000001000000
000000001110001000000110101001011110000000010000000000
000000001000001011000011100111011010000000000000000000
010000000000001111000000000000000000000000000100000000
000000000010000011000011100101000000000010000000000000
.logic_tile 16 23
000010000010110011110011110001111010000110100000000000
000000001011011001100111000011001010001111110000000000
111000000000001111100111010000001101001111110000000001
000000000000001111000011110000011101001111110000000000
000010100000001001000111001001111010000110100000000100
000100001010000001100011001101001000001111110000000000
000000000000001111000010100101101010111111100000000000
000000000010101011100000000011011011010110000000000000
000101000001010001000011100001001101000010000000000000
000000000000001001100011001111111000000000000000000000
000000000000000000010111100111101001110110100110000000
000000000000000000000000000001011010111111110000000000
000000000000000000000111100101011001111110110100100000
000100000000000000000000000000011001111110110000000000
010000000000010101100000000000000000000000000000000000
000000000000000000110000000000000000000000000000000000
.logic_tile 17 23
000000000000000000000110010101100001001100110000000000
000100000100000000000010000000001110110011000000000000
111000100000001011100111110111100001001100110000000000
000000000000000001000010000000101100110011000000000010
110000001001001000000010000011001101111111100000000000
010000000000100001000100000111101111010110000000000000
000100000001001011100000000011101001111111000000000000
000000000000000001000000000101011001101001000000000000
000100000000000001000011110001011001010110110100000000
000000001010100000100011100000101000010110110001000000
000010100000001011000110000000000000000000000000000000
000001000000000111100000000000000000000000000000000000
001000101001000011100000000111011001010110110101000010
000100000001101101100000000000001001010110110000000000
000000000001010011000111000101011011010110110100000010
000000000000100000100100000000101101010110110000000000
.logic_tile 18 23
000000000001011111000110000001111001000001000001000000
000001000000100001000011100000011010000001000000100000
000000000000000001010110001001111010000001000000000010
000000000000000001000011101101011000000000000001000110
000100000000000000000111000000001010000000110010000100
000100001001010000000110000000011000000000110000000000
010010101110000011100110001101011101100000010000000000
110001000000000001100011100011101010010111110000000000
010000100000000000000011101001111001000001000000000000
110010000010000000000000001001011010000000000000000010
000100100100001111000000000101001110101011110000000001
000010000111010011000000001001111110000110000000000100
000000000000000000000011101101011001000000000000000000
000000000010001001000100000001111010000010000010000001
000011000000000111000000000001011110100001010000000000
000011000001000000000000000000101101100001010000000000
.logic_tile 19 23
000000001110001000000000001011101010111110110000000010
000010100110000011000000000101011011010100100000000000
111000101010100111000000001101111101000001000010000010
000001000001010000000010010001101011101011010010000000
110000000010000000000110011011001010001001000000000000
110000000000000001000010001001001100000010100000000000
000010000000001111000110010001101101000010100000000000
000000001111000011000010000011111010010000100000000000
000000000000000111100000001111011110010100000000100000
000000000000000111100011100111111110000110000000000000
000100001010010111100010000111111110001011100000000000
000000100010100001000100000000011110001011100000000000
000000000000001011000010001011011100001001000000000000
000000000000001101000110001001011000000010100000000000
001010100000000111100010010000000000000000000100000000
000000100001010000100110100111000000000010000000000000
.logic_tile 20 23
000000100000000001000011000011011000010100000000000000
000000000010001111000110010001101100000110000000000001
111100000000000001100000000101011011110100010000000001
000010001000000000000000000000001010110100010010000000
000000000100000001000110010001011111110100010000000100
000100001110000001100011100000001110110100010000000001
000000101010001101100110010111011010010100000000000000
000010100001001011000011111101111100000110000000000000
000000100000000011010011000101011010001011100000000000
000000100001001011100111010000111101001011100000000000
000010100001010000000000000000001000111100110110000000
000001001011111001000000000000011010111100110001000000
000100000000000000000011000000001001111100110100000010
000101000001000000000100000000011100111100110000000100
000000000000001001000000000000001010111100110100000101
000000000000000001100000000000011010111100110000000000
.logic_tile 21 23
000011100000000001010110000011011100110100010000000000
000010000000000000100011000000101011110100010001000000
111010000001001011100111000111111100111110110000000010
000011101010001011000110010001011001010100100001000000
110000000000001001000110010001101011010100000010000100
110000000000000111100010111001101011010000100000000000
000000000000000111100010101011101010000010100000000000
000000000001000000000110011011001011010000100000000000
000000000001000111000111001111111001010111100000000000
000010101100000000100100000101101000000010000000000000
000000100000100001100010010101111000001011100000000000
000000000001000001010110000000011100001011100000000000
000001000000000111000111001011111010001001000000000000
000000000001000011100000000011111110000010100000000000
000000000000000011000000010000000000000000000100000000
000000000000000000000011100111000000000010000000000001
.logic_tile 22 23
000000000000001000000010001011101001010100000010000000
000000000000001011000110001001111010010000100000100000
111000000100000111000111100000000000000000000000000000
000010000000001001100111110000000000000000000000000000
011000000000000111000010001011111001010100000000000100
010000000000001101000000001001111011010000100010000000
000001001110000101000010100011001010101001000000000000
000000100000001001100100000000111110101001000001000000
000010000000001111100000001011111001100000010000000000
000001000000000101100010010011001011010100000000100000
000000000000000001000010000011011001101001110100100001
000000001000000001000000000000001111101001110000000000
000100000001001000000000000101011010101001110100100000
000100001100001101000000000000001010101001110000000000
000001000000100000000000000001011000101001110100000010
000000101111000000000011110000001100101001110000000000
.logic_tile 23 23
000110000000010001000000011001101010100000010000000000
000001000000100000000011110001001011010100000000000000
111000000000011011100011110000000000000000000000000000
000000000010101011100011010000000000000000000000000000
000000100000000000000110001000000000000000000100000000
000000000000000011000000001001000000000010000000000000
001000100000100000000000000000000000000000000100000000
000000000001000000000000000001000000000010000000000000
000010000001000111000000000000000000000000000100000000
000001000000000000000000001111000000000010000000000100
000011100000000000000011101000000000000000000100000000
000000100000000000000100001011000000000010000000000000
000000000001000000000111001111001100001011100100000010
000001000000100000000110000111101001001111000000000000
000001000000000001000000001000000000000000000100000000
000000100000010000100000001001000000000010000000000010
.logic_tile 24 23
000000000001000011000000010000000000000000000000000000
000100000010100000110010010000000000000000000000000000
111001001110001101000110000011101001010100000000000000
000010100000001101100000000001111000010000100010000001
001000101000001011000000000111101011010100000010000000
000000000000001001100011100101101010010000100000000100
000001000000100001100010000111111101100000010000000000
000000100000010111000100000011001001010100000001000000
000000001010000011100111101000000000000000000101000000
000100000010100000100100001111000000000010000000000000
000010101111000001000000000000000000000000000100000000
000000000000000101000011101011000000000010000000000000
000010100000000000000000001101011101001011100100000000
000001000000000000000000001101101000001111000000000001
000000000100010001000011101000000000000000000100000000
000000001000100000000011100101000000000010000000000010
.ramb_tile 25 23
000001000000010111100011000101001110000000
000010011110001111100000000000000000000100
111010100000000011100111000101101100000000
000000000000001001000000000000100000000001
000000000001010000000010000001101110010000
000000000000101001000100000000000000000000
000010000110000000000011100111101100000010
000001001110000000000000001001000000000000
000110000000000000000011000011001110000000
000101001100000111000100000001100000000000
001000000000100001000000000101001100000000
000001000000000000100011100001100000010000
000010000001010111000000000001101110000000
000000000000000111000000000111100000000001
010000000100000001000000001011101100000000
010000000000000000000000000011100000000100
.logic_tile 26 23
000000000000000111000111110111111100001011100001000000
000000000000001011000111000000001010001011100000000000
111000000001010000000000010111011000101001110100000000
010000000000001001000011010101011001000000010001000000
010000000000100111100011110000000000000000000000000000
010010000000001011100111010000000000000000000000000000
000000000000100000000000010011111000101001110100000000
000000000001010000000011010101011000000000010001000000
000000000000000000000000000011111011101001110100000010
000000000100000000000000000001111101000000010000000000
000000001010000001000011000101011000101001110101000000
000000000000000111100011110101111011000000010000000000
000000100000000011000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
011000000001011000000000000000000000000000000000000000
010000000000001011010000000000000000000000000000000000
.logic_tile 27 23
000000000010000000000111110000001010000011110000000000
000100001110000000000011000000000000000011110000000000
111000000000010111000000000000011110000011110000000000
000000000100000000100000000000010000000011110000000000
010110100001111000000010000011101001001011100000000000
010011000000001101010100000000011100001011100000000000
000000000000000000000000000111111110001011100010000000
000000001110000000000000000000011110001011100000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000000
000100000000001001000010000000001010000011110000000000
000000000000000101100000000000010000000011110000000001
000000000000001000000000000000011000000011110000000000
000000001010010101000000000000000000000011110000000000
010100000110000001000111001000000000000000000110000000
000000000000000000100000001011000000000010000000000000
.logic_tile 28 23
000000000000001000000010100000001000001100111000000000
000000001110000101000100000000001010110011000000010000
000010100000001000000000000000001000001100111000000000
000001000000000101000000000000001001110011000000100000
000010100000000101100000000000001000001100111000000000
000000001010000000000000000000001000110011000000000000
000000100000000000000000010000001001001100111001000000
000001000000000000000010100000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000001101000000000000001000110011000000000000
000001000000000111000000010000001000001100111000000100
000000000000000000000010100000001111110011000000000000
000000000000000000000000010000001000001100111000000000
000001000000000000000011000000001100110011000000000000
001000000000100000000000001011101000010111110000000000
000000000000000000000000000011100000010100000000000000
.logic_tile 29 23
000000000000000001000011111101011100010110100000000010
000000000000001001000111010001111011100000000000000000
111000000100001011000110011101111010101111000000000000
000000000000000001000010000011011000000110000000000010
010000000000000000000010010101011000101111000000100000
010000000000001101000111111111001000000110000000000000
001000000000000011100111100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000000000011101000000110000000000
000000000000000000000011010000001010000000110000000100
000000000000001001000010000000011100000011110000000000
000000000000001011100100000000000000000011110000000000
000000000000000000000010000000001001111100110100000000
000000000100000000000100000000011001111100110000000000
110010100000000000000000000000001101111100110100000000
000001000000000000000000000000011001111100110000000100
.logic_tile 30 23
000000000001010001100111011111001011101111000000000000
000000000000000000000111000111011001000110000000000010
111000000000000001000010011111011110000110100000000000
000000000000000000000110001011011101001111110000000000
110000000000000000000000010001011000001001010000000000
100000000001000000000010110000011100001001010000000000
000000000000001001100000000101111101001001010000000000
000000000000000001000000000000011100001001010000000000
010100000000000101100111100111111100000110100000000000
010000000000000111100011011011101001001111110000000000
000000000000000111000110100011001110000110100000000000
000000000000000000000010010011001001001111110000000000
000000000000010111000000010101101110001001010000000000
000000000000001101000010110000011100001001010000000000
000000000000000011100011111000000000000000000100000010
000000000000000000100011010001000000000010000010000000
.logic_tile 31 23
000000001000011111000011100111011110101111000000100000
000000000000001111100010000001011100000110000000000000
111000000000000000000010010011101101101111000000000000
000000000000000111000110110101011001000110000000000100
010000000000001000000010000111001101101111000000100000
100000000000001111000100000001011111000110000000000000
000000000110000001000110100111111000001001010000000000
000001000000000000100100000000001000001001010000000000
000000000000000000000110110111011110101111000000000010
000000001110001011000010100001001011000110000000000000
000000001101000000000000000101111010001001010000000000
000000000000000001000000000000011110001001010001000000
000000000000000000000000000111001000101111000000000000
000000000000000001000000000001011001000110000001000000
010000100000001011000011010000011000000011110101000000
000000001010000101100010100000010000000011110000000000
.logic_tile 32 23
000000000000001001100110010000001000001100111101000000
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000010000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100100000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000001010100000000000000000001001001100111101000000
000000000001010000000000000000001001110011000000000000
.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 24
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 24
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000001000000000001101000011101000100000000
000000000000000001000000000000011111011101000010000010
110000000000000000000000000001111110011101000100000000
100000000000000000000000000000011100011101000000000100
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
010000000000000011000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000011010000000000000000000000000000
000000110000000000000000010000000000000000000000000000
000001010000000000000010110000000000000000000000000000
.logic_tile 2 24
000000000000101011100010000001111101011101000100000000
000000000000001011000010000000001000011101000001000100
111000000000000001000000000001111100011101000110000001
000000000000001111000010000000101001011101000000000000
010000001110000001000010000001101100011101000110000010
110000000010000111100000000000001001011101000000000001
000010000001010000000000010001101010011101000110000000
000000000000000000000011000000101000011101000000000101
010000000000100001000011110001111110011101000100000100
010000001010000000100011000000001000011101000001000100
010010000000000011000000000001101101011101000110000100
010001000000001001100000000000111011011101000010000000
000000000000000011000000000001101101011101000100000000
000000010000000000100000000000011111011101000001100100
000000010000000000000011000001101110011101000100000000
000000010000000011000000000000101010011101000001100000
.logic_tile 3 24
000000000000001001000010001001011110000000000000000000
000000000000000001000100001001011011000010000000000000
000000000001001000000000000101011100100001000000000000
000000000100000101000010011101001010000000000000000000
000010000000001111000111000000001000000011110000000010
000000000000001111000110100000010000000011110000000000
000000000000000000000000000000001010000011110000000010
000000000010100000000000000000010000000011110000000000
000001100000010000000000000111001111101001000000000000
000001100000100111000000000001011000000000000000000000
000000000000101000000111100000001100000011110000000010
000000001110011001000100000000000000000011110000000000
001010000000001001000000000000011100000011110000000010
000000010000001101000010000000010000000011110000000000
000000010000000000000000000000001110000011110000000010
000000010000000000000010000000000000000011110000000000
.logic_tile 4 24
000000000000000101100010000000011100000011110010000001
000000000000000000000010100000010000000011110000000000
111000000000001001000010001101111101000001000000000000
000000000010100101000110000011001001000000000000000000
010000000000100001100111100001001101100000000000000000
110000000000010101000100000101011000000000000000000100
000000000000000011100010100000011010000011110000000001
000000001010000000100110100000010000000011110000000000
010100000000001000000010000001101000011101000101100000
010100000000000111000111110000011001011101000000000100
010000000000000111000110100001101100011101000100000000
010000000100001001000000000000111010011101000010000010
000010000000000000000111000001101110011101000100000000
000001010000000111000000000000001111011101000010000011
000000010100000000000000000001101101011101000110000100
000000011100000000000000000000101011011101000000000000
.logic_tile 5 24
000100000001000000000010000011011000001011100001000000
000100000000001001000110000000111001001011100000000000
111000000001001111000111100000011000000011110000000000
000100000000100011100110010000010000000011110000000000
110000000000000000000000010000011000000011110000000000
100000000101010000000011100000000000000011110000000000
000000000000000011100000000001011011001011100000000010
000000000010000000100000000000001110001011100000000000
000100000000000000000010000000001010000011110000000000
000100010000000000000100000000010000000011110000000000
000000000000000000000010100000011000000011110000000000
000000001000000000000100000000000000000011110000000000
001000000000000000000000000000001000000011110000000000
000000010001000000000000000000010000000011110000000000
110000010000000000000000001000000000000000000100000000
000001010000000101000000001011000000000010000000000001
.logic_tile 6 24
000000000001010000010000010000001001001100111000000000
000000000001010000010010100000001010110011000000010000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001100110011000010000000
000000100000101101100000010000001001001100111000000000
000000000001000101000010100000001011110011000000000010
000000000000001000000110100000001000001100111000000000
000000010000000101000000000000001001110011000000000000
000000000000000000010110100000001001001100111010000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110000000001000001100111000000000
000000000000000000000100000000001111110011000000000000
000000000000000000000000000000001001001100111000000000
000000010000000000000000000000001010110011000000000000
.logic_tile 7 24
000100000000001000000011110000011000000011110000000000
000000000000000101000011010000010000000011110000000000
000000000000010000010011000001111111001011100000000000
000100000000000000000110010000101010001011100000100000
000000100000000101100000000101101100001011100000000001
000000000001010000000000000000111000001011100000000000
000000000000001001000110100000001100000011110000000000
000000000000000101100010010000000000000011110000000000
000000010001011000000111110101101110001011100000100000
000000010000001111000011010000101010001011100000000000
000000000000000000000000000001011010111001010000100010
000000000000000000000000000000101001111001010000000000
000000010100001000000000010101101111001011100000100000
000000000000001111000011100000111011001011100000000000
000000000000000111000000000000001100000011110000000000
000010110000000000100000000000010000000011110000000000
.ramt_tile 8 24
000000000000101111000111110111101010000000
000001000010011111000111110000110000000001
111000000000001011100011110101001000010000
000000001100001001000011100000010000000000
110001000001110111100000010101101010010000
110000100010010000100011110000110000000000
000000000000000000000010001101101000010000
000000000000000000000011111001110000000000
000000001101010011100000001001101010000000
000000000000000000000000001001010000001000
000000000000001000000000000011101000000000
000000000000001011000000001001010000000000
000010000001000000000011100011001010010000
000001001000000000000000000001010000000000
110000000000000001000000000001101000000000
110010011110000000000011110001010000000000
.logic_tile 9 24
000000000000001011100011100111011110001011100000000000
000000100000001111100000000000101000001011100000100000
111000000000000101100110010111111011100000010000000000
000010000000000000000011001001111001010100000010000000
000000001110010011100011100011111001100000010010000000
000101000000001111000000001101101101010100000000000000
000000000001000000000110100111101010100000010000000000
000000000000100101010000001001101000010100000000100000
000101010010000001100000010011101101100000010010000000
000110100000000000100011111101101001010100000000000000
000000000000000000000110110000000000000000000100000000
000000000000000000000010000101000000000010000000000010
000000011110000000000000010000000000000000000100000010
000000010000010000000010111011000000000010000000000000
000000001110000000000110101000000000000000000100000010
000010110000000111000000000101000000000010000000000000
.logic_tile 10 24
000000000000000001000011110011101011100000010000000000
000000000000000000010011011101101000010100000010000000
111000000000001101000010100101101011100000010000000000
000000000000000011000011001001101000010100000000000100
000010100001010111100011100011011010001011100000000000
000001000000000011100011010000001001001011100010000000
000000100001010101100110010101101101100000010000000000
000011100000100011010011001001111011010100000010000000
000100000000000011100000000011101011100000010001000000
000100000000000000000011101101111010010100000000000000
000000000100001001010110000101111001100000010000000000
000010000010000011100000001001111001010100000010000000
000010100000000000000011111111011100100000010010000000
000001001110000000000011001111101111010100000000000000
110000000000000000000111000000000000000000000101000000
010110110110000000000000000001000000000010000000000000
.logic_tile 11 24
000000000111010011000011111001011001100000010001000000
000000000000000001000011000011011101010100000000000000
111000001100010001100011010001011011111001010000000001
000001000000000000100111110000001011111001010000000100
010000100001001111000110000111111000111001010000000000
010100000000000011100000000000001010111001010001000100
000100000100001001100000010001100000001100110000000000
000010100110000001100011000000101001110011000000000000
000100100000100011000000000011011001111001010000000100
000101010100010000100000000000001111111001010000000000
001001000110000000000111010000000000000000000100100000
000010000000000001000110100101000000000010000000000001
000001001100000000000000000111111100010110110100000000
000000100000000000000000000000111011010110110010000000
010000000000001000000011101000000000000000000100100000
000000010000001101000010000101000000000010000010000000
.logic_tile 12 24
000100100000000011100000001101011011100000010001000000
000101000000000000000011001111101011010100000000000000
111000000000000111000010111001011101100000010000000000
000000100000000000000111000011101001010100000000000010
000010000011000000000110001101001100100000010000000000
000010100001110000000011001111111011010100000000000000
000000000000000000000110001000000000000000000100000000
000000000000001011000000000001000000000010000000000010
000001010000010011100111101000000000000000000100000000
000010010000000000000100001001000000000010000000000000
000000000000000001010000010000000000000000000100000000
000010000011000111000010110011000000000010000000000010
000110100000100000000000001000000000000000000100000000
000100000101000000000000001011000000000010000000000000
000010000110000000000010000000000000000000000100000010
000101010000010000000100000001000000000010000000000000
.logic_tile 13 24
000000000000001011110111100101101001100000010000000000
000000001000001111100111101111111000010100000000000000
111000001100001101100110110101111001100000010000000000
000000000000000101000111011011011000010100000000000000
010000000100100000000111010111001011101001110100000100
010110100000011001000010100000001110101001110000000000
000001000000000011000000000111101101101001110100000100
000010000000000001000011110000101101101001110000000000
000100110000010000000110100101001010101001110100100000
000001010000001001000100000000101110101001110000000000
000000000000000000000011000001001101101001110100100000
000000000000000000000011010000001010101001110001000000
000010010100001001000110100001101011101001110100000010
000000001010000001000100000000101101101001110000100000
000000000000000011000111100101001100101001110100000000
000000011000100000100100000000101000101001110000000100
.logic_tile 14 24
000010100000001101100011100001001110101001110100000000
000011100000011111000100000000101010101001110001000000
111000000001100000000011010001111101101001110100000010
000000001110000011000011110000001010101001110000000000
110001000000111001000000000001001110101001110100000100
110010000100010011010000000000001101101001110000000000
001000000000001111100000000001111100101001110100000100
000000000000001011100010000000101101101001110000000000
000000000000100000000011010101001111101001110100000010
000000011111011011000111100000001010101001110000000000
000000000000000000000000000001011101101001110100100000
000000000100100001000000000000001110101001110000000010
000010010000000000000010000001101110101001110101000000
000001001001010001000000000000101100101001110000000000
000001000000000000000111000111111101101001110101000000
000010110000011011000000000000101011101001110000000000
.logic_tile 15 24
000010100000101111000010011111011101111111000000000000
000001001010010001000010000101101011101001000000000000
111000000000000001100110010111101010111111000000000000
000000100000000000000010001001101000101001000000000100
110000000000000111100000000111001101111111000000000000
110000101011010000000000000111101011101001000000000000
000001000110001001000111000000011100001111110001000000
000000100000000001100100000000001101001111110010000000
000110000010110101100110100111011111111111000000000000
000100010001110000000111011011101011101001000000000000
000000001101000101100000010001011101010110110100000100
000010100000101111000011100000111000010110110001000000
000000010000100011000011100101111111010110110100000000
000000000000000000000011110000011001010110110001000000
000000000000101000000011110001011101010110110100000100
000000010001010101000111100000011001010110110000000001
.logic_tile 16 24
000000000000001001000110010101001001111111000000000000
000000000010001111000011111001111110101001000000000000
111001000011000011000011101001111011111111100000000000
000010100000000000100111110111101111010110000000000000
110000000110000011000011101001011000111111100010000000
010000000000000000000010001111001011010110000000000000
000000000001000011000000001001011011111111100000000000
000000000000100000100000000111001001010110000000000000
000100100111001011100111111011011000111111100000000000
000001010000000011000011001111001110010110000000000000
000000010000000111000000001011011010111111100000000000
000000000000000000110000000111001101010110000000000000
000000010100000011100000000000000000000000000100000000
000000000001000000100000000101000000000010000000000000
000010000100000011100010011000000000000000000101000000
000001010000000001100010110011000000000010000000000000
.logic_tile 17 24
000001100001000011000010000001011001001001000000000000
000110100000100000000111000101101110000010100000000000
111001000010101011100111010011011100001001000000000000
000010000000000001100111011011011011000010100000000000
010010000000001001000110000101101100000001000010000100
000000101110000001000011000111101011101011010001000000
000000000000000111000000010101011101000010100000000000
000000000000000000100010101001001100010000100000000100
000001010000000001100111100001011110001011100000000000
000000010000101001000100000000101001001011100000000000
000000000010101001000111100001111001110100010000000101
000000000001010011000010010000101111110100010000000000
000000001100000011000110100001001010111110110010000000
000000000000000000100000000111001111010100100000000001
000000000000100111100000011011111011101001010100000000
000000010000001001100011011011001001010110110010000000
.logic_tile 18 24
000000001100001001100000000111011100001011100000000000
000010000000001011000011100000011000001011100000000000
111000000000001101100111100011011111100000010000000000
000000001000001101100111110111101001010111110000000000
010001100000001011100111100000011010000011110010000010
010011000110000001000100000000000000000011110001000000
000000000000010000000000000101001110000010100000000000
000000000000101001000000000111001100010000100000000000
000000000000010011000111000111001010110100010010000000
000000010000101101000111100000101111110100010010000110
000110000011010111000010000011011001101011110010000000
000011000000000000110000000001111100000110000000000100
000000010000001011100110000001111110101001110100000010
000000000000001011100011100000001011101001110000000000
000000001110011011100000000001101100101001110101000000
000000010000100011000000000000001101101001110000000000
.logic_tile 19 24
000000000100100001000010100111011011000001000000100000
000000000000010111010100000000011011000001000001000001
111001100000001111100110011001001011001111110010000000
000001000000000001000010000001001111001001010000000000
000000001011111111000000010000001101000011000000000000
000000000010001111000010000000001001000011000000000000
000010100000000001100110010000001111000011000000000000
000000001000000000000010000000001001000011000000000000
000001000000100001100000010001011110101000010000000000
000010010001001011100011000111001101010110100000000000
000000000000000000000000000001101100010110100010100000
000000000000000000000000001101001010000001000000000000
000001001010101001100000001000000000000000000100000000
000110000000000011100000000101000000000010000000000000
000000001100000000000000010000000000000000000100000000
000000010000000111000011101001000000000010000000000000
.logic_tile 20 24
000000000110001000000110100011011111000010100000000000
000000000000000111000111101111001111010000100000000000
111010000000000111100111111011101100111110110000000010
000000000000100000100011100001011010010100100001000000
010000000000001000000011010011011110001001000000000000
010000001100000001000011100111111000000010100000000000
000000000001101101000010001111111101001111110000000000
000000001000000011100010011101011010001001010000000010
000000100000100111000011110000001001111111000100000010
000001010000010000100010000000011011111111000000000000
000011100000010000000011110101011111101001110100000010
000010000110011001000010100000101101101001110000000000
000000010000000111010011100000001011111111000100000000
000100000101000000100000000000011010111111000000000001
000000100000000001000111100001111111101001110100100000
000000010000000111000111110000101001101001110000000000
.logic_tile 21 24
000100000001010001010010010001001101001011100000000000
000000100000100111100011100000111011001011100000000000
111000000001010000000110000101101001100000010000000010
000000000000000101000000000011011001010100000000000000
000000000000101000000000011001001101001001000000000000
000100001100010001000010000011111011000010100000000000
000000001010100101100010010001011000111000100000000000
000000000001010101100011110000001010111000100000000001
001001000000000111000011001001001011111110110000000001
000010010000010000100100001111011110010100100001000001
000000001010011000000000000000011101000000110000000000
000000000000000111000010110000001010000000110000000000
000000100000100000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000001100010001000000000000000000100000000
000000010000000000000000001101000000000010000000000000
.logic_tile 22 24
000000000000000111000000011001111101100000010000000000
000000001100000001000010000011111010010100000000000000
111010000000000111100111111001101011100000010000000000
000000001000000000100010110111101011010100000001000000
000000000000000011000000000011011000000000010000000000
000010100100000000000010010000101101000000010000000000
000100100000001001100000011001001100000001000000000000
000000000000000001000010000101101110000000000000000010
000100010000000111100010110011101010000010000000000010
000100010001001001100110110000011111000010000000000000
000001000000001011000010000000000000000000000100000000
000000100000000111110100000001000000000010000000000000
000000000000001000000011000000000000000000000100000010
000000000001011011000100000001000000000010000000000000
000000000000101000010000000000000000000000000100000000
000000010000010111000000000011000000000010000000000000
.logic_tile 23 24
000010000000001011000011101001001011100000010001000000
000001001100000111000110100001011001010100000000000000
111000000000000011100111110101001011100000010000000000
000000000000001111100111001001011010010100000000000000
110010100110011011000111011001011000100000010000000000
110111100000001111000111110001011001010100000000000000
000000100000001101000010110101011010101000000001000000
000010100000000011010011101001011101010000100000000000
000100010000100000000011111001001011100000010000100000
000000010000010000000111110001001010010100000000000000
000000000110010000000000000101001101100000010000000000
000000000000000000000000001001011000010100000000000000
000001001001001001100010000000001110111111000110000000
000010000000000101000000000000001000111111000000000000
000000000000000000010000000000001111111111000100000010
000000010000000000000000000000001011111111000000000000
.logic_tile 24 24
000000001110100111100011100101011111100000010000000000
000010100000001111100111000101111000010100000000000000
111000000000000101000111010001001101100000010010000000
000000000000000101000011000001101000010100000000000000
000010100110100111100111000101001111100000010000000000
000001000001010000100011000101111010010100000000000000
000000000100001001100111100011111010001011100001000000
000010000000001001000011100000111100001011100000000000
000100010000001001000000010101011011100000010000100000
000100010000000101000011110101101001010100000000000000
000000001000000111100000011000000000000000000100000000
000000000000000000000011000011000000000010000000000000
000001001110001001000000010001111010001011100100000000
000000100000001011000010100111111101001111000010000000
000000000000000000000000010001001010001011100100000010
000000010000000000000010100111011001001111000000000000
.ramt_tile 25 24
000010100000000111100000000011011100000000
000001000000000000100000000000100000000000
111000000000000000000000000101111110000000
000000000100001001000000000000000000010000
110000000000000000000000000101111100000000
110000000000000000000000000000100000000000
000111000000001011100111110011011110010000
000001000000001111100011001111000000000000
000010100001011111100011101101111100000000
000001001010100011000011001101000000000000
000000000110000011100000000001111110100000
000000000000000001000000000011000000000000
000000000001010000000111011111111100000000
000000000000100000000011101111000000000000
110000000010000011100011000011011110000000
010000010000001001000000000001100000010000
.logic_tile 26 24
000100000000001000000010001011001001001011100100000000
000000000100001111000111011001011000001111000000100000
111000000000000111000111010000000000000000000000000000
000000000000000111000111110000000000000000000000000000
000000000000000000000000001011001010001011100100000010
000000000000001011000011101001011001001111000000000000
000010000000000000000110100111101100001011100100100000
000000000000010000000100000111011101001111000000000000
000000010001110111000110111011011001001011100100000000
000000011010100000100011001001001100001111000000000010
000000000000001000000000000111101110001011100100000100
000000000000000101000000000111001010001111000000000000
000000100000000001000000011011011000001011100100000000
000000000001000001100010101001011000001111000010000000
000000000100000111000000000111111010001011100100000000
000000010000000000100000000111011111001111000000000010
.logic_tile 27 24
000010100000000000000010010000001100000011110000000000
000000000000000000000110010000010000000011110000000000
111000000000100001000000010000011010000011110000000000
000000000001001001100011110000010000000011110000000010
001000100010000000000010000001011110001011100000000000
000001000000000000000100000000101011001011100000000000
000000000000000000000011110011001111001011100000000000
000000000000000000000110010000011011001011100000000000
000010010010000101100110100001011100001011100000000000
000000011110001001010111010000111001001011100000000000
000000000001000000000011000000001100000011110000000000
000000000000100000000100000000010000000011110000000010
000000010000100000000110100001001111001011100010000000
000000001011010000000111010000111000001011100000000000
000000000000000000000111101111111000001011100100000010
000000010000001011000100000001111100001111000000000000
.logic_tile 28 24
000000000000001011100000000000001100000011110000000100
000000000000000011000010000000010000000011110000000000
000000000000000001000111000011011010001011100000000000
000000000000000000100000000000011000001011100000000000
000000000000010000000000000000011110000011110000100000
000000000000100000010000000000010000000011110000000000
000000000000000001000010000000001000000011110000000000
000010000000000000100100000000010000000011110000000000
000000000000001000000010000111001101001011100000000000
000000000000001011000100000000011100001011100001000000
000000000000000000000000000011001001001011100000000000
000000000000000011000000000000011001001011100000100000
000000011010001000000000000111011000001011100000100000
000000000000001011000000000000001000001011100000000000
000010000000000000000000000000011010000011110000000010
000000010000000000000011100000000000000011110000000000
.logic_tile 29 24
000000000001001001000010000001001011000010000010100000
000000001100100001000100000000111000000010000000000010
111000000000000000000110010001001010101111000000000000
000000000000001001000010000101001101000110000000000100
110000000000000011000011000001011111001001010000000000
110000000000001001100010010000011000001001010000000010
000001000000000000000010000001001011101111000001000000
000000000000001001000100000101011100000110000000000000
000000000000001000000010010000000000000000000000000000
000000000000001011000110100000000000000000000000000000
000000000000000011100010000101101101001001010000000000
000000000000000000100100000000111010001001010000000010
000000000000000000000111100000011101111100110100000010
000000010000000000000000000000011001111100110000000000
110000000000000000000000010000001101111100110100000010
000000010000010000000010100000001001111100110000000000
.logic_tile 30 24
000001100000000000000110010001100000000000001000000000
000010100000000000000010000000100000000000000000001000
111000100000001001100110010000000001000000001000000000
000000000000000001000110000000001101000000000000000000
010000100000000000000000000000001000001100111100000000
100001000000000000000000000000001001110011000000000000
000000000110000000000000010000001000001100111100100000
000000000000000000000010110000001001110011000000000000
000100001110000000000000000000001001001100111100000000
000000010000000000000000000000001000110011000000000010
000000010000000000000110100000001001001100111100000000
000000010000000000000000000000001000110011000000100000
000000010000100000000000000000001001001100111100000000
000000010000010000000000000000001001110011000000000000
010000010000000000000000000000001001001100111101000100
000000010000000000000000000000001011110011000000000000
.logic_tile 31 24
000000000000000011100111111101001100101111000000000000
000000001010000111000011111001101110000110000000000001
111000000000000111100010011001001100101111000000000001
000000000000000111000111111101111000000110000000000000
010000000000000000000000011101001110101111000000100000
100000000000000000000011111001101000000110000000000000
000000000000000000000010111001011111101111000001000000
000000001000000000000011111101101111000110000000000000
000000100000000101100011011101001000101111000000000000
000000010000001011000110101001111100000110000000100000
000000010000000000000110001001011000101111000000000100
000000010000000111000000001101101101000110000000000000
000000010000001111000000000001111001001001010000000000
000000000000000101000000000000101100001001010000000010
010000000000000101100000000000011011001100110100000000
000000010000000000000011000000011101110011000001000000
.logic_tile 32 24
000000000110001001100110010000001000001100111100000000
000000000100000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000110000001000010000000001000110011000000000000
000000000000010000000000000000001000001100111100000000
000000000000100000000000000000001001110011000000000000
000000000000010000000000000000001000001100111110000000
000000000010000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100100000
000000010000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000010000000000000000000000001000110011000000000000
000000010000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000010000000
010000000000000000000000000000001001001100111100100000
000000010000000000000000000000001001110011000000000000
.io_tile 33 24
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 25
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 25
000000000000000001100111100101001010100001000001000000
000000000000000111000000000000101100100001000000000000
000000000000000000000000010001011100000010000000000000
000000000000000000000011000000001100000010000000000000
000000000000001000000000010001001101000001000000000000
000000000000001001000010000000011001000001000000000000
000000000000000000000010100000011010000011110001000000
000000000000000000000100000000010000000011110000000000
000000000000001011100110100000000000000000000000000000
000000000000001111000111000000000000000000000000000000
000000000000000000000000000000001100000011110001000000
000000000000000111000000000000010000000011110000000000
000000000000000000000000000000001000000011110010000000
000000010000010000000000000000010000000011110000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 2 25
000000001110101000000110100011000001000000001000000000
000000000001001111000000000000001000000000000000001000
000000000000001101100111110101001001001100111000000100
000000000000001111000110100000101001110011000000000000
000100000000000000000111000111001000001100111000000000
000100001010000000000111000000001000110011000000000010
000000000000100000000111000011101000001100111000100000
000000000001010000000011100000001011110011000000000000
000000001110000011000000010101101000001100111000000000
000000000000001111100011000000101100110011000000100000
000000100000001000000000000011001001001100111000000000
000001000000001111000000000000101000110011000000100000
000001000100101000000000010111001001001100111000000000
000010110001001101010011010000101001110011000000100000
000000010000000000000000000101101000001100111000000000
000000010000000000000000000000101001110011000000100000
.logic_tile 3 25
000001000001011000000110010001100000000000001000000000
000010100000001001000111010000001000000000000000001000
000010000001011111000011110001100000000000001000000000
000000000000000111000011110000101001000000000000000000
000000000000000011100010000011000001000000001000000000
000000000000000000100111010000001100000000000000000000
000010100000000000000000010101000000000000001000000000
000000000000000000000010110000001101000000000000000000
000000000001000111000110110001100000000000001000000000
000000000000000000100010100000101101000000000000000000
000000000000001000000111000101000001000000001000000000
000000000000000101000000000000101011000000000000000000
000000000000000000000000000011100000000000001000000000
000000001110000000000000000000101001000000000000000000
000001110000000000000000000001100000000000001000000000
000001000000000000000000000000001011000000000000000000
.logic_tile 4 25
000000000000000001000111101001011010110011000000000000
000000000000101001100000000111001000000000000000000000
111000000000000000000110001101101111100001000000000010
000010100000000000000000001101011001000000000000000000
110000000000001000010010000000001000000011110000000000
100000000000000001000100000000010000000011110010000000
000000000000001001100011010000011110000011110001000000
000000000000001101000010000000000000000011110000000000
000000000000000000000011000000001100000011110000000000
000000001010000000000100000000010000000011110001000000
000000000000000000000000000101101110100000000000000000
000000000000001011000000000000101010100000000000000000
000000000000000101100111101111001000111111000000000000
000000010000010000000011110011111011000000000000000000
110000010000000011000000000000000000000000000100000000
000000010000000000100000001011000000000010000000000000
.logic_tile 5 25
000000000000001001000011100000001000000011110000000000
000010100000001011100010000000010000000011110000000000
000000000000000000000010011001101010100001000000000000
000000000000000000000110001001101000000000000000000000
000000000000001111000000000101011101111111000000000000
000000000000001011010010010001111011101001000000000000
000000000010000000000010000000001100000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000110000000000010000011110000011110000000000
000000000001011111000011110000010000000011110000000000
000000000000001000000111100000001100000011110000000000
000000000100001111000100000000000000000011110000000000
000000000000000000000000000101011111111111000000000000
000000010000000000000000001001001111101001000000000000
000000010100001000000111110000011100000011110000000000
000010010000000111000110010000000000000011110000000000
.logic_tile 6 25
000101000000000000000110100000001001001100111000000000
000110000000000000000000000000001010110011000000010000
000000000000001000000110100000001000001100111000000100
000000000010000101000000000000001010110011000000000000
000000000001011000000011000000001000001100111000100000
000001000000100101000000000000001110110011000000000000
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
001000001000000000000000000000001001001100111000000000
000000001110000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000001001010000000000000000001001110011000000000000
000000000000001001100000000000001000001100111000000000
000000000000100101100000000000001011110011000010000000
000000000000000000000000000000001000001100111000000000
000000010000000000000000000000001110110011000000000000
.logic_tile 7 25
000010001100001000000110110000001110000011110000000000
000001000010000101000011110000010000000011110000000000
000010000000001111100010100000000000000000000000000000
000001000000000111000100000000000000000000000000000000
000010000001101000000000000011101111001011100000000000
000000001111110011000000000000111011001011100000100000
000100000001010101100110100000000000000000000000000000
000110000000100000000000000000000000000000000000000000
000010000000100000000000000011111001001011100000100000
000000010001010000000000000000101010001011100000000000
000000000000000000000010000001111101111001010010000000
000000000000000000000010000000011001111001010010000000
000000000000010000000010000011101010001011100001000000
000000001010000000000010010000101000001011100000000000
000000000110000000000000000111001000001011100000000010
000000010000000000000000000000111001001011100000000000
.ramb_tile 8 25
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010001011000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001100100000000010000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 25
000000100000000000000000000000000000000000000000000000
000000101000100000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000111100110100000000000000011001111001011100000000001
000111100001010000000000000000001000001011100000000000
000000000000000000000000000000000000000000000000000000
000000000110000111000000000000000000000000000000000000
000000000000000101100111010000001110000011110000100000
000000010000000000100111000000000000000011110000000000
000010000000000000000000000111001001001011100001000000
000001000010100000000000000000011010001011100000000000
000000000100001101100010000011011000111101010001000100
000000011000000011100100001111101101101111010010000000
000100000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 10 25
000000000100100011100010010001001100111001010000000010
000000000000000111100011100000011110111001010000000001
111000000010001001100010010011001010110011000000000000
000100000000000111000111010111111100000000000000000000
010000000000100001100010000001011101111101010000000000
010000000011010000000000000001101101101111010000000100
000000000000000000000000001101011001011110110000000000
000000100000000000000000000001011001111111110000100000
000000000000000111100111010000000000000000000000000000
000001010000010000100011110000000000000000000000000000
000000000000000111100111010011111001110011000000000000
000000001100001001100111011111001110000000000000000000
001001000000000111100000000000000000000000000100100000
000010100000001111010010000000000000000010000000000001
000000000000000000000000001000000000000000000100000000
000000010001000001000000001011000000000010000000000010
.logic_tile 11 25
000001000001000111100111101111111010111101010000000000
000000001100000000100000001101111010101111010000000100
111000000000001111100000010001111101111001010010000010
000000000110000111100011010000111000111001010000000001
110000000000001011100111110011101111111001010000000011
010101000011000111100011010000111111111001010000000000
000000100110001111100010000111011101111001010000000010
000000000000001111000111100000011010111001010000000000
000010100000001011000000010101001111111001010000000010
000001010000000111000011110000111100111001010000000001
000000000110000011100110100001111010010110000000000000
000000000000001001100110000011001000111111000000000010
000100000000000101100000000011101000101001110100000010
000000000000000000100010000000011100101001110000000000
000000000000100111000111100111101010101001110100000000
000000010001000000100110000000011010101001110010000000
.logic_tile 12 25
000010000000000001000011101111111001000110100000000000
000000001000000000000000000001111001001111110000000001
111000000000000000000111000011011101110110100000000000
000000101000001101000011100000011110110110100010000001
000000000001001000000000010000001001001111110010000000
000000000000101111000010000000011010001111110010000000
000000001000000001100010001011111111000110100000000100
000000000001000000000111100011111011001111110000000000
000100000000001000000000001111101011000110100000000000
000000010000001011000011101101101001001111110000000001
000010000010000011000000000011101101000110100000000000
000000000000000000100010000001111011001111110000000000
000010000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000100000010
000000010001000011000110001101000000000010000000000000
.logic_tile 13 25
000100000000000000000000010000000000000000000000000000
000100000000001001000011110000000000000000000000000000
000000000000000101100011110000000000000000000000000000
000000000000010000100010000000000000000000000000000000
000011000000000000000000000001101100101000010000000000
000011000000000000000010010000111100101000010000000100
000000000000000000000011100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000100110000100000000010001101101111000110100000000000
000101010001001111000100001001111011001111110000000010
000000001000100000000000000000001000110000000000100100
000000100001010000000000000000011011110000000000100000
000000000001000000000000000001100000001100110000000000
000010000001000000010010010000001000110011000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 14 25
000000000000110111100000000001101110000110100000000000
000000001011100111100010000000011101000110100000000000
111001000000001001100111101001111111111111100000000000
000000000000001111000011101001111100010110000000000000
010000000010001000000010011101111111111111100000000100
010000000101000001000011000001011110010110000000000000
001000000011001000000010011011111110010110100000000100
000000000000100111000010001101111000000001000000000000
000100011100000111100011100000000000000000000000000000
000000010000000000000111000000000000000000000000000000
000001000001001001000110000101011101101000010000000000
000010000000101011000011110000101101101000010000000000
000001000000000000000000010011001101101000010001100000
000010101100000000000011000000101011101000010000100100
010000001000000111000111010001011010111110110100100010
000000010001000000000111010101011011101001010000100000
.logic_tile 15 25
000000000101011111000000001101001111001111110000000000
000000000010010001100011111111111011001001010000000000
111010100010101111100111001001101011111111000000000000
000001001010001111100111010011001010101001000000000000
110000001101110101100110010101101010010010100000000010
110000000000110111000010000000001001010010100000000000
000101100110001111000111000011111010010000000000000000
000110000100000011100111011101101110101001010000000000
000000000000001000000000010101101011101001110100000100
000100010010000011000010000011111100000000110001100000
001000100000101011000011011001101100101001110100000100
000001000001010001100110001111111000000000110000100001
000000000000010011000011110001111100101001010100000010
000000000000001001000111011101111110111111100000000000
010000000110100000000110000001011001110110100100000010
000000010000010000010010000000011000110110100001100001
.logic_tile 16 25
000010000110001111100110001001111111111111100000000000
000000000000011111100010000011111111010110000000000001
111000000000001001100011110101111101010110100010000000
000000100000000001000010000101111010000001000000000000
110010001010000101100000001011111111111111100000000000
110001000111010011000010010011111110010110000000000000
000001000000000000000011111011001100111111000000000000
000100100000000001000110110111011000101001000000000000
000010110000000001000000010111001100111111000000000000
000000000000001111100010000111001000101001000000000000
000001000010011000000011100101001001010110110100000100
000010000000111111000111110000011000010110110001000000
000000101010000011100111000001001011010110110100000000
000001000110001111100000000000111001010110110000000010
001001000000000011100010000001101001010110110101000100
000110010000001101000011110000011011010110110000000000
.logic_tile 17 25
000000100000000001000011110001011111010010100000000001
000000000110000111100110000000111011010010100011000000
111000101010001001000111101001111001111111000000000000
000001000000010001100010010001101110101001000000000010
010001000001011111000011100101001100111111100000000000
000110101100000111000111101101101000010110000000000000
000000001110100000000010100101011011000010000001100001
000000000010000000000000000000111111000010000000000000
000000010000000001000111000011001100111111100000000000
000000000010000000000100001101101110010110000000000000
000100000000000000000000001001101001111111000001000000
000100000000100000000000001001111110101001000000000000
000010001011010111100000001001001010101001010100000000
000001001000100000100000001111001010111111100000000000
000000000000000000000111110000000000000000000000000000
000000010000001111000010000000000000000000000000000000
.logic_tile 18 25
000000000000001011100110001001101100001001000000000000
000010000000000001000011011101011001010100000000000000
111101100010001111000111110001101110000010000000000000
000011000000001011000010000101111100000000000000000000
010100000000001001000010000000001000000011000000000010
110100001001000001000100000000011110000011000000000000
000000000001011111000111111101111101010100000000000000
000000001010000111000010000001101010010000100000000000
000000010000000101100111100000011010000011000000000011
000000001110000000100100000000011000000011000000000000
000111100000000000000000000000000000000000000000000000
000011100000001111000000000000000000000000000000000000
000010001100001101100110001001101110010100000000000000
000000100000000111100000000101101010010000100000000000
010000001000000000000000000000000000000000000100100000
010000010111000000000000000001000000000010001000000000
.logic_tile 19 25
000001001101010001100010100000011101000000110001000000
000010000000000001100011010000001100000000110000000000
111001000000000101100011101001111101001111110000000000
000010000000001111100000001011011110001001010000000010
000100001010000000000000000111011001101000010001000000
000000001110000000000000001001001011010110100000000100
000110000000000000000110010011001110010110100011000000
000000000000001111000011101001011000000001000000000000
000000000000000000000000000101111010001111110000000100
000000010000000011000000000001011110001001010000000000
000000000000000101100111010000000000000000000000000000
000000100000000001100110000000000000000000000000000000
000000010000011001000011001000000000000000000100000001
000000000000000101100100000111000000000010000000000000
000000000000000111100000001000000000000000000100000000
000010110000001001000000001001000000000010000010000000
.logic_tile 20 25
000000000110000000000110011101011011000010000000000000
000000000000000111000011111101011001000000000000000000
111001000000001000000000010000011111000000110000000000
000000100000001011000010100000011010000000110000000000
111000001101011000000000000101001100101000010010000010
010000000000101111000000000011001000111101110000000000
000100000000011000000110010000011101000000110000000000
000010000000001011010010010000011010000000110000000000
000000000000100001100000010011111101001111110001000000
000000001110111111000011100111011100001001010000000000
000001000110000111100110000111101001001111110000000000
000000100001010111000010001111011110001001010000000000
000000000001000011100110100101101000101000010000100000
000100000000100000000110000011111111111101110000000100
010000000000000111100111000000000000000000000100000000
010000010001010111000100000000000000000010000000000000
.logic_tile 21 25
001000000000000000000000001011101010001001000000000000
000000100000000000000000000011111100000010100000000000
111010101100101000000110100000000000000000000000000000
000000001010010001000110110000000000000000000000000000
010001000000101000000111010101101011111110110000000000
110110001000000001000011111011101000010100100001100100
000000000000000000000000010000011000000011000001000000
000000000000010000000010110000011110000011000000000000
001000000001000111000000001011111110000010100000000000
000000000000001111100010001011011110010000100000000000
000000001100100001010010000000000000000000000000000000
000100000001011001100010000000000000000000000000000000
001000000000100101100011100000011000110000000000000000
000000000001111011100000000000011111110000000000100100
000000000000000000000000000000000000000000000101000000
000000010000000000010011110011000000000010000000000000
.logic_tile 22 25
000000000000001000000011100001101010100010110000000000
000000001110001111000000000000111000100010110000000000
111000000000000000000111000000000000000000000101000000
010000001000000000000100001001000000000010000000000000
000000100000000000000000010101101110101011010100000001
000000000000000000000010000000011100101011010010000000
000000000010010000000000000000000000000000000000000000
000000000000101101000000000000000000000000000000000000
000000100000111000010000001000000000000000000100100000
000001011100010001000000000011000000000010000001000000
000000000110001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 23 25
001100000010000000000000000000000000000000000000000000
000100000000000000000010100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
010000000001000000000010010000001011111111000100000010
110000001100100000000010010000011011111111000000000000
000000000000010101000110100001001100101001110100000100
000000000000000000000100000000101111101001110000000000
000000000000000000000111000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000000000000000000000000000101101100101001110110000000
000010001100000000000000000000001101101001110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 24 25
000100000000000000000111101101011010101001110100000010
000100001100100111000100000011001010000000010000000000
111000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
111000000000011111010000001001011010101001110100100000
110000000000101111000000000011101000000000010000000000
000010000000000001000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001011100000000010000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000010010000010000000010000000000000000000000000000000
000001010010100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
.ramb_tile 25 25
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 25
000100000001010001000000000000000000000000000000000000
000100000000101001000011100000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000000000001011101101001110100000100
000000000000000000000010000001011110000000010000000000
000000110001010000000000010111011111101001110101000000
000000001000100000000011000101011100000000010000000000
000000000000001011000000010001011101101001110100000000
000000000000000111100011010001111011000000010000000001
000000100000000001000000000011111110101001110101000000
000000000000010011000000000101011110000000010000000000
010000000000001000000000010000000000000000000000000000
010100010000000101000011010000000000000000000000000000
.logic_tile 27 25
000100000000000000000010010000000000000000000000000000
000000000000000001000011010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000111010000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000000100000010000000000000000000000000000000000
000001000101010000000000000000000000000000000000000000
000000000000010000000000001000000000000000000100000000
000000010100000000000000000001000000000010000000000000
000001000000000000000000000000000000000000000100000010
000000100000000000000000001001000000000010000000000000
000000000001010000000000000000000000000000000100000100
000000010000000000000000000001000000000010000000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 28 25
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000100111000110000000001100000011110000100000
000000000001000001000000000000010000000011110000000000
110000100000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
010000000000100000000000000000011001000000110000000100
010000000001010000000000000000001101000000110000000000
000000000000000000000000010000000000000000000000000000
000100001010000000000011010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000011000111110001101110001011100010000000
000000010000000000000011010000011001001011100000000000
000000010000000000000000000000001111001100110100000000
000000010000000000000000000000001001110011000010000000
.logic_tile 29 25
000000000001000000000010000101111101001001010000000000
000000000000000101000010010000111111001001010000000010
000000000000000000000010001001001010101111000000000100
000000000000000000000100000011001001000110000000000000
000000000000000011000000010101001010101111000000000000
000000000000000101100011001111011101000110000001000000
000000000000001101100111110000000000000000000000000000
000000000000001111100110000000000000000000000000000000
000000000000000000000000000101011011101111000000000000
000000000000000000000011001111001101000110000000100000
000000000000000001000111000001011111001001010000000000
000000000000000000000010010000101110001001010000000010
000000000000000111100010000111011111000110100000000000
000000010000000001000000000111001011001111110000000000
000000010000000101100010001001011011101111000000000000
000000010000000001000000000011001001000110000000100000
.logic_tile 30 25
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000010010000
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000001000000
010000100000000000000000000000001000001100111100000000
100001000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100100000
000000010000000000000000000000001000110011000000000000
000000010000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000010000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111100000010
000000010000000000000000000000001001110011000000000000
.logic_tile 31 25
000000000000000011100011100001011001001001010000100000
000000001010000001000011100000011100001001010000000000
000000000000000000000111100011001010001001010000000000
000000000000001001000000000000111111001001010000000010
000000000000010001000011011111001100000110100000000000
000000000000000000100110100101101000001111110000000010
000000000000001111100110010101111000001001010000000000
000000000000001111000010100000101100001001010000000010
000000000000001111000010000111011110101111000000100000
000000001010000101000111011001001010000110000000000000
000000000000000001000000000011101101101111000000000000
000000000000001001100000001001001100000110000000000100
000000000000000011100111010011011010001001010000000010
000001000000001001100011010000111110001001010000000000
000001000000001000000000001111001110000110100000000000
000010100000000101000000000101101011001111110000000000
.logic_tile 32 25
000000000000011001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111101000000
000000000000000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111110000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000010000000
000000000000000000000000000000001001001100111100000000
000000010000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111110000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000001000000
010001000000000000000000000000001001001100111100100000
000010010000000000000000000000001001110011000000000000
.io_tile 33 25
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 26
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 26
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
000000000000000000010000001101000000000010000000000001
.logic_tile 2 26
000001000000001111000110100101101001001100111000000000
000000000000001111000111100000101001110011000000010010
000000100000001101100000010001001001001100111000100000
000001000000000111100011100000101000110011000000000000
000000000000000000000000000011101000001100111010000000
000000000000001011000000000000001000110011000000000000
000000100000001011000110110011001000001100111000100000
000001000110000101000111010000001001110011000000000000
000000000000001000000000000111001001001100111000000000
000000000000001101000000000000001010110011000000000010
000000000000000111000000000111001001001100111000000010
000000001010000000100000000000101010110011000000000000
000000000000000000000110100001001001001100111000000000
000000000000001011000100000000001000110011000000000100
000000000000000000000000000101101000001100111010000000
000000000000000000010000000000101010110011000000000000
.logic_tile 3 26
000001000000001000000011100001000000000000001000000000
000000100000000011000010000000101100000000000000010000
000000000001001011100011100001000001000000001000000000
000100000000100011100011000000101011000000000000000000
000000001110100000000000000101000001000000001000000000
000000000001000001000000000000001100000000000000000000
000010100000001000000000010001000001000000001000000000
000000000000001101000010110000001010000000000000000000
000000000000001000000000010001100001000000001000000000
000000000000000101000010100000001001000000000000000000
000010000000001000000000010001100000000000001000000000
000000000000000101000011100000001110000000000000000000
000000001110001000000000000001100000000000001000000000
000000000000000111000000000000101101000000000000000000
000100000000000000000000010011100001000000001000000000
000000000000000000000010100000101111000000000000000000
.logic_tile 4 26
000000000000000001100010000000011000000011110001000000
000000000000000000000011100000000000000011110000000000
111000000000000011000000000101001100111111000000000000
000000000000001001100010001011011010101001000000000000
110000000000001111100111100000011100000011110000000000
110000000001000011100010000000010000000011110001000000
000000000000000000000011101101111001110011000000100000
000000000000010000000111011101101000000000000000000000
000000000000001000000011100000001010000011110000000000
000000100010001011000010010000010000000011110001000000
010000000000000011000111000101001000100000000000000000
010000000000000000000100000001111001000000000000000010
000000000000000000000010000000011010000011110000100000
000000000000000000000000000000010000000011110000000000
000010000000000000000000000001101101011101000100000000
000000000000100000000000000000101100011101000000000111
.logic_tile 5 26
000000000000011000000000000000011100000011110001000000
000000000000001111000010100000000000000011110000000000
111000000000000000000000000000011010000011110001000000
000000000000000000000000000000010000000011110000000000
111010100000000000000010000011111100111111000000000000
100001000000000000000100001101101100101001000000000000
000000000000001000000010000001001101111111000010000000
000000000000000001000000001111001100101001000000000000
000000000001010011100000001111101101110011000000000000
000000000100001111100000000011101110000000000000000000
000100000000000001000010000000011110000011110000100000
000000000000000111100100000000000000000011110000000000
000000000000000000000000010101111100100001010000000000
000000000000000000000011011001011011000000000000000000
110000000000100011000000001000000000000000000100100000
000000000001000000100010001011000000000010000000000000
.logic_tile 6 26
000000001100000000000111000000001001001100111001000000
000000000000000000000110110000001001110011000000010000
000000000100000101000000000000001001001100111000100000
000000000000000000100010110000001100110011000000000000
000000000110000101000000000000001000001100111010000000
000000001010001101100000000000001001110011000000000000
001000000001000111000010100000001001001100111000000000
000000000000000000000100000000001000110011000010000000
000010100000000000000000000000001000001100111000100000
000001000100000000000000000000001010110011000000000000
000000000000000101000000000000001000001100111000000001
000000000000000000100000000000001010110011000000000000
000000000000000000000000000000001001001100111000100000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000101101000010111110000000010
000000000000000000000000001001000000010100000000000000
.logic_tile 7 26
000000000101000001000011000101111011001011100000000100
000000000000000011100010000000011011001011100000000000
111000000000000011100111110101011000001011100000000000
000000000000001001100011110000001001001011100010000000
110100000000000111100000010001001011111001010010000000
110100001101000001100011100000001100111001010000000100
000000000000001011100011000101001000001011100000000000
000000000000000111100111100000011101001011100010000000
000100000000000011100111000101011001010110110100000000
000100000000000000000000000000101001010110110000100100
000000000000001000000000000000000000000000000100100000
000000001100000111000000000011000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000001100010000000100000000000000000000000000000000
010010100000000000000000000001011011010110110100000000
000001000000000000000000000000001001010110110000000010
.ramt_tile 8 26
000100000110000000000000000000000000000000
000101000000000000000000000000000000000000
000010001110100000000000000000000000000000
000001000000010000000000000000000000000000
000000100101000000000000000000000000000000
000001000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100100100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000010000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 26
000000000000001000000111110000000000000000000000000000
000000000000001011000111110000000000000000000000000000
111010000000000001000010001011111110010110000000000000
000000000000000000000100000101001010111111000001000000
010000000000001000000011100011111010010110000001000000
110000000000000011000000001001011101111111000000000000
000000000000001000000011000000000000000000000000000000
000000000000000111000110000000000000000000000000000000
010000000000000000000111100111111001001011100001000000
010001000000001001000111100000111011001011100000000000
000000000000000001000000000011101100001011100000000000
000000000000001001100011010000101101001011100000000100
000010000000000000000000000001101000011101000100100000
000001001000000000000000000000011000011101000000000100
001000000001000111100000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
.logic_tile 10 26
000000000111010011100000000001001110111001010001000000
000000001100100000110010000000001111111001010000000001
111001000001100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
010001000000000000110000000000000000000000000000000000
000000000000000000000000000011001101111001010000000000
000000000000000000000000000000101110111001010001100000
000000000000000111100000010000000000000000000000000000
000000000000001111000010110000000000000000000000000000
000010000000001000000110100011101100111001010000000000
000000000001001101000100000000001100111001010001000000
000000000000000000000111100000000000000000000100000000
000000000000001111000000000101000000000010000010000000
010000000100101000000000001000000000000000000100000000
000100000001010111000000001011000000000010000010000000
.logic_tile 11 26
000000000000000111000011011000000000000000000110000000
000010100000000000000011010011000000000010000000000000
111000000001010000000000000000000000000000000110000010
000000001010000000000000000011000000000010000000000000
110000000001010000000110101000000000000000000101000000
010010001001100101000000001011000000000010000000000000
000000001010000000000000000000000000000000000101000010
000001000000000000000000000001000000000010000000000000
000000000000000011000000010000000000000000000100000000
000000101000000000000011001001000000000010000010000001
001100000000001000000000010000000000000000000110000000
000000000000000011000011011001000000000010000000000000
000011001010010000000000000000000000000000000100000001
000001000000000000000000001101000000000010000000000000
010100000000000000000000000000000000000000000101000000
000010100110000000000000000101000000000010000000000000
.logic_tile 12 26
000000000110000101100110100001000000000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000100000000000000111101000001100111000000000
010011000001000000000000000000001111110011000000000100
000100000100001111000000010101001000001100111000000000
000110000001000101000010100000000000110011000000000010
000000100000100101100110100101101000001100111000000010
000000001000010000000000000000100000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000001101011000000000000101101000001100111000000000
000000000000100111000000000000000000110011000000000100
000100000000000000000000010101001000001100111000000100
000100001000000000000010100000100000110011000000000000
000000000001000011000000000011101000001100111000000000
000000000000100000100000000000000000110011000000100000
.logic_tile 13 26
000000000000000011100000000000000000000000000000000000
000000001010000000100000000000000000000000000000000000
111000000000000011000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000011100110000000011110000011110000000000
110000000000000000110000000000010000000011110000000000
001000000000100000000110000000011110111100110000000000
000000000001010000000000000000001000111100110000000000
001000000010100000000000000000000000000000000000000000
000000001010110000000000000000000000000000000000000000
000001100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011100001010000101100000000101011011101001000100100000
000000000000000000100010000000011000101001000000100000
.logic_tile 14 26
000011000000011111100110011001101110010110100000000000
000001000000001111000011001001111010000001000000000010
111000000000001111000111100101101100000010000001000000
000010100000001011000110100000101101000010000010100000
010000000000001111100000010001101000111111000000000010
000000000000000111100011001111011110101001000000000000
000000000001011000000011101001001100111111100000000000
000000100000001111000010101111011010010110000000000000
000000000010100000000111111011101110010110100000000000
000100101110010111000011001001111010000001000000000100
000010000000001000000011101001101101010110100000000000
000010001010001011000100001101011010000001000000000000
000000000110101001000110110111001011110110100100000000
000000000110000111100011000000011110110110100010000000
110000000000000111010111100111101000110110100100000000
010000000000000000100010110000111000110110100010000000
.logic_tile 15 26
000101000000000000000010000111100000000000001000000000
000111000000000111000110000000101111000000000000000000
000000001111010000010000010011001000001100111000000000
000000000001100111000010100000001001110011000000000010
000000000000001000000000000101101001001100111000000000
000000000000001111000000000000101011110011000000000010
000100000000000000000110100111101000001100111000000000
000101000000100000000011100000101010110011000000000000
000010100000001000000111000111001001001100111000000000
000001100100001011000100000000001001110011000000000000
000000000110000000000000000001001001001100111000000010
000000000000000000000000000000001110110011000000000000
000000001000010000000111110111001001001100111001000000
000000000000001111010110110000101000110011000000000000
000110100000000000000011100001001000001100111000000010
000100000000001101000010000000101101110011000000000000
.logic_tile 16 26
000000000000000011000011100001000001000000001000000000
000000000000000000100100000000101111000000000000000000
000000000000000111000010000101001001001100111000000010
010010000001010000000100000000001110110011000000000000
000000000000000101100000000111001001001100111000000100
000000100000000000100000000000001101110011000000000000
000000000000000000000011000011001001001100111010000000
000000001000000000000100000000001100110011000000000000
000010100001001000000000010001001001001100111000000010
000001000110100111000011100000001100110011000000000000
000000100110001111000000010011001001001100111000000010
000000001101010111100011100000101000110011000000000000
000010000001010000000110110111001000001100111000000000
000101000000000111000111110000101111110011000000100000
000100000000100000000110100101101001001100111000100000
000100000000011011000000000000101001110011000000000000
.logic_tile 17 26
000000001001010011000110010101011110010110100000000000
000000000000100011100010001111001110000001000000000001
111001000000000011100111110001101100000110100000000000
000000000000000011100111111011111100001111110000000000
011010100000011001100000010011111011101000010000000000
000000001000001011000011100000111010101000010000000000
000100000010000011000000011011011100111111100000000000
000000000011000000100011110001011011010110000000000000
000001000001000111000011110011101001111111000001000000
000110000000001011000111110001011100101001000000000000
000011100000000001000011100001011000010010100010000000
000001100000000001000110010000101000010010100000000000
000011000111010011100111100001111110010110100000000000
000010000110000000100100001111101110000001000000000100
000001001010000000000111100101011111010110110100100011
000010100001001001000000000000011001010110110000000000
.logic_tile 18 26
000100000000001101000111000101101101101000010000000000
000100001010000011000011010000111001101000010000000000
111000000000001111100000001011111010101000010001000010
000001001000101111000011010011001100111101110000000010
110000000000001101000111011001001001100000000000000000
010000000000001001000011000111011000000000000000000100
000011000100110001100110100101001011100000000000000000
000011001101111101000110000000011000100000000000000000
000010000000100011000111100111011110010010100010000000
000000000001001001000011100000011001010010100000000000
000000100000011011010000000000001100000000110000000000
000000000000000101000000000000001010000000110000000000
000000100000011001000110000101101110000000010100000000
000000000000100001000010000001011111000000000000000100
000001000000000001000000010101101110001011100110000000
000010000000000000000011000000101011001011100000000000
.logic_tile 19 26
000001000001010001100110011101101011000010000000100000
000000000000011101000010000111001011000000000000000000
111000000000000001100110010001011101010110100001000010
000000000000000000000011011001001101000000010000000000
000000000000000000000111010101011000100010110000000000
000100000000000001000011110000101111100010110000000000
000010100000001000000110000000011001000011000000000000
000011100000000001000000000000011001000011000000000000
000000100000100000000111100000000000000000000100000000
000000101101001001000000001101000000000010000000000000
000100000110101000000010000011001000100010110110000011
000000000000010011000100000000011101100010110000000000
001000001000010000000111000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000101100000000000000000000000000100000000
000000000000000000100000000001000000000010000000000000
.logic_tile 20 26
000100100000000001000011000000011000000000110010000000
000010000110100000100011100000001011000000110000000000
111100000000000111000000010000011010000000110001000000
000100000100001001000011010000011001000000110000000000
010000000001001000000011000000011100000000110000000000
010000000110000001000000000000011011000000110000000000
000000100010010111100111010000001110000000110000000000
000001000000100000000011010000011001000000110000100000
000000000000000000000010011011101010101000010011000000
000000000000001011000010001001001100111101110000000000
000000000000100001000111001111101100101000010000100000
000000000001000000100000001101111000111101110000000000
000000000000000000000011001000000000000000000101000000
000000001100000000000000000101000000000010000000000000
000000001010100000000110000101011000011101000110000001
000000000001000000000100000000101101011101000000000000
.logic_tile 21 26
000000000000000001000011101111101110010110100000000000
000000000000000000100000001101101100101111110000000000
111001000000000000000111000011101110101001010000000000
000000000000000011000100000001011100010000000000000000
000000000000001111100110010011111100100010110000000000
000000000000000001000010000000011101100010110000000000
000001000101110001100111010000011001000000110000000000
000010100000000011000110000000001001000000110000000101
000110000000100111000000010011111010100010110000000000
000101001111110011000011000000011010100010110000000000
000000000000001111100110000111001010010110100000000000
000000000000000001100000001101111100001001010000000000
000001000000001001100011001001011010011111100100100000
000010100000000011000100000011101110101001000000000001
000000000000100000010000010000011010111111000101000000
000000000001000000000011000000001010111111000000000000
.logic_tile 22 26
000001000001011000000010010000000000000000000000000000
000010100000100011000111110000000000000000000000000000
111000000000000001100000000000000000000000000000000000
000000000010001111000000000000000000000000000000000000
010010001011010000000000010101001110100010110000000000
010001001100101001000011000000101000100010110000000001
000000000110100000000000000000000000000000000000000000
000010101011010000000000000000000000000000000000000000
000010101000100000000000001001111101101001010000000000
000001000001000001000000000111001101000010000000000000
000000000010000101000000000011011000000000010000000000
000000000000001011000010000000001010000000010000000000
001010000000000000000000001000000000000000000100000000
000000000000001011000000000011000000000010000000000001
011000000000010111100000000000000000000000000100000000
000000000000000000100000001001000000000010000010000000
.logic_tile 23 26
000000000001000000000000010101101010000000010000000000
000000000001111001000010000000111100000000010000000000
111000000010000011100000010000000000000000000000000000
000000000000100000100010000000000000000000000000000000
000010100000001111100110010101011111010100100000000000
000000001110000001110011110000001010010100100000000000
000000001110001101000000010101011001100010110000000000
000000000000000001100010000000011110100010110000000000
000010000000001000000000000000011100000011000000100000
000010000000000011010000000000001000000011000001000000
000000000010000001000000001000000000000000000100000000
000000000000100000000000000001000000000010000001000000
000000000001000000000000000111011010011111100100000000
000000000000000000000011101101101001101001000010000000
001001000000001000000000000000000000000000000000000000
000010000000000011000000000000000000000000000000000000
.logic_tile 24 26
000000100000011001000111111001011010000010000000000000
000001000000001111000111111001111100000000000000000000
111000000000000000000000000000001010110000000001000000
000000000000000000000010010000011010110000000000000000
110000000000001000000111000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000001111100000010000001011110000000001000000
000000000000000001100011010000011010110000000000000000
000000000000001000000110101001011010000000000000000000
000100001010000111000100001001111100000010000000000000
000000000000000000000000000001001000101001110110000000
000000000000001001000000000001011101000000010000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000010101101001101001110101000000
010000000000000000000011100001011111000000010000000000
.ramt_tile 25 26
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000001000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 26
000110000001000000000000000101111001000000010100000000
000001000000000000000011010000101101000000010010100110
111000000000000011100000000001011011000000010100000000
000000000000000000100000000000101111000000010010000001
010000000000001011000000001101101011000000010100000001
000000001110000111100000000101101101000000000010000000
000000000000000011100000001001001011000000010110000001
000000000000000000100011000001101111000000000010000000
000000000001010000000000000000000000000000000000000000
000100000110100000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
.logic_tile 27 26
000000001100001001100110000000001110111100110100100000
000000000000000001000010000000001000111100110000100000
111000000000001001100000000000011010111100110100000000
000000000000000001000000000000011000111100110001100000
110000001111010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000000100000000011000000001110111100110100000100
000000000001000000000100000000011001111100110000000001
001001000001010000000000010000011101111100110100000000
000000000000100000000010110000001000111100110000000100
001000101100100111000000000000001001111100110100000100
000001000001010000100000000000011000111100110000000000
000000000000000000000010100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 26
000000000000001001100110010000011100111100110100000000
000000000000000001000010000000001000111100110000000010
111100000000001001100111010000001110111100110100000000
000000000000000001000110000000001000111100110000100001
010000000000000000000111100000011000111100110100000000
110000000000000000000100000000011001111100110000000010
000000000000000101000000000000011010111100110100000000
000000000000000000100000000000001001111100110000100010
000000000000000000000000010000011111111100110100000000
000000000000000000000011010000001000111100110000000010
000000000000000001000000000000001101111100110100000000
000000000000000000100000000000011000111100110000000010
000000000000000011000000000000011111111100110100000100
000000000000000000100000000000011001111100110000000000
110000000000000000000000000000000000000000000000000000
000000000000001011000010100000000000000000000000000000
.logic_tile 29 26
000000000000110111000000011011011100000110100000000000
000100000000011001100010000011111010001111110000000010
111000000000000000000010100000000000000000000000000000
000000000000000000000110010000000000000000000000000000
110000000000000111100000000011001101000110100000000000
100000000000000000000000000001101111001111110000000000
000001000000100000000010001011001100000110100000000000
000010000001011001000100000101101000001111110000000010
000000000000010111100111110000000000000000000000000000
000000000000000001100111110000000000000000000000000000
000000000000000000000111100001011001001001010000000000
000000000000001001000000000000111101001001010000000010
000000000000000000000110101011001100000110100000000000
000000000000000000000000001101101111001111110010000000
110000000000000000000110101000000000000000000100000000
000000000000000000000000001001000000000010000000000010
.logic_tile 30 26
000010000001001001100110010000001000001100111100000000
000001000000100001000010000000001000110011000000010001
111010100000001001100110010000001000001100111100000001
000000000000000001000010000000001000110011000000000000
010000100011010000000000000000001000001100111100000000
100001001100100000000000000000001001110011000000000001
000000000000000000000000000000001000001100111100000000
000000000110000000000000000000001001110011000000000000
000010100011010000000000000000001001001100111100000000
000001000000100000000000000000001000110011000001000000
000000100011000000000000000000001001001100111110000000
000001000010100000000000000000001000110011000000000000
000000100000000000000000000000001001001100111100000001
000011001010010000000000000000001001110011000000000000
010000000001100000000000000000001001001100111100000000
000000000111000000000000000000001001110011000000000000
.logic_tile 31 26
000000000000000001000111000111011000000110100000000000
000010100000000000100100001011111111001111110000000000
000000000000001001100011110101011001000110100000000100
000000000000001111000011111101001100001111110000000000
000000000000001111100000010001101101001001010000000100
000001000000000001100011110000001000001001010000000000
000000000000000000000000001101011000000110100000000000
000000000000001001000011011011001101001111110000000010
000000000000000101100110100101011011001001010000000010
000010001110000000000011100000011000001001010000000000
000000000000000101100111000101011001000110100000000000
000000000000000000000000000001011010001111110000000000
000000000001001000000110000111111111001001010000000010
000000000000001111000111110000011000001001010000000000
000000000000001000000000000101011000000110100000000010
000000000010000111000010011001001110001111110000000000
.logic_tile 32 26
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000110000
111000000000001001100110010000001000001100111100000000
000000000000100001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000001000000
000000000000100000000000000000001000001100111100000000
000000000001010000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000100000
000100000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000001000000
010000000001000000000000000000001001001100111100000000
000000000000100000000000000000001001110011000010000000
.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 27
000000000000000000000011100000000000000000000000000000
000000000000001001000100000000000000000000000000000000
111000000000000000000000010101111010000011000010000000
000000000000000000000010001001101100000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000111000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001110000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000011000000011110001000000
000000000000000000000000000000010000000011110010000000
001000000000000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000010000000
110010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 2 27
000000000000000000000110100011001000001100111000000000
000000000000000000000100000000001011110011000000010010
000010100000000111100000000111001000001100111000000100
000001000000000000100000000000101001110011000000000000
000100000000101011000011000011101001001100111000000100
000100000011000111100011000000001010110011000000000000
000000000000001111100111110011001000001100111000100000
000000001110001111000110110000101011110011000000000000
000000000000000001000000000001101000001100111010000000
000000000000000000100011100000001010110011000000000000
000000000001010011100000010011101001001100111000000010
000000000000100000100011000000101011110011000000000000
000000000000000111000110100101101001001100111001000000
000000000000000000000100000000001011110011000000000000
000000000000000000000000000111001000001100111000000010
000000000000000000000000000000001010110011000000000000
.logic_tile 3 27
000000000000001011100000000111000001000000001000000000
000000000000001011100011010000101000000000000000010000
000000000000100000000000010001000001000000001000000000
000100000001010011000010110000001010000000000000000000
000000001000000111000000000001000000000000001000000000
000010000000000000000011100000001101000000000000000000
000000000000001000000111000101100000000000001000000000
000000000000001101000100000000101101000000000000000000
000000000000100101100110100101000000000000001000000000
000000000001000000000010100000101001000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000001000000000000001100000000000000000000
000100001010001000000000010111100001000000001000000000
000000000000000101000011000000101001000000000000000000
001000000000000000000000010011100000000000001000000000
000000000000000000000010100000001110000000000000000000
.logic_tile 4 27
000000000000100011100111010000011110000011110000000000
000000000000000000000110110000010000000011110001000000
111000000001000001000000010000011010000011110001000000
000000000000100001000011100000000000000011110000000000
010000000000010111100000000001001111011111110000000000
010000000000000011100000000111011101111111110000000100
010000000001000101000111110000011100000011110001000000
010000000000000000100110000000000000000011110000000000
010000000000000000000000010001011010110011000000000000
010000001100000000000010111111111010000000000000100000
000000100000000101100000000001111001110100010110000000
000100000000001001100011000000011100110100010000000000
000000000000001101100010000001101010011101000100000000
000000000000001101000110100000001101011101000001000000
000000000000000000000000010001111010011101000111000000
000000000000100000000011010000011110011101000000000000
.logic_tile 5 27
000001000000100000000000000000001100000011110001000000
000010001011001101000011100000010000000011110000000000
000001000000000001000010011001101010100000000000000000
000000100000000000100110001101111011000000000000000000
000000000000001001000010100101001111110011000000000000
000000000010001011100110100011001101000000000000000000
000001000000000000000111001101001001110011000000000000
000000100000000000000110100011011000000000000000000010
000000000000001000000010000000011000000011110000100000
000000000000000011000100000000000000000011110000000000
000000000000101101000000000000011010000011110000000000
000000001000001011100011000000010000000011110000000000
000000000001001000000000010111011001100001000000000000
000000000000100111000010000001111100000000000000000000
000000000000000000000000000000001100000011110000100000
000000000000000000000000000000000000000011110000000000
.logic_tile 6 27
000000000000000000000000000000011000000011110000000000
000000000000000000000011000000010000000011110000000000
000000000000001000000111100000001100000011110000000000
000000000000001011000000000000010000000011110000000000
000000000000000000000000000000001110000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000110000000011110000000000000000000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000010000001110000011110000000000
000000000000000001000010110000010000000011110000000000
000000000000100000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000000
.logic_tile 7 27
000100100000101000000000000001111100111001010010000000
000000000001011011000000000000001110111001010001000000
111000000000000111100011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010010000000000000000011111101111100010110000000000000
110000001000000000000010001011011000111111000000000000
000000000000001101100011100000000000000000000000000000
000000000000000111100100000000000000000000000000000000
000000000000000111000000000000001110000011110000100000
000000000000000000100000000000000000000011110000000000
000000000000000001000011010101111010010110110100000000
000000001100001111100011100000011100010110110000000001
000010000001001011000000000101011001010110110100000010
000000000000000011100000000000111100010110110000000001
010000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.ramb_tile 8 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000001000000000010000000000000000000000
001001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 27
000010000000001000000000000111000001000000001000000000
000001000000001001000000000000001101000000000000000000
000000000110000000000011010011001001001100111000000000
000000000010000000000111110000101010110011000000000000
000000000000000000000000000001101000001100111001000000
000000000000000000000000000000100000110011000000000000
000000001010010000010000000011001000001100111001000000
000000000110001011000000000000000000110011000000000000
000100000000001000000000010111001000001100111000000000
000101000000000111000011100000100000110011000010000000
000000000001000000000111010001001000001100111000000000
000000000000100000000011000000000000110011000010000000
000000000000000000000000000011101000001100111000000000
000001000010000001000011110000100000110011000000000001
000000000000000000000000000001101000001100111000000000
000000000001010000000000000000100000110011000000000001
.logic_tile 10 27
000000000001010101100000011011001110010110000000000000
000000000000100000000010000011011100111111000000000000
111001001100001011100010001001101110010110000001000000
000100000000000011100100001111001010111111000000000000
110000000000000011100111001011001111010110000000000000
110000001010000101000010001011011010111111000000000000
001000000000000001000011000101001011111001010000000001
000000000000000000000000000000011001111001010000100000
001000000010001011100010010001101011010110110100000000
000000000000001101000111110000011111010110110000100000
000000000000001000000000000001001100010110110101000000
000000000110001111000011110000111000010110110000000010
000000001110001111000010000111001011010110110110000001
000000000000000001000011100000011011010110110000000000
010100000001000000000011100000000000000000000101000000
000100000010100000000010101011000000000010000001000000
.logic_tile 11 27
000000000000101001000000010000011101110000000000000000
000000000000010001000011110000001000110000000000000010
111000100000011111000000011101101100010110000000000000
000001000100000001000011000101101010111111000000000000
010000000000001011100011100000000000000000000101000000
110000000000001011000011010101000000000010000000000000
000000001000010000000111101000000000000000000101000000
000000000000001101000100000111000000000010000010000000
000010100000000000000000001001100000011001100100000000
000000000000001111000000001101001000110000110000000100
000010000010100001000000000000000000000000000100000000
000000000000000000100000000001000000000010001010000001
000000000000000001100000000000000000000000000100000100
000000000000000000000000001001000000000010000001000000
010011100011001000000000000111011000010110110100000100
000011100110101101000000000000011011010110110000000000
.logic_tile 12 27
000000000000000000000110100001001000001100111000000100
000000000000000000000000000000100000110011000000010000
000001000001110000000111100011101000001100111000100000
000010100001110000000000000000100000110011000000000000
000000000000000000000000010101001000001100111000000001
000000000000100000000010100000100000110011000000000000
000000000000000101100000010111101000001100111000000000
000000000000000000000011000000000000110011000000000010
000000000000000000000000000001101000001100111000000010
000000000000000000000000000000100000110011000000000000
000001000001010000000000010111001000001100111000000000
000010100000000000000011010000100000110011000000100000
000000000000000000000011000101101000001100111000000010
000000100000000000000100000000100000110011000000000000
000110101010100001000000000101101000001100111000000000
000000001000000000100000000000000000110011000000100000
.logic_tile 13 27
000001000000010000000000001001111100111111100000000000
000000000100010000000000001001111101010110000000100000
111001000000000000000011110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000010001100111000000011011000000110000000100
000010100001000000000100000000001100000000110001000100
000011000000011000000000010000000000000000000000000000
000000100000000111000011100000000000000000000000000000
000000000000000001000010000101101101111101110000000010
000000000000000000100000000000101101111101110000000000
000000000000000000000000001000000000000000000100000110
000000000000000000000000000101000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 27
001000000000000001100011101101001111111111000000000010
000000000000000111000011111111001011101001000000000000
111010101111001101000010011001011000010110100000000000
000000000010001111000111010101011001000001000000000000
010000000101011011000010010011011100000110100000000000
000000000000001011100010001001011011001111110000000000
000000100001011011100110111001101111111111110100000001
000001000110000011000111000001001101111001010000000000
000010100000001001000000011011111100110000000110000000
000000000001001011110011110011011010110110100000000000
000000100000110011100111000001111101111111110101000000
000000001110011001100110010001011101111001010000000000
000110100010001111000011100111111001111111110101000010
000001000000001101000100000011011110111001010000000010
010010000001011111100110100011001111111111100101000100
110010101010101011100000001101111011101001010000000000
.logic_tile 15 27
001010000000000000000000000111001001001100111000000000
000001000000000000000000000000001111110011000000010001
000010100000011011100110100101101000001100111000000100
000010101100001011100000000000101101110011000000000000
000111100000100000000011000011101000001100111010000000
000100000000000000000000000000101110110011000000000000
000001000010000101100111000011101001001100111010000000
000000001010000000000010000000001001110011000000000000
000000000000000111000010100111101001001100111000000000
000000100000000000100100000000101010110011000000000010
000010101110100000000011100101001001001100111000000000
000001000001000001000000000000101011110011000010000000
000000000000000101000000000011001001001100111001000000
000101000000000111110000000000001110110011000000000000
000000000000000011100010000001101001001100111000000000
000000000000000000110110000000001000110011000000000000
.logic_tile 16 27
000100100000001000000000000111001001001100111000000000
000100000000001111000011010000001111110011000000010010
000000000001101101100000010101001001001100111000100000
000000000000010011100010110000101000110011000000000000
000000000000000111000111100011001000001100111000000100
000001000000000011000111000000101010110011000000000000
000001000001000000000011010101101000001100111000000100
000010001101010000000111000000101011110011000000000000
000000100001000000010011100011101001001100111000000010
000111000100100000000000000000101001110011000000000000
000000000001010111100010000001001001001100111000000010
000000000000110000000100000000101011110011000000000000
000000000000000000000000000011101000001100111000000010
000000000000001001000000000000001000110011000000000000
000000000000010000000011100001101000001100111000000000
000000001100100000000000000000001010110011000000100000
.logic_tile 17 27
000000000000011001000011100001001100111111100000000000
000000000000111101100110010011101000010110000010000000
111000001110010011000000010111001011111111000001000000
000000000110001111100011001111011010101001000000000000
111000001010000001000110010011001101111111100000000000
010100000111000000000010000011101110010110000000000000
000000100000000111000000000001101001111111100000000000
000001000000000011000010000111111000010110000000000000
000100000001011001000111111101101010111111000000100000
000100100000000011100111111011111010101001000000000000
000000001010000000000011111111011001111111000000000000
000000001001011001000011101111001010101001000000000000
000000001010001111100111010000011100000011000110000000
000010000000000011100011100000011111000011000000000000
000000100000000011100000010011111010011101000100100000
000000101010000000110011110000001000011101000000000010
.logic_tile 18 27
000000100001001000000010011111001101000000000000000000
000001000110100001000011111101001100000010000000000000
111000000000001001000000000101001101010010100000000000
000000000011010011100010010000111101010010100000000000
010000000000001001100110000101011011000000010000000001
000000001111110001000010100001111010000000000000000011
000000000000000001100010000111001100101000010000000000
000000000000100000000111100000001101101000010000000000
000000000000100111000010010000001011110000000000000001
000000000000001111100111110000001010110000000000000000
000000100010011011100111010111001001000000000000000000
000010100000000011100111101001111000000010000000000000
000100000000000111000010001011111111110000000101000000
000000000000010111010000001001011110110110100001000000
010000100000001101100000010101011101110110100100000100
010001000000000101000011100000011110110110100000000010
.logic_tile 19 27
000000000000001001100011110001101101000000000000000000
000000000000000011100111110001101111000010000000000000
111001001000001011100010000000011010000000110000000000
000011000000001111100100000000001000000000110000000000
010000000000001101000111010011101101010010100000000000
110000000001010011100010000000111010010010100000000000
000000000000000111000000000011101010101001000000000100
000000000000000000000000000101101011111111010010000000
000000000010001001100010000111011110011101000100000000
000000000000001011000000000000011001011101000000000001
000000000110000000000011000011111001001011100100000000
000000000000001001000110010000001000001011100000000100
000001000001010000010010100111101000110110100100000000
000010100000101001000110000000011111110110100001000001
000010100000000000000010100011101100011101000100000000
000000000000000011000010000000001111011101000001000000
.logic_tile 20 27
000110100000000011000011100101111000100010110000000000
000101000000000000100011100000111001100010110000000000
111001001100101011100011110001101101111000100000100000
000010000001001111000111000000011000111000100000000000
110000000000000111000010111101101110011101000000000000
110000000000000111100111001011011011111111110000000000
000000000010001001000011010001101010100010110010000000
000000000000001011100111000000101010100010110000000000
000000000000101011000000011101011101101000010000000000
000010000000001111100010000001101110111111110000000110
000000000000000011000111110011111010000000000000000000
000000000000001001100110110011001001010010100000000000
000001100000000000000111100001011100010110110100100000
000000001000000000000011110000011100010110110000000000
000000000110000001100111110101111111010110110101000000
000000000000000000000111110000111111010110110001000000
.logic_tile 21 27
000000001000001001000010110111001001010110100000000000
000000000001000101100011000001011011001001010000000000
111010000001011001100010111011101011010110100000000000
000000000000100001000110000001111110001001010000000000
000000000000000111000010110001001011010110100000000000
000000000000001101010011001001001010101111110000100000
000001000000000001000010001011001010000000000000000001
000010000000000111100100001001101010000110100000000000
000001000000001011100000000111011101010110100000000000
000000100000000001100010011011101110101001000000000000
000000000110010111100111110011111001100010110000000000
000000000000101001110011000000011101100010110000000000
000101000000000001100000000101001101101001010110000110
000010000000001011000010000111101000111111100000000000
000100000000001111100000000000001101111111000100100000
000000000000000011000000000000001010111111000010100000
.logic_tile 22 27
000000000000000000000111110111111100100010110001000000
000100000000000000000110000000011100100010110000000000
111010100000101111000111010000000000000000000000000000
000000000010000111000011010000000000000000000000000000
000000000000001000000111100101001000100000000000000000
000001000001010001000110010000111101100000000000000000
000000000000001001110000010101011011100001010000000000
000000000000000001000010000000101000100001010000000000
000000000000001000000000010111111011100010110000000000
000000000000000111000011110000011001100010110000000000
000001000010000000000110001011011000010110000000000000
000010000100100000000000001001101110111111000000000000
000000100000010101100110000101101110111111010110000110
000101000000000101000000001001001110010110100000000000
000000000100001000000000000111001110101011010100000010
000010000000001011000000000000101010101011010000000001
.logic_tile 23 27
000010100000001001100011100000001001110000000000000000
000001000000001111000000000000011100110000000001000000
111000000010000000000111000000011001000000110000000000
000100000000000101000000000000001111000000110000100100
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000000011100000000111011101100000000000000000
000010101010000101100010000000111001100000000000000000
000000000001011000000110000101111100100010110000000001
000000001100000001000010000000111000100010110000000000
000000100000000000000110001011001101010010100000000000
000001000000000001000011111001011010000000000000000000
000000000001010000010010000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000000000000000000101011010111111010100000100
000000000000100000000011111011001000010110100010000000
.logic_tile 24 27
000010100000000000000000011000000000000000000100000100
000001000110000000000011111011000000000010000000000000
111010000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000000000000010000000000000000000000000110000000
010000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000110000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001010000000100000000000000000000000000000000
011000001000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
.ramb_tile 25 27
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 27
000010000000000000000010010111000000000000001000000000
000001000000000000000010000000000000000000000000001000
111000000000001001100110010000000000000000001000000000
010000000000000001000010000000001001000000000000000000
110000000000000000000000000000001000001100111101000000
110000000000010000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000100
000000000000000000000000000000001101110011000000000000
000100101000000000000110000000001001001100111100000000
000001000000000000000000000000001000110011000000000010
000000000010000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000100000
000000000000001000000111000000001001001100111100000000
000000000000000011000000000000001001110011000000100000
001000000000000000000000000000001001001100111100000100
000000000000000000000000000000001001110011000000000000
.logic_tile 27 27
000000000000001011100000011011111000000010000000000000
000000000000001111000011110101111111000000000000000000
111000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000011100111000000000000000000000000000000
010001000000000011000000000000000000000000000000000000
000000000000000111100000000000001100110000000000000000
000000000000000111000000000000001010110000000000000001
000010000000001011000000000011101101101001110100000010
000100000000000001100000000101001101000000010000000000
000000000010001011100110110000000000000000000000000000
000000000000000011100010110000000000000000000000000000
000000000000010011000110100111101100101001110100000010
000000000000000000100000000101001011000000010000000000
110000000000000000000000000001001111101001110100000010
010000000000001101000000000001001010000000010000000000
.logic_tile 28 27
000000000000000001100110010001011010000010000000000000
000000001010000000000010001011011001000000000000000100
111000000000000000000110000000000000000000000100100000
000000000000000000000000001111000000000010000000000000
110000000000000001100000000000000000000000000100000001
100000000000000000000000000101000000000010000000000000
000000000000001001100000001000000000000000000100000000
000000000000000001000010111001000000000010000000000000
000000000000000000000000001000000000000000000110000100
000000000000000000000011011011000000000010000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000011001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000001010000000000011010101000000000010000000000000
110000000000000000000000001000000000000000000100000100
000000000000000000000000000101000000000010000000000000
.logic_tile 29 27
000000000000000000000010000101001001001001010000100000
000000000000001001000111010000111110001001010000000000
111000000000001001100010110001011111001001010000000000
000000000000001111000010100000011100001001010000000010
110000000000000000000000001011111001000010000001000000
100000000000000000000011001001101011000000000000000000
000000000001010011000010110001101111001001010000000000
000000000000000000000010100000001100001001010000000010
000000000000000000000000000111101111000110100000000000
000000000010000000000010011011111010001111110000000010
000000000000000001000110001000000000000000000100100010
000000000000000000100000001001000000000010000000000000
000000000000000101100000000000000000000000000100000000
000000001100000000000010011001000000000010000000000000
110000000000000001000110101000000000000000000100000100
000000000000000000100010011101000000000010000000000000
.logic_tile 30 27
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000000
010000000000000000000000000000001000001100111100000000
100000000000000000000000000000001001110011000000000100
000000000000000000000000000000001000001100111100000000
000000001110000000010000000000001001110011000000000000
000000000000000000000000000000001001001100111100000001
000001000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000010000000000001000110011000010000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000001
010000000000000000010000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
.logic_tile 31 27
000001000000001011100010000001101100001001010000000000
000000000100001011000000000000001011001001010000000010
000000100000000001000111010000000000000000000000000000
000001000000000000100111000000000000000000000000000000
000001000000001111000011110101111000001001010000100000
000010100000000101000111100000011000001001010000000000
000000000000001000000000011101001011000110100001000000
000000000000000001000011011011101100001111110000000000
000000000000000011100000001111011010000110100000000000
000000000000000000000000001001011110001111110000000000
000000100000000001000011100001001011000110100000000000
000001000000000000100000001101001111001111110000000010
000000000010000101000000000001001010001001010000000000
000000000000001111000000000000101011001001010000000010
000010000001011000000000010001001011000110100000000010
000000000000000101000010100001001110001111110000000000
.logic_tile 32 27
000000000000001001100110010000001000001100111100100000
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111101000000
000000000000000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100100000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000010
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100100000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010001000000000000000000000000001001001100111110000000
000000100000000000000000000000001001110011000000000000
.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 28
000000000000100111100000000000000000000000000000000000
000000100001010000100000000000000000000000000000000000
111000000000000111100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110001000000000000000111100000011110000011110000000000
110010100000000000000000000000000000000011110010000000
010000000000000000000000000001101101011101000101000000
010000000000000000000000000000001000011101000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000001101010011101000101000000
000000000000000111000000000000011000011101000000000000
.logic_tile 2 28
000000000000000111100110100001001000001100111000000000
000000000000001101100011000000101000110011000000010000
000000000000001000000111000011001000001100111000100000
000000000110001101000100000000101011110011000000000000
000000000000001000000000000011001001001100111000000100
000000000000001111000010110000101000110011000000000000
000000000000000101100110110101101000001100111010000000
000000000000000000100011000000101000110011000000000000
000000000000000000000111010101101000001100111000000000
000000000000000000000011100000101001110011000000100000
000000100000000011100000000011101001001100111010000000
000001000000000000100011110000101001110011000000000000
000000000000000000000000000011101001001100111000000000
000000000000000000000000000000001010110011000000000001
000000000000000111000000000111101000001100110000000000
000000000000000000000000000000001010110011000000000001
.logic_tile 3 28
000000000000000000000000000101000000000000001000000000
000000000000000000000011000000101100000000000000010000
000000000000000011100110010011000000000000001000000000
000000100100000000000110110000101111000000000000000000
000010000000000000000000000001100001000000001000000000
000001000000000000000011010000001011000000000000000000
000001000000000001100110100001000001000000001000000000
000010100000000000100100000000101110000000000000000000
000000000000100101000000000011100000000000001000000000
000000000000001101100010000000101111000000000000000000
000000000000000111000010010011100000000000001000000000
000000000000000000100111110000101100000000000000000000
000010100000100000000110100001100001000000001000000000
000001000001010000000010110000101001000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000001111000000000000001100000000000000000000
.logic_tile 4 28
000000001100000000000010110000001010000011110001000000
000000000001010000000111010000010000000011110000000000
111000000000000111100000011001011000111111000000000000
000010000000000000100011110101111011000000000000000010
110000000000000101000000000000011000000011110000000000
100000000000000000100010110000000000000011110000000001
000000000100000000000110000000001010000011110001000000
000000000000001101000000000000000000000011110000000000
000000000001010000000011100000011100000011110000000000
000000000000100000000000000000000000000011110001000000
000001000000000101100000000000000000000000000100000000
000000000000000000100000001011000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001101000000000010000000000001
110000000100000000000000000000000000000000000100000010
000000000000010000000000001001000000000010000000000000
.logic_tile 5 28
000000000000000000000000001101111000110011000000000000
000000100000000000000011101001101100000000000000000000
111000000000001001000000010000011000000011110001000000
000000000000100001100011010000000000000011110000000000
110000000000000000000000011011111100111111000000000000
100000000000000000000011010001101001000000000000000000
000000000000000000000011101101101001111111000000000000
000001000000001101000011010101111100000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000000111000000001001000000000010000000000000
000000000000000001100110001000000000000000000100000000
000000000000000000100100001111000000000010000000100100
000000000000000011000000000000000000000000000100000000
000000000000000000100000000111000000000010000000000010
111000000000000000000000010000000000000000000100000001
000000000000000000000010001101000000000010000000000010
.logic_tile 6 28
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 28
000000000000100111000000011011111110010110000000000000
000000000011000111000011101011101010111111000000000000
111000000001000111000000001111011100010110000000000000
000010100000100011100000000001101000111111000000000000
010000000001010001000111011011111110010110000000000000
110000000000100011000110001101101000111111000000000000
000000000001010000000011110111001101010110110100000000
000000001100100000000111100000011011010110110000100000
000100000000001000000000000000000000000000000100100000
000001000000000001000011101001000000000010000001000000
001000000000000000000010000011001100010110110100000010
000000000110000011000110000000011010010110110000100000
000000000001000001100010000101001111010110110100000000
000000000000000000000111100000111000010110110010000001
010000000000000000000000000000000000000000000000000000
000000001100000011000000000000000000000000000000000000
.ramt_tile 8 28
000010101010010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100001110000000000000000000000000000000
000100001110000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000001000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 28
000000000000000111100000000001001000001100111001000000
000000000000000001100000000000000000110011000000010000
000000000000001000000000000101101000001100111000000001
000000000000001011000000000000000000110011000000000000
000000000000000011100000010101001000001100111001000000
000000000000000000100011110000100000110011000000000000
000000000001000011000000000001101000001100111000000000
000000000000000000100000000000000000110011000001000000
000000000000000000000111000011001000001100111000100000
000000000000000000000100000000100000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000000111001000001100111000000001
000000000000000011000000000000000000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000100
.logic_tile 10 28
000000000001000101000011100101111110010110000000100000
000000000000001101100011100011011001111111000000000000
111000000000000101110000000000000000000000000110000000
010000000100000111000000000011000000000010000001000000
110000000000100011100011000000000000000000000101000000
110000000001000000000000000101000000000010001000000000
000000000000001001000000000001111110010110110100000000
000000001010001011100000000000011001010110110000000010
000000100000010011000000000001011100010110110110000000
000000000000100101100000000000011011010110110000000000
000000000000000000000010000001011111010110110110000000
000000000110000000010100000000011000010110110000000000
000000101100000000000111101000000000000000000100000000
000000000000000000000110010101000000000010000011000000
010000000000000000000010010000000000000000000110000000
000000000000000000000111001111000000000010000000000000
.logic_tile 11 28
000000000000100000000010000101000000000000001000000000
000000001001010101000110010000101000000000000000000000
000000000000000111000000010111101000001100111000000100
000000000010000000000011100000101010110011000000000000
000000000000101011100011100011001000001100111000000000
000111000000011111100011110000101100110011000000000001
000000001100101000000000010001001001001100111000000000
000000000001000011000011010000101010110011000000000100
000010000000000000000011100001001001001100111000000000
000001000000000111010100000000101101110011000000000000
000010101100000101100000000001101001001100111000000000
000100000000000000110011100000101100110011000000000001
000000000000000000000000000001101000001100111000000000
000000100000000000000000000000001010110011000000000000
000000000100100000000010000101001001001100111000000001
000100000001000000000100000000101011110011000000000000
.logic_tile 12 28
000010100000000111000000000001101000001100111000000100
000001000111011011000000000000000000110011000000010000
000000000000000011100000000001001000001100111000000100
000000000000000000010000000000000000110011000000000000
000000000000101000000000000001001000001100111000000100
000000000001000011000000000000000000110011000000000000
000000100101100000000000000011001000001100111000000000
000000000000000000000000000000100000110011000000100000
000001000001010000000000010101001000001100111000000010
000000000000110000000011110000000000110011000000000000
000000100000001000000000010011101000001100111000000010
000000000000000111000011010000000000110011000000000000
000000000001010000000000000111101000001100111010000000
000000000001100000000000000000100000110011000000000000
000001000000000000000000010011101000001100111000000010
000000100000000000000010010000100000110011000000000000
.logic_tile 13 28
000000000000001111100111000001011100111111100000000000
000000000000100111010110010111101011010110000000000001
111000000000001011100010000011001001111111000000000000
010000000000001101000110010101011111101001000000000000
010000100010100001000011000011011101111111100000000000
000001000000000011100110010111101011010110000000000000
000101000000000000000011100000000000000000000000000000
000010000000000000010010100000000000000000000000000000
000000000110001111100110100111011001111111000000000000
000000000000001101000100000001001100101001000000000000
000000000000000111100000001001101110111111100000000000
000100000000001001000011101101111100010110000000000000
000010000100001011100111100001111101111111100000000010
000000000000001101100100000111101000010110000000000000
110000000000000101100000000101011100111111110100000010
110000000000000000100010010001011011111001010010000000
.logic_tile 14 28
000000000000001111100011101011111000111111000001000000
000000000000000011000110010001001111101001000000000000
111001001100000101100111000011011110110000000100000000
000000100000001001010100001011001110110110100011000000
010000100100000000000000000011011111111111110100100000
000001000000100000000000000001001110111001010000000000
000000100000000000000111101011011111110000000100000010
000010100000000001000110011111001001110110100000000000
000000000000001011100111101011011011111111110100000010
000001000000000011000000001011001110111001010010000000
000001000000000111000111101011011110110000000100100000
000010100000000111000110001011001001110110100000000010
000000001110000011100010010011011011111111110100000010
000000000000000001000011001001011110111001010010000000
110000000000000001000000000111011010111111110100000000
010010100000001001100010010001011111111001010010000010
.logic_tile 15 28
000101000000001000000000010001101001001100111000000000
000110000110000111000010100000001001110011000001010000
000000001100010111000110110011101000001100111000100000
000000000000100000000010100000001101110011000000000000
000010001110001111100000010111101000001100111001000000
000000000110001101100010110000001001110011000000000000
000000000000001000000010000001001001001100111000000000
000000000000000101000000000000001010110011000000100000
000011100000100000000110000101001001001100111000100000
000000000000010000000100000000101101110011000000000000
000000000000000101000000010111001001001100111000100000
000000000000000001100011100000001100110011000000000000
000000000000000111100000000101001000001100111000000000
000000000000000000100000000000001010110011000000000100
000000001010000000000000000101101001001100111000000010
000000000000001111000000000000101001110011000000000000
.logic_tile 16 28
000001000000101111100111110011001001001100111000000000
000000001000000111100111100000001100110011000000010001
000000101111010111100000000001001000001100111000000000
000001001000000000000011110000001000110011000000000010
000000001010101111000000000101001000001100111010000000
000100001110011101000000000000001101110011000000000000
000000000000000000010000000101001000001100111010000000
000000000000001111000000000000001110110011000000000000
000001000000101011100000010101101001001100111010000000
000010000000011111100011100000001001110011000000000000
000000000000001000000000000001001000001100111000000010
000001000000000111000000000000101001110011000000000000
000000001010001000000000000001101000001100111000100000
000000000000000111000000000000001100110011000000000000
000000000000000000000111010111101001001100111000000001
000000000000000000000111100000101111110011000000000000
.logic_tile 17 28
000100000000111011100110011111101001111111000000000000
000100000111010001000010001001011100101001000000000000
111000000000001101000011001101001000111111000000000000
000000100000011101000011010101111110101001000000000000
110000000000001111100111001001011100111111100000000000
110000000000001111100111011011001010010110000000000000
000000000000000111000010011101111010111111100000000000
000000000110001011000110111111011010010110000000000000
000000101010000000000000000001111100010110110101000010
000001001100100011000000000000011100010110110000000000
000000000000000001000111010001011110010110110100100000
000000100000001001000111010000011011010110110000000000
000010100001000001100010000001111101010110110101000000
000000000000111001010100000000111000010110110000000000
000000000001100000000111010111011111010110110101000010
000010001101001001000111010000011011010110110000000000
.logic_tile 18 28
000010001100000000000010010111001001100010110010000000
000101000000000000000011110000011101100010110000000001
111000000100000001110111100000001011000000110000000000
000000000110001011000110010000001000000000110000000001
010000000000000011100011100000001011110000000001000000
110000000000000000000011110000011010110000000000000000
000010000000001001100000000001101001000000010001000011
000011000011001011000000000000111001000000010000000000
000000000000000011100000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000001100011010000000000000001011001100000000001100000
000010100000100001000010000000111001100000000000000000
000000001010001000000000000000001100000011110000100000
000000000100001011000000000000000000000011110000000000
010001100000100000000000000000011101110000000100100000
010001000001110000000000000000001010110000000000000000
.logic_tile 19 28
000000000000001101000000000011111001000001000000000000
000000000000000001100010000000011101000001000000000000
000000000000100001000011000111101010101000010000000000
000000000000010000100010010000001000101000010000000000
001000001100000101100111001011101111010110100000000010
000000000000000000010010011111011011101000010000000000
000000000000000001100011000000001011000000110000000000
000000000000000000000010010000011000000000110000000001
000010100000000000010111000101001101000001000000000010
000100000000000000000100000001111001010110100000000000
000010100000000001000000000000011011000000110000000000
000001001010000000110010000000011100000000110000000000
000010000000010000000000001101011010000001000000000010
000001000110100000000010000101111010010110100000000000
000010000001000101110110100001001010101000010000000000
000001000000100000000100000000101000101000010000000010
.logic_tile 20 28
000000000000000011000000000001111101101001010000000000
000000100111000111000000001101011001010000000001000000
000010000001011001100010100011011011101000010000000010
000000000000101011000110011101111010000000000000000000
001000000000000111100110011111111001000000000000000010
000000000000010000100011101011111000010100100000000000
001000000000011001000010100101111100000001000001000000
000000000000101011000111010000001101000001000000000000
001000000100000000000111110111111001000000000001000000
000010000000010001000111000001111000010100100000000000
000010100000001000000011110000011110000000110000000000
000001000000001101000111110000001111000000110000000000
000000000000010000000011010111111001000000000000000010
000000001000100000000011000011111000010100100000000000
000010100000000111000000000111001011000000010000000000
000001000000010000000010010001101011010110100000000000
.logic_tile 21 28
000000001010000001000010000000011100000000110000100000
000000000000000000100011000000001001000000110000000000
000000000000001000000011100101001010000110100000000001
000010000000000001000100001011101010001111110000000000
000000000000000011000110101001001111101001010000000000
000000000100001011010011001101001000010100100000100000
000000000000011011010111100000001100110000000000100001
000000000000000001100100000000011011110000000000000000
000100001010100011000111010000001101110000000010000000
000100000000011101000011000000011010110000000000000000
000000000000110011000000000011111110100001010000000000
000010000010100000000011010000101001100001010000000010
000000000000001000000000001101101100010110000000000000
000000001000000001000000001011001100111111000000000000
000000000011001011000000001001111101000110100000000000
000100000010000011000000001001011110001111110000000000
.logic_tile 22 28
000000000000001101100110010000011001110000000000000000
000000000000000001000010000000011100110000000000000000
111000100000001000000111010111101000000000000000000000
000000000000100101000110101001011010010100100000000000
000000000000000001100111000011011010100010110000000000
000000001110001101000111100000011110100010110001000000
000001000000100001100111011001101100010100100000000000
000000000001001001000110111011001000111100110000000000
000000000000011011100110110101111101010100100000100000
000000001100100111000011111101001101000000000000000000
000000100000000001000010000001101100000000010000000000
000000000000000111000011001111111101010110100000000000
000000000010000001000000001011101011101111110100000010
000000000000000000100010000101011011010110100000000000
000000000000001101100000001001001010010110110101000100
000000001010000111000000000111001111000000110001100000
.logic_tile 23 28
000000000000000000000110000001101100000000110000100000
000000000000000111000000000011011011010110110000000000
000010100000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001010101000110010000001110110000000000000000
000000001100100000000010000000011000110000000000000000
000010000000000001000010000000001101000000110001000000
000000000000000000100100000000001100000000110001000100
000010000000001111000111100000000000000000000000000000
000001000000001111100100000000000000000000000000000000
000000000000000001000000000101111010101000010000000000
000000001010000000100000001001011011010110100000000000
000000000000000000000000010000011100110000000000100100
000000000000000000000011110000001100110000000000000010
000000000000000000000000000000001010000011000000000010
000000000000000000000000000000001100000011000000000000
.logic_tile 24 28
000000000000010000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010001111000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
.ramt_tile 25 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 28
000000000000001001100110010000001000001100111100000100
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111101000000
000000000000000001000010000000001000110011000000000000
011000000000000000000011100000001000001100111100000100
110000001110000000000000000000001001110011000000000000
001000000000000000000000000000001000001100111100000100
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000010
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000001
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000010
000000000000000000000000000000001001110011000000000000
.logic_tile 27 28
000000000000101001100000010000001100111100110100000001
000000000001010001000010000000011000111100110000000000
111000000000001001100110010000001010111100110100100000
000000000000000001000010000000011000111100110000000000
110000000000000000000111110000011110111100110100100000
110000000000000000000010010000001001111100110000000000
000000000000000001000000010000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000000000010000000001011111100110100000010
000000000100000000000100000000011000111100110000000000
000000000000000000000000000000011111111100110100000010
000000000000000000000000000000011000111100110000000000
000000000000000000000111000000011011111100110100000010
000000000000000000000000000000011001111100110000000010
110000000000001000000010100000011011111100110100000000
000000000000000101000000000000001001111100110000000001
.logic_tile 28 28
000000000001011000000110011101111000000010000000000000
000000000000000001000010001001001011000000000000000000
111000000000000001100110010001001001000001000000000000
000000000000000000000010010000011001000001000000000000
110000000000000000000110001000000000000000000100000010
100000000000000000000000001101000000000010000000000000
000000000000001000000110001000000000000000000110000000
000000000000000001000000000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000001000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000100000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000010
110001000000000000000000001000000000000000000110000000
000000000000000000000000000001000000000010000000000000
.logic_tile 29 28
000000000000000000000110000000000000000000000000000000
000000000000001001000111010000000000000000000000000000
111000000000000000000010000101001001001001010000000000
000000000000000000000110010000111001001001010000000010
110000000000000000000110000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
000000000000000000000000000001011000000110100000000000
000000000000000000000000001101011001001111110000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000001101111100110100000010
000000000000000000000000000000011101111100110000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 28
000000000001001001100110010000001000001100111100000001
000000000000100001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000001000000
010000000000000000000000000000001000001100111100100000
100000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000010
000000000000000000000000000000001001001100111100000001
000001000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000100
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000100000
010000000000000000000000000000001001001100111100000010
000000000000000000000000000000001001110011000000000000
.logic_tile 31 28
000011000001001000000000000101001110001001010000000000
000000000000100011000010000000101000001001010000100000
000010100000001011100000011011101101000110100000000000
000000000000000001000010000001001111001111110000000000
000001100000000001100011110011011110000110100000000000
000011100000000000000110000111101011001111110000000000
000000000000001011100111000001101110001001010000000100
000000000000000011100100000000011101001001010000000000
000000000000000000000011110111111011000110100000000000
000000000000001111000010101001001110001111110000000000
000000000000000000000000000001111110001001010000000000
000000001010000111000000000000111101001001010000100000
000000000000001111000111001111111010000110100000000000
000000000000000101000100000101001101001111110000000000
000000000000000101100111010101011010001001010000000000
000000000000000111000010100000011101001001010000000010
.logic_tile 32 28
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000100000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000100
000100000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000001100000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111110000000
000000000000000000000000000000001001110011000000000000
.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 29
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000100000100
000000000000000000000000000001000000000010000010000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 29
000000000000001000000000000000011010000011110000000000
000000001000001111000010010000000000000011110000000000
111000000000000101100000000000001010000011110000100000
000000000000000000100000000000010000000011110000000000
110000000000001111100011000000001010000011110000000000
100000000000001111000000000000000000000011110000000000
000000000000001000000000000000001000000011110000000000
000000000000000001000000000000010000000011110000000000
001000000000000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000111000000
000000000000000000000000000001000000000010000000000000
000000001101000000000000000000000000000000000110000000
000000000000000000010000000101000000000010000000000001
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 29
000100000000001000000111000000000000000000001000000000
000100000000000011010000000000001000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000100000001011000000000000000000000000001000000000
000000000000000101000000000000001100000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000010100000000001111000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000010110000001100000000000000000000
.logic_tile 4 29
000100000000010001100000010000011010000011110000000000
000110100000100000000010000000010000000011110000000000
111000000000000000000000001000000000000000000100000001
000000000000000000000000000111000000000010000000000000
110000000000000000000000001000000000000000000100100000
100000000000000000000000000101000000000010000000000000
000000000000000001100000001000000000000000000100100000
000000000000001011000011101011000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011101001000000000010000001000000
000000000000000000000111100000000000000000000100000001
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000101000010
000000000000000000010000001011000000000010000000000000
110000000000001000000000001000000000000000000110000000
000000000000000101000000000101000000000010000000100000
.logic_tile 5 29
000000000000001011000110001000000000000000000100100000
000000000000000001000000000111000000000010000000000000
111000000000000111100000000000000000000000000101000010
000000000000000101000000001101000000000010000000000000
110010100000000000000000011000000000000000000100000000
100001000000000000000010000101000000000010000000000010
000000000000000001100000000000000000000000000100000000
000000000000000000000000000001000000000010000000100001
000100000001010000000000001000000000000000000100100000
000100000000100000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000001000000000010000000000010
000000100000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000001100000
110000000000000001100000000000000000000000000100000010
000000000000000000100000001001000000000010000000000000
.logic_tile 6 29
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000011000000010000000000000000000000000000
010000000000000000100010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011001010110110100100010
000000000000000000000000000000101001010110110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 29
000000000100001011100000000000000000000000000100000001
000000000000001111000011101001000000000010000001000000
111000000000001000000111010011111111010110110100100000
000000000000001101000110110000111011010110110001000000
110000100000001011100000000101011101010110110100000010
010000000010000111100011000000011001010110111000000000
000000000000000000010000010001011110010110110100100010
000000000000000000000011110000011011010110110000000000
000000001110000000000000000111011100010110110100000000
000000000010000000000011100000011010010110110000000011
000000000000000000000111000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000100100000000000000000000001111101010110110100000010
000100000000000111000000000000111000010110110000100000
010000000000000000000111000000000000000000000100000000
000000000000000000000000000001000000000010000010000000
.ramb_tile 8 29
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000101000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
001000000000000000010000000000000000000000
000100000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 29
000000000000001000000111100001101000001100111001000000
000000001000001011000100000000100000110011000000010000
000000000000000000000010000011101000001100111001000000
000000000000000000000100000000000000110011000000000000
001000000000000000000000000001001000001100111000000000
000000000000000000000010010000100000110011000010000000
000000000000000101100000000101101000001100111001000000
000000000000000000100000000000000000110011000000000000
000000000000000111100000000011001000001100111000000000
000000000000000111000000000000000000110011000010000000
000010000000000000000000000001001000001100111000000000
000011101010001001000000000000000000110011000000000001
000000000000100000000000000101001000001100111010000000
000000001100010000000000000000100000110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000001000000
.logic_tile 10 29
000010100000001111100011101101001000010110000000000000
000000000010000111100010001011011100111111000000000000
111000000000001101000011000001001011010110000000000000
000100000100001011100100000011001001111111000000000000
010110100000001111000111110101001001010110000000000000
110100100000000111000111110111011100111111000010000000
000000000000100111100000000001101000010110110100000100
000000001011010000100010010000011101010110110000000000
000001000000001101100011110000000000000000000110000000
000010000000000111000011011011000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000001001010010101101000000000010000010000000
000000100000100111000000000001111011010110110100000010
000000000001000000110000000000011010010110110000000000
010000000000000000000110100111101000010110110100000000
000000000000000000000100000000111000010110110010000001
.logic_tile 11 29
000000000000000011100111100101001000001100111000000000
000000000000001111000000000000001101110011000000010000
000000100000001111000011100001101000001100111000000000
000100000001001111100000000000001110110011000000000000
000000000000001001000110100001101001001100111000000000
000000000000001111100100000000001101110011000001000000
000000000001000000010000000111001000001100111000000000
000000000000000000000000000000001100110011000001000000
000000000001000011100000000001101000001100111000000100
000001001110000000000011000000101011110011000000000000
000000000000100000000000000011101000001100111000000100
000000000001000001000011010000001111110011000000000000
000000000000001011100000000001001000001100111000000000
000000000000001101100011010000101010110011000000000000
000001000010000000010000000001001000001100111000000000
000000000000000000000000000000001000110011000000000010
.logic_tile 12 29
000000000000101101000010100001001000001100111000000001
000001000001010111100110010000000000110011000000010000
111000000000001000000110000011101000001100111000100000
000000000101011001000000000000100000110011000000000000
110000001100000111000000000011001000001100111000000000
010000000000000000000000000000100000110011000000000001
000000000000000000000000000101001000001100111000000001
000000000000000000000000000000000000110011000000000000
000000000001000000000011110111001000001100111000000001
000000000001110000000011000000100000110011000000000000
000001000000000000000000000001001000001100111000000010
000000000000010000000011110000000000110011000000000000
000000000110000000000000010001001000001100110000000010
000000000000000000000011100000100000110011000000000000
000000000000100000010000000001101001010110110101000000
000000000000000000000000000000011001010110110000000000
.logic_tile 13 29
000000001111001000000010000011101011111111000000000000
000000100000100111000010000001111100101001000000000000
111000000000000001100110011111101111111111000000000000
000010000000000011000010001101111110101001000010000000
010010001101010101000110001011111011111111000000000000
010011000000100011000010100001101100101001000000000000
000000000000001011100000010011111110111111100000000000
000000000000000001000011100111101101010110000000000000
000000000000000000000111100001011101111111100000000000
000000000000000011000111010011101010010110000000000000
000000001100000001000011000111101011111111000000000000
000011000000001111100110010101111110101001000000000000
000000000000000000000011000001101111010110110100100000
000000000100000011000011010000011001010110110000000000
000000001011010001000011000101001101010110110100000110
000000000000101111000100000000011001010110110000000000
.logic_tile 14 29
000001000001000111100010010101011000111111100000100000
000000000100000111100111100101001001010110000000000000
111000000000001111000011101011111000111111000000000000
000000000000001011000011110011011100101001000000000000
010000000010000111100010000011111001010110100000000000
000000101000001001100110110011101011000001000000000000
000000000000101111000111100001011010111111100000100000
000000000000011011000100000001001110010110000000000000
000001000000001111100000010101101110111111110111000000
000010100000000011100010001011011011111001010000000000
000010000000001101100010000001101110111111110100000000
000000000010010011000111001101001001111001010000100001
000000001000011001000000001101111110111111110100000001
000000000000110111100011101111001011111001010000000010
110000000000000011100011101001111100111111110100100000
110000100000000101000000001001011001111001010000000001
.logic_tile 15 29
000000000000000111100000000011101000001100111000000000
000010100000000000100000000000001110110011000001010000
000000100000000111100011000011001000001100111001000000
000011000000000000000100000000001000110011000000000000
000000000000010111100111100011101001001100111001000000
000000000000100000000000000000101101110011000000000000
000000100100101000000110100101001001001100111000000000
000011100000010101000000000000001010110011000001000000
000000000001011001000000000001101001001100111000100000
000000000110101111100000000000001011110011000000000000
000000000000000001000111100101001000001100111000000000
000000100000000000000110010000101100110011000000000000
000000100000000111000111100001101001001100111000000000
000100000100010000100100000000101110110011000001000000
000000000000100111000000000111001001001100110000000000
000000000001010101100000000000101110110011000001000000
.logic_tile 16 29
000000000000000111000111010111101001001100111000100000
000000000010000000000110110000101110110011000000010000
000100000000000111000000000101101001001100111000100000
000100000000100000000000000000101110110011000000000000
000000000001000000000000000011001001001100111000000000
000001001101110000000000000000101101110011000000000010
000000000000101000000111000111001001001100111000000000
000000000000011101000100000000101010110011000000000010
001000001010001011100011110001001000001100111000000000
000000000000001111100111100000001001110011000000000010
000000100000000000000000010011001000001100111000000010
000001100000100001000011010000101100110011000000000000
000000000001000000000011100001001000001100111000000010
000000001010100000000000000000101100110011000000000000
000000000000010111100000010011101001001100110000000010
000000000000101111000011100000001000110011000000000000
.logic_tile 17 29
000000000000001000000010010011011110111111000000000000
000000000000001111000111110001011100101001000000000000
111000000000000000000011000111011011111111100000100000
000000000000000000000111000101001101010110000000000000
110100100000001111000011110011011010111111000001000000
010100000000000011000011001001011100101001000000000000
000000100000101001000011110101111011111111100000100000
000000000001001011000111000101101010010110000000000000
000000000010000001010000011011001010111111000000000000
000000000000001111100011111001011100101001000000000000
000100000000000000000010000011111101001011100110000000
000100000100000001000110010000011001001011100000000000
000000000000001011100000000111101000001011100100000000
000000001100000111100000000000011011001011100001000000
000000001110000000000000010011101010011101000110000000
000000000000000001010011110000001110011101000000000001
.logic_tile 18 29
000000000000000000000000000101101101100010110010000000
000000000000000000000010110000111100100010110000000000
111000101010101011000111101001011001010100100000000100
000101000001010101100111001001111110101001010000000000
110000101100001101000010100101111110000001000000000100
010001000000000101000010110000011011000001000000000000
000010000001001011000011011101001100101001010001000000
000001000000100011100011010011001110010000000000000000
000000000000000111000011110101001100100000000001000000
000000001100000111000111000000101111100000000000000000
000010001110000001000110010001111010010110110111000000
000000001000000011100010000000001111010110110000000000
000000001110000000000010100101011001010110110101000000
000010100000001101000011110000001101010110110000000000
000010000000000000000000000101111011010110110110000000
000001000000001001000010000000101101010110110000000000
.logic_tile 19 29
000000000000100000000010110111011001000001000000000100
000000000001010000000110001001011010000000000000000000
000000000010000111000110011111101110001001000000000001
000000001000000000000011110001111001010100000000000000
000000000000000000000010101101101100000000000000000000
000000000000000000000110011001111011010010100000000000
000000000010000001000000010000000000000000000000000000
000010000000000000100010000000000000000000000000000000
000000000000000101000011101011101000010110000000000010
000001001110000111000000000011011100111111000000000000
000000000011000001000010000000001110110000000000000010
000000000001110001000111100000001100110000000000000010
000000000000001001100010000000011101000000110000000000
000000000001010011100100000000011110000000110000000000
000000000000000101100010000000011100000000110000000000
000000000000000000000000000000011011000000110000000000
.logic_tile 20 29
000000000000000101000111010000001010110000000000000001
000000001010001111100110000000001000110000000000000000
000000000110000001000010001101001100101001010000000000
000000000000000000100100001111111001010100100000100000
000000100100000000000110010000011101000011000000000000
000000000000001101000011110000011110000011000000100101
000000000001010000000110000000011010110000000000000000
000000000000100000000000000000011000110000000000000000
000010000000010000000000000001101011010110100000000010
000000001110000000000010001001011111000000010000000000
000000000001100000000011100011111111000000010000000000
000000000000011001000000001111001110000000000010000000
000000000000000000000110110000001111000000110000000000
000000000000000001000110110000001100000000110000000000
000000000000100001000010000000001111000000110000000000
000000000000011111000010000000011001000000110000000000
.logic_tile 21 29
001000000001001000000010000001111110010110000000000000
000000000000101011000011010000101110010110000000000001
000000000000000000000110100011111011100010110000000010
000000000000000000000100000000011110100010110000000000
000000000000001000000111000011001111111111000000100000
000000000000000001000011100001101111101001000001000000
000000100000000011100010110000011101110000000011000001
000000000000000000100110100000011100110000000000000000
000000000000110001100111100000011010000011000000100000
000000000010011101000000000000011100000011000000000000
000000000000000001000000000111111111010010100000100000
000000000000000001110011010000011111010010100000000000
000000000000000101000000000001001011000010000000000010
000000000100001101100000000000111010000010000000000000
000000000010001001000010000001001010010110100000000000
000000000000001011000111010011111010001001010000000100
.logic_tile 22 29
000000000000001001000110010000001000000011000000000000
000000000000000101100011000000011110000011000000000000
000000000000001000000111000011101100010100100000000000
000000000100000101000111101101001100000000000000000010
000000000000001000000110010000011111110000000000000000
000000000000000101000110000000001001110000000000000000
000001100000100111100000010000011001110000000000000000
000010100000000000100010010000001011110000000000000000
000000000000001001100111001111011000101001010000000000
000000001110000011100010000111111011000000100000000000
000000000000001000000111100011001110000001000000000000
000000000000000001000100000101111101000000000000000101
000000000000001011000110011111011100010110100000000000
000000000000000001000011100101011000001001010000000000
000010100000001001000000000001001110000001000001000000
000000000010011001100000000101111000000000000000000000
.logic_tile 23 29
000000000000011011100111001001001110101001000000000000
000010000000100001000011010001011001010110100000000000
111000000000000111000010100101011111000000010000000000
000000100000001101000110101001111001010110100000000000
000000000000000011000010111101111101001001000000000000
000000000000000000010010001001001011010100000000000000
001000000000000101000111010011011100100010110000000000
000000001010001011100110100000111100100010110001000000
000000000000000111100111000000011011111111000100100000
000000000000000000100110010000011000111111000000000100
000000001110000001000000000101001110010110110110000011
000010100000000000100011111011001000000000110010000000
000000000000000001100000001001101011101001010100000001
000000000000000000000011100111011010111111100000100000
000000000100000011000011010001001011010111100110000010
000000001010000000000011100000001111010111100000000010
.logic_tile 24 29
000000000000000000000000000000011001000000110000000000
000000000000000000000000000000001100000000110010000000
111001000000000001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000011001110000000100000000
000000000001010111000000000000001110110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
.ramb_tile 25 29
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 29
000010100000001001100110010000001000001100111100000100
000001000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000001
010000000000000000000110100000001000001100111100000100
110001000000000000000100000000001001110011000000000000
000000000000000000000000000000001000001100111100000100
000000000000000000000000000000001001110011000000000000
000010000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000100
000000100000000000000000000000001001001100111100000000
000001000000000000000000000000001000110011000000000010
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000010
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000010
.logic_tile 27 29
000000000000001000000110000000011110111100110100000010
000100000000000001000000000000011000111100110000000000
111000000000001001100110010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101000000000000011100111100110100000100
000000000000000000110010110000001001111100110000000000
000010000000000000000000000000011111111100110100000000
000000000000000000000000000000001000111100110000100000
000000000000000000000000000000001111111100110100000100
000000000000000101000000000000011000111100110000000010
000000000000000000000110100000011011111100110100000010
000000000000000000000000000000011001111100110000000000
110000000000001000000000010000011011111100110100000001
000000000000000101010010100000001001111100110000000000
.logic_tile 28 29
000000000000001000000110011001011000000010000000000000
000100000000001011000010000001101001000000000000000000
111000000000001001100111000001001011100000000000000000
000000000000000001000110100101001001000000000000100000
110000000001001101000110010000000000000000000100000001
100000000000100001000010001101000000000010000000000000
000000000000001001000000001000000000000000000100000000
000000000000000001100000000101000000000010000000000000
000000000000000000000011001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000010
000100000000000000000000001101000000000010000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000101000000000010000000000000
110000000000000000000000000000000000000000000100000010
000000000000000000000000001011000000000010000000000000
.logic_tile 29 29
000000000000000011000000000000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000000000000000000000000000001011001001001010000000100
000000000000001001000010010000111111001001010000000000
000000000000000000000010000111111101000110100001000000
000000000000000000000110001101101000001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000001000000000111101110000110100000000000
000000000000000001000000001101101000001111110000000010
000000000000000001000000000111111101000110100001000000
000000000000000000000000001011101100001111110000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
.logic_tile 30 29
000000000001011001100110010000001000001100111100100000
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000010
010000000000000000000000000000001000001100111100100000
100000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000010
000000000001000000000000000000001001001100111100000001
000000000000100000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000100000
000000000000000000000000000000001001001100111100000001
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100111100000010
000000000000000000000000000000001001110011000000000000
.logic_tile 31 29
000000000000010000000000000011011100000110100000000000
000000000000101011000000001111101110001111110000000001
000000000000100111000000000011101100000110100000000000
000000000001010000000010010011111110001111110000000010
000000000000000000000000001011011101000110100000000000
000000000000000011000000001001101100001111110000000010
000000000000000000000000001011001101000110100001000000
000000000000000000000000000001011111001111110000000000
000000000000001111000111000101001110001001010000000010
000000000000000011000111100000011101001001010000000000
000000000000001011100000010001011111001001010000000000
000000000000000101100011000000001100001001010000100000
000000000000001101100111010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
.logic_tile 32 29
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000010
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100110100100000
000000000000000000000000000000001001110011000000000000
.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 30
000000000000000000
000000000000000000
000000000000000000
010000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 30
000000000000000000000000000000011010000011110000000000
000000000000000000000011010000010000000011110000000000
000000000000001000000000000000001000000011110000000001
000000000000000111000000000000010000000011110000000000
000000000000000000000000000000001100000011110000000100
000000000000000011000000000000000000000011110000000000
000000000000000000000000000000001110000011110000000000
000000000000000000000010000000000000000011110000000001
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000101110000000000001010000011110000000001
000000000000000000110000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 30
000000000000000011100000010000000000000000001000000000
000000000000000000000011000000001101000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001000000111000000000000000000001000000000
000000000000000101000000000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000010010110000001001000000000000000000
000000000000010000000000000000000000000000001000000000
000000000000100000000000000000001000000000000000000000
000000000000000101100000000000000000000000001000000000
000000000000000011100011000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
.logic_tile 4 30
000100000000000011100000000000000000000000000000000000
000100000000000000100010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000000001110000011110000000000
100000000000000000000000000000010000000011110000000000
010000000000000000000000000001101000011101000100000101
010000000000000000000000000000011000011101000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 30
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 30
000100000000000011100010101011101111010110000000000000
000110000000000011100111100011101111111111000001000000
111000000000000111100111111111001100010110000000100000
000000000000001101100111101001101000111111000000000000
110000000000001000000110100001001010010110110100000000
010000000000000111000111100000111000010110110000100100
001000000000000000000111100101001001010110110100000001
000000000000000000000010110000111000010110110000000010
000000000000000011100011110011001011010110110100000000
000000000000000011100111000000011001010110110000000010
000100000000000000000010000111001000010110110100000010
000100000100001111000000000000011101010110110000000000
000000000000000111000010000101101011010110110100000010
000000000000000011100000000000111011010110110000000000
010000000000000000000011000001101000010110110100000000
000000000000000000000000000000011010010110110000100001
.ramt_tile 8 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 30
000000000001010111100000010001001000001100111000000000
000000000000100111100011000000000000110011000001010000
111000001100001011100010000011001000001100111000000000
000000000000001011100100000000100000110011000000000010
110000000000000000000000000001101000001100111001000000
110000000000000000000000000000100000110011000000000000
000000001010000111000000010011001000001100111000000000
000010000000000000000011000000000000110011000001000000
000000000000000000000000010001101000001100111000000000
000000000000001111000011110000000000110011000000000010
000000000000000001000000000001101000001100111000000000
000000000000000000000000000000000000110011000000100000
000000000000000001000011100011101000010111100100100000
000000000000000000010000000111001000101101010000000000
010000000000000000000000000001011011010110110100100000
000000000000000000000000000000101011010110111000000000
.logic_tile 10 30
000011100000100011000111110011011010010110000001000000
000011100010000000100111000011011001111111000000000000
000000000001010000010000010011111001010110000000000000
000100000000010000000011001001011101111111000000000001
000000000000000001000000000011011010010110000000000100
000000000110010000000000001111011010111111000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000111000000010000000000000000000000000000
000100000010001111000010100000000000000000000000000000
000000000011011011000110100011111000010110000000000000
000000000000111011000100000001011111111111000000000000
000000000000100011100110100011011010010110000000000000
000000000001000000000010001011011110111111000000000001
000000000110001000000000001011111001010110000000000100
000000000000000101000000000111011100111111000000000000
.logic_tile 11 30
000000000000001011100111010101101001001100111000000000
000100000000001111000011000000101100110011000001010000
000000000000011011100011110101001000001100111010000000
010001000000000111100111100000001001110011000000000000
000000000001000111110000000001101000001100111000000000
000000000000100000100011110000101000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000010011110000001000110011000000000000
000000000000100000000000000011101000001100111000000000
000000000001010111000000000000101100110011000000000000
000000000000000011000010000001101001001100111000100000
000000000000001001000100000000101100110011000000000000
000000000000000000000010100101001000001100111000000000
000000000001000000010000000000101001110011000000000000
000000000000000000000000000111001001001100111010000000
000000000000010000000000000000101000110011000000000000
.logic_tile 12 30
000000000000000111000111001001101111010110000000000000
000000001100000000010100001001001010111111000001000000
111001000000000111000000010000000000000000000100000000
000000100000000000000010101001000000000010000011000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000010000111100000010000000000000000000100000000
000000000000000111100011110001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001000000000000000000100100000
000100000000000000000000000101000000000010000000100010
000001100000000101100010000000000000000000000100000010
000010000000001111100100000111000000000010000001000010
010000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000100001
.logic_tile 13 30
000001001110100001100000010000000000000000000000000000
000010000001010101000010000000000000000000000000000000
111000000000000000010000000001001110010110110110000100
000000000000000000000000000000001000010110110000000000
110000000000000000000000000101001100010110110100000100
110000000000000000000010100000101001010110110000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011010000000000000000000000000000000000
000000000000000000110000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001000000000011000010000000000000000000000000000000
000010100001000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 14 30
000000000111000000000111100001111100000001000001100000
000000000010000000000011100000101100000001000000000000
111010000001010011100011111011111011010110100000000000
000101000100101011100011100001111011000001000000000100
010000000100000101000000011001001011010110100000000000
010000001100001111000010110101101001000001000000000000
000001000000000011100011111111011011010110100000000000
000010100110000000100111100001011011000001000000000000
000000000001011111100011001011001011010110100000000000
000000000000000111100011100101001001000001000000000000
000000000000000001000110000101001100010110110101000000
000000000000000011100010010000011011010110110000000001
000000000000000001000000000011001111010110110100100001
000000001001000000000011100000111000010110110000000000
000000000000000000000000000011101101010110110100000010
000000000000000000000000000000011101010110110000000001
.logic_tile 15 30
000000000000000000000010110000011100111100110101000000
000000001000000000000111000000011101111100110000000100
111001000000100000000011000000001000111100110100000000
000000100001000000000000000000011001111100110000100000
010001000000000000000011100000001100111100110100000000
110010000000000000000000000000001101111100110010100000
000000000110000000000000000000011110111100110100100000
000000000000000000000000000000001001111100110000000000
000000000000000011000000000111011101011101000100000100
000100000110001011100010010000001101011101000000000000
000001000111010111000011000000001110111100110100100000
000000000000101111100011110000001001111100110000000000
000000000001000001000000000000000000000000000100000010
000000001000001011000000000000000000000010000000000000
000000000000000001000000000011011101011101000100000100
000000000000000000000000000000001001011101000000000000
.logic_tile 16 30
000010000000011001000111000000001110000000110000000001
000000000000100001000111110000011111000000110001000000
111000100000000000000011111001011110010110100000000000
000000000000000011000011101011111000000001000001000000
010000000000001000000110010101101111101000010000000000
000001000000101111000010001111001101010110100000000000
000000001000100111000011001011001111001111110000000000
000000000000010011100011101001101011001001010000000000
001000000000000101100011100101001101111001010100000010
000000000000000000000111110000111001111001010000100000
000000000000101111000011000001101111110000000100000001
000000000000011111100010101001001111110110100000100000
000010000001010111110011100011101011111110110100000010
000001000000101111000011111101001010101001010000100000
111000000000000000000011110001011010111111110100000000
010000001010000000000110100011011101111001010000100000
.logic_tile 17 30
000011001010110111100010010011001100000000010001000000
000001001101110000000010000000101101000000010001100000
111010100000000000000000011001101111010110100000000000
000000000000000000000011110011101111000001000000000000
110010000001011111100000000000001011000000110000000000
110001000000100111000011110000001010000000110000000000
000001000110100111100011100001011100110110100100000001
000010100000010000100010001111111000110000000000000000
000000000000000111100111010101101010011101000100100000
000000000000000000000111010000111101011101000000000000
000000000000000001000000010001001011110110100110000000
000110100000000000000011001001101110110000000000000000
000000000000001111100010000101101111001011100100000000
000000000010000101100110000000111011001011100000000001
000000000000000001000000010101011110101011010100000000
000000000000001001000011010101001110111111110010000000
.logic_tile 18 30
000000000000001111100010010000001110000011000010000000
000000000000000101100110000000011010000011000001000000
111000000000100011000111111011011100010110100000000000
000010000100001011110010000001001010000000010001000000
110000000000001011010111100001111010100000000000000000
010000000000000101100011110000111000100000000000000000
000001000000001011000010010001001011001001010000000000
000000100001000001100010110000011100001001010000000010
000000000000000011100110100001001011000110100000000000
000000001100000111000111100111011000001111110000000000
000000101100001011100111000101011000010100100000000000
000000000000000011000000000011011001101001010000000000
000010100000000111000000011011011101010110100000000000
000000001000000101100011100101111011000000010000000000
000001000000000001100000001111101000111111110100000010
000010100000000000000000000101011110111001010000000000
.logic_tile 19 30
000001000000000111100011100000001110000000110000000000
000110000000000000100000000000011111000000110001000100
000100001000000111000011001101001010101001000000000001
000101000000000011000111100111011101010110100010000000
000000000000000111100010010011011101100001010000000000
000000000000000000100110010000011001100001010000000000
000000000001100111000000000011101010100000000010000000
000000000001010000000000000000011000100000000000000001
000010000000011111000011010001101000000001000000000000
000000000000100101100011100000111101000001000000000000
000110100000000000000111001011011111101001010000100000
000101100000001001000000000001011110000000100000000000
000000000000000000000111111101001111010110100000000000
000000000000000000000010000101111000111111010000000010
001000000000001000000010001011101010000000010000000001
000000000000000001000000000111011000000000000010000000
.logic_tile 20 30
000010000000000001000010000000011001110000000001000001
000000000000000000010111000000001010110000000000000000
000000001000001111100011000000001110000000110001100000
000100000111000001000010100000001110000000110000000010
000000000110000111100010000011011101100000000001000100
000000000000010000100111100000001011100000000000000000
000100000100100001000111101001101100111100110000000000
000000000001010000100000000111011000101000010010000000
000000000000000011100000001111001000010100100000000000
000000000000001101110010011001111100101001010000000000
000000000000000001000010100000001011000000110000000010
000100000000001001000000000000001101000000110001000000
000101000001011101100000000001101010000001000000000000
000100100010100011100011011001111100010110100000000001
000000000000001000000000000011101010100000000000000000
000000000001010111000000000000011100100000000000000001
.logic_tile 21 30
000010000000000011100110001101011011010110000000000000
000000001100001001000010001111101010111111000000000000
111000000000000001100000010000001100110000000010100000
000000000000100000100010000000011000110000000001000000
000101000110101101100011110011011100000110100000000000
000110000001010001000010101001101010001111110000000000
000110000100011011100010101001001111010110000000000000
000001000000000001100100000111001101000000000000000000
000010100001000000000110101001011111001111110000000000
000001001100100000000111111101111101001001010000000000
000000100000001011000010000011111000001011100000000000
000000000110000111100110010000011000001011100000000100
000000001000000011000000011111011001000011000101000011
000000000110000000110010000101101110010111100000000000
000000000010100001100010010000001010111111000110000110
000010000001000101000110010000011010111111000010000000
.logic_tile 22 30
000001000000001011100010100001011011100010110000000000
000000000000000001000111100000011011100010110000000000
111000000100100111000111000000011000000011000000100000
000000000101011011000111110000011100000011000000000010
000010000000000000000011000011111000101001000000000000
000001000000001011000110011101101000010110100000000001
000000000101110000000111100011101100101000010000000101
000000000001001101000111010000111001101000010000000000
000001000001010111100000000001101010001001010000000000
000010000000100000000010110001101001001111110000000000
000010100000000001000111000111001011010010100000000010
000000000000000000100110001111011010000000000000000000
000000000000000111100000001011101011000000010000100000
000000000000000000000010111011011111000000000000000000
000000000000001000000010000000011001111111000100100000
000000000000000001000100000000001110111111000000000000
.logic_tile 23 30
000000000000000001000111010000011001110000000000000000
000000000000001001100011000000011100110000000000000000
000000000100000011100011010001011010110100010000000000
000000000000000000000010111011101110010110100000000000
000000000000001001100000000101111100000110100000000000
000000001110000001000000000011101000000000000000000010
000000001100000111100111011101001110000000000000000100
000000000000000000000110001011001001010010100000000000
000010000000001111000010111011011111011110100000000000
000100000110000001000111111101011101111111110000000000
000000000000010111000110010001101111111111110000000000
000000000000001111100010000001111000110100010000000000
000000000000001111100111100000001101110000000000000010
000000000000000011100100000000011111110000000000000000
000000000000000000000111000000001100000011000000000000
000000000000000000000011100000011010000011000000000000
.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111000000000100001000000000001101011111110110001000000
000000000001010001000010000000101000111110110000000000
010000000000000111100000001000000000000000000110000000
010000000110000000000000000001000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 30
000000000000001001100110010000001000001100111100000010
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000010
000000000000000001000010000000001000110011000000000000
110000000000000000000000000000001000001100111100000100
110000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100100000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000001
000000000000000000000011100000001001001100111100000010
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100110100000000
000000000000000000000000000000001001110011000000100000
.logic_tile 27 30
000001000000000000000000001101111010000010000000000000
000010000000000000000000000101011011000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001001100000011000000000000000000100000000
000000000000000001000010000101000000000010000000000001
000000000000000001000000001000000000000000000100000000
000000000000000000100000000101000000000010000000000000
000000100000000000000000000000000000000000000100000000
000001000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000010000000000001101000000000010000000000000
110000000000000000000000001000000000000000000101000000
000000000000000000000000001101000000000010000000000000
.logic_tile 28 30
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001111100111011101101010000000000000000000
000000000000000001000010000001001100000010000000000000
110000000000001011000110000001011000100000000000100100
100000000000000101000000000000011011100000000000000000
000000000000000011000110010101111001000000000000000000
000000000000001111100010000101101011000010000000000000
000000000000000011100000001000000000000000000100000010
000000000000000000100000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001101000000000010000000000000
110000000000000000000000001000000000000000000100000000
000010000000000000000000000101000000000010000000000100
.logic_tile 29 30
000000000000000001100000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111000000000000000000000000000001000111100110100100000
010000000000000000000000000000011000111100110000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 30
000000000000001001100110010000001000001100111100000001
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000001
010000000000000000000000000000001000001100111100000000
100000000000000000000000000000001001110011000001000000
000000000000000000010000000000001000001100111100000100
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000100
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000100000000000000000000000000001000110011000000000010
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000001
010000000000000000000000000000001001001100111100000010
000000000000000000000000000000001001110011000000000000
.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000011110000100000
000000000000000000000000000000010000000011110000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 31
000000000000000000000011100000011010000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000001010000011110000000000
000000000000000000000010110000010000000011110000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 31
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001110000000000000010000
000000000000001000000000010000000001000000001000000000
000000000000000101000011000000001101000000000000000000
000100000000000000000000010000000001000000001000000000
000100000000000000000010010000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000001011000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000010000000000001001000000000000000000
000000000000000001100110100000000001000000001000000000
000000000000000000100000000000001010000000000000000000
000000000000000101100000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
.logic_tile 4 31
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000010000000011110000000000
.logic_tile 5 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 31
000000000000000111000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000000000001111000111110101011100010110000000000000
000000000000001101100111110101111101111111000000100000
000000000000000000000000011101011111010110000000000000
000000000000000000000010111101111001111111000000000000
000000000000000000000000000101011101010110000000000000
000000000000000000000011101001111000111111000000000000
000000000000000000000110100101011110010110000000000010
000000000000001111000100000101111000111111000000000000
000000000000000000000000001101011101010110000000000000
000000000000000000000000001001111100111111000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.ramb_tile 8 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000110100000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
.logic_tile 9 31
001000101100000001000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000011100000000001011100010110000000000000
000000000000000000000000000001011010111111000000000100
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 31
000110000000000000000000000000000000000000000000000000
000101001110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000001011011101010110000000100000
000000000000000000000000001111011011111111000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000111000000000000000000000000000000
000010000110000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 31
000000000000001011000011100111101000001100111001000000
000000000000001111100000000000001111110011000000010000
000000000010000111000011100101101000001100111001000000
000000000000000000100100000000001110110011000000000000
000000000000000111010000000001101000001100111000000000
000000000000000000100000000000001100110011000000000001
000000000100001111100000000001001000001100111001000000
000000000000001111100000000000001001110011000000000000
001000000000001000000000000001101001001100111000000000
000000000000000011000000000000101110110011000000100000
000000000000000000000011110011101001001100111000000000
000010100000000000000110100000101101110011000010000000
000000000000000111000011000001001000001100111000100000
000000000000000011100000000000001110110011000000000000
000000000000001011100000000101001001001100110000000000
000000000000000101100000000000001010110011000000000000
.logic_tile 12 31
000000000000000101100000000000000000000000000100000000
000000000000000000100000000101000000000010000001000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101100000000000000000000000000000000000
110000000010000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000010000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000110
000000000000000000000111100000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 31
000000000110001000000000000011101101111111110100000101
000000000000001111000000000001111101111001010000100000
111000000000001000000011101011111111111111110100000000
000000000000000101000100000101001111111001010000000001
010000000000000000000110000011111011111111110110000000
000000000000000000000100001101111101111001010000100000
000000000000001011100000011011111001111111110100000100
000000000000001001000010101001001111111001010000000000
000000000000000000010110100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001000001001000111110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000010000111100000000000000000000000000000000000
110000000000000000100011110000000000000000000000000000
.logic_tile 14 31
000001000000000000000000000000000000000000000000000000
000000100000000000010000000000000000000000000000000000
111000000000000101100000001000000000000000000100000000
010000000110000000100000000001000000000010000010100000
010000000000000000000011101000000000000000000100000000
110000000000000000000100000101000000000010000001000001
000000000000100101100000001000000000000000000100000000
000000000000010000100000000001000000000010000000000001
000000001010100000000000001000000000000000000100100000
000000000001010000000000000101000000000010000001000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000001000000000010000001000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000101000000000010000000000010
000000000000000000000000001000000000000000000101100000
000000000001010000000000000001000000000010000000000000
.logic_tile 15 31
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111000000000000000000111110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000010100000000000000000000000011111000000110000000001
000001000000000000000000000000011100000000110000000000
000000000001000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000001000000000001000110000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
000000000001010000000000001111001111101001110101100000
000000100000000011000010000111101001000000111000100000
010000000000000111000011001011101101101001110110000100
000010000000000000000000001001001101000000110000100000
.logic_tile 16 31
000000000000000011000000010011111001010110100000100000
000000000000000101100010000011111101000001000000000000
111000000000000001100111010000000000000000000000000000
000000000000001011000011100000000000000000000000000000
010000000000000000000111100001011001010110100000000000
000000000000000101000011000011011101000001000000000000
001000000000000000000111010000000000000000000000000000
000000000000010000010011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010001111000000000000000000000000000000000000
001000000000001000000011110101011011010110100000000000
000000000000000111000010100111111111000001000000000000
000010000000000000000000000101001011111111110100000001
000001000000001111000000001001011001111001010000000000
110000000000000000000000011001011001111111110100000000
010000000000000000000010100001001011111001010000100010
.logic_tile 17 31
000000000000000111000011100000000000000000000000000000
000011000000000000000000000000000000000000000000000000
111000000000000000000000010011111110011101000001000000
000000000100000000000010000000011100011101000000000000
110000000000000000000110001111111101010110100000000000
010000000000000000000000000111001001000001000010000000
000000000000001011000000000000011100110000000000000000
000000000000000001100000000000001000110000000000000000
000000000111000111100000010000011100000000110000000000
000000000000000000100011110000011011000000110000000000
000000000110000101100011100000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000001100100000000000000001011011100000000100000100
000000000001010000000000000000101010100000000000100110
000000000000000111100011000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.logic_tile 18 31
000010000001011111100110110001101100000000010000000000
000001000000100001000010000000001010000000010000000000
111000001000001111000111101001001011000000010000000000
000000000000000101000011100101111100000000000000000000
110000000000000001100011100000001010110000000010000000
010000000000001101100011010000011111110000000000000000
000001000100001111000110110111111100101001010100000100
000000000000000101000111110001001001110110100001000100
000001000000001111000011110111011011101001010100100000
000010001110001001100110110111011011110110100000000000
000000000000001101000000000001011000111001010110000110
000000000000000111000000000000001010111001010000000000
000000000111000001100111000001101101010110110101000010
000000000000001001000000000000111010010110110000000000
000000000100000101000000001011011000010110110100000000
000000000000000101010000000111011110101001010000000010
.logic_tile 19 31
000000000001001001100111100000001011000000110001000000
000000000000001111000110000000011100000000110000000000
111000001100000001000000001001001110101001000000000000
000000000000001111100010000001111101010110100000000000
010101001010001111100010000101011101000000010000000000
110110100000000111000010010000001011000000010000000010
000000000000001101000010101001101100010110100000000000
000000000000000111100011111111001110001001010000000100
000010000000001000000111010101111010100000000000000011
000001000000101011000110000000011000100000000000000000
010100001110000101000000010011101100000001000010000000
110000000000000101000011010000111000000001000000000000
000000000111000000000010000000001001111111000000000000
000000000000000101010000000000011001111111000001000000
010000000000000000000000010101011010111001010100000110
000000000000000000000010110000001110111001010000000000
.logic_tile 20 31
000000000000000101000010010011001000001001010000000000
000000000000001101000011110000111010001001010010000000
111000001110011111100011110011111011000001000000000000
000000000000101011110111100000001101000001000000000100
111010100000000101000000000000011001110000000010000000
010001000000000000100010000000001000110000000000000001
000001000000000111000111100000001001000000110000000000
000010000000001111000110010000011000000000110000000000
000001000001000000000110110000001111000011000000000000
000000101110000001000011100000011011000011000000000000
000100000000001000010010000011001111000110100000000000
000100000000001111000110010001011011000000000000000010
000000000000000000000110000101111001100010110010000000
000000001010001101000010000000011001100010110000000000
000000000000100000000000000001011100101001010100000110
000000000000010000000000001101011110010110110000000100
.logic_tile 21 31
000000000000000011100111110001011101011111110000000100
000000000110001001010110000001001000101001010000000000
000000000000001011100000000111101111010110000000000000
000000000110000001100011101001101000111111000000000001
000001001101010001000000000000001101000000110000000000
000000000000100000000000000000001001000000110000000001
000000100000010011100111000011011011000110100000000100
000000000000000111000100000000001110000110100000000000
000000001010001101100011100000001110000011000000000000
000000001100001001100011100000011010000011000000000000
000000000000000001100010000101101101101111110000000000
000100000000000000000000001011111010001001010000000000
000000000000000101100000010000011100110000000000000000
000000000000000000100010110000011001110000000001000001
000000000000001000010011000000011011110000000001000100
000000000000000101010100000000001101110000000000000000
.logic_tile 22 31
000000000000001000000011110101111011011111000000000000
000000000000001011000011110001101010000110000000000000
000000000000001001100110110101001010010110110001000000
000010000000001011000011100000101100010110110000000001
000011100000001111100011100111111111100010110010000000
000011001100000001100000000000011001100010110000000000
000000000000101001100110100000001001110000000000000000
000000000101010011000110000000011000110000000000000010
000000101110000011100011100000011010000000110000100001
000000000000000000000000000000011000000000110000000001
000000000000000000000000000000001110000000110000000000
000000000000000000000000000000011001000000110000000100
000000000000000000000111101001101011100001010000000000
000010000000000000000100000111101000000000000000000000
000000000001001001000000010111111010000000010001000000
000000000000101011100010100000011101000000010000000000
.logic_tile 23 31
000000000001011011000011110000011100110000000000000000
000000000000100001000011110000001011110000000000000000
111000000000001011000010110101101000111111100000000000
000000000000001111000010101011111100101001010000000000
000000000000001001100111011001011000101001000000000000
000000000000000001000010000001101000111111000000000000
000000000000001001100111011101101110000000000000000000
000000000000000001000011101001011110000110100000000000
000000000000000111100110000001001000010100100000000000
000000000000000000000000000000011110010100100000000000
000001000000000111000000000000011101110000000000000000
000000001010010001000000000000001011110000000000000000
000000000000000111100010000101101010110110100100000000
000000000000000001000000000000001010110110100010000001
000000000000000000000000000000011000111111000101000101
000000000000000000000000000000011011111111000000000000
.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
.ramb_tile 25 31
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 31
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000111100110100100000
000000000000000000000000000000001001111100110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 31
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 31
000000000000001001100110010000001000001100111100000001
000000000000000001000010000000001000110011000000010000
111000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000010
010000100000000000000000000000001000001100111110000000
100000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000100000
000000000000000000000000000000001001001100111110000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000010000000
000000000000000000000000000000001001001100111100000010
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100110100000000
000000000000000000000000000000001001110011000000000100
.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 32
000000000000000011100000000000000001000000001000000000
000000000000000000000010010000001010000000000000010000
000000000000001001000111000000000001000000001000000000
000000000000001001000100000000001101000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
110000000000001000000000000000000001000000001000000000
110000000000001001000000000000001000000000000000000000
000000000000000000000110100000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001011000000000000001100000000000000000000
000000000000000000000000001001001000101000010000000010
000000000000000000000000000001101110010110100000000000
.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 32
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 32
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 32
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 15 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 32
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 32
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000100000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 32
000000000001010000000000000101111001000000010000000000
000000000000000000010000000000001001000000010000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 32
000010000000001000000110000000001101000000110000000000
000000000000000101000000000000001011000000110000000000
000000000000001000000011000000011000110000000010000000
000000000000001101000000000000001001110000000010000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001010000000000011000000011111000011000000000010
000000000000000000000000000000001001000011000000100000
000000000000101101100000001011101110000110100000000000
000000000000010001100000000001101000001111110000000000
000000000000000111000010000000001101110000000000000000
000100000000000000100100000000001100110000000000000000
000000000000001000000000000000000000000000000000000000
000000001110000101000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
.logic_tile 20 32
000000001110000000000000000000001101110000000000000000
000000000000000000000010000000001000110000000000000000
000000000000000000000010010000001000000000110000000001
000000000000000101000110000000011110000000110000000010
000000000000000001110000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000011100000000000011011110000000010000000
000000000000000000000000000000001001110000000000100100
000000000000000000000000000001101001000000010010000100
000000000000001001000000000000011011000000010000000000
000000000000000000000000000101011001000010000000000000
000000000000001001000000000000011111000010000000000000
000000000000001000000111100101011101000110100000000010
000000000000000001000100000000001110000110100000000000
.logic_tile 21 32
000000000000000000000000000000001111000000110001000000
000000000000000000010000000000011000000000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000001101110000000000000000
000000000000000000000000000000001111110000000000000010
000010100000000000000000010000000000000000000000000000
000001000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 32
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000
.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 33
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 33
000000000000000010
000000000000000000
000000000001100000
000000000000000001
000000000000000010
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 33
000000000000000000
000100000001100000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 13 33
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 14 33
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 15 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 16 33
000000000000000000
000100000000000000
000000111000000000
000000001000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 17 33
000001110000000000
000000001000000000
000000000000000000
000000000001100000
000000000000000100
000000000000000000
001000000000000000
000000000001100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 18 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 19 33
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 23 33
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 25 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 27 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 28 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 30 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.ram_data 25 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.sym 1 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 2 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 3 soc.cpu.pcpi_mul.mul_waiting$2
.sym 4 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127$2
.sym 5 soc.cpu.pcpi_div.start$2
.sym 6 resetn$2
.sym 7 clk_16mhz$2$2
.sym 8 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 262 uart_in$2
.sym 405 $abc$61060$auto$alumacc.cc:491:replace_alu$7235[31]
.sym 408 soc.simpleuart.recv_pattern[7]
.sym 640 $abc$61060$auto$alumacc.cc:491:replace_alu$7230[7]
.sym 866 $true$2
.sym 1091 $abc$61060$auto$wreduce.cc:454:run$7016[2]
.sym 1092 $abc$61060$auto$wreduce.cc:454:run$7016[3]
.sym 1093 $abc$61060$auto$wreduce.cc:454:run$7016[4]
.sym 1094 $abc$61060$auto$wreduce.cc:454:run$7016[5]
.sym 1095 $abc$61060$auto$wreduce.cc:454:run$7016[6]
.sym 1096 $abc$61060$auto$wreduce.cc:454:run$7016[7]
.sym 1203 $abc$61060$auto$wreduce.cc:454:run$7016[8]
.sym 1204 $abc$61060$auto$wreduce.cc:454:run$7016[9]
.sym 1205 $abc$61060$auto$wreduce.cc:454:run$7016[10]
.sym 1206 $abc$61060$auto$wreduce.cc:454:run$7016[11]
.sym 1207 $abc$61060$auto$wreduce.cc:454:run$7016[12]
.sym 1208 $abc$61060$auto$wreduce.cc:454:run$7016[13]
.sym 1209 $abc$61060$auto$wreduce.cc:454:run$7016[14]
.sym 1210 $abc$61060$auto$wreduce.cc:454:run$7016[15]
.sym 1317 $abc$61060$auto$wreduce.cc:454:run$7016[16]
.sym 1318 $abc$61060$auto$wreduce.cc:454:run$7016[17]
.sym 1319 $abc$61060$auto$wreduce.cc:454:run$7016[18]
.sym 1320 $abc$61060$auto$wreduce.cc:454:run$7016[19]
.sym 1321 $abc$61060$auto$wreduce.cc:454:run$7016[20]
.sym 1322 $abc$61060$auto$wreduce.cc:454:run$7016[21]
.sym 1323 $abc$61060$auto$wreduce.cc:454:run$7016[22]
.sym 1324 $abc$61060$auto$wreduce.cc:454:run$7016[23]
.sym 1431 $abc$61060$auto$wreduce.cc:454:run$7016[24]
.sym 1432 $abc$61060$auto$wreduce.cc:454:run$7016[25]
.sym 1433 $abc$61060$auto$wreduce.cc:454:run$7016[26]
.sym 1434 $abc$61060$auto$wreduce.cc:454:run$7016[27]
.sym 1435 $abc$61060$auto$wreduce.cc:454:run$7016[28]
.sym 1436 $abc$61060$auto$wreduce.cc:454:run$7016[29]
.sym 1437 $abc$61060$auto$wreduce.cc:454:run$7016[30]
.sym 1438 $abc$61060$auto$wreduce.cc:454:run$7016[31]
.sym 1547 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[52]_new_inv_
.sym 1551 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[53]_new_inv_
.sym 1662 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[51]_new_inv_
.sym 1663 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[50]_new_inv_
.sym 1742 clk_16mhz$2
.sym 1856 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127
.sym 1864 pin_8$2
.sym 1886 soc.cpu.pcpi_div.divisor[53]
.sym 1887 soc.cpu.pcpi_div.divisor[52]
.sym 2206 pin_7$2
.sym 2571 soc.cpu.pcpi_div.divisor[50]
.sym 2572 soc.cpu.pcpi_div.divisor[51]
.sym 2684 $abc$61060$new_n5225_
.sym 2685 $abc$61060$new_n5227_
.sym 2686 $abc$61060$new_n5226_
.sym 2687 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[7]
.sym 2689 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[5]
.sym 2690 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[6]
.sym 2802 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[13]
.sym 2805 soc.cpu.pcpi_div.divisor[7]
.sym 2913 $abc$61060$new_n8214_
.sym 2917 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[22]
.sym 2918 soc.cpu.pcpi_div.divisor[22]
.sym 3028 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[27]
.sym 3029 soc.cpu.pcpi_div.dividend[24]
.sym 3033 soc.cpu.pcpi_div.dividend[27]
.sym 3141 soc.cpu.pcpi_div.divisor[5]
.sym 3339 clk_16mhz$2
.sym 3372 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[53]
.sym 3709 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[4]
.sym 3710 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[7]
.sym 3788 $true
.sym 3825 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[0]$3
.sym 3826 $false
.sym 3827 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[0]
.sym 3828 $false
.sym 3829 $false
.sym 3831 $auto$alumacc.cc:474:replace_alu$7233.C[2]
.sym 3833 $false
.sym 3834 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[1]
.sym 3837 $auto$alumacc.cc:474:replace_alu$7233.C[3]
.sym 3839 $false
.sym 3840 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[2]
.sym 3843 $auto$alumacc.cc:474:replace_alu$7233.C[4]
.sym 3845 $false
.sym 3846 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[3]
.sym 3849 $auto$alumacc.cc:474:replace_alu$7233.C[5]
.sym 3851 $false
.sym 3852 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[4]
.sym 3855 $auto$alumacc.cc:474:replace_alu$7233.C[6]
.sym 3857 $false
.sym 3858 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[5]
.sym 3861 $auto$alumacc.cc:474:replace_alu$7233.C[7]
.sym 3863 $false
.sym 3864 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[6]
.sym 3867 $auto$alumacc.cc:474:replace_alu$7233.C[8]
.sym 3869 $false
.sym 3870 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[7]
.sym 3891 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[2]
.sym 3894 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[11]
.sym 3971 $auto$alumacc.cc:474:replace_alu$7233.C[8]
.sym 4008 $auto$alumacc.cc:474:replace_alu$7233.C[9]
.sym 4010 $false
.sym 4011 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[8]
.sym 4014 $auto$alumacc.cc:474:replace_alu$7233.C[10]
.sym 4016 $false
.sym 4017 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[9]
.sym 4020 $auto$alumacc.cc:474:replace_alu$7233.C[11]
.sym 4022 $false
.sym 4023 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[10]
.sym 4026 $auto$alumacc.cc:474:replace_alu$7233.C[12]
.sym 4028 $false
.sym 4029 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[11]
.sym 4032 $auto$alumacc.cc:474:replace_alu$7233.C[13]
.sym 4034 $false
.sym 4035 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[12]
.sym 4038 $auto$alumacc.cc:474:replace_alu$7233.C[14]
.sym 4040 $true$2
.sym 4041 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[13]
.sym 4044 $auto$alumacc.cc:474:replace_alu$7233.C[15]
.sym 4046 $false
.sym 4047 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[14]
.sym 4050 $auto$alumacc.cc:474:replace_alu$7233.C[16]
.sym 4052 $false
.sym 4053 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[15]
.sym 4058 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[15]
.sym 4059 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[8]
.sym 4061 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[14]
.sym 4062 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[5]
.sym 4063 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[24]
.sym 4064 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[25]
.sym 4106 $auto$alumacc.cc:474:replace_alu$7233.C[16]
.sym 4143 $auto$alumacc.cc:474:replace_alu$7233.C[17]
.sym 4145 $false
.sym 4146 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[16]
.sym 4149 $auto$alumacc.cc:474:replace_alu$7233.C[18]
.sym 4151 $false
.sym 4152 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[17]
.sym 4155 $auto$alumacc.cc:474:replace_alu$7233.C[19]
.sym 4157 $false
.sym 4158 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[18]
.sym 4161 $auto$alumacc.cc:474:replace_alu$7233.C[20]
.sym 4163 $false
.sym 4164 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[19]
.sym 4167 $auto$alumacc.cc:474:replace_alu$7233.C[21]
.sym 4169 $false
.sym 4170 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[20]
.sym 4173 $auto$alumacc.cc:474:replace_alu$7233.C[22]
.sym 4175 $false
.sym 4176 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[21]
.sym 4179 $auto$alumacc.cc:474:replace_alu$7233.C[23]
.sym 4181 $false
.sym 4182 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[22]
.sym 4185 $auto$alumacc.cc:474:replace_alu$7233.C[24]
.sym 4187 $false
.sym 4188 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[23]
.sym 4241 $auto$alumacc.cc:474:replace_alu$7233.C[24]
.sym 4278 $auto$alumacc.cc:474:replace_alu$7233.C[25]
.sym 4280 $false
.sym 4281 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[24]
.sym 4284 $auto$alumacc.cc:474:replace_alu$7233.C[26]
.sym 4286 $false
.sym 4287 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[25]
.sym 4290 $auto$alumacc.cc:474:replace_alu$7233.C[27]
.sym 4292 $false
.sym 4293 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[26]
.sym 4296 $auto$alumacc.cc:474:replace_alu$7233.C[28]
.sym 4298 $false
.sym 4299 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[27]
.sym 4302 $auto$alumacc.cc:474:replace_alu$7233.C[29]
.sym 4304 $false
.sym 4305 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[28]
.sym 4308 $auto$alumacc.cc:474:replace_alu$7233.C[30]
.sym 4310 $false
.sym 4311 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[29]
.sym 4314 $auto$alumacc.cc:474:replace_alu$7233.C[31]
.sym 4316 $false
.sym 4317 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[30]
.sym 4320 $abc$61060$auto$alumacc.cc:491:replace_alu$7235[31]$2
.sym 4322 $false
.sym 4323 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[31]
.sym 4417 $abc$61060$auto$alumacc.cc:491:replace_alu$7235[31]$2
.sym 4432 uart_in$2
.sym 4433 $false
.sym 4434 $false
.sym 4435 $false
.sym 4460 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45236
.sym 4461 clk_16mhz$2$2
.sym 4462 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 4646 $true
.sym 4683 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[25]$2
.sym 4684 $false
.sym 4685 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[25]
.sym 4686 $false
.sym 4687 $false
.sym 4689 $auto$alumacc.cc:474:replace_alu$7228.C[3]
.sym 4691 $false
.sym 4692 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[26]
.sym 4695 $auto$alumacc.cc:474:replace_alu$7228.C[4]
.sym 4697 $false
.sym 4698 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[27]
.sym 4701 $auto$alumacc.cc:474:replace_alu$7228.C[5]
.sym 4703 $false
.sym 4704 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[28]
.sym 4707 $auto$alumacc.cc:474:replace_alu$7228.C[6]
.sym 4709 $false
.sym 4710 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[29]
.sym 4713 $auto$alumacc.cc:474:replace_alu$7228.C[7]
.sym 4715 $false
.sym 4716 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[30]
.sym 4719 $abc$61060$auto$alumacc.cc:491:replace_alu$7230[7]$2
.sym 4721 $false
.sym 4722 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[31]
.sym 4729 $abc$61060$auto$alumacc.cc:491:replace_alu$7230[7]$2
.sym 4733 $abc$61060$auto$alumacc.cc:491:replace_alu$7219[31]
.sym 4735 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[27]
.sym 4737 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[30]
.sym 4738 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[31]
.sym 4984 $false
.sym 4985 $false
.sym 4986 $false
.sym 4987 $false
.sym 5186 $true
.sym 5223 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[0]$2
.sym 5224 $false
.sym 5225 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[0]
.sym 5226 $false
.sym 5227 $false
.sym 5229 $auto$alumacc.cc:474:replace_alu$7317.C[2]
.sym 5231 $false
.sym 5232 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[1]
.sym 5235 $auto$alumacc.cc:474:replace_alu$7317.C[3]
.sym 5236 $false
.sym 5237 $false
.sym 5238 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[2]
.sym 5239 $auto$alumacc.cc:474:replace_alu$7317.C[2]
.sym 5241 $auto$alumacc.cc:474:replace_alu$7317.C[4]
.sym 5242 $false
.sym 5243 $false
.sym 5244 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[3]
.sym 5245 $auto$alumacc.cc:474:replace_alu$7317.C[3]
.sym 5247 $auto$alumacc.cc:474:replace_alu$7317.C[5]
.sym 5248 $false
.sym 5249 $false
.sym 5250 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[4]
.sym 5251 $auto$alumacc.cc:474:replace_alu$7317.C[4]
.sym 5253 $auto$alumacc.cc:474:replace_alu$7317.C[6]
.sym 5254 $false
.sym 5255 $false
.sym 5256 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[5]
.sym 5257 $auto$alumacc.cc:474:replace_alu$7317.C[5]
.sym 5259 $auto$alumacc.cc:474:replace_alu$7317.C[7]
.sym 5260 $false
.sym 5261 $false
.sym 5262 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[6]
.sym 5263 $auto$alumacc.cc:474:replace_alu$7317.C[6]
.sym 5265 $auto$alumacc.cc:474:replace_alu$7317.C[8]
.sym 5266 $false
.sym 5267 $false
.sym 5268 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[7]
.sym 5269 $auto$alumacc.cc:474:replace_alu$7317.C[7]
.sym 5321 $auto$alumacc.cc:474:replace_alu$7317.C[8]
.sym 5358 $auto$alumacc.cc:474:replace_alu$7317.C[9]
.sym 5359 $false
.sym 5360 $false
.sym 5361 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[8]
.sym 5362 $auto$alumacc.cc:474:replace_alu$7317.C[8]
.sym 5364 $auto$alumacc.cc:474:replace_alu$7317.C[10]
.sym 5365 $false
.sym 5366 $false
.sym 5367 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[9]
.sym 5368 $auto$alumacc.cc:474:replace_alu$7317.C[9]
.sym 5370 $auto$alumacc.cc:474:replace_alu$7317.C[11]
.sym 5371 $false
.sym 5372 $false
.sym 5373 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[10]
.sym 5374 $auto$alumacc.cc:474:replace_alu$7317.C[10]
.sym 5376 $auto$alumacc.cc:474:replace_alu$7317.C[12]
.sym 5377 $false
.sym 5378 $false
.sym 5379 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[11]
.sym 5380 $auto$alumacc.cc:474:replace_alu$7317.C[11]
.sym 5382 $auto$alumacc.cc:474:replace_alu$7317.C[13]
.sym 5383 $false
.sym 5384 $false
.sym 5385 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[12]
.sym 5386 $auto$alumacc.cc:474:replace_alu$7317.C[12]
.sym 5388 $auto$alumacc.cc:474:replace_alu$7317.C[14]
.sym 5389 $false
.sym 5390 $false
.sym 5391 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[13]
.sym 5392 $auto$alumacc.cc:474:replace_alu$7317.C[13]
.sym 5394 $auto$alumacc.cc:474:replace_alu$7317.C[15]
.sym 5395 $false
.sym 5396 $false
.sym 5397 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[14]
.sym 5398 $auto$alumacc.cc:474:replace_alu$7317.C[14]
.sym 5400 $auto$alumacc.cc:474:replace_alu$7317.C[16]
.sym 5401 $false
.sym 5402 $false
.sym 5403 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[15]
.sym 5404 $auto$alumacc.cc:474:replace_alu$7317.C[15]
.sym 5415 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.C[31]
.sym 5456 $auto$alumacc.cc:474:replace_alu$7317.C[16]
.sym 5493 $auto$alumacc.cc:474:replace_alu$7317.C[17]
.sym 5494 $false
.sym 5495 $false
.sym 5496 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[16]
.sym 5497 $auto$alumacc.cc:474:replace_alu$7317.C[16]
.sym 5499 $auto$alumacc.cc:474:replace_alu$7317.C[18]
.sym 5500 $false
.sym 5501 $false
.sym 5502 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[17]
.sym 5503 $auto$alumacc.cc:474:replace_alu$7317.C[17]
.sym 5505 $auto$alumacc.cc:474:replace_alu$7317.C[19]
.sym 5506 $false
.sym 5507 $false
.sym 5508 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[18]
.sym 5509 $auto$alumacc.cc:474:replace_alu$7317.C[18]
.sym 5511 $auto$alumacc.cc:474:replace_alu$7317.C[20]
.sym 5512 $false
.sym 5513 $false
.sym 5514 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[19]
.sym 5515 $auto$alumacc.cc:474:replace_alu$7317.C[19]
.sym 5517 $auto$alumacc.cc:474:replace_alu$7317.C[21]
.sym 5518 $false
.sym 5519 $false
.sym 5520 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[20]
.sym 5521 $auto$alumacc.cc:474:replace_alu$7317.C[20]
.sym 5523 $auto$alumacc.cc:474:replace_alu$7317.C[22]
.sym 5524 $false
.sym 5525 $false
.sym 5526 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[21]
.sym 5527 $auto$alumacc.cc:474:replace_alu$7317.C[21]
.sym 5529 $auto$alumacc.cc:474:replace_alu$7317.C[23]
.sym 5530 $false
.sym 5531 $false
.sym 5532 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[22]
.sym 5533 $auto$alumacc.cc:474:replace_alu$7317.C[22]
.sym 5535 $auto$alumacc.cc:474:replace_alu$7317.C[24]
.sym 5536 $false
.sym 5537 $false
.sym 5538 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[23]
.sym 5539 $auto$alumacc.cc:474:replace_alu$7317.C[23]
.sym 5543 $abc$61060$auto$alumacc.cc:491:replace_alu$7287[31]
.sym 5544 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[58]_new_inv_
.sym 5545 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[27]
.sym 5546 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[54]_new_inv_
.sym 5548 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[30]
.sym 5549 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[26]
.sym 5550 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[24]
.sym 5591 $auto$alumacc.cc:474:replace_alu$7317.C[24]
.sym 5628 $auto$alumacc.cc:474:replace_alu$7317.C[25]
.sym 5629 $false
.sym 5630 $false
.sym 5631 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[24]
.sym 5632 $auto$alumacc.cc:474:replace_alu$7317.C[24]
.sym 5634 $auto$alumacc.cc:474:replace_alu$7317.C[26]
.sym 5635 $false
.sym 5636 $false
.sym 5637 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[25]
.sym 5638 $auto$alumacc.cc:474:replace_alu$7317.C[25]
.sym 5640 $auto$alumacc.cc:474:replace_alu$7317.C[27]
.sym 5641 $false
.sym 5642 $false
.sym 5643 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[26]
.sym 5644 $auto$alumacc.cc:474:replace_alu$7317.C[26]
.sym 5646 $auto$alumacc.cc:474:replace_alu$7317.C[28]
.sym 5647 $false
.sym 5648 $false
.sym 5649 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[27]
.sym 5650 $auto$alumacc.cc:474:replace_alu$7317.C[27]
.sym 5652 $auto$alumacc.cc:474:replace_alu$7317.C[29]
.sym 5653 $false
.sym 5654 $false
.sym 5655 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[28]
.sym 5656 $auto$alumacc.cc:474:replace_alu$7317.C[28]
.sym 5658 $auto$alumacc.cc:474:replace_alu$7317.C[30]
.sym 5659 $false
.sym 5660 $false
.sym 5661 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[29]
.sym 5662 $auto$alumacc.cc:474:replace_alu$7317.C[29]
.sym 5664 $auto$alumacc.cc:474:replace_alu$7317.C[31]
.sym 5665 $false
.sym 5666 $false
.sym 5667 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[30]
.sym 5668 $auto$alumacc.cc:474:replace_alu$7317.C[30]
.sym 5671 $false
.sym 5672 $false
.sym 5673 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[31]
.sym 5674 $auto$alumacc.cc:474:replace_alu$7317.C[31]
.sym 5678 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[61]_new_inv_
.sym 5679 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[57]_new_inv_
.sym 5682 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[56]_new_inv_
.sym 5684 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[55]_new_inv_
.sym 5776 $false
.sym 5777 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 5778 $abc$61060$auto$wreduce.cc:454:run$7016[21]
.sym 5779 soc.cpu.reg_op2[21]
.sym 5800 $false
.sym 5801 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 5802 $abc$61060$auto$wreduce.cc:454:run$7016[22]
.sym 5803 soc.cpu.reg_op2[22]
.sym 5923 $false
.sym 5924 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 5925 $abc$61060$auto$wreduce.cc:454:run$7016[20]
.sym 5926 soc.cpu.reg_op2[20]
.sym 5929 $false
.sym 5930 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 5931 $abc$61060$auto$wreduce.cc:454:run$7016[19]
.sym 5932 soc.cpu.reg_op2[19]
.sym 5949 soc.cpu.pcpi_div.divisor[61]
.sym 5950 soc.cpu.pcpi_div.divisor[58]
.sym 5955 soc.cpu.pcpi_div.divisor[57]
.sym 6083 soc.cpu.pcpi_div.divisor[56]
.sym 6087 soc.cpu.pcpi_div.divisor[55]
.sym 6088 soc.cpu.pcpi_div.divisor[54]
.sym 6169 $false
.sym 6170 soc.cpu.pcpi_div.start$2
.sym 6171 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[53]_new_inv_
.sym 6172 soc.cpu.pcpi_div.divisor[54]
.sym 6175 $false
.sym 6176 soc.cpu.pcpi_div.start$2
.sym 6177 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[52]_new_inv_
.sym 6178 soc.cpu.pcpi_div.divisor[53]
.sym 6215 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 6216 clk_16mhz$2$2
.sym 6217 $false
.sym 6354 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[7]_new_inv_
.sym 6356 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[4]_new_inv_
.sym 6357 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[2]_new_inv_
.sym 6358 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[9]_new_inv_
.sym 6359 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[1]_new_inv_
.sym 6490 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[19]_new_inv_
.sym 6491 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[6]_new_inv_
.sym 6492 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[3]_new_inv_
.sym 6493 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[13]_new_inv_
.sym 6494 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[17]_new_inv_
.sym 6495 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[12]_new_inv_
.sym 6623 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[26]_new_inv_
.sym 6624 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[23]_new_inv_
.sym 6625 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[0]
.sym 6626 soc.cpu.pcpi_div.dividend[0]
.sym 6627 soc.cpu.pcpi_div.dividend[11]
.sym 6628 soc.cpu.pcpi_div.dividend[7]
.sym 6629 soc.cpu.pcpi_div.dividend[17]
.sym 6630 soc.cpu.pcpi_div.dividend[1]
.sym 6758 soc.cpu.pcpi_div.dividend[3]
.sym 6759 soc.cpu.pcpi_div.dividend[5]
.sym 6760 soc.cpu.pcpi_div.dividend[2]
.sym 6761 soc.cpu.pcpi_div.dividend[14]
.sym 6762 soc.cpu.pcpi_div.dividend[13]
.sym 6763 soc.cpu.pcpi_div.dividend[6]
.sym 6764 soc.cpu.pcpi_div.dividend[18]
.sym 6765 soc.cpu.pcpi_div.dividend[4]
.sym 6893 soc.cpu.pcpi_div.dividend[23]
.sym 6894 soc.cpu.pcpi_div.dividend[16]
.sym 6895 soc.cpu.pcpi_div.dividend[12]
.sym 6896 soc.cpu.pcpi_div.dividend[8]
.sym 6897 soc.cpu.pcpi_div.dividend[26]
.sym 6898 soc.cpu.pcpi_div.dividend[9]
.sym 6899 soc.cpu.pcpi_div.dividend[19]
.sym 6900 soc.cpu.pcpi_div.dividend[21]
.sym 6985 $false
.sym 6986 soc.cpu.pcpi_div.start$2
.sym 6987 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[50]_new_inv_
.sym 6988 soc.cpu.pcpi_div.divisor[51]
.sym 6991 $false
.sym 6992 soc.cpu.pcpi_div.start$2
.sym 6993 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[51]_new_inv_
.sym 6994 soc.cpu.pcpi_div.divisor[52]
.sym 7025 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 7026 clk_16mhz$2$2
.sym 7027 $false
.sym 7029 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[1]
.sym 7030 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[2]
.sym 7031 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[3]
.sym 7032 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[4]
.sym 7033 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[5]
.sym 7034 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[6]
.sym 7035 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[7]
.sym 7114 $false
.sym 7115 $abc$61060$new_n5226_
.sym 7116 soc.cpu.pcpi_div.divisor[23]
.sym 7117 soc.cpu.pcpi_div.dividend[23]
.sym 7120 $false
.sym 7121 soc.cpu.pcpi_div.divisor[54]
.sym 7122 soc.cpu.pcpi_div.divisor[51]
.sym 7123 soc.cpu.pcpi_div.divisor[48]
.sym 7126 $false
.sym 7127 $abc$61060$new_n5227_
.sym 7128 soc.cpu.pcpi_div.divisor[58]
.sym 7129 soc.cpu.pcpi_div.divisor[53]
.sym 7132 $false
.sym 7133 $false
.sym 7134 $false
.sym 7135 soc.cpu.pcpi_div.divisor[7]
.sym 7144 $false
.sym 7145 $false
.sym 7146 $false
.sym 7147 soc.cpu.pcpi_div.divisor[5]
.sym 7150 $false
.sym 7151 $false
.sym 7152 $false
.sym 7153 soc.cpu.pcpi_div.divisor[6]
.sym 7163 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[8]
.sym 7164 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[9]
.sym 7165 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[10]
.sym 7166 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[11]
.sym 7167 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[12]
.sym 7168 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[13]
.sym 7169 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[14]
.sym 7170 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[15]
.sym 7273 $false
.sym 7274 $false
.sym 7275 $false
.sym 7276 soc.cpu.pcpi_div.divisor[13]
.sym 7291 soc.cpu.pcpi_div.divisor[8]
.sym 7292 $false
.sym 7293 $false
.sym 7294 $false
.sym 7295 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 7296 clk_16mhz$2$2
.sym 7297 soc.cpu.pcpi_div.start$2
.sym 7298 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[16]
.sym 7299 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[17]
.sym 7300 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[18]
.sym 7301 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[19]
.sym 7302 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[20]
.sym 7303 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[21]
.sym 7304 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[22]
.sym 7305 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[23]
.sym 7390 soc.cpu.pcpi_div.divisor[27]
.sym 7391 soc.cpu.pcpi_div.dividend[27]
.sym 7392 soc.cpu.pcpi_div.divisor[52]
.sym 7393 soc.cpu.pcpi_div.divisor[50]
.sym 7414 $false
.sym 7415 $false
.sym 7416 $false
.sym 7417 soc.cpu.pcpi_div.divisor[22]
.sym 7420 soc.cpu.pcpi_div.divisor[23]
.sym 7421 $false
.sym 7422 $false
.sym 7423 $false
.sym 7430 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 7431 clk_16mhz$2$2
.sym 7432 soc.cpu.pcpi_div.start$2
.sym 7433 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[24]
.sym 7434 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[25]
.sym 7435 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[26]
.sym 7436 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[27]
.sym 7437 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[28]
.sym 7438 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[29]
.sym 7439 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[30]
.sym 7440 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[31]
.sym 7531 $false
.sym 7532 $false
.sym 7533 $false
.sym 7534 soc.cpu.pcpi_div.divisor[27]
.sym 7537 $false
.sym 7538 soc.cpu.pcpi_div.start$2
.sym 7539 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[24]_new_inv_
.sym 7540 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[24]
.sym 7561 $false
.sym 7562 soc.cpu.pcpi_div.start$2
.sym 7563 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[27]_new_inv_
.sym 7564 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[27]
.sym 7565 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 7566 clk_16mhz$2$2
.sym 7567 $false
.sym 7568 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[24]
.sym 7569 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[29]
.sym 7570 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[25]
.sym 7571 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[34]
.sym 7572 soc.cpu.pcpi_div.divisor[24]
.sym 7573 soc.cpu.pcpi_div.divisor[14]
.sym 7574 soc.cpu.pcpi_div.divisor[18]
.sym 7660 soc.cpu.pcpi_div.divisor[6]
.sym 7661 $false
.sym 7662 $false
.sym 7663 $false
.sym 7700 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 7701 clk_16mhz$2$2
.sym 7702 soc.cpu.pcpi_div.start$2
.sym 7703 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[41]
.sym 7704 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[54]
.sym 7705 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[58]
.sym 7706 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[61]
.sym 7708 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[55]
.sym 7709 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[56]
.sym 7838 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[62]
.sym 7840 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[52]
.sym 7842 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[50]
.sym 7948 $false
.sym 7949 $false
.sym 7950 $false
.sym 7951 soc.cpu.pcpi_div.divisor[53]
.sym 8223 soc.simpleuart.recv_divcnt[2]
.sym 8224 soc.simpleuart.recv_divcnt[3]
.sym 8225 soc.simpleuart.recv_divcnt[4]
.sym 8226 soc.simpleuart.recv_divcnt[5]
.sym 8227 soc.simpleuart.recv_divcnt[6]
.sym 8228 soc.simpleuart.recv_divcnt[7]
.sym 8332 $false
.sym 8333 $false
.sym 8334 $false
.sym 8335 soc.cpu.mem_addr[4]
.sym 8338 $false
.sym 8339 $false
.sym 8340 $false
.sym 8341 soc.cpu.mem_addr[7]
.sym 8349 soc.simpleuart.recv_divcnt[8]
.sym 8350 soc.simpleuart.recv_divcnt[9]
.sym 8351 soc.simpleuart.recv_divcnt[10]
.sym 8352 soc.simpleuart.recv_divcnt[11]
.sym 8353 soc.simpleuart.recv_divcnt[12]
.sym 8354 soc.simpleuart.recv_divcnt[13]
.sym 8355 soc.simpleuart.recv_divcnt[14]
.sym 8356 soc.simpleuart.recv_divcnt[15]
.sym 8483 $false
.sym 8484 $false
.sym 8485 $false
.sym 8486 soc.cpu.mem_addr[2]
.sym 8501 $false
.sym 8502 $false
.sym 8503 $false
.sym 8504 soc.cpu.mem_addr[11]
.sym 8508 soc.simpleuart.recv_divcnt[16]
.sym 8509 soc.simpleuart.recv_divcnt[17]
.sym 8510 soc.simpleuart.recv_divcnt[18]
.sym 8511 soc.simpleuart.recv_divcnt[19]
.sym 8512 soc.simpleuart.recv_divcnt[20]
.sym 8513 soc.simpleuart.recv_divcnt[21]
.sym 8514 soc.simpleuart.recv_divcnt[22]
.sym 8515 soc.simpleuart.recv_divcnt[23]
.sym 8582 $false
.sym 8583 $false
.sym 8584 $false
.sym 8585 soc.cpu.mem_addr[15]
.sym 8588 $false
.sym 8589 $false
.sym 8590 $false
.sym 8591 soc.cpu.mem_addr[8]
.sym 8600 $false
.sym 8601 $false
.sym 8602 $false
.sym 8603 soc.cpu.mem_addr[14]
.sym 8606 $false
.sym 8607 $false
.sym 8608 $false
.sym 8609 soc.cpu.mem_addr[5]
.sym 8612 $false
.sym 8613 $false
.sym 8614 $false
.sym 8615 soc.cpu.mem_addr[24]
.sym 8618 $false
.sym 8619 $false
.sym 8620 $false
.sym 8621 soc.cpu.mem_addr[25]
.sym 8631 soc.simpleuart.recv_divcnt[24]
.sym 8632 soc.simpleuart.recv_divcnt[25]
.sym 8633 soc.simpleuart.recv_divcnt[26]
.sym 8634 soc.simpleuart.recv_divcnt[27]
.sym 8635 soc.simpleuart.recv_divcnt[28]
.sym 8636 soc.simpleuart.recv_divcnt[29]
.sym 8637 soc.simpleuart.recv_divcnt[30]
.sym 8638 soc.simpleuart.recv_divcnt[31]
.sym 8667 $true
.sym 8704 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[0]$2
.sym 8705 $false
.sym 8706 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[0]
.sym 8707 $false
.sym 8708 $false
.sym 8710 $auto$alumacc.cc:474:replace_alu$7217.C[2]
.sym 8712 $false
.sym 8713 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[1]
.sym 8716 $auto$alumacc.cc:474:replace_alu$7217.C[3]
.sym 8718 $false
.sym 8719 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[2]
.sym 8722 $auto$alumacc.cc:474:replace_alu$7217.C[4]
.sym 8724 $false
.sym 8725 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[3]
.sym 8728 $auto$alumacc.cc:474:replace_alu$7217.C[5]
.sym 8730 $false
.sym 8731 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[4]
.sym 8734 $auto$alumacc.cc:474:replace_alu$7217.C[6]
.sym 8736 $false
.sym 8737 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[5]
.sym 8740 $auto$alumacc.cc:474:replace_alu$7217.C[7]
.sym 8742 $false
.sym 8743 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[6]
.sym 8746 $auto$alumacc.cc:474:replace_alu$7217.C[8]
.sym 8748 $false
.sym 8749 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[7]
.sym 8755 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[5]
.sym 8756 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[3]
.sym 8757 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[1]
.sym 8758 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[20]
.sym 8759 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[18]
.sym 8760 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[7]
.sym 8761 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[3]
.sym 8790 $auto$alumacc.cc:474:replace_alu$7217.C[8]
.sym 8827 $auto$alumacc.cc:474:replace_alu$7217.C[9]
.sym 8829 $false
.sym 8830 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[8]
.sym 8833 $auto$alumacc.cc:474:replace_alu$7217.C[10]
.sym 8835 $false
.sym 8836 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[9]
.sym 8839 $auto$alumacc.cc:474:replace_alu$7217.C[11]
.sym 8841 $false
.sym 8842 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[10]
.sym 8845 $auto$alumacc.cc:474:replace_alu$7217.C[12]
.sym 8847 $false
.sym 8848 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[11]
.sym 8851 $auto$alumacc.cc:474:replace_alu$7217.C[13]
.sym 8853 $false
.sym 8854 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[12]
.sym 8857 $auto$alumacc.cc:474:replace_alu$7217.C[14]
.sym 8859 $false
.sym 8860 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[13]
.sym 8863 $auto$alumacc.cc:474:replace_alu$7217.C[15]
.sym 8865 $false
.sym 8866 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[14]
.sym 8869 $auto$alumacc.cc:474:replace_alu$7217.C[16]
.sym 8871 $false
.sym 8872 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[15]
.sym 8877 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[16]
.sym 8878 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[19]
.sym 8881 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[23]
.sym 8882 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[21]
.sym 8913 $auto$alumacc.cc:474:replace_alu$7217.C[16]
.sym 8950 $auto$alumacc.cc:474:replace_alu$7217.C[17]
.sym 8952 $false
.sym 8953 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[16]
.sym 8956 $auto$alumacc.cc:474:replace_alu$7217.C[18]
.sym 8958 $false
.sym 8959 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[17]
.sym 8962 $auto$alumacc.cc:474:replace_alu$7217.C[19]
.sym 8964 $false
.sym 8965 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[18]
.sym 8968 $auto$alumacc.cc:474:replace_alu$7217.C[20]
.sym 8970 $false
.sym 8971 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[19]
.sym 8974 $auto$alumacc.cc:474:replace_alu$7217.C[21]
.sym 8976 $false
.sym 8977 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[20]
.sym 8980 $auto$alumacc.cc:474:replace_alu$7217.C[22]
.sym 8982 $false
.sym 8983 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[21]
.sym 8986 $auto$alumacc.cc:474:replace_alu$7217.C[23]
.sym 8988 $false
.sym 8989 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[22]
.sym 8992 $auto$alumacc.cc:474:replace_alu$7217.C[24]
.sym 8994 $false
.sym 8995 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[23]
.sym 9000 soc.simpleuart.recv_pattern[5]
.sym 9001 soc.simpleuart.recv_pattern[2]
.sym 9002 soc.simpleuart.recv_pattern[0]
.sym 9003 soc.simpleuart.recv_pattern[4]
.sym 9004 soc.simpleuart.recv_pattern[1]
.sym 9006 soc.simpleuart.recv_pattern[3]
.sym 9007 soc.simpleuart.recv_pattern[6]
.sym 9036 $auto$alumacc.cc:474:replace_alu$7217.C[24]
.sym 9073 $auto$alumacc.cc:474:replace_alu$7217.C[25]
.sym 9075 $false
.sym 9076 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[24]
.sym 9079 $auto$alumacc.cc:474:replace_alu$7217.C[26]
.sym 9081 $true$2
.sym 9082 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[25]
.sym 9085 $auto$alumacc.cc:474:replace_alu$7217.C[27]
.sym 9087 $false
.sym 9088 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[26]
.sym 9091 $auto$alumacc.cc:474:replace_alu$7217.C[28]
.sym 9093 $false
.sym 9094 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[27]
.sym 9097 $auto$alumacc.cc:474:replace_alu$7217.C[29]
.sym 9099 $false
.sym 9100 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[28]
.sym 9103 $auto$alumacc.cc:474:replace_alu$7217.C[30]
.sym 9105 $false
.sym 9106 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[29]
.sym 9109 $auto$alumacc.cc:474:replace_alu$7217.C[31]
.sym 9111 $false
.sym 9112 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[30]
.sym 9115 $abc$61060$auto$alumacc.cc:491:replace_alu$7219[31]$2
.sym 9117 $false
.sym 9118 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[31]
.sym 9123 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[28]
.sym 9129 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[26]
.sym 9130 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[29]
.sym 9200 $abc$61060$auto$alumacc.cc:491:replace_alu$7219[31]$2
.sym 9209 $false
.sym 9210 $false
.sym 9211 $false
.sym 9212 soc.cpu.mem_addr[27]
.sym 9221 $false
.sym 9222 $false
.sym 9223 $false
.sym 9224 soc.cpu.mem_addr[30]
.sym 9227 $false
.sym 9228 $false
.sym 9229 $false
.sym 9230 soc.cpu.mem_addr[31]
.sym 9248 pin_7$2
.sym 9370 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[2]
.sym 9373 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[3]
.sym 9374 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[6]
.sym 9375 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[4]
.sym 9376 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[7]
.sym 9405 $true
.sym 9442 $auto$alumacc.cc:474:replace_alu$7285.C[1]
.sym 9444 soc.cpu.reg_op1[0]
.sym 9445 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[0]
.sym 9448 $auto$alumacc.cc:474:replace_alu$7285.C[2]
.sym 9450 soc.cpu.reg_op1[1]
.sym 9451 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[1]
.sym 9454 $auto$alumacc.cc:474:replace_alu$7285.C[3]
.sym 9456 soc.cpu.reg_op1[2]
.sym 9457 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[2]
.sym 9460 $auto$alumacc.cc:474:replace_alu$7285.C[4]
.sym 9462 soc.cpu.reg_op1[3]
.sym 9463 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[3]
.sym 9466 $auto$alumacc.cc:474:replace_alu$7285.C[5]
.sym 9468 soc.cpu.reg_op1[4]
.sym 9469 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[4]
.sym 9472 $auto$alumacc.cc:474:replace_alu$7285.C[6]
.sym 9474 soc.cpu.reg_op1[5]
.sym 9475 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[5]
.sym 9478 $auto$alumacc.cc:474:replace_alu$7285.C[7]
.sym 9480 soc.cpu.reg_op1[6]
.sym 9481 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[6]
.sym 9484 $auto$alumacc.cc:474:replace_alu$7285.C[8]
.sym 9486 soc.cpu.reg_op1[7]
.sym 9487 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[7]
.sym 9492 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[13]
.sym 9493 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[9]
.sym 9494 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[1]
.sym 9495 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[14]
.sym 9496 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[5]
.sym 9497 soc.cpu.mem_addr[3]
.sym 9498 soc.cpu.mem_addr[5]
.sym 9499 soc.cpu.mem_addr[7]
.sym 9528 $auto$alumacc.cc:474:replace_alu$7285.C[8]
.sym 9565 $auto$alumacc.cc:474:replace_alu$7285.C[9]
.sym 9567 soc.cpu.reg_op1[8]
.sym 9568 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[8]
.sym 9571 $auto$alumacc.cc:474:replace_alu$7285.C[10]
.sym 9573 soc.cpu.reg_op1[9]
.sym 9574 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[9]
.sym 9577 $auto$alumacc.cc:474:replace_alu$7285.C[11]
.sym 9579 soc.cpu.reg_op1[10]
.sym 9580 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[10]
.sym 9583 $auto$alumacc.cc:474:replace_alu$7285.C[12]
.sym 9585 soc.cpu.reg_op1[11]
.sym 9586 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[11]
.sym 9589 $auto$alumacc.cc:474:replace_alu$7285.C[13]
.sym 9591 soc.cpu.reg_op1[12]
.sym 9592 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[12]
.sym 9595 $auto$alumacc.cc:474:replace_alu$7285.C[14]
.sym 9597 soc.cpu.reg_op1[13]
.sym 9598 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[13]
.sym 9601 $auto$alumacc.cc:474:replace_alu$7285.C[15]
.sym 9603 soc.cpu.reg_op1[14]
.sym 9604 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[14]
.sym 9607 $auto$alumacc.cc:474:replace_alu$7285.C[16]
.sym 9609 soc.cpu.reg_op1[15]
.sym 9610 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[15]
.sym 9615 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[22]
.sym 9616 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[11]
.sym 9617 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[10]
.sym 9619 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[12]
.sym 9620 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[21]
.sym 9621 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[19]
.sym 9622 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[8]
.sym 9651 $auto$alumacc.cc:474:replace_alu$7285.C[16]
.sym 9688 $auto$alumacc.cc:474:replace_alu$7285.C[17]
.sym 9690 soc.cpu.reg_op1[16]
.sym 9691 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[16]
.sym 9694 $auto$alumacc.cc:474:replace_alu$7285.C[18]
.sym 9696 soc.cpu.reg_op1[17]
.sym 9697 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[17]
.sym 9700 $auto$alumacc.cc:474:replace_alu$7285.C[19]
.sym 9702 soc.cpu.reg_op1[18]
.sym 9703 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[18]
.sym 9706 $auto$alumacc.cc:474:replace_alu$7285.C[20]
.sym 9708 soc.cpu.reg_op1[19]
.sym 9709 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[19]
.sym 9712 $auto$alumacc.cc:474:replace_alu$7285.C[21]
.sym 9714 soc.cpu.reg_op1[20]
.sym 9715 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[20]
.sym 9718 $auto$alumacc.cc:474:replace_alu$7285.C[22]
.sym 9720 soc.cpu.reg_op1[21]
.sym 9721 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[21]
.sym 9724 $auto$alumacc.cc:474:replace_alu$7285.C[23]
.sym 9726 soc.cpu.reg_op1[22]
.sym 9727 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[22]
.sym 9730 $auto$alumacc.cc:474:replace_alu$7285.C[24]
.sym 9732 soc.cpu.reg_op1[23]
.sym 9733 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[23]
.sym 9738 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[20]
.sym 9739 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24859[1]_new_inv_
.sym 9740 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[17]
.sym 9741 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[25]
.sym 9742 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[16]
.sym 9743 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[28]
.sym 9744 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[23]
.sym 9745 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[18]
.sym 9774 $auto$alumacc.cc:474:replace_alu$7285.C[24]
.sym 9811 $auto$alumacc.cc:474:replace_alu$7285.C[25]
.sym 9813 soc.cpu.reg_op1[24]
.sym 9814 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[24]
.sym 9817 $auto$alumacc.cc:474:replace_alu$7285.C[26]
.sym 9819 soc.cpu.reg_op1[25]
.sym 9820 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[25]
.sym 9823 $auto$alumacc.cc:474:replace_alu$7285.C[27]
.sym 9825 soc.cpu.reg_op1[26]
.sym 9826 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[26]
.sym 9829 $auto$alumacc.cc:474:replace_alu$7285.C[28]
.sym 9831 soc.cpu.reg_op1[27]
.sym 9832 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[27]
.sym 9835 $auto$alumacc.cc:474:replace_alu$7285.C[29]
.sym 9837 soc.cpu.reg_op1[28]
.sym 9838 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[28]
.sym 9841 $auto$alumacc.cc:474:replace_alu$7285.C[30]
.sym 9843 soc.cpu.reg_op1[29]
.sym 9844 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[29]
.sym 9847 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.C[31]$2
.sym 9849 soc.cpu.reg_op1[30]
.sym 9850 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[30]
.sym 9853 $abc$61060$auto$alumacc.cc:491:replace_alu$7287[31]$2
.sym 9855 soc.cpu.reg_op1[31]
.sym 9856 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[31]
.sym 9857 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.C[31]$2
.sym 9861 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[42]_new_inv_
.sym 9862 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[49]_new_inv_
.sym 9863 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[38]_new_inv_
.sym 9864 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[29]
.sym 9865 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[35]_new_inv_
.sym 9866 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[45]_new_inv_
.sym 9867 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[34]_new_inv_
.sym 9868 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[43]_new_inv_
.sym 9938 $abc$61060$auto$alumacc.cc:491:replace_alu$7287[31]$2
.sym 9941 $false
.sym 9942 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 9943 $abc$61060$auto$wreduce.cc:454:run$7016[27]
.sym 9944 soc.cpu.reg_op2[27]
.sym 9947 $false
.sym 9948 $false
.sym 9949 $false
.sym 9950 soc.cpu.reg_op2[27]
.sym 9953 $false
.sym 9954 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 9955 $abc$61060$auto$wreduce.cc:454:run$7016[23]
.sym 9956 soc.cpu.reg_op2[23]
.sym 9965 $false
.sym 9966 $false
.sym 9967 $false
.sym 9968 soc.cpu.reg_op2[30]
.sym 9971 $false
.sym 9972 $false
.sym 9973 $false
.sym 9974 soc.cpu.reg_op2[26]
.sym 9977 $false
.sym 9978 $false
.sym 9979 $false
.sym 9980 soc.cpu.reg_op2[24]
.sym 9984 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[47]_new_inv_
.sym 9985 $abc$61060$auto$wreduce.cc:454:run$7016[1]
.sym 9986 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[32]_new_inv_
.sym 9987 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[36]_new_inv_
.sym 9988 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[33]_new_inv_
.sym 9990 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[48]_new_inv_
.sym 9991 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[39]_new_inv_
.sym 10058 $false
.sym 10059 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 10060 $abc$61060$auto$wreduce.cc:454:run$7016[30]
.sym 10061 soc.cpu.reg_op2[30]
.sym 10064 $false
.sym 10065 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 10066 $abc$61060$auto$wreduce.cc:454:run$7016[26]
.sym 10067 soc.cpu.reg_op2[26]
.sym 10082 $false
.sym 10083 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 10084 $abc$61060$auto$wreduce.cc:454:run$7016[25]
.sym 10085 soc.cpu.reg_op2[25]
.sym 10094 $false
.sym 10095 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 10096 $abc$61060$auto$wreduce.cc:454:run$7016[24]
.sym 10097 soc.cpu.reg_op2[24]
.sym 10107 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[40]_new_inv_
.sym 10108 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[41]_new_inv_
.sym 10109 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[37]_new_inv_
.sym 10110 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[59]_new_inv_
.sym 10111 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[46]_new_inv_
.sym 10112 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[44]_new_inv_
.sym 10114 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[60]_new_inv_
.sym 10230 soc.cpu.pcpi_div.divisor[42]
.sym 10231 soc.cpu.pcpi_div.divisor[41]
.sym 10232 soc.cpu.pcpi_div.divisor[60]
.sym 10233 soc.cpu.pcpi_div.divisor[43]
.sym 10234 soc.cpu.pcpi_div.divisor[46]
.sym 10235 soc.cpu.pcpi_div.divisor[59]
.sym 10236 soc.cpu.pcpi_div.divisor[44]
.sym 10237 soc.cpu.pcpi_div.divisor[45]
.sym 10310 $false
.sym 10311 soc.cpu.pcpi_div.start$2
.sym 10312 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[61]_new_inv_
.sym 10313 soc.cpu.pcpi_div.divisor[62]
.sym 10316 $false
.sym 10317 soc.cpu.pcpi_div.start$2
.sym 10318 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[58]_new_inv_
.sym 10319 soc.cpu.pcpi_div.divisor[59]
.sym 10346 $false
.sym 10347 soc.cpu.pcpi_div.start$2
.sym 10348 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[57]_new_inv_
.sym 10349 soc.cpu.pcpi_div.divisor[58]
.sym 10350 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 10351 clk_16mhz$2$2
.sym 10352 $false
.sym 10353 soc.cpu.pcpi_div.divisor[36]
.sym 10354 soc.cpu.pcpi_div.divisor[39]
.sym 10355 soc.cpu.pcpi_div.divisor[37]
.sym 10357 soc.cpu.pcpi_div.divisor[47]
.sym 10359 soc.cpu.pcpi_div.divisor[40]
.sym 10360 soc.cpu.pcpi_div.divisor[38]
.sym 10427 $false
.sym 10428 soc.cpu.pcpi_div.start$2
.sym 10429 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[56]_new_inv_
.sym 10430 soc.cpu.pcpi_div.divisor[57]
.sym 10451 $false
.sym 10452 soc.cpu.pcpi_div.start$2
.sym 10453 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[55]_new_inv_
.sym 10454 soc.cpu.pcpi_div.divisor[56]
.sym 10457 $false
.sym 10458 soc.cpu.pcpi_div.start$2
.sym 10459 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[54]_new_inv_
.sym 10460 soc.cpu.pcpi_div.divisor[55]
.sym 10473 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 10474 clk_16mhz$2$2
.sym 10475 $false
.sym 10476 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[0]
.sym 10477 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[1]
.sym 10478 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[1]
.sym 10479 soc.cpu.pcpi_div.divisor[32]
.sym 10480 soc.cpu.pcpi_div.divisor[35]
.sym 10481 soc.cpu.pcpi_div.divisor[33]
.sym 10483 soc.cpu.pcpi_div.divisor[34]
.sym 10599 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[35]
.sym 10601 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[11]_new_inv_
.sym 10602 $abc$61060$new_n5235_
.sym 10603 $abc$61060$new_n5234_
.sym 10604 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[14]_new_inv_
.sym 10605 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[8]_new_inv_
.sym 10606 soc.cpu.pcpi_div.divisor[48]
.sym 10679 $false
.sym 10680 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 10681 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[7]
.sym 10682 soc.cpu.reg_op1[7]
.sym 10691 $false
.sym 10692 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 10693 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[4]
.sym 10694 soc.cpu.reg_op1[4]
.sym 10697 $false
.sym 10698 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 10699 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[2]
.sym 10700 soc.cpu.reg_op1[2]
.sym 10703 $false
.sym 10704 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 10705 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[9]
.sym 10706 soc.cpu.reg_op1[9]
.sym 10709 $false
.sym 10710 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 10711 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[1]
.sym 10712 soc.cpu.reg_op1[1]
.sym 10723 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[42]
.sym 10724 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[59]
.sym 10725 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[21]_new_inv_
.sym 10726 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[20]
.sym 10727 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[16]
.sym 10728 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[17]
.sym 10729 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[5]_new_inv_
.sym 10808 $false
.sym 10809 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 10810 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[19]
.sym 10811 soc.cpu.reg_op1[19]
.sym 10814 $false
.sym 10815 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 10816 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[6]
.sym 10817 soc.cpu.reg_op1[6]
.sym 10820 $false
.sym 10821 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 10822 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[3]
.sym 10823 soc.cpu.reg_op1[3]
.sym 10826 $false
.sym 10827 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 10828 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[13]
.sym 10829 soc.cpu.reg_op1[13]
.sym 10832 $false
.sym 10833 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 10834 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[17]
.sym 10835 soc.cpu.reg_op1[17]
.sym 10838 $false
.sym 10839 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 10840 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[12]
.sym 10841 soc.cpu.reg_op1[12]
.sym 10845 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[16]_new_inv_
.sym 10846 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[28]
.sym 10847 $abc$61060$new_n5246_
.sym 10848 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[39]
.sym 10849 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[27]_new_inv_
.sym 10850 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[37]
.sym 10851 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[30]
.sym 10852 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[24]_new_inv_
.sym 10919 $false
.sym 10920 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 10921 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[26]
.sym 10922 soc.cpu.reg_op1[26]
.sym 10925 $false
.sym 10926 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 10927 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[23]
.sym 10928 soc.cpu.reg_op1[23]
.sym 10931 $false
.sym 10932 soc.cpu.pcpi_div.dividend[0]
.sym 10933 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[0]
.sym 10934 $false
.sym 10937 $false
.sym 10938 soc.cpu.pcpi_div.start$2
.sym 10939 soc.cpu.reg_op1[0]
.sym 10940 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[0]
.sym 10943 $false
.sym 10944 soc.cpu.pcpi_div.start$2
.sym 10945 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[11]_new_inv_
.sym 10946 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[11]
.sym 10949 $false
.sym 10950 soc.cpu.pcpi_div.start$2
.sym 10951 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[7]_new_inv_
.sym 10952 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[7]
.sym 10955 $false
.sym 10956 soc.cpu.pcpi_div.start$2
.sym 10957 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[17]_new_inv_
.sym 10958 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[17]
.sym 10961 $false
.sym 10962 soc.cpu.pcpi_div.start$2
.sym 10963 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[1]_new_inv_
.sym 10964 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[1]
.sym 10965 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 10966 clk_16mhz$2$2
.sym 10967 $false
.sym 10968 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[57]
.sym 10969 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[33]
.sym 10970 $abc$61060$new_n5244_
.sym 10971 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[18]_new_inv_
.sym 10972 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[32]
.sym 10973 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[46]
.sym 10974 $abc$61060$new_n5243_
.sym 10975 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[44]
.sym 11042 $false
.sym 11043 soc.cpu.pcpi_div.start$2
.sym 11044 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[3]_new_inv_
.sym 11045 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[3]
.sym 11048 $false
.sym 11049 soc.cpu.pcpi_div.start$2
.sym 11050 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[5]_new_inv_
.sym 11051 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[5]
.sym 11054 $false
.sym 11055 soc.cpu.pcpi_div.start$2
.sym 11056 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[2]_new_inv_
.sym 11057 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[2]
.sym 11060 $false
.sym 11061 soc.cpu.pcpi_div.start$2
.sym 11062 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[14]_new_inv_
.sym 11063 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[14]
.sym 11066 $false
.sym 11067 soc.cpu.pcpi_div.start$2
.sym 11068 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[13]_new_inv_
.sym 11069 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[13]
.sym 11072 $false
.sym 11073 soc.cpu.pcpi_div.start$2
.sym 11074 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[6]_new_inv_
.sym 11075 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[6]
.sym 11078 $false
.sym 11079 soc.cpu.pcpi_div.start$2
.sym 11080 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[18]_new_inv_
.sym 11081 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[18]
.sym 11084 $false
.sym 11085 soc.cpu.pcpi_div.start$2
.sym 11086 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[4]_new_inv_
.sym 11087 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[4]
.sym 11088 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 11089 clk_16mhz$2$2
.sym 11090 $false
.sym 11091 $abc$61060$new_n5236_
.sym 11092 $abc$61060$new_n5242_
.sym 11093 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[47]
.sym 11094 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[43]
.sym 11095 $abc$61060$new_n5233_
.sym 11096 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[45]
.sym 11097 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[38]
.sym 11098 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[40]
.sym 11165 $false
.sym 11166 soc.cpu.pcpi_div.start$2
.sym 11167 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[23]_new_inv_
.sym 11168 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[23]
.sym 11171 $false
.sym 11172 soc.cpu.pcpi_div.start$2
.sym 11173 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[16]_new_inv_
.sym 11174 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[16]
.sym 11177 $false
.sym 11178 soc.cpu.pcpi_div.start$2
.sym 11179 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[12]_new_inv_
.sym 11180 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[12]
.sym 11183 $false
.sym 11184 soc.cpu.pcpi_div.start$2
.sym 11185 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[8]_new_inv_
.sym 11186 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[8]
.sym 11189 $false
.sym 11190 soc.cpu.pcpi_div.start$2
.sym 11191 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[26]_new_inv_
.sym 11192 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[26]
.sym 11195 $false
.sym 11196 soc.cpu.pcpi_div.start$2
.sym 11197 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[9]_new_inv_
.sym 11198 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[9]
.sym 11201 $false
.sym 11202 soc.cpu.pcpi_div.start$2
.sym 11203 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[19]_new_inv_
.sym 11204 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[19]
.sym 11207 $false
.sym 11208 soc.cpu.pcpi_div.start$2
.sym 11209 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[21]_new_inv_
.sym 11210 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[21]
.sym 11211 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 11212 clk_16mhz$2$2
.sym 11213 $false
.sym 11250 $true
.sym 11287 $auto$alumacc.cc:474:replace_alu$7326.C[1]
.sym 11289 soc.cpu.pcpi_div.dividend[0]
.sym 11290 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[0]
.sym 11293 $auto$alumacc.cc:474:replace_alu$7326.C[2]
.sym 11294 $false
.sym 11295 soc.cpu.pcpi_div.dividend[1]
.sym 11296 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[1]
.sym 11297 $auto$alumacc.cc:474:replace_alu$7326.C[1]
.sym 11299 $auto$alumacc.cc:474:replace_alu$7326.C[3]
.sym 11300 $false
.sym 11301 soc.cpu.pcpi_div.dividend[2]
.sym 11302 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[2]
.sym 11303 $auto$alumacc.cc:474:replace_alu$7326.C[2]
.sym 11305 $auto$alumacc.cc:474:replace_alu$7326.C[4]
.sym 11306 $false
.sym 11307 soc.cpu.pcpi_div.dividend[3]
.sym 11308 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[3]
.sym 11309 $auto$alumacc.cc:474:replace_alu$7326.C[3]
.sym 11311 $auto$alumacc.cc:474:replace_alu$7326.C[5]
.sym 11312 $false
.sym 11313 soc.cpu.pcpi_div.dividend[4]
.sym 11314 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[4]
.sym 11315 $auto$alumacc.cc:474:replace_alu$7326.C[4]
.sym 11317 $auto$alumacc.cc:474:replace_alu$7326.C[6]
.sym 11318 $false
.sym 11319 soc.cpu.pcpi_div.dividend[5]
.sym 11320 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[5]
.sym 11321 $auto$alumacc.cc:474:replace_alu$7326.C[5]
.sym 11323 $auto$alumacc.cc:474:replace_alu$7326.C[7]
.sym 11324 $false
.sym 11325 soc.cpu.pcpi_div.dividend[6]
.sym 11326 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[6]
.sym 11327 $auto$alumacc.cc:474:replace_alu$7326.C[6]
.sym 11329 $auto$alumacc.cc:474:replace_alu$7326.C[8]
.sym 11330 $false
.sym 11331 soc.cpu.pcpi_div.dividend[7]
.sym 11332 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[7]
.sym 11333 $auto$alumacc.cc:474:replace_alu$7326.C[7]
.sym 11373 $auto$alumacc.cc:474:replace_alu$7326.C[8]
.sym 11410 $auto$alumacc.cc:474:replace_alu$7326.C[9]
.sym 11411 $false
.sym 11412 soc.cpu.pcpi_div.dividend[8]
.sym 11413 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[8]
.sym 11414 $auto$alumacc.cc:474:replace_alu$7326.C[8]
.sym 11416 $auto$alumacc.cc:474:replace_alu$7326.C[10]
.sym 11417 $false
.sym 11418 soc.cpu.pcpi_div.dividend[9]
.sym 11419 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[9]
.sym 11420 $auto$alumacc.cc:474:replace_alu$7326.C[9]
.sym 11422 $auto$alumacc.cc:474:replace_alu$7326.C[11]
.sym 11423 $false
.sym 11424 soc.cpu.pcpi_div.dividend[10]
.sym 11425 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[10]
.sym 11426 $auto$alumacc.cc:474:replace_alu$7326.C[10]
.sym 11428 $auto$alumacc.cc:474:replace_alu$7326.C[12]
.sym 11429 $false
.sym 11430 soc.cpu.pcpi_div.dividend[11]
.sym 11431 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[11]
.sym 11432 $auto$alumacc.cc:474:replace_alu$7326.C[11]
.sym 11434 $auto$alumacc.cc:474:replace_alu$7326.C[13]
.sym 11435 $false
.sym 11436 soc.cpu.pcpi_div.dividend[12]
.sym 11437 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[12]
.sym 11438 $auto$alumacc.cc:474:replace_alu$7326.C[12]
.sym 11440 $auto$alumacc.cc:474:replace_alu$7326.C[14]
.sym 11441 $false
.sym 11442 soc.cpu.pcpi_div.dividend[13]
.sym 11443 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[13]
.sym 11444 $auto$alumacc.cc:474:replace_alu$7326.C[13]
.sym 11446 $auto$alumacc.cc:474:replace_alu$7326.C[15]
.sym 11447 $false
.sym 11448 soc.cpu.pcpi_div.dividend[14]
.sym 11449 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[14]
.sym 11450 $auto$alumacc.cc:474:replace_alu$7326.C[14]
.sym 11452 $auto$alumacc.cc:474:replace_alu$7326.C[16]
.sym 11453 $false
.sym 11454 soc.cpu.pcpi_div.dividend[15]
.sym 11455 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[15]
.sym 11456 $auto$alumacc.cc:474:replace_alu$7326.C[15]
.sym 11496 $auto$alumacc.cc:474:replace_alu$7326.C[16]
.sym 11533 $auto$alumacc.cc:474:replace_alu$7326.C[17]
.sym 11534 $false
.sym 11535 soc.cpu.pcpi_div.dividend[16]
.sym 11536 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[16]
.sym 11537 $auto$alumacc.cc:474:replace_alu$7326.C[16]
.sym 11539 $auto$alumacc.cc:474:replace_alu$7326.C[18]
.sym 11540 $false
.sym 11541 soc.cpu.pcpi_div.dividend[17]
.sym 11542 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[17]
.sym 11543 $auto$alumacc.cc:474:replace_alu$7326.C[17]
.sym 11545 $auto$alumacc.cc:474:replace_alu$7326.C[19]
.sym 11546 $false
.sym 11547 soc.cpu.pcpi_div.dividend[18]
.sym 11548 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[18]
.sym 11549 $auto$alumacc.cc:474:replace_alu$7326.C[18]
.sym 11551 $auto$alumacc.cc:474:replace_alu$7326.C[20]
.sym 11552 $false
.sym 11553 soc.cpu.pcpi_div.dividend[19]
.sym 11554 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[19]
.sym 11555 $auto$alumacc.cc:474:replace_alu$7326.C[19]
.sym 11557 $auto$alumacc.cc:474:replace_alu$7326.C[21]
.sym 11558 $false
.sym 11559 soc.cpu.pcpi_div.dividend[20]
.sym 11560 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[20]
.sym 11561 $auto$alumacc.cc:474:replace_alu$7326.C[20]
.sym 11563 $auto$alumacc.cc:474:replace_alu$7326.C[22]
.sym 11564 $false
.sym 11565 soc.cpu.pcpi_div.dividend[21]
.sym 11566 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[21]
.sym 11567 $auto$alumacc.cc:474:replace_alu$7326.C[21]
.sym 11569 $auto$alumacc.cc:474:replace_alu$7326.C[23]
.sym 11570 $false
.sym 11571 soc.cpu.pcpi_div.dividend[22]
.sym 11572 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[22]
.sym 11573 $auto$alumacc.cc:474:replace_alu$7326.C[22]
.sym 11575 $auto$alumacc.cc:474:replace_alu$7326.C[24]
.sym 11576 $false
.sym 11577 soc.cpu.pcpi_div.dividend[23]
.sym 11578 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[23]
.sym 11579 $auto$alumacc.cc:474:replace_alu$7326.C[23]
.sym 11619 $auto$alumacc.cc:474:replace_alu$7326.C[24]
.sym 11656 $auto$alumacc.cc:474:replace_alu$7326.C[25]
.sym 11657 $false
.sym 11658 soc.cpu.pcpi_div.dividend[24]
.sym 11659 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[24]
.sym 11660 $auto$alumacc.cc:474:replace_alu$7326.C[24]
.sym 11662 $auto$alumacc.cc:474:replace_alu$7326.C[26]
.sym 11663 $false
.sym 11664 soc.cpu.pcpi_div.dividend[25]
.sym 11665 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[25]
.sym 11666 $auto$alumacc.cc:474:replace_alu$7326.C[25]
.sym 11668 $auto$alumacc.cc:474:replace_alu$7326.C[27]
.sym 11669 $false
.sym 11670 soc.cpu.pcpi_div.dividend[26]
.sym 11671 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[26]
.sym 11672 $auto$alumacc.cc:474:replace_alu$7326.C[26]
.sym 11674 $auto$alumacc.cc:474:replace_alu$7326.C[28]
.sym 11675 $false
.sym 11676 soc.cpu.pcpi_div.dividend[27]
.sym 11677 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[27]
.sym 11678 $auto$alumacc.cc:474:replace_alu$7326.C[27]
.sym 11680 $auto$alumacc.cc:474:replace_alu$7326.C[29]
.sym 11681 $false
.sym 11682 soc.cpu.pcpi_div.dividend[28]
.sym 11683 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[28]
.sym 11684 $auto$alumacc.cc:474:replace_alu$7326.C[28]
.sym 11686 $auto$alumacc.cc:474:replace_alu$7326.C[30]
.sym 11687 $false
.sym 11688 soc.cpu.pcpi_div.dividend[29]
.sym 11689 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[29]
.sym 11690 $auto$alumacc.cc:474:replace_alu$7326.C[29]
.sym 11692 $auto$alumacc.cc:474:replace_alu$7326.C[31]
.sym 11693 $false
.sym 11694 soc.cpu.pcpi_div.dividend[30]
.sym 11695 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[30]
.sym 11696 $auto$alumacc.cc:474:replace_alu$7326.C[30]
.sym 11699 $false
.sym 11700 soc.cpu.pcpi_div.dividend[31]
.sym 11701 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[31]
.sym 11702 $auto$alumacc.cc:474:replace_alu$7326.C[31]
.sym 11780 $false
.sym 11781 $false
.sym 11782 $false
.sym 11783 soc.cpu.pcpi_div.divisor[24]
.sym 11786 $false
.sym 11787 $false
.sym 11788 $false
.sym 11789 soc.cpu.pcpi_div.divisor[29]
.sym 11792 $false
.sym 11793 $false
.sym 11794 $false
.sym 11795 soc.cpu.pcpi_div.divisor[25]
.sym 11798 $false
.sym 11799 $false
.sym 11800 $false
.sym 11801 soc.cpu.pcpi_div.divisor[34]
.sym 11804 soc.cpu.pcpi_div.divisor[25]
.sym 11805 $false
.sym 11806 $false
.sym 11807 $false
.sym 11810 soc.cpu.pcpi_div.divisor[15]
.sym 11811 $false
.sym 11812 $false
.sym 11813 $false
.sym 11816 soc.cpu.pcpi_div.divisor[19]
.sym 11817 $false
.sym 11818 $false
.sym 11819 $false
.sym 11826 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 11827 clk_16mhz$2$2
.sym 11828 soc.cpu.pcpi_div.start$2
.sym 11903 $false
.sym 11904 $false
.sym 11905 $false
.sym 11906 soc.cpu.pcpi_div.divisor[41]
.sym 11909 $false
.sym 11910 $false
.sym 11911 $false
.sym 11912 soc.cpu.pcpi_div.divisor[54]
.sym 11915 $false
.sym 11916 $false
.sym 11917 $false
.sym 11918 soc.cpu.pcpi_div.divisor[58]
.sym 11921 $false
.sym 11922 $false
.sym 11923 $false
.sym 11924 soc.cpu.pcpi_div.divisor[61]
.sym 11933 $false
.sym 11934 $false
.sym 11935 $false
.sym 11936 soc.cpu.pcpi_div.divisor[55]
.sym 11939 $false
.sym 11940 $false
.sym 11941 $false
.sym 11942 soc.cpu.pcpi_div.divisor[56]
.sym 12026 $false
.sym 12027 $false
.sym 12028 $false
.sym 12029 soc.cpu.pcpi_div.divisor[62]
.sym 12038 $false
.sym 12039 $false
.sym 12040 $false
.sym 12041 soc.cpu.pcpi_div.divisor[52]
.sym 12050 $false
.sym 12051 $false
.sym 12052 $false
.sym 12053 soc.cpu.pcpi_div.divisor[50]
.sym 12082 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 12299 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[0]
.sym 12303 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[3]
.sym 12304 soc.simpleuart.recv_divcnt[0]
.sym 12305 soc.simpleuart.recv_divcnt[1]
.sym 12335 $true
.sym 12372 soc.simpleuart.recv_divcnt[0]$2
.sym 12373 $false
.sym 12374 soc.simpleuart.recv_divcnt[0]
.sym 12375 $false
.sym 12376 $false
.sym 12378 $auto$alumacc.cc:474:replace_alu$7350.C[2]
.sym 12380 $false
.sym 12381 soc.simpleuart.recv_divcnt[1]
.sym 12384 $auto$alumacc.cc:474:replace_alu$7350.C[3]
.sym 12385 $abc$61060$new_n7534_
.sym 12386 $false
.sym 12387 soc.simpleuart.recv_divcnt[2]
.sym 12388 $auto$alumacc.cc:474:replace_alu$7350.C[2]
.sym 12390 $auto$alumacc.cc:474:replace_alu$7350.C[4]
.sym 12391 $abc$61060$new_n7534_
.sym 12392 $false
.sym 12393 soc.simpleuart.recv_divcnt[3]
.sym 12394 $auto$alumacc.cc:474:replace_alu$7350.C[3]
.sym 12396 $auto$alumacc.cc:474:replace_alu$7350.C[5]
.sym 12397 $abc$61060$new_n7534_
.sym 12398 $false
.sym 12399 soc.simpleuart.recv_divcnt[4]
.sym 12400 $auto$alumacc.cc:474:replace_alu$7350.C[4]
.sym 12402 $auto$alumacc.cc:474:replace_alu$7350.C[6]
.sym 12403 $abc$61060$new_n7534_
.sym 12404 $false
.sym 12405 soc.simpleuart.recv_divcnt[5]
.sym 12406 $auto$alumacc.cc:474:replace_alu$7350.C[5]
.sym 12408 $auto$alumacc.cc:474:replace_alu$7350.C[7]
.sym 12409 $abc$61060$new_n7534_
.sym 12410 $false
.sym 12411 soc.simpleuart.recv_divcnt[6]
.sym 12412 $auto$alumacc.cc:474:replace_alu$7350.C[6]
.sym 12414 $auto$alumacc.cc:474:replace_alu$7350.C[8]
.sym 12415 $abc$61060$new_n7534_
.sym 12416 $false
.sym 12417 soc.simpleuart.recv_divcnt[7]
.sym 12418 $auto$alumacc.cc:474:replace_alu$7350.C[7]
.sym 12419 $true
.sym 12420 clk_16mhz$2$2
.sym 12421 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 12498 $auto$alumacc.cc:474:replace_alu$7350.C[8]
.sym 12535 $auto$alumacc.cc:474:replace_alu$7350.C[9]
.sym 12536 $abc$61060$new_n7534_
.sym 12537 $false
.sym 12538 soc.simpleuart.recv_divcnt[8]
.sym 12539 $auto$alumacc.cc:474:replace_alu$7350.C[8]
.sym 12541 $auto$alumacc.cc:474:replace_alu$7350.C[10]
.sym 12542 $abc$61060$new_n7534_
.sym 12543 $false
.sym 12544 soc.simpleuart.recv_divcnt[9]
.sym 12545 $auto$alumacc.cc:474:replace_alu$7350.C[9]
.sym 12547 $auto$alumacc.cc:474:replace_alu$7350.C[11]
.sym 12548 $abc$61060$new_n7534_
.sym 12549 $false
.sym 12550 soc.simpleuart.recv_divcnt[10]
.sym 12551 $auto$alumacc.cc:474:replace_alu$7350.C[10]
.sym 12553 $auto$alumacc.cc:474:replace_alu$7350.C[12]
.sym 12554 $abc$61060$new_n7534_
.sym 12555 $false
.sym 12556 soc.simpleuart.recv_divcnt[11]
.sym 12557 $auto$alumacc.cc:474:replace_alu$7350.C[11]
.sym 12559 $auto$alumacc.cc:474:replace_alu$7350.C[13]
.sym 12560 $abc$61060$new_n7534_
.sym 12561 $false
.sym 12562 soc.simpleuart.recv_divcnt[12]
.sym 12563 $auto$alumacc.cc:474:replace_alu$7350.C[12]
.sym 12565 $auto$alumacc.cc:474:replace_alu$7350.C[14]
.sym 12566 $abc$61060$new_n7534_
.sym 12567 $false
.sym 12568 soc.simpleuart.recv_divcnt[13]
.sym 12569 $auto$alumacc.cc:474:replace_alu$7350.C[13]
.sym 12571 $auto$alumacc.cc:474:replace_alu$7350.C[15]
.sym 12572 $abc$61060$new_n7534_
.sym 12573 $false
.sym 12574 soc.simpleuart.recv_divcnt[14]
.sym 12575 $auto$alumacc.cc:474:replace_alu$7350.C[14]
.sym 12577 $auto$alumacc.cc:474:replace_alu$7350.C[16]
.sym 12578 $abc$61060$new_n7534_
.sym 12579 $false
.sym 12580 soc.simpleuart.recv_divcnt[15]
.sym 12581 $auto$alumacc.cc:474:replace_alu$7350.C[15]
.sym 12582 $true
.sym 12583 clk_16mhz$2$2
.sym 12584 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 12621 $auto$alumacc.cc:474:replace_alu$7350.C[16]
.sym 12658 $auto$alumacc.cc:474:replace_alu$7350.C[17]
.sym 12659 $abc$61060$new_n7534_
.sym 12660 $false
.sym 12661 soc.simpleuart.recv_divcnt[16]
.sym 12662 $auto$alumacc.cc:474:replace_alu$7350.C[16]
.sym 12664 $auto$alumacc.cc:474:replace_alu$7350.C[18]
.sym 12665 $abc$61060$new_n7534_
.sym 12666 $false
.sym 12667 soc.simpleuart.recv_divcnt[17]
.sym 12668 $auto$alumacc.cc:474:replace_alu$7350.C[17]
.sym 12670 $auto$alumacc.cc:474:replace_alu$7350.C[19]
.sym 12671 $abc$61060$new_n7534_
.sym 12672 $false
.sym 12673 soc.simpleuart.recv_divcnt[18]
.sym 12674 $auto$alumacc.cc:474:replace_alu$7350.C[18]
.sym 12676 $auto$alumacc.cc:474:replace_alu$7350.C[20]
.sym 12677 $abc$61060$new_n7534_
.sym 12678 $false
.sym 12679 soc.simpleuart.recv_divcnt[19]
.sym 12680 $auto$alumacc.cc:474:replace_alu$7350.C[19]
.sym 12682 $auto$alumacc.cc:474:replace_alu$7350.C[21]
.sym 12683 $abc$61060$new_n7534_
.sym 12684 $false
.sym 12685 soc.simpleuart.recv_divcnt[20]
.sym 12686 $auto$alumacc.cc:474:replace_alu$7350.C[20]
.sym 12688 $auto$alumacc.cc:474:replace_alu$7350.C[22]
.sym 12689 $abc$61060$new_n7534_
.sym 12690 $false
.sym 12691 soc.simpleuart.recv_divcnt[21]
.sym 12692 $auto$alumacc.cc:474:replace_alu$7350.C[21]
.sym 12694 $auto$alumacc.cc:474:replace_alu$7350.C[23]
.sym 12695 $abc$61060$new_n7534_
.sym 12696 $false
.sym 12697 soc.simpleuart.recv_divcnt[22]
.sym 12698 $auto$alumacc.cc:474:replace_alu$7350.C[22]
.sym 12700 $auto$alumacc.cc:474:replace_alu$7350.C[24]
.sym 12701 $abc$61060$new_n7534_
.sym 12702 $false
.sym 12703 soc.simpleuart.recv_divcnt[23]
.sym 12704 $auto$alumacc.cc:474:replace_alu$7350.C[23]
.sym 12705 $true
.sym 12706 clk_16mhz$2$2
.sym 12707 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 12744 $auto$alumacc.cc:474:replace_alu$7350.C[24]
.sym 12781 $auto$alumacc.cc:474:replace_alu$7350.C[25]
.sym 12782 $abc$61060$new_n7534_
.sym 12783 $false
.sym 12784 soc.simpleuart.recv_divcnt[24]
.sym 12785 $auto$alumacc.cc:474:replace_alu$7350.C[24]
.sym 12787 $auto$alumacc.cc:474:replace_alu$7350.C[26]
.sym 12788 $abc$61060$new_n7534_
.sym 12789 $false
.sym 12790 soc.simpleuart.recv_divcnt[25]
.sym 12791 $auto$alumacc.cc:474:replace_alu$7350.C[25]
.sym 12793 $auto$alumacc.cc:474:replace_alu$7350.C[27]
.sym 12794 $abc$61060$new_n7534_
.sym 12795 $false
.sym 12796 soc.simpleuart.recv_divcnt[26]
.sym 12797 $auto$alumacc.cc:474:replace_alu$7350.C[26]
.sym 12799 $auto$alumacc.cc:474:replace_alu$7350.C[28]
.sym 12800 $abc$61060$new_n7534_
.sym 12801 $false
.sym 12802 soc.simpleuart.recv_divcnt[27]
.sym 12803 $auto$alumacc.cc:474:replace_alu$7350.C[27]
.sym 12805 $auto$alumacc.cc:474:replace_alu$7350.C[29]
.sym 12806 $abc$61060$new_n7534_
.sym 12807 $false
.sym 12808 soc.simpleuart.recv_divcnt[28]
.sym 12809 $auto$alumacc.cc:474:replace_alu$7350.C[28]
.sym 12811 $auto$alumacc.cc:474:replace_alu$7350.C[30]
.sym 12812 $abc$61060$new_n7534_
.sym 12813 $false
.sym 12814 soc.simpleuart.recv_divcnt[29]
.sym 12815 $auto$alumacc.cc:474:replace_alu$7350.C[29]
.sym 12817 $auto$alumacc.cc:474:replace_alu$7350.C[31]
.sym 12818 $abc$61060$new_n7534_
.sym 12819 $false
.sym 12820 soc.simpleuart.recv_divcnt[30]
.sym 12821 $auto$alumacc.cc:474:replace_alu$7350.C[30]
.sym 12824 $false
.sym 12825 $abc$61060$new_n7534_
.sym 12826 soc.simpleuart.recv_divcnt[31]
.sym 12827 $auto$alumacc.cc:474:replace_alu$7350.C[31]
.sym 12828 $true
.sym 12829 clk_16mhz$2$2
.sym 12830 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 12911 $false
.sym 12912 $false
.sym 12913 $false
.sym 12914 soc.simpleuart.recv_divcnt[5]
.sym 12917 $false
.sym 12918 $false
.sym 12919 $false
.sym 12920 soc.cpu.mem_addr[3]
.sym 12923 $false
.sym 12924 $false
.sym 12925 $false
.sym 12926 soc.simpleuart.recv_divcnt[1]
.sym 12929 $false
.sym 12930 $false
.sym 12931 $false
.sym 12932 soc.cpu.mem_addr[20]
.sym 12935 $false
.sym 12936 $false
.sym 12937 $false
.sym 12938 soc.cpu.mem_addr[18]
.sym 12941 $false
.sym 12942 $false
.sym 12943 $false
.sym 12944 soc.simpleuart.recv_divcnt[7]
.sym 12947 $false
.sym 12948 $false
.sym 12949 $false
.sym 12950 soc.simpleuart.recv_divcnt[3]
.sym 12954 $abc$61060$auto$alumacc.cc:491:replace_alu$7170[31]
.sym 12955 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[24]
.sym 12956 $abc$61060$new_n5095_
.sym 12957 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[1]
.sym 12958 $abc$61060$new_n8189_
.sym 12959 $abc$61060$new_n5108_
.sym 12960 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[11]
.sym 12961 $abc$61060$new_n8188_
.sym 13028 $false
.sym 13029 $false
.sym 13030 $false
.sym 13031 soc.cpu.mem_addr[16]
.sym 13034 $false
.sym 13035 $false
.sym 13036 $false
.sym 13037 soc.cpu.mem_addr[19]
.sym 13052 $false
.sym 13053 $false
.sym 13054 $false
.sym 13055 soc.cpu.mem_addr[23]
.sym 13058 $false
.sym 13059 $false
.sym 13060 $false
.sym 13061 soc.cpu.mem_addr[21]
.sym 13078 soc.simpleuart.recv_buf_data[7]
.sym 13080 soc.simpleuart.recv_buf_data[5]
.sym 13081 soc.simpleuart.recv_buf_data[1]
.sym 13082 soc.simpleuart.recv_buf_data[6]
.sym 13083 soc.simpleuart.recv_buf_data[3]
.sym 13084 soc.simpleuart.recv_buf_data[0]
.sym 13151 soc.simpleuart.recv_pattern[6]
.sym 13152 $false
.sym 13153 $false
.sym 13154 $false
.sym 13157 soc.simpleuart.recv_pattern[3]
.sym 13158 $false
.sym 13159 $false
.sym 13160 $false
.sym 13163 soc.simpleuart.recv_pattern[1]
.sym 13164 $false
.sym 13165 $false
.sym 13166 $false
.sym 13169 soc.simpleuart.recv_pattern[5]
.sym 13170 $false
.sym 13171 $false
.sym 13172 $false
.sym 13175 soc.simpleuart.recv_pattern[2]
.sym 13176 $false
.sym 13177 $false
.sym 13178 $false
.sym 13187 soc.simpleuart.recv_pattern[4]
.sym 13188 $false
.sym 13189 $false
.sym 13190 $false
.sym 13193 soc.simpleuart.recv_pattern[7]
.sym 13194 $false
.sym 13195 $false
.sym 13196 $false
.sym 13197 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45236
.sym 13198 clk_16mhz$2$2
.sym 13199 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 13201 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8321[9]_new_inv_
.sym 13204 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[28]
.sym 13205 soc.cpu.mem_addr[0]
.sym 13274 $false
.sym 13275 $false
.sym 13276 $false
.sym 13277 soc.cpu.mem_addr[28]
.sym 13310 $false
.sym 13311 $false
.sym 13312 $false
.sym 13313 soc.cpu.mem_addr[26]
.sym 13316 $false
.sym 13317 $false
.sym 13318 $false
.sym 13319 soc.cpu.mem_addr[29]
.sym 13323 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8546[0]_new_inv_
.sym 13324 soc.cpu.mem_addr[30]
.sym 13325 soc.cpu.mem_addr[27]
.sym 13327 soc.cpu.mem_addr[24]
.sym 13329 soc.cpu.mem_addr[26]
.sym 13409 soc.cpu.mem_wdata[0]
.sym 13410 $false
.sym 13411 $false
.sym 13412 $false
.sym 13443 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$57398
.sym 13444 clk_16mhz$2$2
.sym 13445 $false
.sym 13446 $abc$61060$new_n6736_
.sym 13447 $abc$61060$new_n6656_
.sym 13448 $abc$61060$new_n6808_
.sym 13449 $abc$61060$new_n6701_
.sym 13450 $abc$61060$new_n6749_
.sym 13451 soc.cpu.mem_addr[6]
.sym 13452 soc.cpu.mem_addr[18]
.sym 13453 soc.cpu.mem_addr[15]
.sym 13526 $false
.sym 13527 $false
.sym 13528 $false
.sym 13529 soc.cpu.reg_op2[2]
.sym 13544 $false
.sym 13545 $false
.sym 13546 $false
.sym 13547 soc.cpu.reg_op2[3]
.sym 13550 $false
.sym 13551 $false
.sym 13552 $false
.sym 13553 soc.cpu.reg_op2[6]
.sym 13556 $false
.sym 13557 $false
.sym 13558 $false
.sym 13559 soc.cpu.reg_op2[4]
.sym 13562 $false
.sym 13563 $false
.sym 13564 $false
.sym 13565 soc.cpu.reg_op2[7]
.sym 13570 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[1]
.sym 13571 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[2]
.sym 13572 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[3]
.sym 13573 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[4]
.sym 13574 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[5]
.sym 13575 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[6]
.sym 13576 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[7]
.sym 13643 $false
.sym 13644 $false
.sym 13645 $false
.sym 13646 soc.cpu.reg_op2[13]
.sym 13649 $false
.sym 13650 $false
.sym 13651 $false
.sym 13652 soc.cpu.reg_op2[9]
.sym 13655 $false
.sym 13656 $false
.sym 13657 $false
.sym 13658 soc.cpu.reg_op2[1]
.sym 13661 $false
.sym 13662 $false
.sym 13663 $false
.sym 13664 soc.cpu.reg_op2[14]
.sym 13667 $false
.sym 13668 $false
.sym 13669 $false
.sym 13670 soc.cpu.reg_op2[5]
.sym 13673 $false
.sym 13674 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 13675 soc.cpu.reg_op1[3]
.sym 13676 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[1]
.sym 13679 $false
.sym 13680 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 13681 soc.cpu.reg_op1[5]
.sym 13682 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[3]
.sym 13685 $false
.sym 13686 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 13687 soc.cpu.reg_op1[7]
.sym 13688 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[5]
.sym 13689 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569
.sym 13690 clk_16mhz$2$2
.sym 13691 $false
.sym 13692 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[8]
.sym 13693 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[9]
.sym 13694 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[10]
.sym 13695 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[11]
.sym 13696 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[12]
.sym 13697 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[13]
.sym 13698 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[14]
.sym 13699 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[15]
.sym 13766 $false
.sym 13767 $false
.sym 13768 $false
.sym 13769 soc.cpu.reg_op2[22]
.sym 13772 $false
.sym 13773 $false
.sym 13774 $false
.sym 13775 soc.cpu.reg_op2[11]
.sym 13778 $false
.sym 13779 $false
.sym 13780 $false
.sym 13781 soc.cpu.reg_op2[10]
.sym 13790 $false
.sym 13791 $false
.sym 13792 $false
.sym 13793 soc.cpu.reg_op2[12]
.sym 13796 $false
.sym 13797 $false
.sym 13798 $false
.sym 13799 soc.cpu.reg_op2[21]
.sym 13802 $false
.sym 13803 $false
.sym 13804 $false
.sym 13805 soc.cpu.reg_op2[19]
.sym 13808 $false
.sym 13809 $false
.sym 13810 $false
.sym 13811 soc.cpu.reg_op2[8]
.sym 13815 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[16]
.sym 13816 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[17]
.sym 13817 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[18]
.sym 13818 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[19]
.sym 13819 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[20]
.sym 13820 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[21]
.sym 13821 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[22]
.sym 13822 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[23]
.sym 13889 $false
.sym 13890 $false
.sym 13891 $false
.sym 13892 soc.cpu.reg_op2[20]
.sym 13895 soc.cpu.reg_op1[19]
.sym 13896 soc.cpu.reg_op2[19]
.sym 13897 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 13898 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 13901 $false
.sym 13902 $false
.sym 13903 $false
.sym 13904 soc.cpu.reg_op2[17]
.sym 13907 $false
.sym 13908 $false
.sym 13909 $false
.sym 13910 soc.cpu.reg_op2[25]
.sym 13913 $false
.sym 13914 $false
.sym 13915 $false
.sym 13916 soc.cpu.reg_op2[16]
.sym 13919 $false
.sym 13920 $false
.sym 13921 $false
.sym 13922 soc.cpu.reg_op2[28]
.sym 13925 $false
.sym 13926 $false
.sym 13927 $false
.sym 13928 soc.cpu.reg_op2[23]
.sym 13931 $false
.sym 13932 $false
.sym 13933 $false
.sym 13934 soc.cpu.reg_op2[18]
.sym 13938 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[24]
.sym 13939 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[25]
.sym 13940 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[26]
.sym 13941 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[27]
.sym 13942 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[28]
.sym 13943 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[29]
.sym 13944 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[30]
.sym 13945 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[31]
.sym 14012 $false
.sym 14013 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 14014 $abc$61060$auto$wreduce.cc:454:run$7016[11]
.sym 14015 soc.cpu.reg_op2[11]
.sym 14018 $false
.sym 14019 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 14020 $abc$61060$auto$wreduce.cc:454:run$7016[18]
.sym 14021 soc.cpu.reg_op2[18]
.sym 14024 $false
.sym 14025 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 14026 $abc$61060$auto$wreduce.cc:454:run$7016[7]
.sym 14027 soc.cpu.reg_op2[7]
.sym 14030 $false
.sym 14031 $false
.sym 14032 $false
.sym 14033 soc.cpu.reg_op2[29]
.sym 14036 $false
.sym 14037 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 14038 $abc$61060$auto$wreduce.cc:454:run$7016[4]
.sym 14039 soc.cpu.reg_op2[4]
.sym 14042 $false
.sym 14043 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 14044 $abc$61060$auto$wreduce.cc:454:run$7016[14]
.sym 14045 soc.cpu.reg_op2[14]
.sym 14048 $false
.sym 14049 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 14050 $abc$61060$auto$wreduce.cc:454:run$7016[3]
.sym 14051 soc.cpu.reg_op2[3]
.sym 14054 $false
.sym 14055 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 14056 $abc$61060$auto$wreduce.cc:454:run$7016[12]
.sym 14057 soc.cpu.reg_op2[12]
.sym 14061 $abc$61060$auto$alumacc.cc:491:replace_alu$7297[31]
.sym 14062 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24827[1]_new_inv_
.sym 14063 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 14064 $abc$61060$new_n6807_
.sym 14066 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[15]_new_
.sym 14067 $abc$61060$new_n4913_
.sym 14068 $abc$61060$new_n4915_
.sym 14135 $false
.sym 14136 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 14137 $abc$61060$auto$wreduce.cc:454:run$7016[16]
.sym 14138 soc.cpu.reg_op2[16]
.sym 14141 $false
.sym 14142 $false
.sym 14143 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[1]
.sym 14144 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[0]
.sym 14147 $false
.sym 14148 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 14149 $abc$61060$auto$wreduce.cc:454:run$7016[1]
.sym 14150 soc.cpu.reg_op2[1]
.sym 14153 $false
.sym 14154 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 14155 $abc$61060$auto$wreduce.cc:454:run$7016[5]
.sym 14156 soc.cpu.reg_op2[5]
.sym 14159 $false
.sym 14160 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 14161 $abc$61060$auto$wreduce.cc:454:run$7016[2]
.sym 14162 soc.cpu.reg_op2[2]
.sym 14171 $false
.sym 14172 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 14173 $abc$61060$auto$wreduce.cc:454:run$7016[17]
.sym 14174 soc.cpu.reg_op2[17]
.sym 14177 $false
.sym 14178 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 14179 $abc$61060$auto$wreduce.cc:454:run$7016[8]
.sym 14180 soc.cpu.reg_op2[8]
.sym 14184 $abc$61060$auto$rtlil.cc:1981:NotGate$60872
.sym 14186 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[0]
.sym 14187 soc.cpu.pcpi_div.divisor[62]
.sym 14258 $false
.sym 14259 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 14260 $abc$61060$auto$wreduce.cc:454:run$7016[9]
.sym 14261 soc.cpu.reg_op2[9]
.sym 14264 $false
.sym 14265 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 14266 $abc$61060$auto$wreduce.cc:454:run$7016[10]
.sym 14267 soc.cpu.reg_op2[10]
.sym 14270 $false
.sym 14271 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 14272 $abc$61060$auto$wreduce.cc:454:run$7016[6]
.sym 14273 soc.cpu.reg_op2[6]
.sym 14276 $false
.sym 14277 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 14278 $abc$61060$auto$wreduce.cc:454:run$7016[28]
.sym 14279 soc.cpu.reg_op2[28]
.sym 14282 $false
.sym 14283 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 14284 $abc$61060$auto$wreduce.cc:454:run$7016[15]
.sym 14285 soc.cpu.reg_op2[15]
.sym 14288 $false
.sym 14289 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 14290 $abc$61060$auto$wreduce.cc:454:run$7016[13]
.sym 14291 soc.cpu.reg_op2[13]
.sym 14300 $false
.sym 14301 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2403$1058_Y_new_
.sym 14302 $abc$61060$auto$wreduce.cc:454:run$7016[29]
.sym 14303 soc.cpu.reg_op2[29]
.sym 14307 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[31]
.sym 14310 $abc$61060$auto$alumacc.cc:415:extract_cmp_alu$7163[31]
.sym 14312 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[0]
.sym 14313 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[0]
.sym 14314 $abc$61060$new_n6531_
.sym 14381 $false
.sym 14382 soc.cpu.pcpi_div.start$2
.sym 14383 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[42]_new_inv_
.sym 14384 soc.cpu.pcpi_div.divisor[43]
.sym 14387 $false
.sym 14388 soc.cpu.pcpi_div.start$2
.sym 14389 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[41]_new_inv_
.sym 14390 soc.cpu.pcpi_div.divisor[42]
.sym 14393 $false
.sym 14394 soc.cpu.pcpi_div.start$2
.sym 14395 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[60]_new_inv_
.sym 14396 soc.cpu.pcpi_div.divisor[61]
.sym 14399 $false
.sym 14400 soc.cpu.pcpi_div.start$2
.sym 14401 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[43]_new_inv_
.sym 14402 soc.cpu.pcpi_div.divisor[44]
.sym 14405 $false
.sym 14406 soc.cpu.pcpi_div.start$2
.sym 14407 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[46]_new_inv_
.sym 14408 soc.cpu.pcpi_div.divisor[47]
.sym 14411 $false
.sym 14412 soc.cpu.pcpi_div.start$2
.sym 14413 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[59]_new_inv_
.sym 14414 soc.cpu.pcpi_div.divisor[60]
.sym 14417 $false
.sym 14418 soc.cpu.pcpi_div.start$2
.sym 14419 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[44]_new_inv_
.sym 14420 soc.cpu.pcpi_div.divisor[45]
.sym 14423 $false
.sym 14424 soc.cpu.pcpi_div.start$2
.sym 14425 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[45]_new_inv_
.sym 14426 soc.cpu.pcpi_div.divisor[46]
.sym 14427 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 14428 clk_16mhz$2$2
.sym 14429 $false
.sym 14431 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[6]
.sym 14432 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[5]
.sym 14433 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[4]
.sym 14435 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[7]
.sym 14504 $false
.sym 14505 soc.cpu.pcpi_div.start$2
.sym 14506 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[36]_new_inv_
.sym 14507 soc.cpu.pcpi_div.divisor[37]
.sym 14510 $false
.sym 14511 soc.cpu.pcpi_div.start$2
.sym 14512 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[39]_new_inv_
.sym 14513 soc.cpu.pcpi_div.divisor[40]
.sym 14516 $false
.sym 14517 soc.cpu.pcpi_div.start$2
.sym 14518 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[37]_new_inv_
.sym 14519 soc.cpu.pcpi_div.divisor[38]
.sym 14528 $false
.sym 14529 soc.cpu.pcpi_div.start$2
.sym 14530 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[47]_new_inv_
.sym 14531 soc.cpu.pcpi_div.divisor[48]
.sym 14540 $false
.sym 14541 soc.cpu.pcpi_div.start$2
.sym 14542 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[40]_new_inv_
.sym 14543 soc.cpu.pcpi_div.divisor[41]
.sym 14546 $false
.sym 14547 soc.cpu.pcpi_div.start$2
.sym 14548 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[38]_new_inv_
.sym 14549 soc.cpu.pcpi_div.divisor[39]
.sym 14550 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 14551 clk_16mhz$2$2
.sym 14552 $false
.sym 14555 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[2]
.sym 14556 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[3]
.sym 14557 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[4]
.sym 14558 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[5]
.sym 14559 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[6]
.sym 14560 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[7]
.sym 14627 $false
.sym 14628 $false
.sym 14629 $false
.sym 14630 soc.cpu.reg_op1[0]
.sym 14633 $false
.sym 14634 $false
.sym 14635 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[1]
.sym 14636 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[0]
.sym 14639 $false
.sym 14640 $false
.sym 14641 $false
.sym 14642 soc.cpu.reg_op1[1]
.sym 14645 $false
.sym 14646 soc.cpu.pcpi_div.start$2
.sym 14647 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[32]_new_inv_
.sym 14648 soc.cpu.pcpi_div.divisor[33]
.sym 14651 $false
.sym 14652 soc.cpu.pcpi_div.start$2
.sym 14653 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[35]_new_inv_
.sym 14654 soc.cpu.pcpi_div.divisor[36]
.sym 14657 $false
.sym 14658 soc.cpu.pcpi_div.start$2
.sym 14659 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[33]_new_inv_
.sym 14660 soc.cpu.pcpi_div.divisor[34]
.sym 14669 $false
.sym 14670 soc.cpu.pcpi_div.start$2
.sym 14671 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[34]_new_inv_
.sym 14672 soc.cpu.pcpi_div.divisor[35]
.sym 14673 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 14674 clk_16mhz$2$2
.sym 14675 $false
.sym 14676 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[8]
.sym 14677 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[9]
.sym 14678 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[10]
.sym 14679 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[11]
.sym 14680 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[12]
.sym 14681 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[13]
.sym 14682 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[14]
.sym 14683 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[15]
.sym 14750 $false
.sym 14751 $false
.sym 14752 $false
.sym 14753 soc.cpu.pcpi_div.divisor[35]
.sym 14762 $false
.sym 14763 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 14764 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[11]
.sym 14765 soc.cpu.reg_op1[11]
.sym 14768 soc.cpu.pcpi_div.divisor[62]
.sym 14769 soc.cpu.pcpi_div.divisor[56]
.sym 14770 soc.cpu.pcpi_div.divisor[42]
.sym 14771 soc.cpu.pcpi_div.divisor[32]
.sym 14774 $abc$61060$new_n5235_
.sym 14775 soc.cpu.pcpi_div.divisor[59]
.sym 14776 soc.cpu.pcpi_div.divisor[41]
.sym 14777 soc.cpu.pcpi_div.divisor[35]
.sym 14780 $false
.sym 14781 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 14782 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[14]
.sym 14783 soc.cpu.reg_op1[14]
.sym 14786 $false
.sym 14787 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 14788 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[8]
.sym 14789 soc.cpu.reg_op1[8]
.sym 14792 $false
.sym 14793 soc.cpu.pcpi_div.start$2
.sym 14794 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[48]_new_inv_
.sym 14795 soc.cpu.pcpi_div.divisor[49]
.sym 14796 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 14797 clk_16mhz$2$2
.sym 14798 $false
.sym 14799 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[16]
.sym 14800 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[17]
.sym 14801 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[18]
.sym 14802 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[19]
.sym 14803 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[20]
.sym 14804 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[21]
.sym 14805 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[22]
.sym 14806 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[23]
.sym 14879 $false
.sym 14880 $false
.sym 14881 $false
.sym 14882 soc.cpu.pcpi_div.divisor[42]
.sym 14885 $false
.sym 14886 $false
.sym 14887 $false
.sym 14888 soc.cpu.pcpi_div.divisor[59]
.sym 14891 $false
.sym 14892 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 14893 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[21]
.sym 14894 soc.cpu.reg_op1[21]
.sym 14897 $false
.sym 14898 $false
.sym 14899 $false
.sym 14900 soc.cpu.reg_op1[20]
.sym 14903 $false
.sym 14904 $false
.sym 14905 $false
.sym 14906 soc.cpu.reg_op1[16]
.sym 14909 $false
.sym 14910 $false
.sym 14911 $false
.sym 14912 soc.cpu.reg_op1[17]
.sym 14915 $false
.sym 14916 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 14917 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[5]
.sym 14918 soc.cpu.reg_op1[5]
.sym 14922 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[24]
.sym 14923 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[25]
.sym 14924 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[26]
.sym 14925 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[27]
.sym 14926 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[28]
.sym 14927 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[29]
.sym 14928 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[30]
.sym 14929 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[31]_new_
.sym 14996 $false
.sym 14997 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 14998 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[16]
.sym 14999 soc.cpu.reg_op1[16]
.sym 15002 $false
.sym 15003 $false
.sym 15004 $false
.sym 15005 soc.cpu.reg_op1[28]
.sym 15008 soc.cpu.pcpi_div.divisor[39]
.sym 15009 soc.cpu.pcpi_div.divisor[38]
.sym 15010 soc.cpu.pcpi_div.divisor[37]
.sym 15011 soc.cpu.pcpi_div.divisor[36]
.sym 15014 $false
.sym 15015 $false
.sym 15016 $false
.sym 15017 soc.cpu.pcpi_div.divisor[39]
.sym 15020 $false
.sym 15021 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 15022 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[27]
.sym 15023 soc.cpu.reg_op1[27]
.sym 15026 $false
.sym 15027 $false
.sym 15028 $false
.sym 15029 soc.cpu.pcpi_div.divisor[37]
.sym 15032 $false
.sym 15033 $false
.sym 15034 $false
.sym 15035 soc.cpu.reg_op1[30]
.sym 15038 $false
.sym 15039 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 15040 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[24]
.sym 15041 soc.cpu.reg_op1[24]
.sym 15045 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[25]_new_inv_
.sym 15046 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[29]_new_inv_
.sym 15047 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[10]_new_inv_
.sym 15048 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[20]_new_inv_
.sym 15049 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[30]_new_inv_
.sym 15050 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[22]_new_inv_
.sym 15051 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[28]_new_inv_
.sym 15052 soc.cpu.pcpi_div.divisor[31]
.sym 15119 $false
.sym 15120 $false
.sym 15121 $false
.sym 15122 soc.cpu.pcpi_div.divisor[57]
.sym 15125 $false
.sym 15126 $false
.sym 15127 $false
.sym 15128 soc.cpu.pcpi_div.divisor[33]
.sym 15131 soc.cpu.pcpi_div.divisor[61]
.sym 15132 soc.cpu.pcpi_div.divisor[60]
.sym 15133 soc.cpu.pcpi_div.divisor[57]
.sym 15134 soc.cpu.pcpi_div.divisor[46]
.sym 15137 $false
.sym 15138 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 15139 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[18]
.sym 15140 soc.cpu.reg_op1[18]
.sym 15143 $false
.sym 15144 $false
.sym 15145 $false
.sym 15146 soc.cpu.pcpi_div.divisor[32]
.sym 15149 $false
.sym 15150 $false
.sym 15151 $false
.sym 15152 soc.cpu.pcpi_div.divisor[46]
.sym 15155 soc.cpu.pcpi_div.divisor[45]
.sym 15156 soc.cpu.pcpi_div.divisor[44]
.sym 15157 soc.cpu.pcpi_div.divisor[34]
.sym 15158 soc.cpu.pcpi_div.divisor[33]
.sym 15161 $false
.sym 15162 $false
.sym 15163 $false
.sym 15164 soc.cpu.pcpi_div.divisor[44]
.sym 15168 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[0]
.sym 15169 $abc$61060$new_n5245_
.sym 15170 $abc$61060$new_n8217_
.sym 15171 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[1]
.sym 15172 soc.cpu.pcpi_div.dividend[10]
.sym 15173 soc.cpu.pcpi_div.dividend[25]
.sym 15174 soc.cpu.pcpi_div.dividend[20]
.sym 15175 soc.cpu.pcpi_div.dividend[28]
.sym 15242 $abc$61060$new_n5237_
.sym 15243 soc.cpu.pcpi_div.divisor[47]
.sym 15244 soc.cpu.pcpi_div.divisor[43]
.sym 15245 soc.cpu.pcpi_div.divisor[40]
.sym 15248 $abc$61060$new_n5244_
.sym 15249 $abc$61060$new_n5243_
.sym 15250 soc.cpu.pcpi_div.divisor[13]
.sym 15251 soc.cpu.pcpi_div.dividend[13]
.sym 15254 $false
.sym 15255 $false
.sym 15256 $false
.sym 15257 soc.cpu.pcpi_div.divisor[47]
.sym 15260 $false
.sym 15261 $false
.sym 15262 $false
.sym 15263 soc.cpu.pcpi_div.divisor[43]
.sym 15266 $abc$61060$new_n5236_
.sym 15267 $abc$61060$new_n5234_
.sym 15268 soc.cpu.pcpi_div.dividend[26]
.sym 15269 soc.cpu.pcpi_div.divisor[26]
.sym 15272 $false
.sym 15273 $false
.sym 15274 $false
.sym 15275 soc.cpu.pcpi_div.divisor[45]
.sym 15278 $false
.sym 15279 $false
.sym 15280 $false
.sym 15281 soc.cpu.pcpi_div.divisor[38]
.sym 15284 $false
.sym 15285 $false
.sym 15286 $false
.sym 15287 soc.cpu.pcpi_div.divisor[40]
.sym 15291 $abc$61060$new_n8212_
.sym 15292 $abc$61060$new_n5220_
.sym 15293 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[4]
.sym 15294 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[3]
.sym 15295 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[2]
.sym 15296 $abc$61060$new_n8213_
.sym 15297 $abc$61060$new_n5230_
.sym 15298 soc.cpu.pcpi_div.divisor[1]
.sym 15327 $true
.sym 15364 $auto$alumacc.cc:474:replace_alu$7195.C[1]
.sym 15366 soc.cpu.pcpi_div.dividend[0]
.sym 15367 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[0]
.sym 15370 $auto$alumacc.cc:474:replace_alu$7195.C[2]
.sym 15372 soc.cpu.pcpi_div.dividend[1]
.sym 15373 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[1]
.sym 15376 $auto$alumacc.cc:474:replace_alu$7195.C[3]
.sym 15378 soc.cpu.pcpi_div.dividend[2]
.sym 15379 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[2]
.sym 15382 $auto$alumacc.cc:474:replace_alu$7195.C[4]
.sym 15384 soc.cpu.pcpi_div.dividend[3]
.sym 15385 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[3]
.sym 15388 $auto$alumacc.cc:474:replace_alu$7195.C[5]
.sym 15390 soc.cpu.pcpi_div.dividend[4]
.sym 15391 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[4]
.sym 15394 $auto$alumacc.cc:474:replace_alu$7195.C[6]
.sym 15396 soc.cpu.pcpi_div.dividend[5]
.sym 15397 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[5]
.sym 15400 $auto$alumacc.cc:474:replace_alu$7195.C[7]
.sym 15402 soc.cpu.pcpi_div.dividend[6]
.sym 15403 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[6]
.sym 15406 $auto$alumacc.cc:474:replace_alu$7195.C[8]
.sym 15408 soc.cpu.pcpi_div.dividend[7]
.sym 15409 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[7]
.sym 15414 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[8]
.sym 15415 $abc$61060$new_n5241_
.sym 15416 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[14]
.sym 15417 $abc$61060$new_n5237_
.sym 15418 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[10]
.sym 15419 $abc$61060$new_n8216_
.sym 15420 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[15]
.sym 15421 soc.cpu.pcpi_div.dividend[29]
.sym 15450 $auto$alumacc.cc:474:replace_alu$7195.C[8]
.sym 15487 $auto$alumacc.cc:474:replace_alu$7195.C[9]
.sym 15489 soc.cpu.pcpi_div.dividend[8]
.sym 15490 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[8]
.sym 15493 $auto$alumacc.cc:474:replace_alu$7195.C[10]
.sym 15495 soc.cpu.pcpi_div.dividend[9]
.sym 15496 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[9]
.sym 15499 $auto$alumacc.cc:474:replace_alu$7195.C[11]
.sym 15501 soc.cpu.pcpi_div.dividend[10]
.sym 15502 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[10]
.sym 15505 $auto$alumacc.cc:474:replace_alu$7195.C[12]
.sym 15507 soc.cpu.pcpi_div.dividend[11]
.sym 15508 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[11]
.sym 15511 $auto$alumacc.cc:474:replace_alu$7195.C[13]
.sym 15513 soc.cpu.pcpi_div.dividend[12]
.sym 15514 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[12]
.sym 15517 $auto$alumacc.cc:474:replace_alu$7195.C[14]
.sym 15519 soc.cpu.pcpi_div.dividend[13]
.sym 15520 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[13]
.sym 15523 $auto$alumacc.cc:474:replace_alu$7195.C[15]
.sym 15525 soc.cpu.pcpi_div.dividend[14]
.sym 15526 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[14]
.sym 15529 $auto$alumacc.cc:474:replace_alu$7195.C[16]
.sym 15531 soc.cpu.pcpi_div.dividend[15]
.sym 15532 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[15]
.sym 15537 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[23]
.sym 15538 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[21]
.sym 15539 $abc$61060$auto$rtlil.cc:1847:ReduceAnd$7203_new_inv_
.sym 15540 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[19]
.sym 15541 $abc$61060$new_n5247_
.sym 15542 soc.cpu.pcpi_div.dividend[31]
.sym 15543 soc.cpu.pcpi_div.dividend[22]
.sym 15544 soc.cpu.pcpi_div.dividend[30]
.sym 15573 $auto$alumacc.cc:474:replace_alu$7195.C[16]
.sym 15610 $auto$alumacc.cc:474:replace_alu$7195.C[17]
.sym 15612 soc.cpu.pcpi_div.dividend[16]
.sym 15613 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[16]
.sym 15616 $auto$alumacc.cc:474:replace_alu$7195.C[18]
.sym 15618 soc.cpu.pcpi_div.dividend[17]
.sym 15619 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[17]
.sym 15622 $auto$alumacc.cc:474:replace_alu$7195.C[19]
.sym 15624 soc.cpu.pcpi_div.dividend[18]
.sym 15625 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[18]
.sym 15628 $auto$alumacc.cc:474:replace_alu$7195.C[20]
.sym 15630 soc.cpu.pcpi_div.dividend[19]
.sym 15631 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[19]
.sym 15634 $auto$alumacc.cc:474:replace_alu$7195.C[21]
.sym 15636 soc.cpu.pcpi_div.dividend[20]
.sym 15637 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[20]
.sym 15640 $auto$alumacc.cc:474:replace_alu$7195.C[22]
.sym 15642 soc.cpu.pcpi_div.dividend[21]
.sym 15643 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[21]
.sym 15646 $auto$alumacc.cc:474:replace_alu$7195.C[23]
.sym 15648 soc.cpu.pcpi_div.dividend[22]
.sym 15649 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[22]
.sym 15652 $auto$alumacc.cc:474:replace_alu$7195.C[24]
.sym 15654 soc.cpu.pcpi_div.dividend[23]
.sym 15655 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[23]
.sym 15660 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[26]
.sym 15661 $abc$61060$new_n8215_
.sym 15662 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[18]
.sym 15663 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[28]
.sym 15664 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[31]
.sym 15665 soc.cpu.pcpi_div.divisor[21]
.sym 15666 soc.cpu.pcpi_div.divisor[2]
.sym 15667 soc.cpu.pcpi_div.divisor[3]
.sym 15696 $auto$alumacc.cc:474:replace_alu$7195.C[24]
.sym 15733 $auto$alumacc.cc:474:replace_alu$7195.C[25]
.sym 15735 soc.cpu.pcpi_div.dividend[24]
.sym 15736 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[24]
.sym 15739 $auto$alumacc.cc:474:replace_alu$7195.C[26]
.sym 15741 soc.cpu.pcpi_div.dividend[25]
.sym 15742 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[25]
.sym 15745 $auto$alumacc.cc:474:replace_alu$7195.C[27]
.sym 15747 soc.cpu.pcpi_div.dividend[26]
.sym 15748 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[26]
.sym 15751 $auto$alumacc.cc:474:replace_alu$7195.C[28]
.sym 15753 soc.cpu.pcpi_div.dividend[27]
.sym 15754 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[27]
.sym 15757 $auto$alumacc.cc:474:replace_alu$7195.C[29]
.sym 15759 soc.cpu.pcpi_div.dividend[28]
.sym 15760 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[28]
.sym 15763 $auto$alumacc.cc:474:replace_alu$7195.C[30]
.sym 15765 soc.cpu.pcpi_div.dividend[29]
.sym 15766 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[29]
.sym 15769 $auto$alumacc.cc:474:replace_alu$7195.C[31]
.sym 15771 soc.cpu.pcpi_div.dividend[30]
.sym 15772 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[30]
.sym 15775 $auto$alumacc.cc:474:replace_alu$7195.C[32]
.sym 15777 soc.cpu.pcpi_div.dividend[31]
.sym 15778 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[31]
.sym 15783 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[36]
.sym 15784 soc.cpu.pcpi_div.divisor[28]
.sym 15785 soc.cpu.pcpi_div.divisor[26]
.sym 15786 soc.cpu.pcpi_div.divisor[4]
.sym 15787 soc.cpu.pcpi_div.divisor[25]
.sym 15788 soc.cpu.pcpi_div.divisor[27]
.sym 15789 soc.cpu.pcpi_div.divisor[6]
.sym 15790 soc.cpu.pcpi_div.divisor[23]
.sym 15819 $auto$alumacc.cc:474:replace_alu$7195.C[32]
.sym 15856 $auto$alumacc.cc:474:replace_alu$7195.C[33]
.sym 15858 $false
.sym 15859 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[32]
.sym 15862 $auto$alumacc.cc:474:replace_alu$7195.C[34]
.sym 15864 $false
.sym 15865 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[33]
.sym 15868 $auto$alumacc.cc:474:replace_alu$7195.C[35]
.sym 15870 $false
.sym 15871 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[34]
.sym 15874 $auto$alumacc.cc:474:replace_alu$7195.C[36]
.sym 15876 $false
.sym 15877 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[35]
.sym 15880 $auto$alumacc.cc:474:replace_alu$7195.C[37]
.sym 15882 $false
.sym 15883 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[36]
.sym 15886 $auto$alumacc.cc:474:replace_alu$7195.C[38]
.sym 15888 $false
.sym 15889 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[37]
.sym 15892 $auto$alumacc.cc:474:replace_alu$7195.C[39]
.sym 15894 $false
.sym 15895 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[38]
.sym 15898 $auto$alumacc.cc:474:replace_alu$7195.C[40]
.sym 15900 $false
.sym 15901 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[39]
.sym 15908 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[51]
.sym 15909 soc.cpu.pcpi_div.divisor[49]
.sym 15942 $auto$alumacc.cc:474:replace_alu$7195.C[40]
.sym 15979 $auto$alumacc.cc:474:replace_alu$7195.C[41]
.sym 15981 $false
.sym 15982 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[40]
.sym 15985 $auto$alumacc.cc:474:replace_alu$7195.C[42]
.sym 15987 $false
.sym 15988 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[41]
.sym 15991 $auto$alumacc.cc:474:replace_alu$7195.C[43]
.sym 15993 $false
.sym 15994 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[42]
.sym 15997 $auto$alumacc.cc:474:replace_alu$7195.C[44]
.sym 15999 $false
.sym 16000 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[43]
.sym 16003 $auto$alumacc.cc:474:replace_alu$7195.C[45]
.sym 16005 $false
.sym 16006 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[44]
.sym 16009 $auto$alumacc.cc:474:replace_alu$7195.C[46]
.sym 16011 $false
.sym 16012 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[45]
.sym 16015 $auto$alumacc.cc:474:replace_alu$7195.C[47]
.sym 16017 $false
.sym 16018 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[46]
.sym 16021 $auto$alumacc.cc:474:replace_alu$7195.C[48]
.sym 16023 $false
.sym 16024 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[47]
.sym 16030 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[48]
.sym 16033 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[60]
.sym 16036 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[49]
.sym 16065 $auto$alumacc.cc:474:replace_alu$7195.C[48]
.sym 16102 $auto$alumacc.cc:474:replace_alu$7195.C[49]
.sym 16104 $false
.sym 16105 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[48]
.sym 16108 $auto$alumacc.cc:474:replace_alu$7195.C[50]
.sym 16110 $false
.sym 16111 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[49]
.sym 16114 $auto$alumacc.cc:474:replace_alu$7195.C[51]
.sym 16116 $false
.sym 16117 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[50]
.sym 16120 $auto$alumacc.cc:474:replace_alu$7195.C[52]
.sym 16122 $false
.sym 16123 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[51]
.sym 16126 $auto$alumacc.cc:474:replace_alu$7195.C[53]
.sym 16128 $false
.sym 16129 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[52]
.sym 16132 $auto$alumacc.cc:474:replace_alu$7195.C[54]
.sym 16134 $false
.sym 16135 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[53]
.sym 16138 $auto$alumacc.cc:474:replace_alu$7195.C[55]
.sym 16140 $false
.sym 16141 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[54]
.sym 16144 $auto$alumacc.cc:474:replace_alu$7195.C[56]
.sym 16146 $false
.sym 16147 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[55]
.sym 16188 $auto$alumacc.cc:474:replace_alu$7195.C[56]
.sym 16225 $auto$alumacc.cc:474:replace_alu$7195.C[57]
.sym 16227 $false
.sym 16228 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[56]
.sym 16231 $auto$alumacc.cc:474:replace_alu$7195.C[58]
.sym 16233 $false
.sym 16234 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[57]
.sym 16237 $auto$alumacc.cc:474:replace_alu$7195.C[59]
.sym 16239 $false
.sym 16240 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[58]
.sym 16243 $auto$alumacc.cc:474:replace_alu$7195.C[60]
.sym 16245 $false
.sym 16246 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[59]
.sym 16249 $auto$alumacc.cc:474:replace_alu$7195.C[61]
.sym 16251 $false
.sym 16252 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[60]
.sym 16255 $auto$alumacc.cc:474:replace_alu$7195.C[62]
.sym 16257 $false
.sym 16258 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[61]
.sym 16261 $abc$61060$auto$alumacc.cc:491:replace_alu$7197[62]
.sym 16263 $false
.sym 16264 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[62]
.sym 16268 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 16269 $abc$61060$auto$rtlil.cc:1847:ReduceAnd$7203_new_inv_
.sym 16270 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$47724
.sym 16271 $abc$61060$auto$alumacc.cc:491:replace_alu$7197[62]
.sym 16381 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[2]
.sym 16456 $false
.sym 16457 $false
.sym 16458 $false
.sym 16459 soc.cpu.mem_addr[0]
.sym 16480 $false
.sym 16481 $false
.sym 16482 $false
.sym 16483 soc.simpleuart.cfg_divider[3]
.sym 16486 $false
.sym 16487 $false
.sym 16488 soc.simpleuart.recv_divcnt[0]
.sym 16489 $abc$61060$new_n7534_
.sym 16492 $abc$61060$new_n7534_
.sym 16493 $false
.sym 16494 soc.simpleuart.recv_divcnt[1]
.sym 16495 soc.simpleuart.recv_divcnt[0]
.sym 16496 $true
.sym 16497 clk_16mhz$2$2
.sym 16498 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 16575 $true
.sym 16612 $auto$alumacc.cc:474:replace_alu$7168.C[1]
.sym 16614 soc.simpleuart.recv_divcnt[0]
.sym 16615 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[0]
.sym 16618 $auto$alumacc.cc:474:replace_alu$7168.C[2]
.sym 16620 soc.simpleuart.recv_divcnt[1]
.sym 16621 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[1]
.sym 16624 $auto$alumacc.cc:474:replace_alu$7168.C[3]
.sym 16626 soc.simpleuart.recv_divcnt[2]
.sym 16627 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[2]
.sym 16630 $auto$alumacc.cc:474:replace_alu$7168.C[4]
.sym 16632 soc.simpleuart.recv_divcnt[3]
.sym 16633 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[3]
.sym 16636 $auto$alumacc.cc:474:replace_alu$7168.C[5]
.sym 16638 soc.simpleuart.recv_divcnt[4]
.sym 16639 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[4]
.sym 16642 $auto$alumacc.cc:474:replace_alu$7168.C[6]
.sym 16644 soc.simpleuart.recv_divcnt[5]
.sym 16645 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[5]
.sym 16648 $auto$alumacc.cc:474:replace_alu$7168.C[7]
.sym 16650 soc.simpleuart.recv_divcnt[6]
.sym 16651 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[6]
.sym 16654 $auto$alumacc.cc:474:replace_alu$7168.C[8]
.sym 16656 soc.simpleuart.recv_divcnt[7]
.sym 16657 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[7]
.sym 16698 $auto$alumacc.cc:474:replace_alu$7168.C[8]
.sym 16735 $auto$alumacc.cc:474:replace_alu$7168.C[9]
.sym 16737 soc.simpleuart.recv_divcnt[8]
.sym 16738 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[8]
.sym 16741 $auto$alumacc.cc:474:replace_alu$7168.C[10]
.sym 16743 soc.simpleuart.recv_divcnt[9]
.sym 16744 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[9]
.sym 16747 $auto$alumacc.cc:474:replace_alu$7168.C[11]
.sym 16749 soc.simpleuart.recv_divcnt[10]
.sym 16750 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[10]
.sym 16753 $auto$alumacc.cc:474:replace_alu$7168.C[12]
.sym 16755 soc.simpleuart.recv_divcnt[11]
.sym 16756 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[11]
.sym 16759 $auto$alumacc.cc:474:replace_alu$7168.C[13]
.sym 16761 soc.simpleuart.recv_divcnt[12]
.sym 16762 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[12]
.sym 16765 $auto$alumacc.cc:474:replace_alu$7168.C[14]
.sym 16767 soc.simpleuart.recv_divcnt[13]
.sym 16768 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[13]
.sym 16771 $auto$alumacc.cc:474:replace_alu$7168.C[15]
.sym 16773 soc.simpleuart.recv_divcnt[14]
.sym 16774 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[14]
.sym 16777 $auto$alumacc.cc:474:replace_alu$7168.C[16]
.sym 16779 soc.simpleuart.recv_divcnt[15]
.sym 16780 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[15]
.sym 16821 $auto$alumacc.cc:474:replace_alu$7168.C[16]
.sym 16858 $auto$alumacc.cc:474:replace_alu$7168.C[17]
.sym 16860 soc.simpleuart.recv_divcnt[16]
.sym 16861 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[16]
.sym 16864 $auto$alumacc.cc:474:replace_alu$7168.C[18]
.sym 16866 soc.simpleuart.recv_divcnt[17]
.sym 16867 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[17]
.sym 16870 $auto$alumacc.cc:474:replace_alu$7168.C[19]
.sym 16872 soc.simpleuart.recv_divcnt[18]
.sym 16873 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[18]
.sym 16876 $auto$alumacc.cc:474:replace_alu$7168.C[20]
.sym 16878 soc.simpleuart.recv_divcnt[19]
.sym 16879 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[19]
.sym 16882 $auto$alumacc.cc:474:replace_alu$7168.C[21]
.sym 16884 soc.simpleuart.recv_divcnt[20]
.sym 16885 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[20]
.sym 16888 $auto$alumacc.cc:474:replace_alu$7168.C[22]
.sym 16890 soc.simpleuart.recv_divcnt[21]
.sym 16891 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[21]
.sym 16894 $auto$alumacc.cc:474:replace_alu$7168.C[23]
.sym 16896 soc.simpleuart.recv_divcnt[22]
.sym 16897 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[22]
.sym 16900 $auto$alumacc.cc:474:replace_alu$7168.C[24]
.sym 16902 soc.simpleuart.recv_divcnt[23]
.sym 16903 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[23]
.sym 16944 $auto$alumacc.cc:474:replace_alu$7168.C[24]
.sym 16981 $auto$alumacc.cc:474:replace_alu$7168.C[25]
.sym 16983 soc.simpleuart.recv_divcnt[24]
.sym 16984 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[24]
.sym 16987 $auto$alumacc.cc:474:replace_alu$7168.C[26]
.sym 16989 soc.simpleuart.recv_divcnt[25]
.sym 16990 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[25]
.sym 16993 $auto$alumacc.cc:474:replace_alu$7168.C[27]
.sym 16995 soc.simpleuart.recv_divcnt[26]
.sym 16996 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[26]
.sym 16999 $auto$alumacc.cc:474:replace_alu$7168.C[28]
.sym 17001 soc.simpleuart.recv_divcnt[27]
.sym 17002 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[27]
.sym 17005 $auto$alumacc.cc:474:replace_alu$7168.C[29]
.sym 17007 soc.simpleuart.recv_divcnt[28]
.sym 17008 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[28]
.sym 17011 $auto$alumacc.cc:474:replace_alu$7168.C[30]
.sym 17013 soc.simpleuart.recv_divcnt[29]
.sym 17014 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[29]
.sym 17017 $auto$alumacc.cc:474:replace_alu$7168.C[31]
.sym 17019 soc.simpleuart.recv_divcnt[30]
.sym 17020 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[30]
.sym 17023 $abc$61060$auto$alumacc.cc:491:replace_alu$7170[31]$2
.sym 17025 soc.simpleuart.recv_divcnt[31]
.sym 17026 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[31]
.sym 17031 $abc$61060$auto$alumacc.cc:491:replace_alu$7186[31]
.sym 17032 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[18]
.sym 17033 $abc$61060$new_n5107_
.sym 17034 $abc$61060$new_n5136_
.sym 17035 $abc$61060$new_n5104_
.sym 17036 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[20]
.sym 17037 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[26]
.sym 17038 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$11826[0]_new_
.sym 17108 $abc$61060$auto$alumacc.cc:491:replace_alu$7170[31]$2
.sym 17111 $false
.sym 17112 $false
.sym 17113 $false
.sym 17114 soc.simpleuart.cfg_divider[24]
.sym 17117 soc.simpleuart.recv_divcnt[28]
.sym 17118 soc.simpleuart.cfg_divider[28]
.sym 17119 soc.simpleuart.recv_divcnt[24]
.sym 17120 soc.simpleuart.cfg_divider[24]
.sym 17123 $false
.sym 17124 $false
.sym 17125 $false
.sym 17126 soc.simpleuart.cfg_divider[1]
.sym 17129 $abc$61060$new_n5095_
.sym 17130 $abc$61060$new_n8188_
.sym 17131 soc.simpleuart.recv_divcnt[1]
.sym 17132 soc.simpleuart.cfg_divider[1]
.sym 17135 soc.simpleuart.recv_divcnt[11]
.sym 17136 soc.simpleuart.cfg_divider[11]
.sym 17137 soc.simpleuart.recv_divcnt[7]
.sym 17138 soc.simpleuart.cfg_divider[7]
.sym 17141 $false
.sym 17142 $false
.sym 17143 $false
.sym 17144 soc.simpleuart.recv_divcnt[11]
.sym 17147 soc.simpleuart.recv_divcnt[2]
.sym 17148 soc.simpleuart.cfg_divider[2]
.sym 17149 soc.simpleuart.cfg_divider[3]
.sym 17150 soc.simpleuart.recv_divcnt[3]
.sym 17154 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[15]
.sym 17155 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[31]
.sym 17156 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[27]
.sym 17158 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[17]
.sym 17159 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[12]
.sym 17160 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[25]
.sym 17161 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[19]
.sym 17234 soc.simpleuart.recv_pattern[7]
.sym 17235 $false
.sym 17236 $false
.sym 17237 $false
.sym 17246 soc.simpleuart.recv_pattern[5]
.sym 17247 $false
.sym 17248 $false
.sym 17249 $false
.sym 17252 soc.simpleuart.recv_pattern[1]
.sym 17253 $false
.sym 17254 $false
.sym 17255 $false
.sym 17258 soc.simpleuart.recv_pattern[6]
.sym 17259 $false
.sym 17260 $false
.sym 17261 $false
.sym 17264 soc.simpleuart.recv_pattern[3]
.sym 17265 $false
.sym 17266 $false
.sym 17267 $false
.sym 17270 soc.simpleuart.recv_pattern[0]
.sym 17271 $false
.sym 17272 $false
.sym 17273 $false
.sym 17274 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45036
.sym 17275 clk_16mhz$2$2
.sym 17276 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 17277 $abc$61060$new_n5105_
.sym 17279 $abc$61060$new_n5106_
.sym 17282 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[24]
.sym 17284 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[30]
.sym 17357 $false
.sym 17358 $false
.sym 17359 soc.cpu.mem_addr[26]
.sym 17360 soc.cpu.mem_addr[27]
.sym 17375 $false
.sym 17376 $false
.sym 17377 $false
.sym 17378 soc.simpleuart.recv_divcnt[28]
.sym 17381 $false
.sym 17382 $false
.sym 17383 $false
.sym 17384 $false
.sym 17397 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569
.sym 17398 clk_16mhz$2$2
.sym 17399 $false
.sym 17401 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[1]
.sym 17402 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[2]
.sym 17403 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[3]
.sym 17404 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[4]
.sym 17405 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[5]
.sym 17406 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[6]
.sym 17407 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[7]
.sym 17474 soc.cpu.mem_addr[26]
.sym 17475 soc.cpu.mem_addr[27]
.sym 17476 soc.cpu.mem_addr[25]
.sym 17477 soc.cpu.mem_addr[24]
.sym 17480 $false
.sym 17481 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 17482 soc.cpu.reg_op1[30]
.sym 17483 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[28]
.sym 17486 $false
.sym 17487 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 17488 soc.cpu.reg_op1[27]
.sym 17489 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[25]
.sym 17498 $false
.sym 17499 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 17500 soc.cpu.reg_op1[24]
.sym 17501 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[22]
.sym 17510 $false
.sym 17511 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 17512 soc.cpu.reg_op1[26]
.sym 17513 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[24]
.sym 17520 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569
.sym 17521 clk_16mhz$2$2
.sym 17522 $false
.sym 17523 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[8]
.sym 17524 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[9]
.sym 17525 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[10]
.sym 17526 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[11]
.sym 17527 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[12]
.sym 17528 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[13]
.sym 17529 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[14]
.sym 17530 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[15]
.sym 17597 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 17598 soc.cpu.instr_sub
.sym 17599 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[9]
.sym 17600 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[9]
.sym 17603 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 17604 soc.cpu.instr_sub
.sym 17605 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[3]
.sym 17606 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[3]
.sym 17609 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 17610 soc.cpu.instr_sub
.sym 17611 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[15]
.sym 17612 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[15]
.sym 17615 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 17616 soc.cpu.instr_sub
.sym 17617 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[6]
.sym 17618 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[6]
.sym 17621 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 17622 soc.cpu.instr_sub
.sym 17623 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[10]
.sym 17624 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[10]
.sym 17627 $false
.sym 17628 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 17629 soc.cpu.reg_op1[6]
.sym 17630 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[4]
.sym 17633 $false
.sym 17634 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 17635 soc.cpu.reg_op1[18]
.sym 17636 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[16]
.sym 17639 $false
.sym 17640 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 17641 soc.cpu.reg_op1[15]
.sym 17642 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[13]
.sym 17643 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569
.sym 17644 clk_16mhz$2$2
.sym 17645 $false
.sym 17646 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[16]
.sym 17647 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[17]
.sym 17648 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[18]
.sym 17649 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[19]
.sym 17650 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[20]
.sym 17651 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[21]
.sym 17652 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[22]
.sym 17653 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[23]
.sym 17682 $true
.sym 17719 $auto$alumacc.cc:474:replace_alu$7295.C[1]
.sym 17721 soc.cpu.reg_op1[0]
.sym 17722 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[0]
.sym 17725 $auto$alumacc.cc:474:replace_alu$7295.C[2]
.sym 17726 $false
.sym 17727 soc.cpu.reg_op1[1]
.sym 17728 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[1]
.sym 17729 $auto$alumacc.cc:474:replace_alu$7295.C[1]
.sym 17731 $auto$alumacc.cc:474:replace_alu$7295.C[3]
.sym 17732 $false
.sym 17733 soc.cpu.reg_op1[2]
.sym 17734 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[2]
.sym 17735 $auto$alumacc.cc:474:replace_alu$7295.C[2]
.sym 17737 $auto$alumacc.cc:474:replace_alu$7295.C[4]
.sym 17738 $false
.sym 17739 soc.cpu.reg_op1[3]
.sym 17740 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[3]
.sym 17741 $auto$alumacc.cc:474:replace_alu$7295.C[3]
.sym 17743 $auto$alumacc.cc:474:replace_alu$7295.C[5]
.sym 17744 $false
.sym 17745 soc.cpu.reg_op1[4]
.sym 17746 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[4]
.sym 17747 $auto$alumacc.cc:474:replace_alu$7295.C[4]
.sym 17749 $auto$alumacc.cc:474:replace_alu$7295.C[6]
.sym 17750 $false
.sym 17751 soc.cpu.reg_op1[5]
.sym 17752 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[5]
.sym 17753 $auto$alumacc.cc:474:replace_alu$7295.C[5]
.sym 17755 $auto$alumacc.cc:474:replace_alu$7295.C[7]
.sym 17756 $false
.sym 17757 soc.cpu.reg_op1[6]
.sym 17758 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[6]
.sym 17759 $auto$alumacc.cc:474:replace_alu$7295.C[6]
.sym 17761 $auto$alumacc.cc:474:replace_alu$7295.C[8]
.sym 17762 $false
.sym 17763 soc.cpu.reg_op1[7]
.sym 17764 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[7]
.sym 17765 $auto$alumacc.cc:474:replace_alu$7295.C[7]
.sym 17769 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[24]
.sym 17770 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[25]
.sym 17771 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[26]
.sym 17772 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[27]
.sym 17773 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[28]
.sym 17774 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[29]
.sym 17775 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[30]
.sym 17776 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[31]
.sym 17805 $auto$alumacc.cc:474:replace_alu$7295.C[8]
.sym 17842 $auto$alumacc.cc:474:replace_alu$7295.C[9]
.sym 17843 $false
.sym 17844 soc.cpu.reg_op1[8]
.sym 17845 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[8]
.sym 17846 $auto$alumacc.cc:474:replace_alu$7295.C[8]
.sym 17848 $auto$alumacc.cc:474:replace_alu$7295.C[10]
.sym 17849 $false
.sym 17850 soc.cpu.reg_op1[9]
.sym 17851 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[9]
.sym 17852 $auto$alumacc.cc:474:replace_alu$7295.C[9]
.sym 17854 $auto$alumacc.cc:474:replace_alu$7295.C[11]
.sym 17855 $false
.sym 17856 soc.cpu.reg_op1[10]
.sym 17857 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[10]
.sym 17858 $auto$alumacc.cc:474:replace_alu$7295.C[10]
.sym 17860 $auto$alumacc.cc:474:replace_alu$7295.C[12]
.sym 17861 $false
.sym 17862 soc.cpu.reg_op1[11]
.sym 17863 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[11]
.sym 17864 $auto$alumacc.cc:474:replace_alu$7295.C[11]
.sym 17866 $auto$alumacc.cc:474:replace_alu$7295.C[13]
.sym 17867 $false
.sym 17868 soc.cpu.reg_op1[12]
.sym 17869 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[12]
.sym 17870 $auto$alumacc.cc:474:replace_alu$7295.C[12]
.sym 17872 $auto$alumacc.cc:474:replace_alu$7295.C[14]
.sym 17873 $false
.sym 17874 soc.cpu.reg_op1[13]
.sym 17875 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[13]
.sym 17876 $auto$alumacc.cc:474:replace_alu$7295.C[13]
.sym 17878 $auto$alumacc.cc:474:replace_alu$7295.C[15]
.sym 17879 $false
.sym 17880 soc.cpu.reg_op1[14]
.sym 17881 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[14]
.sym 17882 $auto$alumacc.cc:474:replace_alu$7295.C[14]
.sym 17884 $auto$alumacc.cc:474:replace_alu$7295.C[16]
.sym 17885 $false
.sym 17886 soc.cpu.reg_op1[15]
.sym 17887 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[15]
.sym 17888 $auto$alumacc.cc:474:replace_alu$7295.C[15]
.sym 17892 $abc$61060$new_n6897_
.sym 17893 $abc$61060$new_n6858_
.sym 17894 $abc$61060$new_n6822_
.sym 17895 $abc$61060$new_n6884_
.sym 17896 $abc$61060$new_n6875_
.sym 17897 $abc$61060$new_n6852_
.sym 17898 $abc$61060$new_n6828_
.sym 17899 $abc$61060$new_n6843_
.sym 17928 $auto$alumacc.cc:474:replace_alu$7295.C[16]
.sym 17965 $auto$alumacc.cc:474:replace_alu$7295.C[17]
.sym 17966 $false
.sym 17967 soc.cpu.reg_op1[16]
.sym 17968 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[16]
.sym 17969 $auto$alumacc.cc:474:replace_alu$7295.C[16]
.sym 17971 $auto$alumacc.cc:474:replace_alu$7295.C[18]
.sym 17972 $false
.sym 17973 soc.cpu.reg_op1[17]
.sym 17974 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[17]
.sym 17975 $auto$alumacc.cc:474:replace_alu$7295.C[17]
.sym 17977 $auto$alumacc.cc:474:replace_alu$7295.C[19]
.sym 17978 $false
.sym 17979 soc.cpu.reg_op1[18]
.sym 17980 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[18]
.sym 17981 $auto$alumacc.cc:474:replace_alu$7295.C[18]
.sym 17983 $auto$alumacc.cc:474:replace_alu$7295.C[20]
.sym 17984 $false
.sym 17985 soc.cpu.reg_op1[19]
.sym 17986 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[19]
.sym 17987 $auto$alumacc.cc:474:replace_alu$7295.C[19]
.sym 17989 $auto$alumacc.cc:474:replace_alu$7295.C[21]
.sym 17990 $false
.sym 17991 soc.cpu.reg_op1[20]
.sym 17992 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[20]
.sym 17993 $auto$alumacc.cc:474:replace_alu$7295.C[20]
.sym 17995 $auto$alumacc.cc:474:replace_alu$7295.C[22]
.sym 17996 $false
.sym 17997 soc.cpu.reg_op1[21]
.sym 17998 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[21]
.sym 17999 $auto$alumacc.cc:474:replace_alu$7295.C[21]
.sym 18001 $auto$alumacc.cc:474:replace_alu$7295.C[23]
.sym 18002 $false
.sym 18003 soc.cpu.reg_op1[22]
.sym 18004 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[22]
.sym 18005 $auto$alumacc.cc:474:replace_alu$7295.C[22]
.sym 18007 $auto$alumacc.cc:474:replace_alu$7295.C[24]
.sym 18008 $false
.sym 18009 soc.cpu.reg_op1[23]
.sym 18010 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[23]
.sym 18011 $auto$alumacc.cc:474:replace_alu$7295.C[23]
.sym 18015 $abc$61060$new_n6901_
.sym 18016 $abc$61060$new_n6951_
.sym 18017 $abc$61060$new_n6961_
.sym 18018 $abc$61060$new_n6912_
.sym 18019 $abc$61060$new_n6930_
.sym 18020 $abc$61060$new_n6971_
.sym 18021 $abc$61060$new_n6921_
.sym 18022 $abc$61060$new_n6945_
.sym 18051 $auto$alumacc.cc:474:replace_alu$7295.C[24]
.sym 18088 $auto$alumacc.cc:474:replace_alu$7295.C[25]
.sym 18089 $false
.sym 18090 soc.cpu.reg_op1[24]
.sym 18091 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[24]
.sym 18092 $auto$alumacc.cc:474:replace_alu$7295.C[24]
.sym 18094 $auto$alumacc.cc:474:replace_alu$7295.C[26]
.sym 18095 $false
.sym 18096 soc.cpu.reg_op1[25]
.sym 18097 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[25]
.sym 18098 $auto$alumacc.cc:474:replace_alu$7295.C[25]
.sym 18100 $auto$alumacc.cc:474:replace_alu$7295.C[27]
.sym 18101 $false
.sym 18102 soc.cpu.reg_op1[26]
.sym 18103 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[26]
.sym 18104 $auto$alumacc.cc:474:replace_alu$7295.C[26]
.sym 18106 $auto$alumacc.cc:474:replace_alu$7295.C[28]
.sym 18107 $false
.sym 18108 soc.cpu.reg_op1[27]
.sym 18109 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[27]
.sym 18110 $auto$alumacc.cc:474:replace_alu$7295.C[27]
.sym 18112 $auto$alumacc.cc:474:replace_alu$7295.C[29]
.sym 18113 $false
.sym 18114 soc.cpu.reg_op1[28]
.sym 18115 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[28]
.sym 18116 $auto$alumacc.cc:474:replace_alu$7295.C[28]
.sym 18118 $auto$alumacc.cc:474:replace_alu$7295.C[30]
.sym 18119 $false
.sym 18120 soc.cpu.reg_op1[29]
.sym 18121 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[29]
.sym 18122 $auto$alumacc.cc:474:replace_alu$7295.C[29]
.sym 18124 $auto$alumacc.cc:474:replace_alu$7295.C[31]
.sym 18125 $false
.sym 18126 soc.cpu.reg_op1[30]
.sym 18127 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[30]
.sym 18128 $auto$alumacc.cc:474:replace_alu$7295.C[30]
.sym 18130 $abc$61060$auto$alumacc.cc:491:replace_alu$7297[31]$2
.sym 18131 $false
.sym 18132 soc.cpu.reg_op1[31]
.sym 18133 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[31]
.sym 18134 $auto$alumacc.cc:474:replace_alu$7295.C[31]
.sym 18138 $abc$61060$new_n6911_
.sym 18139 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24851[1]_new_inv_
.sym 18140 $abc$61060$new_n6970_
.sym 18141 $abc$61060$new_n6920_
.sym 18142 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24907[1]_new_inv_
.sym 18143 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24915[1]_new_inv_
.sym 18144 $abc$61060$new_n6842_
.sym 18145 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24955[1]_new_inv_
.sym 18215 $abc$61060$auto$alumacc.cc:491:replace_alu$7297[31]$2
.sym 18218 soc.cpu.reg_op1[15]
.sym 18219 soc.cpu.reg_op2[15]
.sym 18220 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 18221 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 18224 $false
.sym 18225 soc.cpu.reg_op2[31]
.sym 18226 soc.cpu.pcpi_div.instr_div
.sym 18227 soc.cpu.pcpi_div.instr_rem
.sym 18230 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24827[1]_new_inv_
.sym 18231 $abc$61060$new_n6808_
.sym 18232 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[15]_new_
.sym 18233 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 18242 $false
.sym 18243 $false
.sym 18244 soc.cpu.reg_op1[15]
.sym 18245 soc.cpu.reg_op2[15]
.sym 18248 $abc$61060$new_n4915_
.sym 18249 soc.cpu.reg_op1[2]
.sym 18250 soc.cpu.reg_op2[2]
.sym 18251 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[15]_new_
.sym 18254 soc.cpu.reg_op2[3]
.sym 18255 soc.cpu.reg_op1[3]
.sym 18256 soc.cpu.reg_op1[7]
.sym 18257 soc.cpu.reg_op2[7]
.sym 18261 $abc$61060$new_n4919_
.sym 18262 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[31]_new_
.sym 18263 $abc$61060$new_n6946_
.sym 18264 $abc$61060$new_n6944_
.sym 18265 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24931[1]_new_inv_
.sym 18266 $abc$61060$new_n4925_
.sym 18267 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[25]_new_
.sym 18268 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[18]_new_
.sym 18335 $false
.sym 18336 $false
.sym 18337 $false
.sym 18338 soc.cpu.pcpi_div.start$2
.sym 18347 $false
.sym 18348 $false
.sym 18349 $false
.sym 18350 soc.cpu.reg_op2[0]
.sym 18353 soc.cpu.reg_op2[31]
.sym 18354 $abc$61060$auto$wreduce.cc:454:run$7016[31]
.sym 18355 soc.cpu.pcpi_div.instr_rem
.sym 18356 soc.cpu.pcpi_div.instr_div
.sym 18381 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 18382 clk_16mhz$2$2
.sym 18383 $abc$61060$auto$rtlil.cc:1981:NotGate$60872
.sym 18386 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[0]_new_
.sym 18387 $abc$61060$techmap$techmap\soc.cpu.$procmux$4317.$and$/usr/local/bin/../share/yosys/techmap.v:434$14918_Y_new_
.sym 18388 $abc$61060$new_n4922_
.sym 18389 $abc$61060$new_n4936_
.sym 18390 $abc$61060$new_n4920_
.sym 18391 $abc$61060$techmap$techmap\soc.cpu.$procmux$4317.$and$/usr/local/bin/../share/yosys/techmap.v:434$14916_Y_new_
.sym 18458 $false
.sym 18459 $false
.sym 18460 $false
.sym 18461 soc.cpu.reg_op2[31]
.sym 18476 $false
.sym 18477 soc.cpu.reg_op1[31]
.sym 18478 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[31]
.sym 18479 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.C[31]
.sym 18488 $false
.sym 18489 soc.cpu.reg_op1[0]
.sym 18490 soc.cpu.reg_op2[0]
.sym 18491 $false
.sym 18494 $false
.sym 18495 soc.cpu.reg_op1[0]
.sym 18496 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[0]
.sym 18497 $false
.sym 18500 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 18501 soc.cpu.instr_sub
.sym 18502 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[0]
.sym 18503 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[0]
.sym 18507 soc.cpu.instr_sltiu
.sym 18509 soc.cpu.instr_bltu
.sym 18510 soc.cpu.instr_blt
.sym 18511 soc.cpu.instr_slti
.sym 18512 soc.cpu.instr_bgeu
.sym 18513 soc.cpu.instr_bne
.sym 18514 soc.cpu.instr_bge
.sym 18587 $false
.sym 18588 $false
.sym 18589 $false
.sym 18590 soc.cpu.reg_op1[6]
.sym 18593 $false
.sym 18594 $false
.sym 18595 $false
.sym 18596 soc.cpu.reg_op1[5]
.sym 18599 $false
.sym 18600 $false
.sym 18601 $false
.sym 18602 soc.cpu.reg_op1[4]
.sym 18611 $false
.sym 18612 $false
.sym 18613 $false
.sym 18614 soc.cpu.reg_op1[7]
.sym 18630 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[3]
.sym 18633 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[2]
.sym 18666 $true
.sym 18703 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[0]$2
.sym 18704 $false
.sym 18705 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[0]
.sym 18706 $false
.sym 18707 $false
.sym 18709 $auto$alumacc.cc:474:replace_alu$7314.C[2]
.sym 18711 $false
.sym 18712 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[1]
.sym 18715 $auto$alumacc.cc:474:replace_alu$7314.C[3]
.sym 18716 $false
.sym 18717 $false
.sym 18718 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[2]
.sym 18719 $auto$alumacc.cc:474:replace_alu$7314.C[2]
.sym 18721 $auto$alumacc.cc:474:replace_alu$7314.C[4]
.sym 18722 $false
.sym 18723 $false
.sym 18724 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[3]
.sym 18725 $auto$alumacc.cc:474:replace_alu$7314.C[3]
.sym 18727 $auto$alumacc.cc:474:replace_alu$7314.C[5]
.sym 18728 $false
.sym 18729 $false
.sym 18730 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[4]
.sym 18731 $auto$alumacc.cc:474:replace_alu$7314.C[4]
.sym 18733 $auto$alumacc.cc:474:replace_alu$7314.C[6]
.sym 18734 $false
.sym 18735 $false
.sym 18736 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[5]
.sym 18737 $auto$alumacc.cc:474:replace_alu$7314.C[5]
.sym 18739 $auto$alumacc.cc:474:replace_alu$7314.C[7]
.sym 18740 $false
.sym 18741 $false
.sym 18742 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[6]
.sym 18743 $auto$alumacc.cc:474:replace_alu$7314.C[6]
.sym 18745 $auto$alumacc.cc:474:replace_alu$7314.C[8]
.sym 18746 $false
.sym 18747 $false
.sym 18748 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[7]
.sym 18749 $auto$alumacc.cc:474:replace_alu$7314.C[7]
.sym 18753 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[10]
.sym 18754 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[12]
.sym 18755 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[8]
.sym 18756 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[11]
.sym 18757 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[13]
.sym 18758 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[9]
.sym 18759 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[15]
.sym 18760 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[14]
.sym 18789 $auto$alumacc.cc:474:replace_alu$7314.C[8]
.sym 18826 $auto$alumacc.cc:474:replace_alu$7314.C[9]
.sym 18827 $false
.sym 18828 $false
.sym 18829 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[8]
.sym 18830 $auto$alumacc.cc:474:replace_alu$7314.C[8]
.sym 18832 $auto$alumacc.cc:474:replace_alu$7314.C[10]
.sym 18833 $false
.sym 18834 $false
.sym 18835 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[9]
.sym 18836 $auto$alumacc.cc:474:replace_alu$7314.C[9]
.sym 18838 $auto$alumacc.cc:474:replace_alu$7314.C[11]
.sym 18839 $false
.sym 18840 $false
.sym 18841 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[10]
.sym 18842 $auto$alumacc.cc:474:replace_alu$7314.C[10]
.sym 18844 $auto$alumacc.cc:474:replace_alu$7314.C[12]
.sym 18845 $false
.sym 18846 $false
.sym 18847 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[11]
.sym 18848 $auto$alumacc.cc:474:replace_alu$7314.C[11]
.sym 18850 $auto$alumacc.cc:474:replace_alu$7314.C[13]
.sym 18851 $false
.sym 18852 $false
.sym 18853 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[12]
.sym 18854 $auto$alumacc.cc:474:replace_alu$7314.C[12]
.sym 18856 $auto$alumacc.cc:474:replace_alu$7314.C[14]
.sym 18857 $false
.sym 18858 $false
.sym 18859 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[13]
.sym 18860 $auto$alumacc.cc:474:replace_alu$7314.C[13]
.sym 18862 $auto$alumacc.cc:474:replace_alu$7314.C[15]
.sym 18863 $false
.sym 18864 $false
.sym 18865 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[14]
.sym 18866 $auto$alumacc.cc:474:replace_alu$7314.C[14]
.sym 18868 $auto$alumacc.cc:474:replace_alu$7314.C[16]
.sym 18869 $false
.sym 18870 $false
.sym 18871 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[15]
.sym 18872 $auto$alumacc.cc:474:replace_alu$7314.C[15]
.sym 18876 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[22]
.sym 18877 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 18878 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[23]
.sym 18882 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[19]
.sym 18883 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[18]
.sym 18912 $auto$alumacc.cc:474:replace_alu$7314.C[16]
.sym 18949 $auto$alumacc.cc:474:replace_alu$7314.C[17]
.sym 18950 $false
.sym 18951 $false
.sym 18952 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[16]
.sym 18953 $auto$alumacc.cc:474:replace_alu$7314.C[16]
.sym 18955 $auto$alumacc.cc:474:replace_alu$7314.C[18]
.sym 18956 $false
.sym 18957 $false
.sym 18958 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[17]
.sym 18959 $auto$alumacc.cc:474:replace_alu$7314.C[17]
.sym 18961 $auto$alumacc.cc:474:replace_alu$7314.C[19]
.sym 18962 $false
.sym 18963 $false
.sym 18964 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[18]
.sym 18965 $auto$alumacc.cc:474:replace_alu$7314.C[18]
.sym 18967 $auto$alumacc.cc:474:replace_alu$7314.C[20]
.sym 18968 $false
.sym 18969 $false
.sym 18970 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[19]
.sym 18971 $auto$alumacc.cc:474:replace_alu$7314.C[19]
.sym 18973 $auto$alumacc.cc:474:replace_alu$7314.C[21]
.sym 18974 $false
.sym 18975 $false
.sym 18976 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[20]
.sym 18977 $auto$alumacc.cc:474:replace_alu$7314.C[20]
.sym 18979 $auto$alumacc.cc:474:replace_alu$7314.C[22]
.sym 18980 $false
.sym 18981 $false
.sym 18982 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[21]
.sym 18983 $auto$alumacc.cc:474:replace_alu$7314.C[21]
.sym 18985 $auto$alumacc.cc:474:replace_alu$7314.C[23]
.sym 18986 $false
.sym 18987 $false
.sym 18988 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[22]
.sym 18989 $auto$alumacc.cc:474:replace_alu$7314.C[22]
.sym 18991 $auto$alumacc.cc:474:replace_alu$7314.C[24]
.sym 18992 $false
.sym 18993 $false
.sym 18994 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[23]
.sym 18995 $auto$alumacc.cc:474:replace_alu$7314.C[23]
.sym 18999 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[26]
.sym 19000 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[15]_new_inv_
.sym 19001 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[25]
.sym 19002 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[27]
.sym 19004 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[29]
.sym 19006 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[24]
.sym 19035 $auto$alumacc.cc:474:replace_alu$7314.C[24]
.sym 19072 $auto$alumacc.cc:474:replace_alu$7314.C[25]
.sym 19073 $false
.sym 19074 $false
.sym 19075 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[24]
.sym 19076 $auto$alumacc.cc:474:replace_alu$7314.C[24]
.sym 19078 $auto$alumacc.cc:474:replace_alu$7314.C[26]
.sym 19079 $false
.sym 19080 $false
.sym 19081 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[25]
.sym 19082 $auto$alumacc.cc:474:replace_alu$7314.C[25]
.sym 19084 $auto$alumacc.cc:474:replace_alu$7314.C[27]
.sym 19085 $false
.sym 19086 $false
.sym 19087 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[26]
.sym 19088 $auto$alumacc.cc:474:replace_alu$7314.C[26]
.sym 19090 $auto$alumacc.cc:474:replace_alu$7314.C[28]
.sym 19091 $false
.sym 19092 $false
.sym 19093 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[27]
.sym 19094 $auto$alumacc.cc:474:replace_alu$7314.C[27]
.sym 19096 $auto$alumacc.cc:474:replace_alu$7314.C[29]
.sym 19097 $false
.sym 19098 $false
.sym 19099 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[28]
.sym 19100 $auto$alumacc.cc:474:replace_alu$7314.C[28]
.sym 19102 $auto$alumacc.cc:474:replace_alu$7314.C[30]
.sym 19103 $false
.sym 19104 $false
.sym 19105 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[29]
.sym 19106 $auto$alumacc.cc:474:replace_alu$7314.C[29]
.sym 19108 $auto$alumacc.cc:474:replace_alu$7314.C[31]
.sym 19109 $false
.sym 19110 $false
.sym 19111 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[30]
.sym 19112 $auto$alumacc.cc:474:replace_alu$7314.C[30]
.sym 19115 soc.cpu.pcpi_div.instr_div
.sym 19116 soc.cpu.pcpi_div.instr_rem
.sym 19117 soc.cpu.reg_op1[31]
.sym 19118 $auto$alumacc.cc:474:replace_alu$7314.C[31]
.sym 19122 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[5]
.sym 19123 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[4]
.sym 19124 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[6]
.sym 19125 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[14]
.sym 19126 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[2]
.sym 19127 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[18]_new_inv_
.sym 19129 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[3]
.sym 19196 $false
.sym 19197 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 19198 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[25]
.sym 19199 soc.cpu.reg_op1[25]
.sym 19202 $false
.sym 19203 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 19204 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[29]
.sym 19205 soc.cpu.reg_op1[29]
.sym 19208 $false
.sym 19209 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 19210 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[10]
.sym 19211 soc.cpu.reg_op1[10]
.sym 19214 $false
.sym 19215 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 19216 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[20]
.sym 19217 soc.cpu.reg_op1[20]
.sym 19220 $false
.sym 19221 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 19222 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[30]
.sym 19223 soc.cpu.reg_op1[30]
.sym 19226 $false
.sym 19227 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 19228 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[22]
.sym 19229 soc.cpu.reg_op1[22]
.sym 19232 $false
.sym 19233 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 19234 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[28]
.sym 19235 soc.cpu.reg_op1[28]
.sym 19238 $false
.sym 19239 soc.cpu.pcpi_div.start$2
.sym 19240 soc.cpu.reg_op2[0]
.sym 19241 soc.cpu.pcpi_div.divisor[32]
.sym 19242 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 19243 clk_16mhz$2$2
.sym 19244 $false
.sym 19245 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[25]_new_inv_
.sym 19246 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[18]
.sym 19247 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[12]
.sym 19248 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[20]_new_inv_
.sym 19249 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[15]
.sym 19250 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[8]
.sym 19251 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[11]
.sym 19252 soc.cpu.pcpi_div.divisor[0]
.sym 19319 $false
.sym 19320 $false
.sym 19321 $false
.sym 19322 soc.cpu.pcpi_div.divisor[0]
.sym 19325 $abc$61060$new_n5247_
.sym 19326 $abc$61060$new_n5246_
.sym 19327 soc.cpu.pcpi_div.divisor[55]
.sym 19328 soc.cpu.pcpi_div.divisor[49]
.sym 19331 $abc$61060$new_n5245_
.sym 19332 $abc$61060$new_n5242_
.sym 19333 $abc$61060$new_n5233_
.sym 19334 $abc$61060$new_n8216_
.sym 19337 $false
.sym 19338 $false
.sym 19339 $false
.sym 19340 soc.cpu.pcpi_div.divisor[1]
.sym 19343 $false
.sym 19344 soc.cpu.pcpi_div.start$2
.sym 19345 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[10]_new_inv_
.sym 19346 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[10]
.sym 19349 $false
.sym 19350 soc.cpu.pcpi_div.start$2
.sym 19351 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[25]_new_inv_
.sym 19352 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[25]
.sym 19355 $false
.sym 19356 soc.cpu.pcpi_div.start$2
.sym 19357 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[20]_new_inv_
.sym 19358 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[20]
.sym 19361 $false
.sym 19362 soc.cpu.pcpi_div.start$2
.sym 19363 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[28]_new_inv_
.sym 19364 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[28]
.sym 19365 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 19366 clk_16mhz$2$2
.sym 19367 $false
.sym 19368 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[17]
.sym 19369 $abc$61060$new_n8211_
.sym 19370 $abc$61060$new_n5258_
.sym 19371 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[19]
.sym 19372 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[20]
.sym 19373 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[16]
.sym 19374 $abc$61060$new_n8210_
.sym 19375 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[21]
.sym 19442 soc.cpu.pcpi_div.divisor[3]
.sym 19443 soc.cpu.pcpi_div.dividend[3]
.sym 19444 soc.cpu.pcpi_div.divisor[2]
.sym 19445 soc.cpu.pcpi_div.dividend[2]
.sym 19448 $abc$61060$new_n5230_
.sym 19449 $abc$61060$new_n8213_
.sym 19450 soc.cpu.pcpi_div.divisor[1]
.sym 19451 soc.cpu.pcpi_div.dividend[1]
.sym 19454 $false
.sym 19455 $false
.sym 19456 $false
.sym 19457 soc.cpu.pcpi_div.divisor[4]
.sym 19460 $false
.sym 19461 $false
.sym 19462 $false
.sym 19463 soc.cpu.pcpi_div.divisor[3]
.sym 19466 $false
.sym 19467 $false
.sym 19468 $false
.sym 19469 soc.cpu.pcpi_div.divisor[2]
.sym 19472 $false
.sym 19473 $abc$61060$new_n5225_
.sym 19474 $abc$61060$new_n8212_
.sym 19475 $abc$61060$new_n8211_
.sym 19478 soc.cpu.pcpi_div.divisor[6]
.sym 19479 soc.cpu.pcpi_div.dividend[6]
.sym 19480 soc.cpu.pcpi_div.dividend[4]
.sym 19481 soc.cpu.pcpi_div.divisor[4]
.sym 19484 soc.cpu.pcpi_div.divisor[2]
.sym 19485 $false
.sym 19486 $false
.sym 19487 $false
.sym 19488 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 19489 clk_16mhz$2$2
.sym 19490 soc.cpu.pcpi_div.start$2
.sym 19491 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[11]
.sym 19492 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[9]
.sym 19493 $abc$61060$new_n5252_
.sym 19494 $abc$61060$new_n5240_
.sym 19495 $abc$61060$new_n5257_
.sym 19496 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[12]
.sym 19497 $abc$61060$new_n5256_
.sym 19498 soc.cpu.pcpi_div.divisor[8]
.sym 19565 $false
.sym 19566 $false
.sym 19567 $false
.sym 19568 soc.cpu.pcpi_div.divisor[8]
.sym 19571 soc.cpu.pcpi_div.divisor[4]
.sym 19572 soc.cpu.pcpi_div.dividend[4]
.sym 19573 soc.cpu.pcpi_div.dividend[10]
.sym 19574 soc.cpu.pcpi_div.divisor[10]
.sym 19577 $false
.sym 19578 $false
.sym 19579 $false
.sym 19580 soc.cpu.pcpi_div.divisor[14]
.sym 19583 soc.cpu.pcpi_div.divisor[15]
.sym 19584 soc.cpu.pcpi_div.dividend[15]
.sym 19585 soc.cpu.pcpi_div.divisor[8]
.sym 19586 soc.cpu.pcpi_div.dividend[8]
.sym 19589 $false
.sym 19590 $false
.sym 19591 $false
.sym 19592 soc.cpu.pcpi_div.divisor[10]
.sym 19595 $abc$61060$new_n5241_
.sym 19596 $abc$61060$new_n5240_
.sym 19597 $abc$61060$new_n8215_
.sym 19598 $abc$61060$new_n8214_
.sym 19601 $false
.sym 19602 $false
.sym 19603 $false
.sym 19604 soc.cpu.pcpi_div.divisor[15]
.sym 19607 $false
.sym 19608 soc.cpu.pcpi_div.start$2
.sym 19609 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[29]_new_inv_
.sym 19610 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[29]
.sym 19611 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 19612 clk_16mhz$2$2
.sym 19613 $false
.sym 19614 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[17]
.sym 19615 $abc$61060$new_n8207_
.sym 19616 $abc$61060$new_n5254_
.sym 19617 $abc$61060$new_n5228_
.sym 19618 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[16]
.sym 19619 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[25]
.sym 19620 $abc$61060$new_n5253_
.sym 19621 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[20]
.sym 19688 $false
.sym 19689 $false
.sym 19690 $false
.sym 19691 soc.cpu.pcpi_div.divisor[23]
.sym 19694 $false
.sym 19695 $false
.sym 19696 $false
.sym 19697 soc.cpu.pcpi_div.divisor[21]
.sym 19700 $abc$61060$new_n8207_
.sym 19701 $abc$61060$new_n8217_
.sym 19702 $abc$61060$new_n5220_
.sym 19703 $abc$61060$new_n8206_
.sym 19706 $false
.sym 19707 $false
.sym 19708 $false
.sym 19709 soc.cpu.pcpi_div.divisor[19]
.sym 19712 soc.cpu.pcpi_div.divisor[28]
.sym 19713 soc.cpu.pcpi_div.dividend[28]
.sym 19714 soc.cpu.pcpi_div.divisor[22]
.sym 19715 soc.cpu.pcpi_div.dividend[22]
.sym 19718 $false
.sym 19719 soc.cpu.pcpi_div.start$2
.sym 19720 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[31]_new_
.sym 19721 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[31]
.sym 19724 $false
.sym 19725 soc.cpu.pcpi_div.start$2
.sym 19726 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[22]_new_inv_
.sym 19727 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[22]
.sym 19730 $false
.sym 19731 soc.cpu.pcpi_div.start$2
.sym 19732 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[30]_new_inv_
.sym 19733 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[30]
.sym 19734 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 19735 clk_16mhz$2$2
.sym 19736 $false
.sym 19737 $abc$61060$new_n5255_
.sym 19738 $abc$61060$auto$alumacc.cc:474:replace_alu$7195.BB[30]
.sym 19739 $abc$61060$new_n8206_
.sym 19740 $abc$61060$new_n5251_
.sym 19741 soc.cpu.pcpi_div.divisor[30]
.sym 19742 soc.cpu.pcpi_div.divisor[10]
.sym 19743 soc.cpu.pcpi_div.divisor[11]
.sym 19744 soc.cpu.pcpi_div.divisor[9]
.sym 19811 $false
.sym 19812 $false
.sym 19813 $false
.sym 19814 soc.cpu.pcpi_div.divisor[26]
.sym 19817 soc.cpu.pcpi_div.divisor[25]
.sym 19818 soc.cpu.pcpi_div.dividend[25]
.sym 19819 soc.cpu.pcpi_div.divisor[26]
.sym 19820 soc.cpu.pcpi_div.dividend[26]
.sym 19823 $false
.sym 19824 $false
.sym 19825 $false
.sym 19826 soc.cpu.pcpi_div.divisor[18]
.sym 19829 $false
.sym 19830 $false
.sym 19831 $false
.sym 19832 soc.cpu.pcpi_div.divisor[28]
.sym 19835 $false
.sym 19836 $false
.sym 19837 $false
.sym 19838 soc.cpu.pcpi_div.divisor[31]
.sym 19841 soc.cpu.pcpi_div.divisor[22]
.sym 19842 $false
.sym 19843 $false
.sym 19844 $false
.sym 19847 soc.cpu.pcpi_div.divisor[3]
.sym 19848 $false
.sym 19849 $false
.sym 19850 $false
.sym 19853 soc.cpu.pcpi_div.divisor[4]
.sym 19854 $false
.sym 19855 $false
.sym 19856 $false
.sym 19857 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 19858 clk_16mhz$2$2
.sym 19859 soc.cpu.pcpi_div.start$2
.sym 19860 soc.cpu.pcpi_div.divisor[20]
.sym 19861 soc.cpu.pcpi_div.divisor[15]
.sym 19862 soc.cpu.pcpi_div.divisor[16]
.sym 19863 soc.cpu.pcpi_div.divisor[13]
.sym 19864 soc.cpu.pcpi_div.divisor[29]
.sym 19865 soc.cpu.pcpi_div.divisor[17]
.sym 19866 soc.cpu.pcpi_div.divisor[19]
.sym 19867 soc.cpu.pcpi_div.divisor[12]
.sym 19934 $false
.sym 19935 $false
.sym 19936 $false
.sym 19937 soc.cpu.pcpi_div.divisor[36]
.sym 19940 soc.cpu.pcpi_div.divisor[29]
.sym 19941 $false
.sym 19942 $false
.sym 19943 $false
.sym 19946 soc.cpu.pcpi_div.divisor[27]
.sym 19947 $false
.sym 19948 $false
.sym 19949 $false
.sym 19952 soc.cpu.pcpi_div.divisor[5]
.sym 19953 $false
.sym 19954 $false
.sym 19955 $false
.sym 19958 soc.cpu.pcpi_div.divisor[26]
.sym 19959 $false
.sym 19960 $false
.sym 19961 $false
.sym 19964 soc.cpu.pcpi_div.divisor[28]
.sym 19965 $false
.sym 19966 $false
.sym 19967 $false
.sym 19970 soc.cpu.pcpi_div.divisor[7]
.sym 19971 $false
.sym 19972 $false
.sym 19973 $false
.sym 19976 soc.cpu.pcpi_div.divisor[24]
.sym 19977 $false
.sym 19978 $false
.sym 19979 $false
.sym 19980 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 19981 clk_16mhz$2$2
.sym 19982 soc.cpu.pcpi_div.start$2
.sym 20069 $false
.sym 20070 $false
.sym 20071 $false
.sym 20072 soc.cpu.pcpi_div.divisor[51]
.sym 20075 $false
.sym 20076 soc.cpu.pcpi_div.start$2
.sym 20077 $abc$61060$techmap\soc.cpu.pcpi_div.$shl$picorv32.v:2403$1063_Y[49]_new_inv_
.sym 20078 soc.cpu.pcpi_div.divisor[50]
.sym 20103 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 20104 clk_16mhz$2$2
.sym 20105 $false
.sym 20186 $false
.sym 20187 $false
.sym 20188 $false
.sym 20189 soc.cpu.pcpi_div.divisor[48]
.sym 20204 $false
.sym 20205 $false
.sym 20206 $false
.sym 20207 soc.cpu.pcpi_div.divisor[60]
.sym 20222 $false
.sym 20223 $false
.sym 20224 $false
.sym 20225 soc.cpu.pcpi_div.divisor[49]
.sym 20563 $false
.sym 20564 $false
.sym 20565 $false
.sym 20566 soc.simpleuart.cfg_divider[2]
.sym 20582 soc.simpleuart.send_divcnt[2]
.sym 20583 soc.simpleuart.send_divcnt[3]
.sym 20584 soc.simpleuart.send_divcnt[4]
.sym 20585 soc.simpleuart.send_divcnt[5]
.sym 20586 soc.simpleuart.send_divcnt[6]
.sym 20587 soc.simpleuart.send_divcnt[7]
.sym 20652 $true
.sym 20689 $auto$alumacc.cc:474:replace_alu$7184.C[1]
.sym 20691 soc.simpleuart.send_divcnt[0]
.sym 20692 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[0]
.sym 20695 $auto$alumacc.cc:474:replace_alu$7184.C[2]
.sym 20697 soc.simpleuart.send_divcnt[1]
.sym 20698 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[1]
.sym 20701 $auto$alumacc.cc:474:replace_alu$7184.C[3]
.sym 20703 soc.simpleuart.send_divcnt[2]
.sym 20704 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[2]
.sym 20707 $auto$alumacc.cc:474:replace_alu$7184.C[4]
.sym 20709 soc.simpleuart.send_divcnt[3]
.sym 20710 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[3]
.sym 20713 $auto$alumacc.cc:474:replace_alu$7184.C[5]
.sym 20715 soc.simpleuart.send_divcnt[4]
.sym 20716 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[4]
.sym 20719 $auto$alumacc.cc:474:replace_alu$7184.C[6]
.sym 20721 soc.simpleuart.send_divcnt[5]
.sym 20722 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[5]
.sym 20725 $auto$alumacc.cc:474:replace_alu$7184.C[7]
.sym 20727 soc.simpleuart.send_divcnt[6]
.sym 20728 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[6]
.sym 20731 $auto$alumacc.cc:474:replace_alu$7184.C[8]
.sym 20733 soc.simpleuart.send_divcnt[7]
.sym 20734 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[7]
.sym 20739 soc.simpleuart.send_divcnt[8]
.sym 20740 soc.simpleuart.send_divcnt[9]
.sym 20741 soc.simpleuart.send_divcnt[10]
.sym 20742 soc.simpleuart.send_divcnt[11]
.sym 20743 soc.simpleuart.send_divcnt[12]
.sym 20744 soc.simpleuart.send_divcnt[13]
.sym 20745 soc.simpleuart.send_divcnt[14]
.sym 20746 soc.simpleuart.send_divcnt[15]
.sym 20775 $auto$alumacc.cc:474:replace_alu$7184.C[8]
.sym 20812 $auto$alumacc.cc:474:replace_alu$7184.C[9]
.sym 20814 soc.simpleuart.send_divcnt[8]
.sym 20815 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[8]
.sym 20818 $auto$alumacc.cc:474:replace_alu$7184.C[10]
.sym 20820 soc.simpleuart.send_divcnt[9]
.sym 20821 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[9]
.sym 20824 $auto$alumacc.cc:474:replace_alu$7184.C[11]
.sym 20826 soc.simpleuart.send_divcnt[10]
.sym 20827 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[10]
.sym 20830 $auto$alumacc.cc:474:replace_alu$7184.C[12]
.sym 20832 soc.simpleuart.send_divcnt[11]
.sym 20833 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[11]
.sym 20836 $auto$alumacc.cc:474:replace_alu$7184.C[13]
.sym 20838 soc.simpleuart.send_divcnt[12]
.sym 20839 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[12]
.sym 20842 $auto$alumacc.cc:474:replace_alu$7184.C[14]
.sym 20844 soc.simpleuart.send_divcnt[13]
.sym 20845 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[13]
.sym 20848 $auto$alumacc.cc:474:replace_alu$7184.C[15]
.sym 20850 soc.simpleuart.send_divcnt[14]
.sym 20851 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[14]
.sym 20854 $auto$alumacc.cc:474:replace_alu$7184.C[16]
.sym 20856 soc.simpleuart.send_divcnt[15]
.sym 20857 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[15]
.sym 20862 soc.simpleuart.send_divcnt[16]
.sym 20863 soc.simpleuart.send_divcnt[17]
.sym 20864 soc.simpleuart.send_divcnt[18]
.sym 20865 soc.simpleuart.send_divcnt[19]
.sym 20866 soc.simpleuart.send_divcnt[20]
.sym 20867 soc.simpleuart.send_divcnt[21]
.sym 20868 soc.simpleuart.send_divcnt[22]
.sym 20869 soc.simpleuart.send_divcnt[23]
.sym 20898 $auto$alumacc.cc:474:replace_alu$7184.C[16]
.sym 20935 $auto$alumacc.cc:474:replace_alu$7184.C[17]
.sym 20937 soc.simpleuart.send_divcnt[16]
.sym 20938 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[16]
.sym 20941 $auto$alumacc.cc:474:replace_alu$7184.C[18]
.sym 20943 soc.simpleuart.send_divcnt[17]
.sym 20944 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[17]
.sym 20947 $auto$alumacc.cc:474:replace_alu$7184.C[19]
.sym 20949 soc.simpleuart.send_divcnt[18]
.sym 20950 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[18]
.sym 20953 $auto$alumacc.cc:474:replace_alu$7184.C[20]
.sym 20955 soc.simpleuart.send_divcnt[19]
.sym 20956 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[19]
.sym 20959 $auto$alumacc.cc:474:replace_alu$7184.C[21]
.sym 20961 soc.simpleuart.send_divcnt[20]
.sym 20962 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[20]
.sym 20965 $auto$alumacc.cc:474:replace_alu$7184.C[22]
.sym 20967 soc.simpleuart.send_divcnt[21]
.sym 20968 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[21]
.sym 20971 $auto$alumacc.cc:474:replace_alu$7184.C[23]
.sym 20973 soc.simpleuart.send_divcnt[22]
.sym 20974 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[22]
.sym 20977 $auto$alumacc.cc:474:replace_alu$7184.C[24]
.sym 20979 soc.simpleuart.send_divcnt[23]
.sym 20980 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[23]
.sym 20985 soc.simpleuart.send_divcnt[24]
.sym 20986 soc.simpleuart.send_divcnt[25]
.sym 20987 soc.simpleuart.send_divcnt[26]
.sym 20988 soc.simpleuart.send_divcnt[27]
.sym 20989 soc.simpleuart.send_divcnt[28]
.sym 20990 soc.simpleuart.send_divcnt[29]
.sym 20991 soc.simpleuart.send_divcnt[30]
.sym 20992 soc.simpleuart.send_divcnt[31]
.sym 21021 $auto$alumacc.cc:474:replace_alu$7184.C[24]
.sym 21058 $auto$alumacc.cc:474:replace_alu$7184.C[25]
.sym 21060 soc.simpleuart.send_divcnt[24]
.sym 21061 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[24]
.sym 21064 $auto$alumacc.cc:474:replace_alu$7184.C[26]
.sym 21066 soc.simpleuart.send_divcnt[25]
.sym 21067 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[25]
.sym 21070 $auto$alumacc.cc:474:replace_alu$7184.C[27]
.sym 21072 soc.simpleuart.send_divcnt[26]
.sym 21073 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[26]
.sym 21076 $auto$alumacc.cc:474:replace_alu$7184.C[28]
.sym 21078 soc.simpleuart.send_divcnt[27]
.sym 21079 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[27]
.sym 21082 $auto$alumacc.cc:474:replace_alu$7184.C[29]
.sym 21084 soc.simpleuart.send_divcnt[28]
.sym 21085 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[28]
.sym 21088 $auto$alumacc.cc:474:replace_alu$7184.C[30]
.sym 21090 soc.simpleuart.send_divcnt[29]
.sym 21091 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[29]
.sym 21094 $auto$alumacc.cc:474:replace_alu$7184.C[31]
.sym 21096 soc.simpleuart.send_divcnt[30]
.sym 21097 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[30]
.sym 21100 $abc$61060$auto$alumacc.cc:491:replace_alu$7186[31]$2
.sym 21102 soc.simpleuart.send_divcnt[31]
.sym 21103 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[31]
.sym 21108 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[9]
.sym 21109 $abc$61060$new_n8198_
.sym 21110 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[12]
.sym 21111 $abc$61060$new_n5133_
.sym 21112 $abc$61060$new_n8199_
.sym 21113 $abc$61060$new_n5128_
.sym 21114 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$21206[2]_new_
.sym 21115 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[8]
.sym 21185 $abc$61060$auto$alumacc.cc:491:replace_alu$7186[31]$2
.sym 21188 $false
.sym 21189 $false
.sym 21190 $false
.sym 21191 soc.simpleuart.cfg_divider[18]
.sym 21194 soc.simpleuart.recv_divcnt[19]
.sym 21195 soc.simpleuart.cfg_divider[19]
.sym 21196 soc.simpleuart.recv_divcnt[6]
.sym 21197 soc.simpleuart.cfg_divider[6]
.sym 21200 soc.simpleuart.send_divcnt[24]
.sym 21201 soc.simpleuart.cfg_divider[24]
.sym 21202 soc.simpleuart.cfg_divider[31]
.sym 21203 soc.simpleuart.send_divcnt[31]
.sym 21206 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$11826[0]_new_
.sym 21207 $abc$61060$new_n5108_
.sym 21208 $abc$61060$new_n5107_
.sym 21209 $abc$61060$new_n5105_
.sym 21212 $false
.sym 21213 $false
.sym 21214 $false
.sym 21215 soc.simpleuart.cfg_divider[20]
.sym 21218 $false
.sym 21219 $false
.sym 21220 $false
.sym 21221 soc.simpleuart.cfg_divider[26]
.sym 21224 soc.simpleuart.recv_divcnt[31]
.sym 21225 soc.simpleuart.cfg_divider[31]
.sym 21226 soc.simpleuart.recv_divcnt[30]
.sym 21227 soc.simpleuart.cfg_divider[30]
.sym 21231 $abc$61060$new_n5084_
.sym 21232 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[22]
.sym 21233 $abc$61060$new_n5083_
.sym 21234 $abc$61060$new_n5088_
.sym 21235 $abc$61060$new_n5103_
.sym 21236 $abc$61060$new_n5082_
.sym 21237 $abc$61060$new_n5081_
.sym 21238 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[16]
.sym 21305 $false
.sym 21306 $false
.sym 21307 $false
.sym 21308 soc.simpleuart.cfg_divider[15]
.sym 21311 $false
.sym 21312 $false
.sym 21313 $false
.sym 21314 soc.simpleuart.cfg_divider[31]
.sym 21317 $false
.sym 21318 $false
.sym 21319 $false
.sym 21320 soc.simpleuart.cfg_divider[27]
.sym 21329 $false
.sym 21330 $false
.sym 21331 $false
.sym 21332 soc.simpleuart.cfg_divider[17]
.sym 21335 $false
.sym 21336 $false
.sym 21337 $false
.sym 21338 soc.simpleuart.cfg_divider[12]
.sym 21341 $false
.sym 21342 $false
.sym 21343 $false
.sym 21344 soc.simpleuart.cfg_divider[25]
.sym 21347 $false
.sym 21348 $false
.sym 21349 $false
.sym 21350 soc.simpleuart.recv_divcnt[19]
.sym 21354 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[14]
.sym 21355 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[27]
.sym 21356 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[26]
.sym 21357 $abc$61060$new_n5087_
.sym 21358 $abc$61060$new_n5086_
.sym 21359 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[25]
.sym 21360 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[29]
.sym 21361 soc.simpleuart.cfg_divider[25]
.sym 21428 $false
.sym 21429 $abc$61060$new_n5106_
.sym 21430 soc.simpleuart.recv_divcnt[25]
.sym 21431 soc.simpleuart.cfg_divider[25]
.sym 21440 soc.simpleuart.cfg_divider[26]
.sym 21441 soc.simpleuart.recv_divcnt[26]
.sym 21442 soc.simpleuart.cfg_divider[27]
.sym 21443 soc.simpleuart.recv_divcnt[27]
.sym 21458 $false
.sym 21459 $false
.sym 21460 $false
.sym 21461 soc.simpleuart.recv_divcnt[24]
.sym 21470 $false
.sym 21471 $false
.sym 21472 $false
.sym 21473 soc.simpleuart.recv_divcnt[30]
.sym 21477 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[5]_new_inv_
.sym 21478 soc.simpleuart.cfg_divider[21]
.sym 21481 soc.simpleuart.cfg_divider[20]
.sym 21513 $false
.sym 21550 $auto$alumacc.cc:474:replace_alu$7292.C[1]
.sym 21552 soc.cpu.reg_op1[0]
.sym 21553 soc.cpu.reg_op2[0]
.sym 21556 $auto$alumacc.cc:474:replace_alu$7292.C[2]
.sym 21557 $false
.sym 21558 soc.cpu.reg_op1[1]
.sym 21559 soc.cpu.reg_op2[1]
.sym 21560 $auto$alumacc.cc:474:replace_alu$7292.C[1]
.sym 21562 $auto$alumacc.cc:474:replace_alu$7292.C[3]
.sym 21563 $false
.sym 21564 soc.cpu.reg_op1[2]
.sym 21565 soc.cpu.reg_op2[2]
.sym 21566 $auto$alumacc.cc:474:replace_alu$7292.C[2]
.sym 21568 $auto$alumacc.cc:474:replace_alu$7292.C[4]
.sym 21569 $false
.sym 21570 soc.cpu.reg_op1[3]
.sym 21571 soc.cpu.reg_op2[3]
.sym 21572 $auto$alumacc.cc:474:replace_alu$7292.C[3]
.sym 21574 $auto$alumacc.cc:474:replace_alu$7292.C[5]
.sym 21575 $false
.sym 21576 soc.cpu.reg_op1[4]
.sym 21577 soc.cpu.reg_op2[4]
.sym 21578 $auto$alumacc.cc:474:replace_alu$7292.C[4]
.sym 21580 $auto$alumacc.cc:474:replace_alu$7292.C[6]
.sym 21581 $false
.sym 21582 soc.cpu.reg_op1[5]
.sym 21583 soc.cpu.reg_op2[5]
.sym 21584 $auto$alumacc.cc:474:replace_alu$7292.C[5]
.sym 21586 $auto$alumacc.cc:474:replace_alu$7292.C[7]
.sym 21587 $false
.sym 21588 soc.cpu.reg_op1[6]
.sym 21589 soc.cpu.reg_op2[6]
.sym 21590 $auto$alumacc.cc:474:replace_alu$7292.C[6]
.sym 21592 $auto$alumacc.cc:474:replace_alu$7292.C[8]
.sym 21593 $false
.sym 21594 soc.cpu.reg_op1[7]
.sym 21595 soc.cpu.reg_op2[7]
.sym 21596 $auto$alumacc.cc:474:replace_alu$7292.C[7]
.sym 21604 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][12]_new_inv_
.sym 21605 $abc$61060$new_n6716_
.sym 21606 soc.cpu.mem_addr[28]
.sym 21636 $auto$alumacc.cc:474:replace_alu$7292.C[8]
.sym 21673 $auto$alumacc.cc:474:replace_alu$7292.C[9]
.sym 21674 $false
.sym 21675 soc.cpu.reg_op1[8]
.sym 21676 soc.cpu.reg_op2[8]
.sym 21677 $auto$alumacc.cc:474:replace_alu$7292.C[8]
.sym 21679 $auto$alumacc.cc:474:replace_alu$7292.C[10]
.sym 21680 $false
.sym 21681 soc.cpu.reg_op1[9]
.sym 21682 soc.cpu.reg_op2[9]
.sym 21683 $auto$alumacc.cc:474:replace_alu$7292.C[9]
.sym 21685 $auto$alumacc.cc:474:replace_alu$7292.C[11]
.sym 21686 $false
.sym 21687 soc.cpu.reg_op1[10]
.sym 21688 soc.cpu.reg_op2[10]
.sym 21689 $auto$alumacc.cc:474:replace_alu$7292.C[10]
.sym 21691 $auto$alumacc.cc:474:replace_alu$7292.C[12]
.sym 21692 $false
.sym 21693 soc.cpu.reg_op1[11]
.sym 21694 soc.cpu.reg_op2[11]
.sym 21695 $auto$alumacc.cc:474:replace_alu$7292.C[11]
.sym 21697 $auto$alumacc.cc:474:replace_alu$7292.C[13]
.sym 21698 $false
.sym 21699 soc.cpu.reg_op1[12]
.sym 21700 soc.cpu.reg_op2[12]
.sym 21701 $auto$alumacc.cc:474:replace_alu$7292.C[12]
.sym 21703 $auto$alumacc.cc:474:replace_alu$7292.C[14]
.sym 21704 $false
.sym 21705 soc.cpu.reg_op1[13]
.sym 21706 soc.cpu.reg_op2[13]
.sym 21707 $auto$alumacc.cc:474:replace_alu$7292.C[13]
.sym 21709 $auto$alumacc.cc:474:replace_alu$7292.C[15]
.sym 21710 $false
.sym 21711 soc.cpu.reg_op1[14]
.sym 21712 soc.cpu.reg_op2[14]
.sym 21713 $auto$alumacc.cc:474:replace_alu$7292.C[14]
.sym 21715 $auto$alumacc.cc:474:replace_alu$7292.C[16]
.sym 21716 $false
.sym 21717 soc.cpu.reg_op1[15]
.sym 21718 soc.cpu.reg_op2[15]
.sym 21719 $auto$alumacc.cc:474:replace_alu$7292.C[15]
.sym 21723 $abc$61060$new_n6683_
.sym 21724 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.BB[15]
.sym 21725 $abc$61060$new_n6671_
.sym 21726 $abc$61060$new_n6744_
.sym 21727 $abc$61060$new_n6632_
.sym 21728 $abc$61060$new_n6608_
.sym 21729 $abc$61060$new_n6800_
.sym 21730 soc.cpu.mem_addr[8]
.sym 21759 $auto$alumacc.cc:474:replace_alu$7292.C[16]
.sym 21796 $auto$alumacc.cc:474:replace_alu$7292.C[17]
.sym 21797 $false
.sym 21798 soc.cpu.reg_op1[16]
.sym 21799 soc.cpu.reg_op2[16]
.sym 21800 $auto$alumacc.cc:474:replace_alu$7292.C[16]
.sym 21802 $auto$alumacc.cc:474:replace_alu$7292.C[18]
.sym 21803 $false
.sym 21804 soc.cpu.reg_op1[17]
.sym 21805 soc.cpu.reg_op2[17]
.sym 21806 $auto$alumacc.cc:474:replace_alu$7292.C[17]
.sym 21808 $auto$alumacc.cc:474:replace_alu$7292.C[19]
.sym 21809 $false
.sym 21810 soc.cpu.reg_op1[18]
.sym 21811 soc.cpu.reg_op2[18]
.sym 21812 $auto$alumacc.cc:474:replace_alu$7292.C[18]
.sym 21814 $auto$alumacc.cc:474:replace_alu$7292.C[20]
.sym 21815 $false
.sym 21816 soc.cpu.reg_op1[19]
.sym 21817 soc.cpu.reg_op2[19]
.sym 21818 $auto$alumacc.cc:474:replace_alu$7292.C[19]
.sym 21820 $auto$alumacc.cc:474:replace_alu$7292.C[21]
.sym 21821 $false
.sym 21822 soc.cpu.reg_op1[20]
.sym 21823 soc.cpu.reg_op2[20]
.sym 21824 $auto$alumacc.cc:474:replace_alu$7292.C[20]
.sym 21826 $auto$alumacc.cc:474:replace_alu$7292.C[22]
.sym 21827 $false
.sym 21828 soc.cpu.reg_op1[21]
.sym 21829 soc.cpu.reg_op2[21]
.sym 21830 $auto$alumacc.cc:474:replace_alu$7292.C[21]
.sym 21832 $auto$alumacc.cc:474:replace_alu$7292.C[23]
.sym 21833 $false
.sym 21834 soc.cpu.reg_op1[22]
.sym 21835 soc.cpu.reg_op2[22]
.sym 21836 $auto$alumacc.cc:474:replace_alu$7292.C[22]
.sym 21838 $auto$alumacc.cc:474:replace_alu$7292.C[24]
.sym 21839 $false
.sym 21840 soc.cpu.reg_op1[23]
.sym 21841 soc.cpu.reg_op2[23]
.sym 21842 $auto$alumacc.cc:474:replace_alu$7292.C[23]
.sym 21846 $abc$61060$new_n6675_
.sym 21847 $abc$61060$new_n6788_
.sym 21848 $abc$61060$new_n6724_
.sym 21849 $abc$61060$new_n6761_
.sym 21850 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24747[1]_new_inv_
.sym 21851 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24747[2]_new_
.sym 21852 $abc$61060$new_n6775_
.sym 21853 soc.cpu.mem_addr[11]
.sym 21882 $auto$alumacc.cc:474:replace_alu$7292.C[24]
.sym 21919 $auto$alumacc.cc:474:replace_alu$7292.C[25]
.sym 21920 $false
.sym 21921 soc.cpu.reg_op1[24]
.sym 21922 soc.cpu.reg_op2[24]
.sym 21923 $auto$alumacc.cc:474:replace_alu$7292.C[24]
.sym 21925 $auto$alumacc.cc:474:replace_alu$7292.C[26]
.sym 21926 $false
.sym 21927 soc.cpu.reg_op1[25]
.sym 21928 soc.cpu.reg_op2[25]
.sym 21929 $auto$alumacc.cc:474:replace_alu$7292.C[25]
.sym 21931 $auto$alumacc.cc:474:replace_alu$7292.C[27]
.sym 21932 $false
.sym 21933 soc.cpu.reg_op1[26]
.sym 21934 soc.cpu.reg_op2[26]
.sym 21935 $auto$alumacc.cc:474:replace_alu$7292.C[26]
.sym 21937 $auto$alumacc.cc:474:replace_alu$7292.C[28]
.sym 21938 $false
.sym 21939 soc.cpu.reg_op1[27]
.sym 21940 soc.cpu.reg_op2[27]
.sym 21941 $auto$alumacc.cc:474:replace_alu$7292.C[27]
.sym 21943 $auto$alumacc.cc:474:replace_alu$7292.C[29]
.sym 21944 $false
.sym 21945 soc.cpu.reg_op1[28]
.sym 21946 soc.cpu.reg_op2[28]
.sym 21947 $auto$alumacc.cc:474:replace_alu$7292.C[28]
.sym 21949 $auto$alumacc.cc:474:replace_alu$7292.C[30]
.sym 21950 $false
.sym 21951 soc.cpu.reg_op1[29]
.sym 21952 soc.cpu.reg_op2[29]
.sym 21953 $auto$alumacc.cc:474:replace_alu$7292.C[29]
.sym 21955 $auto$alumacc.cc:474:replace_alu$7292.C[31]
.sym 21956 $false
.sym 21957 soc.cpu.reg_op1[30]
.sym 21958 soc.cpu.reg_op2[30]
.sym 21959 $auto$alumacc.cc:474:replace_alu$7292.C[30]
.sym 21962 $false
.sym 21963 soc.cpu.reg_op1[31]
.sym 21964 soc.cpu.reg_op2[31]
.sym 21965 $auto$alumacc.cc:474:replace_alu$7292.C[31]
.sym 21969 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[21]_new_
.sym 21970 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24875[1]_new_inv_
.sym 21971 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[10]_new_
.sym 21972 $abc$61060$new_n6857_
.sym 21973 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24867[1]_new_inv_
.sym 21974 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24787[1]_new_inv_
.sym 21975 $abc$61060$new_n6750_
.sym 21976 $abc$61060$new_n6874_
.sym 22043 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 22044 soc.cpu.instr_sub
.sym 22045 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[23]
.sym 22046 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[23]
.sym 22049 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 22050 soc.cpu.instr_sub
.sym 22051 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[20]
.sym 22052 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[20]
.sym 22055 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 22056 soc.cpu.instr_sub
.sym 22057 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[16]
.sym 22058 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[16]
.sym 22061 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 22062 soc.cpu.instr_sub
.sym 22063 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[22]
.sym 22064 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[22]
.sym 22067 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 22068 soc.cpu.instr_sub
.sym 22069 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[21]
.sym 22070 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[21]
.sym 22073 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 22074 soc.cpu.instr_sub
.sym 22075 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[19]
.sym 22076 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[19]
.sym 22079 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 22080 soc.cpu.instr_sub
.sym 22081 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[17]
.sym 22082 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[17]
.sym 22085 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 22086 soc.cpu.instr_sub
.sym 22087 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[18]
.sym 22088 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[18]
.sym 22092 $abc$61060$new_n6827_
.sym 22093 $abc$61060$new_n6607_
.sym 22094 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24843[1]_new_inv_
.sym 22095 $abc$61060$new_n6760_
.sym 22096 $abc$61060$new_n4908_
.sym 22097 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[11]_new_
.sym 22098 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[17]_new_
.sym 22099 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24795[1]_new_inv_
.sym 22166 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 22167 soc.cpu.instr_sub
.sym 22168 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[24]
.sym 22169 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[24]
.sym 22172 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 22173 soc.cpu.instr_sub
.sym 22174 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[29]
.sym 22175 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[29]
.sym 22178 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 22179 soc.cpu.instr_sub
.sym 22180 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[30]
.sym 22181 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[30]
.sym 22184 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 22185 soc.cpu.instr_sub
.sym 22186 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[25]
.sym 22187 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[25]
.sym 22190 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 22191 soc.cpu.instr_sub
.sym 22192 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[27]
.sym 22193 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[27]
.sym 22196 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 22197 soc.cpu.instr_sub
.sym 22198 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[31]
.sym 22199 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[31]
.sym 22202 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 22203 soc.cpu.instr_sub
.sym 22204 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[26]
.sym 22205 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[26]
.sym 22208 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 22209 soc.cpu.instr_sub
.sym 22210 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[28]
.sym 22211 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[28]
.sym 22215 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24715[1]_new_inv_
.sym 22216 $abc$61060$new_n4918_
.sym 22217 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24923[1]_new_inv_
.sym 22218 $abc$61060$new_n6929_
.sym 22219 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[26]_new_
.sym 22220 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[1]_new_
.sym 22221 $abc$61060$new_n4902_
.sym 22222 $abc$61060$new_n4916_
.sym 22289 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24907[1]_new_inv_
.sym 22290 $abc$61060$new_n6912_
.sym 22291 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[25]_new_
.sym 22292 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 22295 soc.cpu.reg_op1[18]
.sym 22296 soc.cpu.reg_op2[18]
.sym 22297 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 22298 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 22301 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24955[1]_new_inv_
.sym 22302 $abc$61060$new_n6971_
.sym 22303 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[31]_new_
.sym 22304 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 22307 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24915[1]_new_inv_
.sym 22308 $abc$61060$new_n6921_
.sym 22309 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[26]_new_
.sym 22310 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 22313 soc.cpu.reg_op1[25]
.sym 22314 soc.cpu.reg_op2[25]
.sym 22315 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 22316 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 22319 soc.cpu.reg_op1[26]
.sym 22320 soc.cpu.reg_op2[26]
.sym 22321 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 22322 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 22325 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24851[1]_new_inv_
.sym 22326 $abc$61060$new_n6843_
.sym 22327 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[18]_new_
.sym 22328 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 22331 soc.cpu.reg_op1[31]
.sym 22332 soc.cpu.reg_op2[31]
.sym 22333 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 22334 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 22338 $abc$61060$new_n6737_
.sym 22339 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:1234$2384_Y_new_inv_
.sym 22340 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[24]_new_
.sym 22341 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[9]_new_
.sym 22342 $abc$61060$new_n6900_
.sym 22343 $abc$61060$new_n4926_
.sym 22344 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24899[1]_new_inv_
.sym 22345 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24779[1]_new_inv_
.sym 22412 $abc$61060$new_n4925_
.sym 22413 $abc$61060$new_n4920_
.sym 22414 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[25]_new_
.sym 22415 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[31]_new_
.sym 22418 $false
.sym 22419 $false
.sym 22420 soc.cpu.reg_op1[31]
.sym 22421 soc.cpu.reg_op2[31]
.sym 22424 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24931[1]_new_inv_
.sym 22425 soc.cpu.reg_op1[28]
.sym 22426 soc.cpu.reg_op2[28]
.sym 22427 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 22430 $false
.sym 22431 $false
.sym 22432 $abc$61060$new_n6946_
.sym 22433 $abc$61060$new_n6945_
.sym 22436 soc.cpu.reg_op1[28]
.sym 22437 soc.cpu.reg_op2[28]
.sym 22438 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 22439 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 22442 soc.cpu.reg_op2[6]
.sym 22443 soc.cpu.reg_op1[6]
.sym 22444 soc.cpu.reg_op1[19]
.sym 22445 soc.cpu.reg_op2[19]
.sym 22448 $false
.sym 22449 $false
.sym 22450 soc.cpu.reg_op1[25]
.sym 22451 soc.cpu.reg_op2[25]
.sym 22454 $false
.sym 22455 $false
.sym 22456 soc.cpu.reg_op1[18]
.sym 22457 soc.cpu.reg_op2[18]
.sym 22462 $abc$61060$soc.cpu.alu_out_0_new_inv_
.sym 22463 $abc$61060$techmap$techmap\soc.cpu.$procmux$4317.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14920_Y_new_inv_
.sym 22465 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[27]_new_
.sym 22467 $abc$61060$new_n4939_
.sym 22547 $false
.sym 22548 $false
.sym 22549 soc.cpu.reg_op2[0]
.sym 22550 soc.cpu.reg_op1[0]
.sym 22553 soc.cpu.instr_bge
.sym 22554 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.C[31]
.sym 22555 $abc$61060$auto$alumacc.cc:491:replace_alu$7287[31]
.sym 22556 $abc$61060$auto$alumacc.cc:415:extract_cmp_alu$7163[31]
.sym 22559 soc.cpu.reg_op2[13]
.sym 22560 soc.cpu.reg_op1[13]
.sym 22561 soc.cpu.reg_op1[14]
.sym 22562 soc.cpu.reg_op2[14]
.sym 22565 $abc$61060$auto$alumacc.cc:491:replace_alu$7297[31]
.sym 22566 $abc$61060$techmap$techmap\soc.cpu.$procmux$4317.$and$/usr/local/bin/../share/yosys/techmap.v:434$14916_Y_new_
.sym 22567 soc.cpu.is_sltiu_bltu_sltu
.sym 22568 soc.cpu.instr_bgeu
.sym 22571 $abc$61060$new_n4922_
.sym 22572 soc.cpu.reg_op1[12]
.sym 22573 soc.cpu.reg_op2[12]
.sym 22574 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[0]_new_
.sym 22577 soc.cpu.is_slti_blt_slt
.sym 22578 $abc$61060$auto$alumacc.cc:474:replace_alu$7285.C[31]
.sym 22579 $abc$61060$auto$alumacc.cc:491:replace_alu$7287[31]
.sym 22580 $abc$61060$auto$alumacc.cc:415:extract_cmp_alu$7163[31]
.sym 22585 $abc$61060$new_n4149_
.sym 22586 $abc$61060$new_n5619_
.sym 22587 $abc$61060$new_n4153_
.sym 22589 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 22590 soc.cpu.is_sltiu_bltu_sltu
.sym 22591 soc.cpu.is_slti_blt_slt
.sym 22658 soc.cpu.mem_rdata_q[12]
.sym 22659 soc.cpu.is_alu_reg_imm
.sym 22660 soc.cpu.mem_rdata_q[13]
.sym 22661 soc.cpu.mem_rdata_q[14]
.sym 22670 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 22671 soc.cpu.mem_rdata_q[14]
.sym 22672 soc.cpu.mem_rdata_q[13]
.sym 22673 soc.cpu.mem_rdata_q[12]
.sym 22676 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 22677 soc.cpu.mem_rdata_q[14]
.sym 22678 soc.cpu.mem_rdata_q[12]
.sym 22679 soc.cpu.mem_rdata_q[13]
.sym 22682 soc.cpu.mem_rdata_q[13]
.sym 22683 soc.cpu.is_alu_reg_imm
.sym 22684 soc.cpu.mem_rdata_q[12]
.sym 22685 soc.cpu.mem_rdata_q[14]
.sym 22688 soc.cpu.mem_rdata_q[12]
.sym 22689 soc.cpu.mem_rdata_q[14]
.sym 22690 soc.cpu.mem_rdata_q[13]
.sym 22691 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 22694 soc.cpu.mem_rdata_q[12]
.sym 22695 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 22696 soc.cpu.mem_rdata_q[14]
.sym 22697 soc.cpu.mem_rdata_q[13]
.sym 22700 soc.cpu.mem_rdata_q[12]
.sym 22701 soc.cpu.mem_rdata_q[14]
.sym 22702 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 22703 soc.cpu.mem_rdata_q[13]
.sym 22704 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733
.sym 22705 clk_16mhz$2$2
.sym 22706 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 22707 $abc$61060$new_n4148_
.sym 22708 $abc$61060$new_n4151_
.sym 22709 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 22710 soc.cpu.instr_sltu
.sym 22711 soc.cpu.instr_sub
.sym 22712 soc.cpu.instr_add
.sym 22713 soc.cpu.instr_and
.sym 22714 soc.cpu.instr_xor
.sym 22781 $false
.sym 22782 $false
.sym 22783 $false
.sym 22784 soc.cpu.reg_op1[3]
.sym 22799 $false
.sym 22800 $false
.sym 22801 $false
.sym 22802 soc.cpu.reg_op1[2]
.sym 22830 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 22832 $abc$61060$new_n4152_
.sym 22833 soc.cpu.instr_xori
.sym 22834 soc.cpu.instr_or
.sym 22835 soc.cpu.instr_andi
.sym 22836 soc.cpu.instr_ori
.sym 22837 soc.cpu.instr_addi
.sym 22904 $false
.sym 22905 $false
.sym 22906 $false
.sym 22907 soc.cpu.reg_op1[10]
.sym 22910 $false
.sym 22911 $false
.sym 22912 $false
.sym 22913 soc.cpu.reg_op1[12]
.sym 22916 $false
.sym 22917 $false
.sym 22918 $false
.sym 22919 soc.cpu.reg_op1[8]
.sym 22922 $false
.sym 22923 $false
.sym 22924 $false
.sym 22925 soc.cpu.reg_op1[11]
.sym 22928 $false
.sym 22929 $false
.sym 22930 $false
.sym 22931 soc.cpu.reg_op1[13]
.sym 22934 $false
.sym 22935 $false
.sym 22936 $false
.sym 22937 soc.cpu.reg_op1[9]
.sym 22940 $false
.sym 22941 $false
.sym 22942 $false
.sym 22943 soc.cpu.reg_op1[15]
.sym 22946 $false
.sym 22947 $false
.sym 22948 $false
.sym 22949 soc.cpu.reg_op1[14]
.sym 23027 $false
.sym 23028 $false
.sym 23029 $false
.sym 23030 soc.cpu.reg_op1[22]
.sym 23033 $false
.sym 23034 soc.cpu.reg_op1[31]
.sym 23035 soc.cpu.pcpi_div.instr_div
.sym 23036 soc.cpu.pcpi_div.instr_rem
.sym 23039 $false
.sym 23040 $false
.sym 23041 $false
.sym 23042 soc.cpu.reg_op1[23]
.sym 23063 $false
.sym 23064 $false
.sym 23065 $false
.sym 23066 soc.cpu.reg_op1[19]
.sym 23069 $false
.sym 23070 $false
.sym 23071 $false
.sym 23072 soc.cpu.reg_op1[18]
.sym 23076 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[1]
.sym 23077 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[7]_new_inv_
.sym 23078 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[11]_new_inv_
.sym 23079 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[1]_new_inv_
.sym 23080 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[7]
.sym 23081 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[17]_new_inv_
.sym 23082 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[0]
.sym 23083 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[1]
.sym 23150 $false
.sym 23151 $false
.sym 23152 $false
.sym 23153 soc.cpu.reg_op1[26]
.sym 23156 $false
.sym 23157 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2402$1054_Y_new_
.sym 23158 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2402$1055_Y[15]
.sym 23159 soc.cpu.reg_op1[15]
.sym 23162 $false
.sym 23163 $false
.sym 23164 $false
.sym 23165 soc.cpu.reg_op1[25]
.sym 23168 $false
.sym 23169 $false
.sym 23170 $false
.sym 23171 soc.cpu.reg_op1[27]
.sym 23180 $false
.sym 23181 $false
.sym 23182 $false
.sym 23183 soc.cpu.reg_op1[29]
.sym 23192 $false
.sym 23193 $false
.sym 23194 $false
.sym 23195 soc.cpu.reg_op1[24]
.sym 23201 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[2]
.sym 23202 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[3]
.sym 23203 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[4]
.sym 23204 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[5]
.sym 23205 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[6]
.sym 23206 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[7]
.sym 23273 $false
.sym 23274 $false
.sym 23275 $false
.sym 23276 soc.cpu.pcpi_div.dividend[5]
.sym 23279 $false
.sym 23280 $false
.sym 23281 $false
.sym 23282 soc.cpu.pcpi_div.dividend[4]
.sym 23285 $false
.sym 23286 $false
.sym 23287 $false
.sym 23288 soc.cpu.pcpi_div.dividend[6]
.sym 23291 $false
.sym 23292 $false
.sym 23293 $false
.sym 23294 soc.cpu.pcpi_div.dividend[14]
.sym 23297 $false
.sym 23298 $false
.sym 23299 $false
.sym 23300 soc.cpu.pcpi_div.dividend[2]
.sym 23303 $false
.sym 23304 soc.cpu.pcpi_div.outsign
.sym 23305 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[18]
.sym 23306 soc.cpu.pcpi_div.dividend[18]
.sym 23315 $false
.sym 23316 $false
.sym 23317 $false
.sym 23318 soc.cpu.pcpi_div.dividend[3]
.sym 23322 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[8]
.sym 23323 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[9]
.sym 23324 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[10]
.sym 23325 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[11]
.sym 23326 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[12]
.sym 23327 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[13]
.sym 23328 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[14]
.sym 23329 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[15]
.sym 23396 $false
.sym 23397 soc.cpu.pcpi_div.outsign
.sym 23398 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[25]
.sym 23399 soc.cpu.pcpi_div.dividend[25]
.sym 23402 $false
.sym 23403 $false
.sym 23404 $false
.sym 23405 soc.cpu.pcpi_div.dividend[18]
.sym 23408 $false
.sym 23409 $false
.sym 23410 $false
.sym 23411 soc.cpu.pcpi_div.dividend[12]
.sym 23414 $false
.sym 23415 soc.cpu.pcpi_div.outsign
.sym 23416 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[20]
.sym 23417 soc.cpu.pcpi_div.dividend[20]
.sym 23420 $false
.sym 23421 $false
.sym 23422 $false
.sym 23423 soc.cpu.pcpi_div.dividend[15]
.sym 23426 $false
.sym 23427 $false
.sym 23428 $false
.sym 23429 soc.cpu.pcpi_div.dividend[8]
.sym 23432 $false
.sym 23433 $false
.sym 23434 $false
.sym 23435 soc.cpu.pcpi_div.dividend[11]
.sym 23438 soc.cpu.pcpi_div.divisor[1]
.sym 23439 $false
.sym 23440 $false
.sym 23441 $false
.sym 23442 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 23443 clk_16mhz$2$2
.sym 23444 soc.cpu.pcpi_div.start$2
.sym 23445 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[16]
.sym 23446 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[17]
.sym 23447 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[18]
.sym 23448 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[19]
.sym 23449 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[20]
.sym 23450 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[21]
.sym 23451 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[22]
.sym 23452 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[23]
.sym 23519 $false
.sym 23520 $false
.sym 23521 $false
.sym 23522 soc.cpu.pcpi_div.dividend[17]
.sym 23525 $abc$61060$new_n5228_
.sym 23526 $abc$61060$new_n8210_
.sym 23527 soc.cpu.pcpi_div.divisor[0]
.sym 23528 soc.cpu.pcpi_div.dividend[0]
.sym 23531 soc.cpu.pcpi_div.divisor[5]
.sym 23532 soc.cpu.pcpi_div.dividend[5]
.sym 23533 soc.cpu.pcpi_div.dividend[7]
.sym 23534 soc.cpu.pcpi_div.divisor[7]
.sym 23537 $false
.sym 23538 $false
.sym 23539 $false
.sym 23540 soc.cpu.pcpi_div.dividend[19]
.sym 23543 $false
.sym 23544 $false
.sym 23545 $false
.sym 23546 soc.cpu.pcpi_div.dividend[20]
.sym 23549 $false
.sym 23550 $false
.sym 23551 $false
.sym 23552 soc.cpu.pcpi_div.dividend[16]
.sym 23555 soc.cpu.pcpi_div.dividend[5]
.sym 23556 soc.cpu.pcpi_div.divisor[5]
.sym 23557 soc.cpu.pcpi_div.divisor[7]
.sym 23558 soc.cpu.pcpi_div.dividend[7]
.sym 23561 $false
.sym 23562 $false
.sym 23563 $false
.sym 23564 soc.cpu.pcpi_div.dividend[21]
.sym 23568 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[24]
.sym 23569 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[25]
.sym 23570 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[26]
.sym 23571 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[27]
.sym 23572 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[28]
.sym 23573 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[29]
.sym 23574 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[30]
.sym 23575 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[31]_new_inv_
.sym 23642 $false
.sym 23643 $false
.sym 23644 $false
.sym 23645 soc.cpu.pcpi_div.divisor[11]
.sym 23648 $false
.sym 23649 $false
.sym 23650 $false
.sym 23651 soc.cpu.pcpi_div.divisor[9]
.sym 23654 soc.cpu.pcpi_div.dividend[9]
.sym 23655 soc.cpu.pcpi_div.divisor[9]
.sym 23656 soc.cpu.pcpi_div.dividend[11]
.sym 23657 soc.cpu.pcpi_div.divisor[11]
.sym 23660 soc.cpu.pcpi_div.divisor[10]
.sym 23661 soc.cpu.pcpi_div.dividend[10]
.sym 23662 soc.cpu.pcpi_div.divisor[11]
.sym 23663 soc.cpu.pcpi_div.dividend[11]
.sym 23666 soc.cpu.pcpi_div.divisor[14]
.sym 23667 soc.cpu.pcpi_div.dividend[14]
.sym 23668 soc.cpu.pcpi_div.divisor[12]
.sym 23669 soc.cpu.pcpi_div.dividend[12]
.sym 23672 $false
.sym 23673 $false
.sym 23674 $false
.sym 23675 soc.cpu.pcpi_div.divisor[12]
.sym 23678 $abc$61060$new_n5258_
.sym 23679 $abc$61060$new_n5257_
.sym 23680 soc.cpu.pcpi_div.dividend[9]
.sym 23681 soc.cpu.pcpi_div.divisor[9]
.sym 23684 soc.cpu.pcpi_div.divisor[9]
.sym 23685 $false
.sym 23686 $false
.sym 23687 $false
.sym 23688 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 23689 clk_16mhz$2$2
.sym 23690 soc.cpu.pcpi_div.start$2
.sym 23691 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[29]
.sym 23692 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[28]
.sym 23693 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[26]
.sym 23696 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[27]
.sym 23697 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[24]
.sym 23698 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[30]
.sym 23765 $false
.sym 23766 $false
.sym 23767 $false
.sym 23768 soc.cpu.pcpi_div.divisor[17]
.sym 23771 $abc$61060$new_n5256_
.sym 23772 $abc$61060$new_n5253_
.sym 23773 $abc$61060$new_n5252_
.sym 23774 $abc$61060$new_n5251_
.sym 23777 soc.cpu.pcpi_div.divisor[20]
.sym 23778 soc.cpu.pcpi_div.dividend[20]
.sym 23779 soc.cpu.pcpi_div.divisor[17]
.sym 23780 soc.cpu.pcpi_div.dividend[17]
.sym 23783 soc.cpu.pcpi_div.divisor[21]
.sym 23784 soc.cpu.pcpi_div.dividend[21]
.sym 23785 soc.cpu.pcpi_div.divisor[16]
.sym 23786 soc.cpu.pcpi_div.dividend[16]
.sym 23789 $false
.sym 23790 $false
.sym 23791 $false
.sym 23792 soc.cpu.pcpi_div.divisor[16]
.sym 23795 $false
.sym 23796 $false
.sym 23797 $false
.sym 23798 soc.cpu.pcpi_div.dividend[25]
.sym 23801 $abc$61060$new_n5255_
.sym 23802 $abc$61060$new_n5254_
.sym 23803 soc.cpu.pcpi_div.divisor[19]
.sym 23804 soc.cpu.pcpi_div.dividend[19]
.sym 23807 $false
.sym 23808 $false
.sym 23809 $false
.sym 23810 soc.cpu.pcpi_div.divisor[20]
.sym 23888 soc.cpu.pcpi_div.divisor[24]
.sym 23889 soc.cpu.pcpi_div.dividend[24]
.sym 23890 soc.cpu.pcpi_div.divisor[18]
.sym 23891 soc.cpu.pcpi_div.dividend[18]
.sym 23894 $false
.sym 23895 $false
.sym 23896 $false
.sym 23897 soc.cpu.pcpi_div.divisor[30]
.sym 23900 soc.cpu.pcpi_div.divisor[30]
.sym 23901 soc.cpu.pcpi_div.dividend[30]
.sym 23902 soc.cpu.pcpi_div.divisor[31]
.sym 23903 soc.cpu.pcpi_div.dividend[31]
.sym 23906 soc.cpu.pcpi_div.divisor[29]
.sym 23907 soc.cpu.pcpi_div.dividend[29]
.sym 23908 soc.cpu.pcpi_div.dividend[31]
.sym 23909 soc.cpu.pcpi_div.divisor[31]
.sym 23912 soc.cpu.pcpi_div.divisor[31]
.sym 23913 $false
.sym 23914 $false
.sym 23915 $false
.sym 23918 soc.cpu.pcpi_div.divisor[11]
.sym 23919 $false
.sym 23920 $false
.sym 23921 $false
.sym 23924 soc.cpu.pcpi_div.divisor[12]
.sym 23925 $false
.sym 23926 $false
.sym 23927 $false
.sym 23930 soc.cpu.pcpi_div.divisor[10]
.sym 23931 $false
.sym 23932 $false
.sym 23933 $false
.sym 23934 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 23935 clk_16mhz$2$2
.sym 23936 soc.cpu.pcpi_div.start$2
.sym 23943 soc.cpu.reg_op1[27]
.sym 24011 soc.cpu.pcpi_div.divisor[21]
.sym 24012 $false
.sym 24013 $false
.sym 24014 $false
.sym 24017 soc.cpu.pcpi_div.divisor[16]
.sym 24018 $false
.sym 24019 $false
.sym 24020 $false
.sym 24023 soc.cpu.pcpi_div.divisor[17]
.sym 24024 $false
.sym 24025 $false
.sym 24026 $false
.sym 24029 soc.cpu.pcpi_div.divisor[14]
.sym 24030 $false
.sym 24031 $false
.sym 24032 $false
.sym 24035 soc.cpu.pcpi_div.divisor[30]
.sym 24036 $false
.sym 24037 $false
.sym 24038 $false
.sym 24041 soc.cpu.pcpi_div.divisor[18]
.sym 24042 $false
.sym 24043 $false
.sym 24044 $false
.sym 24047 soc.cpu.pcpi_div.divisor[20]
.sym 24048 $false
.sym 24049 $false
.sym 24050 $false
.sym 24053 soc.cpu.pcpi_div.divisor[13]
.sym 24054 $false
.sym 24055 $false
.sym 24056 $false
.sym 24057 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 24058 clk_16mhz$2$2
.sym 24059 soc.cpu.pcpi_div.start$2
.sym 24657 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$21206[14]_new_
.sym 24658 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[5]
.sym 24659 $abc$61060$new_n5127_
.sym 24660 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[12]
.sym 24661 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[4]
.sym 24662 $abc$61060$new_n5126_
.sym 24663 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[13]
.sym 24664 soc.simpleuart.send_divcnt[1]
.sym 24729 $true
.sym 24766 soc.simpleuart.send_divcnt[0]$2
.sym 24767 $false
.sym 24768 soc.simpleuart.send_divcnt[0]
.sym 24769 $false
.sym 24770 $false
.sym 24772 $auto$alumacc.cc:474:replace_alu$7353.C[2]
.sym 24774 $false
.sym 24775 soc.simpleuart.send_divcnt[1]
.sym 24778 $auto$alumacc.cc:474:replace_alu$7353.C[3]
.sym 24779 $abc$61060$new_n5120_
.sym 24780 $false
.sym 24781 soc.simpleuart.send_divcnt[2]
.sym 24782 $auto$alumacc.cc:474:replace_alu$7353.C[2]
.sym 24784 $auto$alumacc.cc:474:replace_alu$7353.C[4]
.sym 24785 $abc$61060$new_n5120_
.sym 24786 $false
.sym 24787 soc.simpleuart.send_divcnt[3]
.sym 24788 $auto$alumacc.cc:474:replace_alu$7353.C[3]
.sym 24790 $auto$alumacc.cc:474:replace_alu$7353.C[5]
.sym 24791 $abc$61060$new_n5120_
.sym 24792 $false
.sym 24793 soc.simpleuart.send_divcnt[4]
.sym 24794 $auto$alumacc.cc:474:replace_alu$7353.C[4]
.sym 24796 $auto$alumacc.cc:474:replace_alu$7353.C[6]
.sym 24797 $abc$61060$new_n5120_
.sym 24798 $false
.sym 24799 soc.simpleuart.send_divcnt[5]
.sym 24800 $auto$alumacc.cc:474:replace_alu$7353.C[5]
.sym 24802 $auto$alumacc.cc:474:replace_alu$7353.C[7]
.sym 24803 $abc$61060$new_n5120_
.sym 24804 $false
.sym 24805 soc.simpleuart.send_divcnt[6]
.sym 24806 $auto$alumacc.cc:474:replace_alu$7353.C[6]
.sym 24808 $auto$alumacc.cc:474:replace_alu$7353.C[8]
.sym 24809 $abc$61060$new_n5120_
.sym 24810 $false
.sym 24811 soc.simpleuart.send_divcnt[7]
.sym 24812 $auto$alumacc.cc:474:replace_alu$7353.C[7]
.sym 24813 $true
.sym 24814 clk_16mhz$2$2
.sym 24815 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 24816 $abc$61060$new_n5131_
.sym 24817 $abc$61060$new_n5125_
.sym 24818 $abc$61060$new_n5141_
.sym 24819 $abc$61060$new_n5135_
.sym 24820 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[8]
.sym 24821 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[13]
.sym 24822 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[9]
.sym 24823 $abc$61060$new_n5129_
.sym 24852 $auto$alumacc.cc:474:replace_alu$7353.C[8]
.sym 24889 $auto$alumacc.cc:474:replace_alu$7353.C[9]
.sym 24890 $abc$61060$new_n5120_
.sym 24891 $false
.sym 24892 soc.simpleuart.send_divcnt[8]
.sym 24893 $auto$alumacc.cc:474:replace_alu$7353.C[8]
.sym 24895 $auto$alumacc.cc:474:replace_alu$7353.C[10]
.sym 24896 $abc$61060$new_n5120_
.sym 24897 $false
.sym 24898 soc.simpleuart.send_divcnt[9]
.sym 24899 $auto$alumacc.cc:474:replace_alu$7353.C[9]
.sym 24901 $auto$alumacc.cc:474:replace_alu$7353.C[11]
.sym 24902 $abc$61060$new_n5120_
.sym 24903 $false
.sym 24904 soc.simpleuart.send_divcnt[10]
.sym 24905 $auto$alumacc.cc:474:replace_alu$7353.C[10]
.sym 24907 $auto$alumacc.cc:474:replace_alu$7353.C[12]
.sym 24908 $abc$61060$new_n5120_
.sym 24909 $false
.sym 24910 soc.simpleuart.send_divcnt[11]
.sym 24911 $auto$alumacc.cc:474:replace_alu$7353.C[11]
.sym 24913 $auto$alumacc.cc:474:replace_alu$7353.C[13]
.sym 24914 $abc$61060$new_n5120_
.sym 24915 $false
.sym 24916 soc.simpleuart.send_divcnt[12]
.sym 24917 $auto$alumacc.cc:474:replace_alu$7353.C[12]
.sym 24919 $auto$alumacc.cc:474:replace_alu$7353.C[14]
.sym 24920 $abc$61060$new_n5120_
.sym 24921 $false
.sym 24922 soc.simpleuart.send_divcnt[13]
.sym 24923 $auto$alumacc.cc:474:replace_alu$7353.C[13]
.sym 24925 $auto$alumacc.cc:474:replace_alu$7353.C[15]
.sym 24926 $abc$61060$new_n5120_
.sym 24927 $false
.sym 24928 soc.simpleuart.send_divcnt[14]
.sym 24929 $auto$alumacc.cc:474:replace_alu$7353.C[14]
.sym 24931 $auto$alumacc.cc:474:replace_alu$7353.C[16]
.sym 24932 $abc$61060$new_n5120_
.sym 24933 $false
.sym 24934 soc.simpleuart.send_divcnt[15]
.sym 24935 $auto$alumacc.cc:474:replace_alu$7353.C[15]
.sym 24936 $true
.sym 24937 clk_16mhz$2$2
.sym 24938 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 24939 $abc$61060$new_n5146_
.sym 24940 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[22]
.sym 24941 $abc$61060$new_n5144_
.sym 24942 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[2]
.sym 24943 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[15]
.sym 24944 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[4]
.sym 24945 $abc$61060$new_n5142_
.sym 24946 $abc$61060$new_n5085_
.sym 24975 $auto$alumacc.cc:474:replace_alu$7353.C[16]
.sym 25012 $auto$alumacc.cc:474:replace_alu$7353.C[17]
.sym 25013 $abc$61060$new_n5120_
.sym 25014 $false
.sym 25015 soc.simpleuart.send_divcnt[16]
.sym 25016 $auto$alumacc.cc:474:replace_alu$7353.C[16]
.sym 25018 $auto$alumacc.cc:474:replace_alu$7353.C[18]
.sym 25019 $abc$61060$new_n5120_
.sym 25020 $false
.sym 25021 soc.simpleuart.send_divcnt[17]
.sym 25022 $auto$alumacc.cc:474:replace_alu$7353.C[17]
.sym 25024 $auto$alumacc.cc:474:replace_alu$7353.C[19]
.sym 25025 $abc$61060$new_n5120_
.sym 25026 $false
.sym 25027 soc.simpleuart.send_divcnt[18]
.sym 25028 $auto$alumacc.cc:474:replace_alu$7353.C[18]
.sym 25030 $auto$alumacc.cc:474:replace_alu$7353.C[20]
.sym 25031 $abc$61060$new_n5120_
.sym 25032 $false
.sym 25033 soc.simpleuart.send_divcnt[19]
.sym 25034 $auto$alumacc.cc:474:replace_alu$7353.C[19]
.sym 25036 $auto$alumacc.cc:474:replace_alu$7353.C[21]
.sym 25037 $abc$61060$new_n5120_
.sym 25038 $false
.sym 25039 soc.simpleuart.send_divcnt[20]
.sym 25040 $auto$alumacc.cc:474:replace_alu$7353.C[20]
.sym 25042 $auto$alumacc.cc:474:replace_alu$7353.C[22]
.sym 25043 $abc$61060$new_n5120_
.sym 25044 $false
.sym 25045 soc.simpleuart.send_divcnt[21]
.sym 25046 $auto$alumacc.cc:474:replace_alu$7353.C[21]
.sym 25048 $auto$alumacc.cc:474:replace_alu$7353.C[23]
.sym 25049 $abc$61060$new_n5120_
.sym 25050 $false
.sym 25051 soc.simpleuart.send_divcnt[22]
.sym 25052 $auto$alumacc.cc:474:replace_alu$7353.C[22]
.sym 25054 $auto$alumacc.cc:474:replace_alu$7353.C[24]
.sym 25055 $abc$61060$new_n5120_
.sym 25056 $false
.sym 25057 soc.simpleuart.send_divcnt[23]
.sym 25058 $auto$alumacc.cc:474:replace_alu$7353.C[23]
.sym 25059 $true
.sym 25060 clk_16mhz$2$2
.sym 25061 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 25098 $auto$alumacc.cc:474:replace_alu$7353.C[24]
.sym 25135 $auto$alumacc.cc:474:replace_alu$7353.C[25]
.sym 25136 $abc$61060$new_n5120_
.sym 25137 $false
.sym 25138 soc.simpleuart.send_divcnt[24]
.sym 25139 $auto$alumacc.cc:474:replace_alu$7353.C[24]
.sym 25141 $auto$alumacc.cc:474:replace_alu$7353.C[26]
.sym 25142 $abc$61060$new_n5120_
.sym 25143 $false
.sym 25144 soc.simpleuart.send_divcnt[25]
.sym 25145 $auto$alumacc.cc:474:replace_alu$7353.C[25]
.sym 25147 $auto$alumacc.cc:474:replace_alu$7353.C[27]
.sym 25148 $abc$61060$new_n5120_
.sym 25149 $false
.sym 25150 soc.simpleuart.send_divcnt[26]
.sym 25151 $auto$alumacc.cc:474:replace_alu$7353.C[26]
.sym 25153 $auto$alumacc.cc:474:replace_alu$7353.C[28]
.sym 25154 $abc$61060$new_n5120_
.sym 25155 $false
.sym 25156 soc.simpleuart.send_divcnt[27]
.sym 25157 $auto$alumacc.cc:474:replace_alu$7353.C[27]
.sym 25159 $auto$alumacc.cc:474:replace_alu$7353.C[29]
.sym 25160 $abc$61060$new_n5120_
.sym 25161 $false
.sym 25162 soc.simpleuart.send_divcnt[28]
.sym 25163 $auto$alumacc.cc:474:replace_alu$7353.C[28]
.sym 25165 $auto$alumacc.cc:474:replace_alu$7353.C[30]
.sym 25166 $abc$61060$new_n5120_
.sym 25167 $false
.sym 25168 soc.simpleuart.send_divcnt[29]
.sym 25169 $auto$alumacc.cc:474:replace_alu$7353.C[29]
.sym 25171 $auto$alumacc.cc:474:replace_alu$7353.C[31]
.sym 25172 $abc$61060$new_n5120_
.sym 25173 $false
.sym 25174 soc.simpleuart.send_divcnt[30]
.sym 25175 $auto$alumacc.cc:474:replace_alu$7353.C[30]
.sym 25178 $false
.sym 25179 $abc$61060$new_n5120_
.sym 25180 soc.simpleuart.send_divcnt[31]
.sym 25181 $auto$alumacc.cc:474:replace_alu$7353.C[31]
.sym 25182 $true
.sym 25183 clk_16mhz$2$2
.sym 25184 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 25259 $false
.sym 25260 $false
.sym 25261 $false
.sym 25262 soc.simpleuart.recv_divcnt[9]
.sym 25265 soc.simpleuart.send_divcnt[17]
.sym 25266 soc.simpleuart.cfg_divider[17]
.sym 25267 soc.simpleuart.cfg_divider[24]
.sym 25268 soc.simpleuart.send_divcnt[24]
.sym 25271 $false
.sym 25272 $false
.sym 25273 $false
.sym 25274 soc.simpleuart.recv_divcnt[12]
.sym 25277 soc.simpleuart.send_divcnt[28]
.sym 25278 soc.simpleuart.cfg_divider[28]
.sym 25279 soc.simpleuart.cfg_divider[29]
.sym 25280 soc.simpleuart.send_divcnt[29]
.sym 25283 soc.simpleuart.send_divcnt[30]
.sym 25284 soc.simpleuart.cfg_divider[30]
.sym 25285 soc.simpleuart.send_divcnt[31]
.sym 25286 soc.simpleuart.cfg_divider[31]
.sym 25289 soc.simpleuart.send_divcnt[25]
.sym 25290 soc.simpleuart.cfg_divider[25]
.sym 25291 soc.simpleuart.send_divcnt[22]
.sym 25292 soc.simpleuart.cfg_divider[22]
.sym 25295 soc.simpleuart.send_divcnt[27]
.sym 25296 soc.simpleuart.cfg_divider[27]
.sym 25297 soc.simpleuart.send_divcnt[26]
.sym 25298 soc.simpleuart.cfg_divider[26]
.sym 25301 $false
.sym 25302 $false
.sym 25303 $false
.sym 25304 soc.simpleuart.recv_divcnt[8]
.sym 25382 soc.simpleuart.cfg_divider[13]
.sym 25383 soc.simpleuart.recv_divcnt[13]
.sym 25384 soc.simpleuart.recv_divcnt[15]
.sym 25385 soc.simpleuart.cfg_divider[15]
.sym 25388 $false
.sym 25389 $false
.sym 25390 $false
.sym 25391 soc.simpleuart.recv_divcnt[22]
.sym 25394 $false
.sym 25395 $abc$61060$new_n5084_
.sym 25396 soc.simpleuart.recv_divcnt[8]
.sym 25397 soc.simpleuart.cfg_divider[8]
.sym 25400 soc.simpleuart.recv_divcnt[29]
.sym 25401 soc.simpleuart.cfg_divider[29]
.sym 25402 soc.simpleuart.recv_divcnt[9]
.sym 25403 soc.simpleuart.cfg_divider[9]
.sym 25406 soc.simpleuart.recv_divcnt[13]
.sym 25407 soc.simpleuart.cfg_divider[13]
.sym 25408 soc.simpleuart.cfg_divider[15]
.sym 25409 soc.simpleuart.recv_divcnt[15]
.sym 25412 $abc$61060$new_n5085_
.sym 25413 $abc$61060$new_n5083_
.sym 25414 soc.simpleuart.recv_divcnt[22]
.sym 25415 soc.simpleuart.cfg_divider[22]
.sym 25418 $false
.sym 25419 $abc$61060$new_n5088_
.sym 25420 $abc$61060$new_n5086_
.sym 25421 $abc$61060$new_n5082_
.sym 25424 $false
.sym 25425 $false
.sym 25426 $false
.sym 25427 soc.simpleuart.recv_divcnt[16]
.sym 25438 $abc$61060$auto$alumacc.cc:491:replace_alu$7181[31]
.sym 25505 $false
.sym 25506 $false
.sym 25507 $false
.sym 25508 soc.simpleuart.recv_divcnt[14]
.sym 25511 $false
.sym 25512 $false
.sym 25513 $false
.sym 25514 soc.simpleuart.recv_divcnt[27]
.sym 25517 $false
.sym 25518 $false
.sym 25519 $false
.sym 25520 soc.simpleuart.recv_divcnt[26]
.sym 25523 soc.simpleuart.recv_divcnt[26]
.sym 25524 soc.simpleuart.cfg_divider[26]
.sym 25525 soc.simpleuart.recv_divcnt[27]
.sym 25526 soc.simpleuart.cfg_divider[27]
.sym 25529 $false
.sym 25530 $abc$61060$new_n5087_
.sym 25531 soc.simpleuart.recv_divcnt[14]
.sym 25532 soc.simpleuart.cfg_divider[14]
.sym 25535 $false
.sym 25536 $false
.sym 25537 $false
.sym 25538 soc.simpleuart.recv_divcnt[25]
.sym 25541 $false
.sym 25542 $false
.sym 25543 $false
.sym 25544 soc.simpleuart.recv_divcnt[29]
.sym 25547 soc.cpu.mem_wdata[25]
.sym 25548 $false
.sym 25549 $false
.sym 25550 $false
.sym 25551 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44943
.sym 25552 clk_16mhz$2$2
.sym 25553 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 25554 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][24]_new_inv_
.sym 25558 soc.cpu.mem_addr[4]
.sym 25559 soc.cpu.mem_addr[1]
.sym 25560 soc.cpu.mem_addr[13]
.sym 25628 soc.cpu.mem_addr[31]
.sym 25629 soc.cpu.mem_addr[30]
.sym 25630 soc.cpu.mem_addr[29]
.sym 25631 soc.cpu.mem_addr[28]
.sym 25634 soc.cpu.mem_wdata[21]
.sym 25635 $false
.sym 25636 $false
.sym 25637 $false
.sym 25652 soc.cpu.mem_wdata[20]
.sym 25653 $false
.sym 25654 $false
.sym 25655 $false
.sym 25674 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44871
.sym 25675 clk_16mhz$2$2
.sym 25676 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 25677 soc.cpu.mem_addr[23]
.sym 25678 soc.cpu.mem_addr[20]
.sym 25679 soc.cpu.mem_addr[12]
.sym 25680 soc.cpu.mem_addr[21]
.sym 25681 soc.cpu.mem_addr[16]
.sym 25682 soc.cpu.mem_addr[9]
.sym 25683 soc.cpu.mem_addr[14]
.sym 25684 soc.cpu.mem_addr[19]
.sym 25775 $false
.sym 25776 soc.cpu.reg_op2[0]
.sym 25777 soc.cpu.reg_op1[13]
.sym 25778 soc.cpu.reg_op1[12]
.sym 25781 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 25782 soc.cpu.instr_sub
.sym 25783 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[7]
.sym 25784 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[7]
.sym 25787 $false
.sym 25788 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 25789 soc.cpu.reg_op1[28]
.sym 25790 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[26]
.sym 25797 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569
.sym 25798 clk_16mhz$2$2
.sym 25799 $false
.sym 25801 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[1]
.sym 25802 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[2]
.sym 25803 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[3]
.sym 25804 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[4]
.sym 25805 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[5]
.sym 25806 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[6]
.sym 25807 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[7]
.sym 25874 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 25875 soc.cpu.instr_sub
.sym 25876 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[5]
.sym 25877 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[5]
.sym 25880 $false
.sym 25881 $false
.sym 25882 $false
.sym 25883 soc.cpu.reg_op2[15]
.sym 25886 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 25887 soc.cpu.instr_sub
.sym 25888 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[4]
.sym 25889 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[4]
.sym 25892 $false
.sym 25893 $abc$61060$new_n6750_
.sym 25894 $abc$61060$new_n6749_
.sym 25895 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[10]_new_
.sym 25898 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 25899 soc.cpu.instr_sub
.sym 25900 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[2]
.sym 25901 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[2]
.sym 25904 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 25905 soc.cpu.instr_sub
.sym 25906 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[1]
.sym 25907 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[1]
.sym 25910 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 25911 soc.cpu.instr_sub
.sym 25912 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[14]
.sym 25913 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[14]
.sym 25916 $false
.sym 25917 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 25918 soc.cpu.reg_op1[8]
.sym 25919 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[6]
.sym 25920 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569
.sym 25921 clk_16mhz$2$2
.sym 25922 $false
.sym 25923 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[8]
.sym 25924 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[9]
.sym 25925 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[10]
.sym 25926 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[11]
.sym 25927 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[12]
.sym 25928 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[13]
.sym 25929 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[14]
.sym 25930 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[15]
.sym 25997 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24747[1]_new_inv_
.sym 25998 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24747[2]_new_
.sym 25999 $abc$61060$new_n6683_
.sym 26000 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[5]_new_
.sym 26003 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 26004 soc.cpu.instr_sub
.sym 26005 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[13]
.sym 26006 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[13]
.sym 26009 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 26010 soc.cpu.instr_sub
.sym 26011 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[8]
.sym 26012 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[8]
.sym 26015 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 26016 soc.cpu.instr_sub
.sym 26017 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[11]
.sym 26018 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[11]
.sym 26021 soc.cpu.reg_op1[5]
.sym 26022 soc.cpu.reg_op2[5]
.sym 26023 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 26024 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 26027 $false
.sym 26028 soc.cpu.reg_op1[5]
.sym 26029 soc.cpu.reg_op2[5]
.sym 26030 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 26033 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 26034 soc.cpu.instr_sub
.sym 26035 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1218$2629_Y[12]
.sym 26036 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1218$2630_Y[12]
.sym 26039 $false
.sym 26040 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 26041 soc.cpu.reg_op1[11]
.sym 26042 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[9]
.sym 26043 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569
.sym 26044 clk_16mhz$2$2
.sym 26045 $false
.sym 26046 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[16]
.sym 26047 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[17]
.sym 26048 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[18]
.sym 26049 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[19]
.sym 26050 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[20]
.sym 26051 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[21]
.sym 26052 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[22]
.sym 26053 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[23]
.sym 26120 $false
.sym 26121 $false
.sym 26122 soc.cpu.reg_op1[21]
.sym 26123 soc.cpu.reg_op2[21]
.sym 26126 soc.cpu.reg_op1[21]
.sym 26127 soc.cpu.reg_op2[21]
.sym 26128 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 26129 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 26132 $false
.sym 26133 $false
.sym 26134 soc.cpu.reg_op1[10]
.sym 26135 soc.cpu.reg_op2[10]
.sym 26138 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24867[1]_new_inv_
.sym 26139 $abc$61060$new_n6858_
.sym 26140 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[20]_new_
.sym 26141 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 26144 soc.cpu.reg_op1[20]
.sym 26145 soc.cpu.reg_op2[20]
.sym 26146 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 26147 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 26150 soc.cpu.reg_op1[10]
.sym 26151 soc.cpu.reg_op2[10]
.sym 26152 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 26153 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 26156 $false
.sym 26157 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24787[1]_new_inv_
.sym 26158 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[10]_new_
.sym 26159 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 26162 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24875[1]_new_inv_
.sym 26163 $abc$61060$new_n6875_
.sym 26164 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[21]_new_
.sym 26165 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 26169 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[24]
.sym 26170 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[25]
.sym 26171 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[26]
.sym 26172 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[27]
.sym 26173 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[28]
.sym 26174 soc.cpu.mem_addr[31]
.sym 26175 soc.cpu.mem_addr[29]
.sym 26176 soc.cpu.mem_addr[10]
.sym 26243 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24843[1]_new_inv_
.sym 26244 $abc$61060$new_n6828_
.sym 26245 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[17]_new_
.sym 26246 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 26249 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24715[1]_new_inv_
.sym 26250 $abc$61060$new_n6608_
.sym 26251 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[1]_new_
.sym 26252 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 26255 soc.cpu.reg_op1[17]
.sym 26256 soc.cpu.reg_op2[17]
.sym 26257 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 26258 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 26261 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24795[1]_new_inv_
.sym 26262 $abc$61060$new_n6761_
.sym 26263 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[11]_new_
.sym 26264 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 26267 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[11]_new_
.sym 26268 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[10]_new_
.sym 26269 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[21]_new_
.sym 26270 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[17]_new_
.sym 26273 $false
.sym 26274 $false
.sym 26275 soc.cpu.reg_op1[11]
.sym 26276 soc.cpu.reg_op2[11]
.sym 26279 $false
.sym 26280 $false
.sym 26281 soc.cpu.reg_op1[17]
.sym 26282 soc.cpu.reg_op2[17]
.sym 26285 soc.cpu.reg_op1[11]
.sym 26286 soc.cpu.reg_op2[11]
.sym 26287 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 26288 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 26292 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][1]_new_inv_
.sym 26293 $abc$61060$new_n6950_
.sym 26294 $abc$61060$new_n6823_
.sym 26295 $abc$61060$new_n6633_
.sym 26296 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24803[1]_new_inv_
.sym 26297 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24723[1]_new_inv_
.sym 26298 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24835[1]_new_inv_
.sym 26299 $abc$61060$new_n6776_
.sym 26366 soc.cpu.reg_op2[1]
.sym 26367 soc.cpu.reg_op1[1]
.sym 26368 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 26369 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 26372 soc.cpu.reg_op2[5]
.sym 26373 soc.cpu.reg_op1[5]
.sym 26374 soc.cpu.reg_op1[28]
.sym 26375 soc.cpu.reg_op2[28]
.sym 26378 soc.cpu.reg_op1[27]
.sym 26379 soc.cpu.reg_op2[27]
.sym 26380 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 26381 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 26384 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24923[1]_new_inv_
.sym 26385 $abc$61060$new_n6930_
.sym 26386 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[27]_new_
.sym 26387 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 26390 $false
.sym 26391 $false
.sym 26392 soc.cpu.reg_op1[26]
.sym 26393 soc.cpu.reg_op2[26]
.sym 26396 $false
.sym 26397 $false
.sym 26398 soc.cpu.reg_op2[1]
.sym 26399 soc.cpu.reg_op1[1]
.sym 26402 $abc$61060$new_n4916_
.sym 26403 $abc$61060$new_n4913_
.sym 26404 $abc$61060$new_n4908_
.sym 26405 $abc$61060$new_n4903_
.sym 26408 $abc$61060$new_n4918_
.sym 26409 soc.cpu.reg_op1[16]
.sym 26410 soc.cpu.reg_op2[16]
.sym 26411 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[26]_new_
.sym 26415 $abc$61060$new_n6657_
.sym 26416 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24739[1]_new_inv_
.sym 26417 $abc$61060$new_n6789_
.sym 26418 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24731[1]_new_inv_
.sym 26419 $abc$61060$new_n5392_
.sym 26420 $abc$61060$new_n6540_
.sym 26421 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2404$1067_Y_new_
.sym 26422 $abc$61060$new_n6672_
.sym 26489 $false
.sym 26490 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24779[1]_new_inv_
.sym 26491 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[9]_new_
.sym 26492 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 26495 $abc$61060$new_n4931_
.sym 26496 $abc$61060$new_n4926_
.sym 26497 $abc$61060$new_n4919_
.sym 26498 $abc$61060$new_n4902_
.sym 26501 $false
.sym 26502 $false
.sym 26503 soc.cpu.reg_op1[24]
.sym 26504 soc.cpu.reg_op2[24]
.sym 26507 $false
.sym 26508 $false
.sym 26509 soc.cpu.reg_op1[9]
.sym 26510 soc.cpu.reg_op2[9]
.sym 26513 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24899[1]_new_inv_
.sym 26514 $abc$61060$new_n6901_
.sym 26515 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[24]_new_
.sym 26516 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 26519 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[9]_new_
.sym 26520 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[1]_new_
.sym 26521 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[18]_new_
.sym 26522 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[24]_new_
.sym 26525 soc.cpu.reg_op1[24]
.sym 26526 soc.cpu.reg_op2[24]
.sym 26527 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 26528 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 26531 soc.cpu.reg_op1[9]
.sym 26532 soc.cpu.reg_op2[9]
.sym 26533 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 26534 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 26538 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][0]_new_
.sym 26539 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[23]_new_
.sym 26540 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[29]_new_
.sym 26541 $abc$61060$new_n6533_
.sym 26542 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15908_Y_new_inv_
.sym 26543 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[4]_new_
.sym 26544 $abc$61060$new_n4903_
.sym 26545 pin_8$2
.sym 26618 $abc$61060$techmap$techmap\soc.cpu.$procmux$4317.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14920_Y_new_inv_
.sym 26619 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:1234$2384_Y_new_inv_
.sym 26620 $abc$61060$new_n4939_
.sym 26621 soc.cpu.is_slti_blt_slt
.sym 26624 $abc$61060$new_n4936_
.sym 26625 $abc$61060$techmap$techmap\soc.cpu.$procmux$4317.$and$/usr/local/bin/../share/yosys/techmap.v:434$14918_Y_new_
.sym 26626 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:1234$2384_Y_new_inv_
.sym 26627 soc.cpu.instr_bne
.sym 26636 $false
.sym 26637 $false
.sym 26638 soc.cpu.reg_op1[27]
.sym 26639 soc.cpu.reg_op2[27]
.sym 26648 soc.cpu.instr_bne
.sym 26649 soc.cpu.instr_bge
.sym 26650 soc.cpu.instr_bgeu
.sym 26651 soc.cpu.is_sltiu_bltu_sltu
.sym 26661 soc.cpu.next_pc[15]
.sym 26662 soc.cpu.next_pc[17]
.sym 26663 soc.cpu.next_pc[28]
.sym 26665 soc.cpu.next_pc[18]
.sym 26666 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733
.sym 26668 soc.cpu.is_compare
.sym 26741 soc.cpu.instr_and
.sym 26742 soc.cpu.instr_waitirq
.sym 26743 soc.cpu.instr_bne
.sym 26744 soc.cpu.instr_blt
.sym 26747 soc.cpu.instr_slti
.sym 26748 soc.cpu.instr_sltiu
.sym 26749 soc.cpu.instr_sltu
.sym 26750 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 26753 soc.cpu.instr_slti
.sym 26754 soc.cpu.instr_sltiu
.sym 26755 soc.cpu.instr_bltu
.sym 26756 soc.cpu.instr_sltu
.sym 26765 $false
.sym 26766 $false
.sym 26767 soc.cpu.instr_andi
.sym 26768 soc.cpu.instr_and
.sym 26771 $false
.sym 26772 soc.cpu.instr_sltiu
.sym 26773 soc.cpu.instr_bltu
.sym 26774 soc.cpu.instr_sltu
.sym 26777 $false
.sym 26778 soc.cpu.instr_slti
.sym 26779 soc.cpu.instr_blt
.sym 26780 soc.cpu.instr_slt
.sym 26781 $true
.sym 26782 clk_16mhz$2$2
.sym 26783 $false
.sym 26784 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_
.sym 26785 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 26786 $abc$61060$new_n4150_
.sym 26787 soc.cpu.instr_sra
.sym 26788 soc.cpu.instr_sll
.sym 26789 soc.cpu.instr_slt
.sym 26790 soc.cpu.instr_beq
.sym 26791 soc.cpu.instr_srl
.sym 26858 $abc$61060$new_n4152_
.sym 26859 $abc$61060$new_n4151_
.sym 26860 $abc$61060$new_n4150_
.sym 26861 $abc$61060$new_n4149_
.sym 26864 soc.cpu.instr_add
.sym 26865 soc.cpu.instr_sub
.sym 26866 soc.cpu.instr_xor
.sym 26867 soc.cpu.instr_or
.sym 26870 $false
.sym 26871 $false
.sym 26872 soc.cpu.instr_xori
.sym 26873 soc.cpu.instr_xor
.sym 26876 soc.cpu.mem_rdata_q[12]
.sym 26877 $abc$61060$new_n5347_
.sym 26878 soc.cpu.mem_rdata_q[13]
.sym 26879 soc.cpu.mem_rdata_q[14]
.sym 26882 $false
.sym 26883 $false
.sym 26884 $abc$61060$auto$simplemap.cc:168:logic_reduce$19101_new_inv_
.sym 26885 $abc$61060$new_n5350_
.sym 26888 $false
.sym 26889 $false
.sym 26890 $abc$61060$auto$simplemap.cc:168:logic_reduce$19101_new_inv_
.sym 26891 $abc$61060$new_n5347_
.sym 26894 soc.cpu.mem_rdata_q[12]
.sym 26895 soc.cpu.mem_rdata_q[14]
.sym 26896 soc.cpu.mem_rdata_q[13]
.sym 26897 $abc$61060$new_n5347_
.sym 26900 $abc$61060$new_n5347_
.sym 26901 soc.cpu.mem_rdata_q[14]
.sym 26902 soc.cpu.mem_rdata_q[12]
.sym 26903 soc.cpu.mem_rdata_q[13]
.sym 26904 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733
.sym 26905 clk_16mhz$2$2
.sym 26906 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 26907 soc.cpu.next_pc[29]
.sym 26909 soc.cpu.next_pc[25]
.sym 26981 $false
.sym 26982 $false
.sym 26983 soc.cpu.instr_ori
.sym 26984 soc.cpu.instr_or
.sym 26993 soc.cpu.instr_addi
.sym 26994 soc.cpu.instr_xori
.sym 26995 soc.cpu.instr_ori
.sym 26996 soc.cpu.instr_andi
.sym 26999 soc.cpu.is_alu_reg_imm
.sym 27000 soc.cpu.mem_rdata_q[14]
.sym 27001 soc.cpu.mem_rdata_q[12]
.sym 27002 soc.cpu.mem_rdata_q[13]
.sym 27005 $abc$61060$new_n5347_
.sym 27006 soc.cpu.mem_rdata_q[14]
.sym 27007 soc.cpu.mem_rdata_q[13]
.sym 27008 soc.cpu.mem_rdata_q[12]
.sym 27011 soc.cpu.mem_rdata_q[12]
.sym 27012 soc.cpu.mem_rdata_q[14]
.sym 27013 soc.cpu.mem_rdata_q[13]
.sym 27014 soc.cpu.is_alu_reg_imm
.sym 27017 soc.cpu.is_alu_reg_imm
.sym 27018 soc.cpu.mem_rdata_q[14]
.sym 27019 soc.cpu.mem_rdata_q[13]
.sym 27020 soc.cpu.mem_rdata_q[12]
.sym 27023 $false
.sym 27024 $false
.sym 27025 soc.cpu.is_alu_reg_imm
.sym 27026 $abc$61060$auto$simplemap.cc:168:logic_reduce$19101_new_inv_
.sym 27027 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733
.sym 27028 clk_16mhz$2$2
.sym 27029 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 27030 soc.cpu.next_pc[7]
.sym 27033 soc.cpu.next_pc[30]
.sym 27155 soc.cpu.reg_op1[5]
.sym 27158 soc.cpu.reg_op1[19]
.sym 27160 soc.cpu.reg_op1[1]
.sym 27227 $false
.sym 27228 $false
.sym 27229 $false
.sym 27230 soc.cpu.pcpi_div.dividend[1]
.sym 27233 $false
.sym 27234 soc.cpu.pcpi_div.outsign
.sym 27235 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[7]
.sym 27236 soc.cpu.pcpi_div.dividend[7]
.sym 27239 $false
.sym 27240 soc.cpu.pcpi_div.outsign
.sym 27241 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[11]
.sym 27242 soc.cpu.pcpi_div.dividend[11]
.sym 27245 $false
.sym 27246 soc.cpu.pcpi_div.outsign
.sym 27247 soc.cpu.pcpi_div.dividend[1]
.sym 27248 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[1]
.sym 27251 $false
.sym 27252 $false
.sym 27253 $false
.sym 27254 soc.cpu.pcpi_div.dividend[7]
.sym 27257 $false
.sym 27258 soc.cpu.pcpi_div.outsign
.sym 27259 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[17]
.sym 27260 soc.cpu.pcpi_div.dividend[17]
.sym 27263 $false
.sym 27264 $false
.sym 27265 $false
.sym 27266 soc.cpu.pcpi_div.dividend[0]
.sym 27269 $false
.sym 27270 $false
.sym 27271 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[1]
.sym 27272 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[0]
.sym 27276 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[5]_new_inv_
.sym 27277 $abc$61060$auto$simplemap.cc:256:simplemap_eqne$23882
.sym 27279 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[14]_new_inv_
.sym 27280 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[4]_new_inv_
.sym 27281 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$23875[3]_new_
.sym 27282 soc.cpu.next_pc[26]
.sym 27283 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 27312 $true
.sym 27349 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[0]$2
.sym 27350 $false
.sym 27351 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[0]
.sym 27352 $false
.sym 27353 $false
.sym 27355 $auto$alumacc.cc:474:replace_alu$7323.C[2]
.sym 27357 $false
.sym 27358 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[1]
.sym 27361 $auto$alumacc.cc:474:replace_alu$7323.C[3]
.sym 27362 $false
.sym 27363 $false
.sym 27364 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[2]
.sym 27365 $auto$alumacc.cc:474:replace_alu$7323.C[2]
.sym 27367 $auto$alumacc.cc:474:replace_alu$7323.C[4]
.sym 27368 $false
.sym 27369 $false
.sym 27370 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[3]
.sym 27371 $auto$alumacc.cc:474:replace_alu$7323.C[3]
.sym 27373 $auto$alumacc.cc:474:replace_alu$7323.C[5]
.sym 27374 $false
.sym 27375 $false
.sym 27376 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[4]
.sym 27377 $auto$alumacc.cc:474:replace_alu$7323.C[4]
.sym 27379 $auto$alumacc.cc:474:replace_alu$7323.C[6]
.sym 27380 $false
.sym 27381 $false
.sym 27382 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[5]
.sym 27383 $auto$alumacc.cc:474:replace_alu$7323.C[5]
.sym 27385 $auto$alumacc.cc:474:replace_alu$7323.C[7]
.sym 27386 $false
.sym 27387 $false
.sym 27388 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[6]
.sym 27389 $auto$alumacc.cc:474:replace_alu$7323.C[6]
.sym 27391 $auto$alumacc.cc:474:replace_alu$7323.C[8]
.sym 27392 $false
.sym 27393 $false
.sym 27394 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[7]
.sym 27395 $auto$alumacc.cc:474:replace_alu$7323.C[7]
.sym 27399 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[10]
.sym 27400 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[12]_new_inv_
.sym 27401 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[8]_new_inv_
.sym 27402 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[9]
.sym 27403 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[9]_new_inv_
.sym 27404 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[19]
.sym 27405 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[15]_new_inv_
.sym 27406 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[13]
.sym 27435 $auto$alumacc.cc:474:replace_alu$7323.C[8]
.sym 27472 $auto$alumacc.cc:474:replace_alu$7323.C[9]
.sym 27473 $false
.sym 27474 $false
.sym 27475 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[8]
.sym 27476 $auto$alumacc.cc:474:replace_alu$7323.C[8]
.sym 27478 $auto$alumacc.cc:474:replace_alu$7323.C[10]
.sym 27479 $false
.sym 27480 $false
.sym 27481 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[9]
.sym 27482 $auto$alumacc.cc:474:replace_alu$7323.C[9]
.sym 27484 $auto$alumacc.cc:474:replace_alu$7323.C[11]
.sym 27485 $false
.sym 27486 $false
.sym 27487 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[10]
.sym 27488 $auto$alumacc.cc:474:replace_alu$7323.C[10]
.sym 27490 $auto$alumacc.cc:474:replace_alu$7323.C[12]
.sym 27491 $false
.sym 27492 $false
.sym 27493 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[11]
.sym 27494 $auto$alumacc.cc:474:replace_alu$7323.C[11]
.sym 27496 $auto$alumacc.cc:474:replace_alu$7323.C[13]
.sym 27497 $false
.sym 27498 $false
.sym 27499 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[12]
.sym 27500 $auto$alumacc.cc:474:replace_alu$7323.C[12]
.sym 27502 $auto$alumacc.cc:474:replace_alu$7323.C[14]
.sym 27503 $false
.sym 27504 $false
.sym 27505 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[13]
.sym 27506 $auto$alumacc.cc:474:replace_alu$7323.C[13]
.sym 27508 $auto$alumacc.cc:474:replace_alu$7323.C[15]
.sym 27509 $false
.sym 27510 $false
.sym 27511 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[14]
.sym 27512 $auto$alumacc.cc:474:replace_alu$7323.C[14]
.sym 27514 $auto$alumacc.cc:474:replace_alu$7323.C[16]
.sym 27515 $false
.sym 27516 $false
.sym 27517 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[15]
.sym 27518 $auto$alumacc.cc:474:replace_alu$7323.C[15]
.sym 27522 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[23]
.sym 27524 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[23]_new_inv_
.sym 27526 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[21]_new_inv_
.sym 27527 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[6]
.sym 27528 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[16]_new_inv_
.sym 27529 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[19]_new_inv_
.sym 27558 $auto$alumacc.cc:474:replace_alu$7323.C[16]
.sym 27595 $auto$alumacc.cc:474:replace_alu$7323.C[17]
.sym 27596 $false
.sym 27597 $false
.sym 27598 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[16]
.sym 27599 $auto$alumacc.cc:474:replace_alu$7323.C[16]
.sym 27601 $auto$alumacc.cc:474:replace_alu$7323.C[18]
.sym 27602 $false
.sym 27603 $false
.sym 27604 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[17]
.sym 27605 $auto$alumacc.cc:474:replace_alu$7323.C[17]
.sym 27607 $auto$alumacc.cc:474:replace_alu$7323.C[19]
.sym 27608 $false
.sym 27609 $false
.sym 27610 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[18]
.sym 27611 $auto$alumacc.cc:474:replace_alu$7323.C[18]
.sym 27613 $auto$alumacc.cc:474:replace_alu$7323.C[20]
.sym 27614 $false
.sym 27615 $false
.sym 27616 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[19]
.sym 27617 $auto$alumacc.cc:474:replace_alu$7323.C[19]
.sym 27619 $auto$alumacc.cc:474:replace_alu$7323.C[21]
.sym 27620 $false
.sym 27621 $false
.sym 27622 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[20]
.sym 27623 $auto$alumacc.cc:474:replace_alu$7323.C[20]
.sym 27625 $auto$alumacc.cc:474:replace_alu$7323.C[22]
.sym 27626 $false
.sym 27627 $false
.sym 27628 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[21]
.sym 27629 $auto$alumacc.cc:474:replace_alu$7323.C[21]
.sym 27631 $auto$alumacc.cc:474:replace_alu$7323.C[23]
.sym 27632 $false
.sym 27633 $false
.sym 27634 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[22]
.sym 27635 $auto$alumacc.cc:474:replace_alu$7323.C[22]
.sym 27637 $auto$alumacc.cc:474:replace_alu$7323.C[24]
.sym 27638 $false
.sym 27639 $false
.sym 27640 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[23]
.sym 27641 $auto$alumacc.cc:474:replace_alu$7323.C[23]
.sym 27645 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[30]_new_inv_
.sym 27646 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[24]_new_inv_
.sym 27647 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[25]
.sym 27648 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[29]_new_inv_
.sym 27649 soc.cpu.reg_next_pc[15]
.sym 27650 soc.cpu.reg_pc[10]
.sym 27652 soc.cpu.reg_next_pc[7]
.sym 27681 $auto$alumacc.cc:474:replace_alu$7323.C[24]
.sym 27718 $auto$alumacc.cc:474:replace_alu$7323.C[25]
.sym 27719 $false
.sym 27720 $false
.sym 27721 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[24]
.sym 27722 $auto$alumacc.cc:474:replace_alu$7323.C[24]
.sym 27724 $auto$alumacc.cc:474:replace_alu$7323.C[26]
.sym 27725 $false
.sym 27726 $false
.sym 27727 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[25]
.sym 27728 $auto$alumacc.cc:474:replace_alu$7323.C[25]
.sym 27730 $auto$alumacc.cc:474:replace_alu$7323.C[27]
.sym 27731 $false
.sym 27732 $false
.sym 27733 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[26]
.sym 27734 $auto$alumacc.cc:474:replace_alu$7323.C[26]
.sym 27736 $auto$alumacc.cc:474:replace_alu$7323.C[28]
.sym 27737 $false
.sym 27738 $false
.sym 27739 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[27]
.sym 27740 $auto$alumacc.cc:474:replace_alu$7323.C[27]
.sym 27742 $auto$alumacc.cc:474:replace_alu$7323.C[29]
.sym 27743 $false
.sym 27744 $false
.sym 27745 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[28]
.sym 27746 $auto$alumacc.cc:474:replace_alu$7323.C[28]
.sym 27748 $auto$alumacc.cc:474:replace_alu$7323.C[30]
.sym 27749 $false
.sym 27750 $false
.sym 27751 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[29]
.sym 27752 $auto$alumacc.cc:474:replace_alu$7323.C[29]
.sym 27754 $auto$alumacc.cc:474:replace_alu$7323.C[31]
.sym 27755 $false
.sym 27756 $false
.sym 27757 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[30]
.sym 27758 $auto$alumacc.cc:474:replace_alu$7323.C[30]
.sym 27761 soc.cpu.pcpi_div.outsign
.sym 27762 soc.cpu.pcpi_div.dividend[31]
.sym 27763 $false
.sym 27764 $auto$alumacc.cc:474:replace_alu$7323.C[31]
.sym 27768 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[29]
.sym 27770 $abc$61060$new_n5672_
.sym 27772 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.BB[1]
.sym 27773 soc.cpu.reg_next_pc[6]
.sym 27774 soc.cpu.reg_next_pc[5]
.sym 27842 $false
.sym 27843 $false
.sym 27844 $false
.sym 27845 soc.cpu.pcpi_div.dividend[29]
.sym 27848 $false
.sym 27849 $false
.sym 27850 $false
.sym 27851 soc.cpu.pcpi_div.dividend[28]
.sym 27854 $false
.sym 27855 $false
.sym 27856 $false
.sym 27857 soc.cpu.pcpi_div.dividend[26]
.sym 27872 $false
.sym 27873 $false
.sym 27874 $false
.sym 27875 soc.cpu.pcpi_div.dividend[27]
.sym 27878 $false
.sym 27879 $false
.sym 27880 $false
.sym 27881 soc.cpu.pcpi_div.dividend[24]
.sym 27884 $false
.sym 27885 $false
.sym 27886 $false
.sym 27887 soc.cpu.pcpi_div.dividend[30]
.sym 27891 $abc$61060$new_n5696_
.sym 27892 $abc$61060$new_n5700_
.sym 27893 $abc$61060$new_n5704_
.sym 27894 soc.cpu.reg_next_pc[12]
.sym 27895 soc.cpu.reg_pc[27]
.sym 27896 soc.cpu.reg_next_pc[11]
.sym 27897 soc.cpu.reg_next_pc[13]
.sym 28014 soc.cpu.reg_pc[28]
.sym 28015 soc.cpu.reg_next_pc[24]
.sym 28016 soc.cpu.reg_next_pc[18]
.sym 28017 soc.cpu.reg_next_pc[20]
.sym 28018 soc.cpu.reg_next_pc[23]
.sym 28020 soc.cpu.reg_next_pc[17]
.sym 28021 soc.cpu.reg_pc[26]
.sym 28124 $false
.sym 28125 $abc$61060$new_n4821_
.sym 28126 soc.cpu.reg_op1[27]
.sym 28127 $abc$61060$new_n4670_
.sym 28134 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 28135 clk_16mhz$2$2
.sym 28136 $false
.sym 28137 $abc$61060$new_n5716_
.sym 28138 $abc$61060$new_n5720_
.sym 28139 soc.cpu.reg_next_pc[27]
.sym 28140 soc.cpu.reg_next_pc[26]
.sym 28141 soc.cpu.reg_next_pc[28]
.sym 28142 soc.cpu.reg_next_pc[30]
.sym 28143 soc.cpu.reg_next_pc[29]
.sym 28144 soc.cpu.reg_next_pc[25]
.sym 28262 $abc$61060$new_n5764_
.sym 28263 $abc$61060$new_n5760_
.sym 28264 $abc$61060$new_n5752_
.sym 28265 $abc$61060$new_n5748_
.sym 28266 $abc$61060$new_n5768_
.sym 28551 $true$2
.sym 28610 soc.memory.rdata[27]
.sym 28738 soc.memory.rdata[26]
.sym 28844 soc.simpleuart.send_divcnt[3]
.sym 28845 soc.simpleuart.cfg_divider[3]
.sym 28846 soc.simpleuart.send_divcnt[2]
.sym 28847 soc.simpleuart.cfg_divider[2]
.sym 28850 $false
.sym 28851 $false
.sym 28852 $false
.sym 28853 soc.simpleuart.cfg_divider[5]
.sym 28856 soc.simpleuart.send_divcnt[1]
.sym 28857 soc.simpleuart.cfg_divider[1]
.sym 28858 soc.simpleuart.cfg_divider[5]
.sym 28859 soc.simpleuart.send_divcnt[5]
.sym 28862 $false
.sym 28863 $false
.sym 28864 $false
.sym 28865 soc.cpu.mem_addr[12]
.sym 28868 $false
.sym 28869 $false
.sym 28870 $false
.sym 28871 soc.simpleuart.cfg_divider[4]
.sym 28874 $false
.sym 28875 $false
.sym 28876 $abc$61060$new_n5128_
.sym 28877 $abc$61060$new_n5127_
.sym 28880 $false
.sym 28881 $false
.sym 28882 $false
.sym 28883 soc.cpu.mem_addr[13]
.sym 28886 $abc$61060$new_n5120_
.sym 28887 $false
.sym 28888 soc.simpleuart.send_divcnt[1]
.sym 28889 soc.simpleuart.send_divcnt[0]
.sym 28890 $true
.sym 28891 clk_16mhz$2$2
.sym 28892 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 28897 soc.memory.rdata[31]
.sym 28967 soc.simpleuart.send_divcnt[8]
.sym 28968 soc.simpleuart.cfg_divider[8]
.sym 28969 soc.simpleuart.cfg_divider[10]
.sym 28970 soc.simpleuart.send_divcnt[10]
.sym 28973 $abc$61060$new_n5131_
.sym 28974 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$21206[2]_new_
.sym 28975 $abc$61060$new_n5129_
.sym 28976 $abc$61060$new_n5126_
.sym 28979 soc.simpleuart.send_divcnt[9]
.sym 28980 soc.simpleuart.cfg_divider[9]
.sym 28981 soc.simpleuart.cfg_divider[11]
.sym 28982 soc.simpleuart.send_divcnt[11]
.sym 28985 $abc$61060$new_n5137_
.sym 28986 $abc$61060$new_n5136_
.sym 28987 soc.simpleuart.send_divcnt[14]
.sym 28988 soc.simpleuart.cfg_divider[14]
.sym 28991 $false
.sym 28992 $false
.sym 28993 $false
.sym 28994 soc.simpleuart.cfg_divider[8]
.sym 28997 $false
.sym 28998 $false
.sym 28999 $false
.sym 29000 soc.simpleuart.cfg_divider[13]
.sym 29003 $false
.sym 29004 $false
.sym 29005 $false
.sym 29006 soc.simpleuart.cfg_divider[9]
.sym 29009 soc.simpleuart.send_divcnt[10]
.sym 29010 soc.simpleuart.cfg_divider[10]
.sym 29011 soc.simpleuart.send_divcnt[11]
.sym 29012 soc.simpleuart.cfg_divider[11]
.sym 29020 soc.memory.rdata[30]
.sym 29090 soc.simpleuart.send_divcnt[21]
.sym 29091 soc.simpleuart.cfg_divider[21]
.sym 29092 soc.simpleuart.send_divcnt[18]
.sym 29093 soc.simpleuart.cfg_divider[18]
.sym 29096 $false
.sym 29097 $false
.sym 29098 $false
.sym 29099 soc.cpu.mem_addr[22]
.sym 29102 $abc$61060$new_n5146_
.sym 29103 $abc$61060$auto$alumacc.cc:490:replace_alu$7185[12]_new_
.sym 29104 soc.simpleuart.send_divcnt[16]
.sym 29105 soc.simpleuart.cfg_divider[16]
.sym 29108 $false
.sym 29109 $false
.sym 29110 $false
.sym 29111 soc.simpleuart.recv_divcnt[2]
.sym 29114 $false
.sym 29115 $false
.sym 29116 $false
.sym 29117 soc.simpleuart.recv_divcnt[15]
.sym 29120 $false
.sym 29121 $false
.sym 29122 $false
.sym 29123 soc.simpleuart.recv_divcnt[4]
.sym 29126 soc.simpleuart.send_divcnt[15]
.sym 29127 soc.simpleuart.cfg_divider[15]
.sym 29128 soc.simpleuart.send_divcnt[13]
.sym 29129 soc.simpleuart.cfg_divider[13]
.sym 29132 soc.simpleuart.recv_divcnt[0]
.sym 29133 soc.simpleuart.cfg_divider[0]
.sym 29134 soc.simpleuart.cfg_divider[21]
.sym 29135 soc.simpleuart.recv_divcnt[21]
.sym 29143 soc.memory.rdata[29]
.sym 29175 $true
.sym 29212 $auto$alumacc.cc:474:replace_alu$7179.C[1]
.sym 29214 soc.simpleuart.cfg_divider[1]
.sym 29215 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[0]
.sym 29218 $auto$alumacc.cc:474:replace_alu$7179.C[2]
.sym 29220 soc.simpleuart.cfg_divider[2]
.sym 29221 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[1]
.sym 29224 $auto$alumacc.cc:474:replace_alu$7179.C[3]
.sym 29226 soc.simpleuart.cfg_divider[3]
.sym 29227 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[2]
.sym 29230 $auto$alumacc.cc:474:replace_alu$7179.C[4]
.sym 29232 soc.simpleuart.cfg_divider[4]
.sym 29233 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[3]
.sym 29236 $auto$alumacc.cc:474:replace_alu$7179.C[5]
.sym 29238 soc.simpleuart.cfg_divider[5]
.sym 29239 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[4]
.sym 29242 $auto$alumacc.cc:474:replace_alu$7179.C[6]
.sym 29244 soc.simpleuart.cfg_divider[6]
.sym 29245 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[5]
.sym 29248 $auto$alumacc.cc:474:replace_alu$7179.C[7]
.sym 29250 soc.simpleuart.cfg_divider[7]
.sym 29251 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[6]
.sym 29254 $auto$alumacc.cc:474:replace_alu$7179.C[8]
.sym 29256 soc.simpleuart.cfg_divider[8]
.sym 29257 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[7]
.sym 29266 soc.memory.rdata[28]
.sym 29298 $auto$alumacc.cc:474:replace_alu$7179.C[8]
.sym 29335 $auto$alumacc.cc:474:replace_alu$7179.C[9]
.sym 29337 soc.simpleuart.cfg_divider[9]
.sym 29338 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[8]
.sym 29341 $auto$alumacc.cc:474:replace_alu$7179.C[10]
.sym 29343 soc.simpleuart.cfg_divider[10]
.sym 29344 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[9]
.sym 29347 $auto$alumacc.cc:474:replace_alu$7179.C[11]
.sym 29349 soc.simpleuart.cfg_divider[11]
.sym 29350 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[10]
.sym 29353 $auto$alumacc.cc:474:replace_alu$7179.C[12]
.sym 29355 soc.simpleuart.cfg_divider[12]
.sym 29356 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[11]
.sym 29359 $auto$alumacc.cc:474:replace_alu$7179.C[13]
.sym 29361 soc.simpleuart.cfg_divider[13]
.sym 29362 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[12]
.sym 29365 $auto$alumacc.cc:474:replace_alu$7179.C[14]
.sym 29367 soc.simpleuart.cfg_divider[14]
.sym 29368 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[13]
.sym 29371 $auto$alumacc.cc:474:replace_alu$7179.C[15]
.sym 29373 soc.simpleuart.cfg_divider[15]
.sym 29374 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[14]
.sym 29377 $auto$alumacc.cc:474:replace_alu$7179.C[16]
.sym 29379 soc.simpleuart.cfg_divider[16]
.sym 29380 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[15]
.sym 29389 soc.memory.rdata[25]
.sym 29421 $auto$alumacc.cc:474:replace_alu$7179.C[16]
.sym 29458 $auto$alumacc.cc:474:replace_alu$7179.C[17]
.sym 29460 soc.simpleuart.cfg_divider[17]
.sym 29461 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[16]
.sym 29464 $auto$alumacc.cc:474:replace_alu$7179.C[18]
.sym 29466 soc.simpleuart.cfg_divider[18]
.sym 29467 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[17]
.sym 29470 $auto$alumacc.cc:474:replace_alu$7179.C[19]
.sym 29472 soc.simpleuart.cfg_divider[19]
.sym 29473 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[18]
.sym 29476 $auto$alumacc.cc:474:replace_alu$7179.C[20]
.sym 29478 soc.simpleuart.cfg_divider[20]
.sym 29479 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[19]
.sym 29482 $auto$alumacc.cc:474:replace_alu$7179.C[21]
.sym 29484 soc.simpleuart.cfg_divider[21]
.sym 29485 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[20]
.sym 29488 $auto$alumacc.cc:474:replace_alu$7179.C[22]
.sym 29490 soc.simpleuart.cfg_divider[22]
.sym 29491 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[21]
.sym 29494 $auto$alumacc.cc:474:replace_alu$7179.C[23]
.sym 29496 soc.simpleuart.cfg_divider[23]
.sym 29497 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[22]
.sym 29500 $auto$alumacc.cc:474:replace_alu$7179.C[24]
.sym 29502 soc.simpleuart.cfg_divider[24]
.sym 29503 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[23]
.sym 29512 soc.memory.rdata[24]
.sym 29544 $auto$alumacc.cc:474:replace_alu$7179.C[24]
.sym 29581 $auto$alumacc.cc:474:replace_alu$7179.C[25]
.sym 29583 soc.simpleuart.cfg_divider[25]
.sym 29584 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[24]
.sym 29587 $auto$alumacc.cc:474:replace_alu$7179.C[26]
.sym 29589 soc.simpleuart.cfg_divider[26]
.sym 29590 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[25]
.sym 29593 $auto$alumacc.cc:474:replace_alu$7179.C[27]
.sym 29595 soc.simpleuart.cfg_divider[27]
.sym 29596 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[26]
.sym 29599 $auto$alumacc.cc:474:replace_alu$7179.C[28]
.sym 29601 soc.simpleuart.cfg_divider[28]
.sym 29602 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[27]
.sym 29605 $auto$alumacc.cc:474:replace_alu$7179.C[29]
.sym 29607 soc.simpleuart.cfg_divider[29]
.sym 29608 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[28]
.sym 29611 $auto$alumacc.cc:474:replace_alu$7179.C[30]
.sym 29613 soc.simpleuart.cfg_divider[30]
.sym 29614 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[29]
.sym 29617 $abc$61060$auto$alumacc.cc:491:replace_alu$7181[31]$2
.sym 29619 soc.simpleuart.cfg_divider[31]
.sym 29620 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[30]
.sym 29627 $abc$61060$auto$alumacc.cc:491:replace_alu$7181[31]$2
.sym 29635 soc.memory.rdata[19]
.sym 29705 $false
.sym 29706 soc.cpu.reg_op2[0]
.sym 29707 soc.cpu.reg_op1[25]
.sym 29708 soc.cpu.reg_op1[24]
.sym 29729 $false
.sym 29730 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 29731 soc.cpu.reg_op1[4]
.sym 29732 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[2]
.sym 29735 $false
.sym 29736 $false
.sym 29737 $false
.sym 29738 $false
.sym 29741 $false
.sym 29742 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 29743 soc.cpu.reg_op1[13]
.sym 29744 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[11]
.sym 29751 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569
.sym 29752 clk_16mhz$2$2
.sym 29753 $false
.sym 29758 soc.memory.rdata[18]
.sym 29828 $false
.sym 29829 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 29830 soc.cpu.reg_op1[23]
.sym 29831 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[21]
.sym 29834 $false
.sym 29835 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 29836 soc.cpu.reg_op1[20]
.sym 29837 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[18]
.sym 29840 $false
.sym 29841 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 29842 soc.cpu.reg_op1[12]
.sym 29843 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[10]
.sym 29846 $false
.sym 29847 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 29848 soc.cpu.reg_op1[21]
.sym 29849 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[19]
.sym 29852 $false
.sym 29853 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 29854 soc.cpu.reg_op1[16]
.sym 29855 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[14]
.sym 29858 $false
.sym 29859 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 29860 soc.cpu.reg_op1[9]
.sym 29861 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[7]
.sym 29864 $false
.sym 29865 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 29866 soc.cpu.reg_op1[14]
.sym 29867 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[12]
.sym 29870 $false
.sym 29871 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 29872 soc.cpu.reg_op1[19]
.sym 29873 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[17]
.sym 29874 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569
.sym 29875 clk_16mhz$2$2
.sym 29876 $false
.sym 29881 soc.memory.rdata[21]
.sym 29913 $false
.sym 29950 $auto$alumacc.cc:474:replace_alu$7276.C[1]
.sym 29952 soc.cpu.mem_la_firstword_xfer
.sym 29953 soc.cpu.next_pc[2]
.sym 29956 $auto$alumacc.cc:474:replace_alu$7276.C[2]
.sym 29957 $false
.sym 29958 $false
.sym 29959 soc.cpu.next_pc[3]
.sym 29960 $auto$alumacc.cc:474:replace_alu$7276.C[1]
.sym 29962 $auto$alumacc.cc:474:replace_alu$7276.C[3]
.sym 29963 $false
.sym 29964 $false
.sym 29965 soc.cpu.next_pc[4]
.sym 29966 $auto$alumacc.cc:474:replace_alu$7276.C[2]
.sym 29968 $auto$alumacc.cc:474:replace_alu$7276.C[4]
.sym 29969 $false
.sym 29970 $false
.sym 29971 soc.cpu.next_pc[5]
.sym 29972 $auto$alumacc.cc:474:replace_alu$7276.C[3]
.sym 29974 $auto$alumacc.cc:474:replace_alu$7276.C[5]
.sym 29975 $false
.sym 29976 $false
.sym 29977 soc.cpu.next_pc[6]
.sym 29978 $auto$alumacc.cc:474:replace_alu$7276.C[4]
.sym 29980 $auto$alumacc.cc:474:replace_alu$7276.C[6]
.sym 29981 $false
.sym 29982 $false
.sym 29983 soc.cpu.next_pc[7]
.sym 29984 $auto$alumacc.cc:474:replace_alu$7276.C[5]
.sym 29986 $auto$alumacc.cc:474:replace_alu$7276.C[7]
.sym 29987 $false
.sym 29988 $false
.sym 29989 soc.cpu.next_pc[8]
.sym 29990 $auto$alumacc.cc:474:replace_alu$7276.C[6]
.sym 29992 $auto$alumacc.cc:474:replace_alu$7276.C[8]
.sym 29993 $false
.sym 29994 $false
.sym 29995 soc.cpu.next_pc[9]
.sym 29996 $auto$alumacc.cc:474:replace_alu$7276.C[7]
.sym 30004 soc.memory.rdata[20]
.sym 30036 $auto$alumacc.cc:474:replace_alu$7276.C[8]
.sym 30073 $auto$alumacc.cc:474:replace_alu$7276.C[9]
.sym 30074 $false
.sym 30075 $false
.sym 30076 soc.cpu.next_pc[10]
.sym 30077 $auto$alumacc.cc:474:replace_alu$7276.C[8]
.sym 30079 $auto$alumacc.cc:474:replace_alu$7276.C[10]
.sym 30080 $false
.sym 30081 $false
.sym 30082 soc.cpu.next_pc[11]
.sym 30083 $auto$alumacc.cc:474:replace_alu$7276.C[9]
.sym 30085 $auto$alumacc.cc:474:replace_alu$7276.C[11]
.sym 30086 $false
.sym 30087 $false
.sym 30088 soc.cpu.next_pc[12]
.sym 30089 $auto$alumacc.cc:474:replace_alu$7276.C[10]
.sym 30091 $auto$alumacc.cc:474:replace_alu$7276.C[12]
.sym 30092 $false
.sym 30093 $false
.sym 30094 soc.cpu.next_pc[13]
.sym 30095 $auto$alumacc.cc:474:replace_alu$7276.C[11]
.sym 30097 $auto$alumacc.cc:474:replace_alu$7276.C[13]
.sym 30098 $false
.sym 30099 $false
.sym 30100 soc.cpu.next_pc[14]
.sym 30101 $auto$alumacc.cc:474:replace_alu$7276.C[12]
.sym 30103 $auto$alumacc.cc:474:replace_alu$7276.C[14]
.sym 30104 $false
.sym 30105 $false
.sym 30106 soc.cpu.next_pc[15]
.sym 30107 $auto$alumacc.cc:474:replace_alu$7276.C[13]
.sym 30109 $auto$alumacc.cc:474:replace_alu$7276.C[15]
.sym 30110 $false
.sym 30111 $false
.sym 30112 soc.cpu.next_pc[16]
.sym 30113 $auto$alumacc.cc:474:replace_alu$7276.C[14]
.sym 30115 $auto$alumacc.cc:474:replace_alu$7276.C[16]
.sym 30116 $false
.sym 30117 $false
.sym 30118 soc.cpu.next_pc[17]
.sym 30119 $auto$alumacc.cc:474:replace_alu$7276.C[15]
.sym 30127 soc.memory.rdata[13]
.sym 30159 $auto$alumacc.cc:474:replace_alu$7276.C[16]
.sym 30196 $auto$alumacc.cc:474:replace_alu$7276.C[17]
.sym 30197 $false
.sym 30198 $false
.sym 30199 soc.cpu.next_pc[18]
.sym 30200 $auto$alumacc.cc:474:replace_alu$7276.C[16]
.sym 30202 $auto$alumacc.cc:474:replace_alu$7276.C[18]
.sym 30203 $false
.sym 30204 $false
.sym 30205 soc.cpu.next_pc[19]
.sym 30206 $auto$alumacc.cc:474:replace_alu$7276.C[17]
.sym 30208 $auto$alumacc.cc:474:replace_alu$7276.C[19]
.sym 30209 $false
.sym 30210 $false
.sym 30211 soc.cpu.next_pc[20]
.sym 30212 $auto$alumacc.cc:474:replace_alu$7276.C[18]
.sym 30214 $auto$alumacc.cc:474:replace_alu$7276.C[20]
.sym 30215 $false
.sym 30216 $false
.sym 30217 soc.cpu.next_pc[21]
.sym 30218 $auto$alumacc.cc:474:replace_alu$7276.C[19]
.sym 30220 $auto$alumacc.cc:474:replace_alu$7276.C[21]
.sym 30221 $false
.sym 30222 $false
.sym 30223 soc.cpu.next_pc[22]
.sym 30224 $auto$alumacc.cc:474:replace_alu$7276.C[20]
.sym 30226 $auto$alumacc.cc:474:replace_alu$7276.C[22]
.sym 30227 $false
.sym 30228 $false
.sym 30229 soc.cpu.next_pc[23]
.sym 30230 $auto$alumacc.cc:474:replace_alu$7276.C[21]
.sym 30232 $auto$alumacc.cc:474:replace_alu$7276.C[23]
.sym 30233 $false
.sym 30234 $false
.sym 30235 soc.cpu.next_pc[24]
.sym 30236 $auto$alumacc.cc:474:replace_alu$7276.C[22]
.sym 30238 $auto$alumacc.cc:474:replace_alu$7276.C[24]
.sym 30239 $false
.sym 30240 $false
.sym 30241 soc.cpu.next_pc[25]
.sym 30242 $auto$alumacc.cc:474:replace_alu$7276.C[23]
.sym 30250 soc.memory.rdata[12]
.sym 30282 $auto$alumacc.cc:474:replace_alu$7276.C[24]
.sym 30319 $auto$alumacc.cc:474:replace_alu$7276.C[25]
.sym 30320 $false
.sym 30321 $false
.sym 30322 soc.cpu.next_pc[26]
.sym 30323 $auto$alumacc.cc:474:replace_alu$7276.C[24]
.sym 30325 $auto$alumacc.cc:474:replace_alu$7276.C[26]
.sym 30326 $false
.sym 30327 $false
.sym 30328 soc.cpu.next_pc[27]
.sym 30329 $auto$alumacc.cc:474:replace_alu$7276.C[25]
.sym 30331 $auto$alumacc.cc:474:replace_alu$7276.C[27]
.sym 30332 $false
.sym 30333 $false
.sym 30334 soc.cpu.next_pc[28]
.sym 30335 $auto$alumacc.cc:474:replace_alu$7276.C[26]
.sym 30337 $auto$alumacc.cc:474:replace_alu$7276.C[28]
.sym 30338 $false
.sym 30339 $false
.sym 30340 soc.cpu.next_pc[29]
.sym 30341 $auto$alumacc.cc:474:replace_alu$7276.C[27]
.sym 30343 $auto$alumacc.cc:474:replace_alu$7276.C[29]
.sym 30344 $false
.sym 30345 $false
.sym 30346 soc.cpu.next_pc[30]
.sym 30347 $auto$alumacc.cc:474:replace_alu$7276.C[28]
.sym 30350 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 30351 soc.cpu.reg_op1[31]
.sym 30352 soc.cpu.next_pc[31]
.sym 30353 $auto$alumacc.cc:474:replace_alu$7276.C[29]
.sym 30356 $false
.sym 30357 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 30358 soc.cpu.reg_op1[29]
.sym 30359 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[27]
.sym 30362 $false
.sym 30363 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 30364 soc.cpu.reg_op1[10]
.sym 30365 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[8]
.sym 30366 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569
.sym 30367 clk_16mhz$2$2
.sym 30368 $false
.sym 30373 soc.memory.rdata[11]
.sym 30443 $false
.sym 30444 soc.cpu.reg_op2[0]
.sym 30445 soc.cpu.reg_op1[0]
.sym 30446 soc.cpu.reg_op1[1]
.sym 30449 $abc$61060$new_n6952_
.sym 30450 $abc$61060$new_n6951_
.sym 30451 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][29]_new_inv_
.sym 30452 $abc$61060$new_n6908_
.sym 30455 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24835[1]_new_inv_
.sym 30456 soc.cpu.reg_op1[16]
.sym 30457 soc.cpu.reg_op2[16]
.sym 30458 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 30461 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24723[1]_new_inv_
.sym 30462 soc.cpu.reg_op1[2]
.sym 30463 soc.cpu.reg_op2[2]
.sym 30464 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 30467 soc.cpu.reg_op1[12]
.sym 30468 soc.cpu.reg_op2[12]
.sym 30469 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 30470 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 30473 soc.cpu.reg_op1[2]
.sym 30474 soc.cpu.reg_op2[2]
.sym 30475 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 30476 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 30479 soc.cpu.reg_op1[16]
.sym 30480 soc.cpu.reg_op2[16]
.sym 30481 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 30482 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 30485 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24803[1]_new_inv_
.sym 30486 soc.cpu.reg_op1[12]
.sym 30487 soc.cpu.reg_op2[12]
.sym 30488 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 30496 soc.memory.rdata[10]
.sym 30566 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24731[1]_new_inv_
.sym 30567 soc.cpu.reg_op1[3]
.sym 30568 soc.cpu.reg_op2[3]
.sym 30569 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 30572 soc.cpu.reg_op1[4]
.sym 30573 soc.cpu.reg_op2[4]
.sym 30574 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 30575 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 30578 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24811[1]_new_inv_
.sym 30579 soc.cpu.reg_op1[13]
.sym 30580 soc.cpu.reg_op2[13]
.sym 30581 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 30584 soc.cpu.reg_op1[3]
.sym 30585 soc.cpu.reg_op2[3]
.sym 30586 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 30587 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 30590 soc.cpu.reg_op2[14]
.sym 30591 soc.cpu.reg_op2[15]
.sym 30592 soc.cpu.reg_op2[16]
.sym 30593 soc.cpu.reg_op2[17]
.sym 30596 $false
.sym 30597 $false
.sym 30598 soc.cpu.reg_op2[4]
.sym 30599 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_
.sym 30602 $false
.sym 30603 soc.cpu.pcpi_div.instr_div
.sym 30604 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[31]_new_
.sym 30605 $abc$61060$techmap\soc.cpu.pcpi_div.$reduce_or$picorv32.v:2404$1066_Y_new_inv_
.sym 30608 $false
.sym 30609 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24739[1]_new_inv_
.sym 30610 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[4]_new_
.sym 30611 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 30689 $false
.sym 30690 soc.cpu.reg_op1[0]
.sym 30691 soc.cpu.reg_op2[0]
.sym 30692 soc.cpu.reg_op2[1]
.sym 30695 $false
.sym 30696 $false
.sym 30697 soc.cpu.reg_op1[23]
.sym 30698 soc.cpu.reg_op2[23]
.sym 30701 $false
.sym 30702 $false
.sym 30703 soc.cpu.reg_op1[29]
.sym 30704 soc.cpu.reg_op2[29]
.sym 30707 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 30708 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 30709 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 30710 soc.cpu.is_compare
.sym 30713 $false
.sym 30714 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 30715 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_
.sym 30716 $abc$61060$new_n6533_
.sym 30719 $false
.sym 30720 $false
.sym 30721 soc.cpu.reg_op1[4]
.sym 30722 soc.cpu.reg_op2[4]
.sym 30725 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[29]_new_
.sym 30726 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[27]_new_
.sym 30727 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[23]_new_
.sym 30728 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[4]_new_
.sym 30731 $false
.sym 30732 $false
.sym 30733 $false
.sym 30734 pin_8$2
.sym 30735 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.sym 30736 clk_16mhz$2$2
.sym 30737 $false
.sym 30812 $false
.sym 30813 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 30814 soc.cpu.reg_out[15]
.sym 30815 soc.cpu.reg_next_pc[15]
.sym 30818 $false
.sym 30819 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 30820 soc.cpu.reg_out[17]
.sym 30821 soc.cpu.reg_next_pc[17]
.sym 30824 $false
.sym 30825 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 30826 soc.cpu.reg_out[28]
.sym 30827 soc.cpu.reg_next_pc[28]
.sym 30836 $false
.sym 30837 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 30838 soc.cpu.reg_out[18]
.sym 30839 soc.cpu.reg_next_pc[18]
.sym 30842 $false
.sym 30843 $false
.sym 30844 resetn$2
.sym 30845 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 30854 $false
.sym 30855 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 30856 $abc$61060$new_n5619_
.sym 30857 soc.cpu.instr_slt
.sym 30858 $true
.sym 30859 clk_16mhz$2$2
.sym 30860 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 30935 $false
.sym 30936 $false
.sym 30937 soc.cpu.instr_slli
.sym 30938 soc.cpu.instr_sll
.sym 30941 $false
.sym 30942 soc.cpu.reg_op1[31]
.sym 30943 soc.cpu.instr_sra
.sym 30944 soc.cpu.instr_srai
.sym 30947 soc.cpu.instr_srli
.sym 30948 soc.cpu.instr_srai
.sym 30949 soc.cpu.instr_slt
.sym 30950 soc.cpu.instr_jalr
.sym 30953 soc.cpu.mem_rdata_q[12]
.sym 30954 soc.cpu.mem_rdata_q[14]
.sym 30955 $abc$61060$new_n5350_
.sym 30956 soc.cpu.mem_rdata_q[13]
.sym 30959 soc.cpu.mem_rdata_q[12]
.sym 30960 $abc$61060$new_n5347_
.sym 30961 soc.cpu.mem_rdata_q[14]
.sym 30962 soc.cpu.mem_rdata_q[13]
.sym 30965 soc.cpu.mem_rdata_q[13]
.sym 30966 $abc$61060$new_n5347_
.sym 30967 soc.cpu.mem_rdata_q[12]
.sym 30968 soc.cpu.mem_rdata_q[14]
.sym 30971 $false
.sym 30972 $false
.sym 30973 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 30974 $abc$61060$auto$simplemap.cc:168:logic_reduce$19101_new_inv_
.sym 30977 soc.cpu.mem_rdata_q[12]
.sym 30978 soc.cpu.mem_rdata_q[14]
.sym 30979 $abc$61060$new_n5347_
.sym 30980 soc.cpu.mem_rdata_q[13]
.sym 30981 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36733
.sym 30982 clk_16mhz$2$2
.sym 30983 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 31058 $false
.sym 31059 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 31060 soc.cpu.reg_out[29]
.sym 31061 soc.cpu.reg_next_pc[29]
.sym 31070 $false
.sym 31071 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 31072 soc.cpu.reg_out[25]
.sym 31073 soc.cpu.reg_next_pc[25]
.sym 31107 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[15]
.sym 31108 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[14]
.sym 31109 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[13]
.sym 31110 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[12]
.sym 31111 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[11]
.sym 31112 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[10]
.sym 31113 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[9]
.sym 31114 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[8]
.sym 31181 $false
.sym 31182 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 31183 soc.cpu.reg_out[7]
.sym 31184 soc.cpu.reg_next_pc[7]
.sym 31199 $false
.sym 31200 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 31201 soc.cpu.reg_out[30]
.sym 31202 soc.cpu.reg_next_pc[30]
.sym 31230 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[7]
.sym 31231 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[6]
.sym 31232 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[5]
.sym 31233 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[4]
.sym 31234 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[3]
.sym 31235 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[2]
.sym 31236 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[1]
.sym 31237 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[0]
.sym 31316 $false
.sym 31317 $abc$61060$new_n4775_
.sym 31318 soc.cpu.reg_op1[5]
.sym 31319 $abc$61060$new_n4670_
.sym 31334 $false
.sym 31335 $abc$61060$new_n4684_
.sym 31336 soc.cpu.reg_op1[19]
.sym 31337 $abc$61060$new_n4670_
.sym 31346 $false
.sym 31347 $abc$61060$new_n4799_
.sym 31348 soc.cpu.reg_op1[1]
.sym 31349 $abc$61060$new_n4670_
.sym 31350 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 31351 clk_16mhz$2$2
.sym 31352 $false
.sym 31353 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[15]
.sym 31354 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[14]
.sym 31355 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[13]
.sym 31356 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[12]
.sym 31357 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[11]
.sym 31358 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[10]
.sym 31359 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[9]
.sym 31360 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[8]
.sym 31427 $false
.sym 31428 soc.cpu.pcpi_div.outsign
.sym 31429 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[5]
.sym 31430 soc.cpu.pcpi_div.dividend[5]
.sym 31433 $abc$61060$new_n4619_
.sym 31434 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$23875[3]_new_
.sym 31435 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$23875[0]_new_
.sym 31436 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$23875[1]_new_
.sym 31445 $false
.sym 31446 soc.cpu.pcpi_div.outsign
.sym 31447 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[14]
.sym 31448 soc.cpu.pcpi_div.dividend[14]
.sym 31451 $false
.sym 31452 soc.cpu.pcpi_div.outsign
.sym 31453 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[4]
.sym 31454 soc.cpu.pcpi_div.dividend[4]
.sym 31457 $false
.sym 31458 $false
.sym 31459 soc.cpu.latched_rd[3]
.sym 31460 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[3]
.sym 31463 $false
.sym 31464 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 31465 soc.cpu.reg_out[26]
.sym 31466 soc.cpu.reg_next_pc[26]
.sym 31469 soc.cpu.cpuregs.wen
.sym 31470 $false
.sym 31471 $false
.sym 31472 $false
.sym 31473 $true
.sym 31474 clk_16mhz$2$2
.sym 31475 $abc$61060$auto$simplemap.cc:256:simplemap_eqne$23882
.sym 31476 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[7]
.sym 31477 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[6]
.sym 31478 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[5]
.sym 31479 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[4]
.sym 31480 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[3]
.sym 31481 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[2]
.sym 31482 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[1]
.sym 31483 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[0]
.sym 31550 $false
.sym 31551 $false
.sym 31552 $false
.sym 31553 soc.cpu.pcpi_div.dividend[10]
.sym 31556 $false
.sym 31557 soc.cpu.pcpi_div.outsign
.sym 31558 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[12]
.sym 31559 soc.cpu.pcpi_div.dividend[12]
.sym 31562 $false
.sym 31563 soc.cpu.pcpi_div.outsign
.sym 31564 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[8]
.sym 31565 soc.cpu.pcpi_div.dividend[8]
.sym 31568 $false
.sym 31569 $false
.sym 31570 $false
.sym 31571 soc.cpu.pcpi_div.dividend[9]
.sym 31574 $false
.sym 31575 soc.cpu.pcpi_div.outsign
.sym 31576 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[9]
.sym 31577 soc.cpu.pcpi_div.dividend[9]
.sym 31580 $false
.sym 31581 $abc$61060$new_n5730_
.sym 31582 soc.cpu.reg_next_pc[20]
.sym 31583 $abc$61060$new_n5646_
.sym 31586 $false
.sym 31587 soc.cpu.pcpi_div.outsign
.sym 31588 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[15]
.sym 31589 soc.cpu.pcpi_div.dividend[15]
.sym 31592 $false
.sym 31593 $false
.sym 31594 $false
.sym 31595 soc.cpu.pcpi_div.dividend[13]
.sym 31673 $false
.sym 31674 $false
.sym 31675 $false
.sym 31676 soc.cpu.pcpi_div.dividend[23]
.sym 31685 $false
.sym 31686 soc.cpu.pcpi_div.outsign
.sym 31687 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[23]
.sym 31688 soc.cpu.pcpi_div.dividend[23]
.sym 31697 $false
.sym 31698 soc.cpu.pcpi_div.outsign
.sym 31699 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[21]
.sym 31700 soc.cpu.pcpi_div.dividend[21]
.sym 31703 $false
.sym 31704 $abc$61060$new_n5678_
.sym 31705 soc.cpu.reg_next_pc[7]
.sym 31706 $abc$61060$new_n5646_
.sym 31709 $false
.sym 31710 soc.cpu.pcpi_div.outsign
.sym 31711 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[16]
.sym 31712 soc.cpu.pcpi_div.dividend[16]
.sym 31715 $false
.sym 31716 soc.cpu.pcpi_div.outsign
.sym 31717 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[19]
.sym 31718 soc.cpu.pcpi_div.dividend[19]
.sym 31796 $false
.sym 31797 soc.cpu.pcpi_div.outsign
.sym 31798 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[30]
.sym 31799 soc.cpu.pcpi_div.dividend[30]
.sym 31802 $false
.sym 31803 soc.cpu.pcpi_div.outsign
.sym 31804 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[24]
.sym 31805 soc.cpu.pcpi_div.dividend[24]
.sym 31808 $false
.sym 31809 $abc$61060$new_n5754_
.sym 31810 soc.cpu.reg_next_pc[26]
.sym 31811 $abc$61060$new_n5646_
.sym 31814 $false
.sym 31815 soc.cpu.pcpi_div.outsign
.sym 31816 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[29]
.sym 31817 soc.cpu.pcpi_div.dividend[29]
.sym 31820 $false
.sym 31821 $abc$61060$new_n5712_
.sym 31822 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[15]
.sym 31823 $abc$61060$new_n5652_
.sym 31826 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[9]
.sym 31827 $false
.sym 31828 $false
.sym 31829 $false
.sym 31838 $false
.sym 31839 $abc$61060$new_n5680_
.sym 31840 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[7]
.sym 31841 $abc$61060$new_n5652_
.sym 31842 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 31843 clk_16mhz$2$2
.sym 31844 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 31919 $false
.sym 31920 $abc$61060$new_n5770_
.sym 31921 soc.cpu.reg_next_pc[30]
.sym 31922 $abc$61060$new_n5646_
.sym 31931 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[5]
.sym 31932 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 31933 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[4]
.sym 31934 $abc$61060$new_n5654_
.sym 31943 $false
.sym 31944 $false
.sym 31945 $false
.sym 31946 soc.cpu.compressed_instr
.sym 31949 $false
.sym 31950 $abc$61060$new_n5676_
.sym 31951 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[6]
.sym 31952 $abc$61060$new_n5652_
.sym 31955 $false
.sym 31956 $abc$61060$new_n5672_
.sym 31957 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[5]
.sym 31958 $abc$61060$new_n5652_
.sym 31965 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 31966 clk_16mhz$2$2
.sym 31967 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 32042 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[11]
.sym 32043 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 32044 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[10]
.sym 32045 $abc$61060$new_n5654_
.sym 32048 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[12]
.sym 32049 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 32050 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[11]
.sym 32051 $abc$61060$new_n5654_
.sym 32054 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[13]
.sym 32055 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 32056 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[12]
.sym 32057 $abc$61060$new_n5654_
.sym 32060 $false
.sym 32061 $abc$61060$new_n5700_
.sym 32062 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[12]
.sym 32063 $abc$61060$new_n5652_
.sym 32066 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[26]
.sym 32067 $false
.sym 32068 $false
.sym 32069 $false
.sym 32072 $false
.sym 32073 $abc$61060$new_n5696_
.sym 32074 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[11]
.sym 32075 $abc$61060$new_n5652_
.sym 32078 $false
.sym 32079 $abc$61060$new_n5704_
.sym 32080 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[13]
.sym 32081 $abc$61060$new_n5652_
.sym 32088 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 32089 clk_16mhz$2$2
.sym 32090 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 32165 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[27]
.sym 32166 $false
.sym 32167 $false
.sym 32168 $false
.sym 32171 $false
.sym 32172 $abc$61060$new_n5748_
.sym 32173 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[24]
.sym 32174 $abc$61060$new_n5652_
.sym 32177 $false
.sym 32178 $abc$61060$new_n5724_
.sym 32179 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[18]
.sym 32180 $abc$61060$new_n5652_
.sym 32183 $false
.sym 32184 $abc$61060$new_n5732_
.sym 32185 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[20]
.sym 32186 $abc$61060$new_n5652_
.sym 32189 $false
.sym 32190 $abc$61060$new_n5744_
.sym 32191 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[23]
.sym 32192 $abc$61060$new_n5652_
.sym 32201 $false
.sym 32202 $abc$61060$new_n5720_
.sym 32203 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[17]
.sym 32204 $abc$61060$new_n5652_
.sym 32207 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[25]
.sym 32208 $false
.sym 32209 $false
.sym 32210 $false
.sym 32211 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 32212 clk_16mhz$2$2
.sym 32213 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 32288 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[16]
.sym 32289 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 32290 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[15]
.sym 32291 $abc$61060$new_n5654_
.sym 32294 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[17]
.sym 32295 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 32296 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[16]
.sym 32297 $abc$61060$new_n5654_
.sym 32300 $false
.sym 32301 $abc$61060$new_n5760_
.sym 32302 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[27]
.sym 32303 $abc$61060$new_n5652_
.sym 32306 $false
.sym 32307 $abc$61060$new_n5756_
.sym 32308 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[26]
.sym 32309 $abc$61060$new_n5652_
.sym 32312 $false
.sym 32313 $abc$61060$new_n5764_
.sym 32314 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[28]
.sym 32315 $abc$61060$new_n5652_
.sym 32318 $false
.sym 32319 $abc$61060$new_n5772_
.sym 32320 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[30]
.sym 32321 $abc$61060$new_n5652_
.sym 32324 $false
.sym 32325 $abc$61060$new_n5768_
.sym 32326 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[29]
.sym 32327 $abc$61060$new_n5652_
.sym 32330 $false
.sym 32331 $abc$61060$new_n5752_
.sym 32332 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[25]
.sym 32333 $abc$61060$new_n5652_
.sym 32334 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 32335 clk_16mhz$2$2
.sym 32336 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 32423 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[28]
.sym 32424 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 32425 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[27]
.sym 32426 $abc$61060$new_n5654_
.sym 32429 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[27]
.sym 32430 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 32431 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[26]
.sym 32432 $abc$61060$new_n5654_
.sym 32435 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[25]
.sym 32436 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 32437 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[24]
.sym 32438 $abc$61060$new_n5654_
.sym 32441 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[24]
.sym 32442 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 32443 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[23]
.sym 32444 $abc$61060$new_n5654_
.sym 32447 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[29]
.sym 32448 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 32449 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[28]
.sym 32450 $abc$61060$new_n5654_
.sym 32684 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[6]
.sym 32759 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[10]
.sym 32760 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[9]
.sym 32761 $abc$61060$new_n5134_
.sym 32762 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[0]
.sym 32763 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[6]
.sym 32764 $abc$61060$new_n5150_
.sym 32765 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[7]
.sym 32766 soc.simpleuart.send_divcnt[0]
.sym 32767 $undef
.sym 32768 $undef
.sym 32769 $undef
.sym 32770 $undef
.sym 32771 $undef
.sym 32772 $undef
.sym 32773 $undef
.sym 32774 $undef
.sym 32775 soc.cpu.mem_addr[2]
.sym 32776 soc.cpu.mem_addr[3]
.sym 32777 soc.cpu.mem_addr[12]
.sym 32778 soc.cpu.mem_addr[4]
.sym 32779 soc.cpu.mem_addr[5]
.sym 32780 soc.cpu.mem_addr[6]
.sym 32781 soc.cpu.mem_addr[7]
.sym 32782 soc.cpu.mem_addr[8]
.sym 32783 soc.cpu.mem_addr[9]
.sym 32784 soc.cpu.mem_addr[10]
.sym 32785 soc.cpu.mem_addr[11]
.sym 32786 clk_16mhz$2$2
.sym 32787 $true
.sym 32788 $true$2
.sym 32789 $undef
.sym 32790 soc.cpu.mem_wdata[27]
.sym 32791 $undef
.sym 32792 $undef
.sym 32793 $undef
.sym 32794 $undef
.sym 32795 $undef
.sym 32796 $undef
.sym 32897 $abc$61060$new_n5137_
.sym 32898 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[14]
.sym 32899 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[17]
.sym 32901 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[11]
.sym 32902 $abc$61060$new_n5124_
.sym 32903 $abc$61060$auto$alumacc.cc:474:replace_alu$7217.BB[1]
.sym 32904 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[10]
.sym 32905 $undef
.sym 32906 $undef
.sym 32907 $undef
.sym 32908 $undef
.sym 32909 $undef
.sym 32910 $undef
.sym 32911 $undef
.sym 32912 $undef
.sym 32913 soc.cpu.mem_addr[2]
.sym 32914 soc.cpu.mem_addr[3]
.sym 32915 soc.cpu.mem_addr[12]
.sym 32916 soc.cpu.mem_addr[4]
.sym 32917 soc.cpu.mem_addr[5]
.sym 32918 soc.cpu.mem_addr[6]
.sym 32919 soc.cpu.mem_addr[7]
.sym 32920 soc.cpu.mem_addr[8]
.sym 32921 soc.cpu.mem_addr[9]
.sym 32922 soc.cpu.mem_addr[10]
.sym 32923 soc.cpu.mem_addr[11]
.sym 32924 clk_16mhz$2$2
.sym 32925 soc.memory.wen[3]
.sym 32926 $undef
.sym 32927 $undef
.sym 32928 $undef
.sym 32929 soc.cpu.mem_wdata[26]
.sym 32930 $undef
.sym 32931 $undef
.sym 32932 $undef
.sym 32933 $undef
.sym 32934 $true$2
.sym 32999 $abc$61060$new_n8200_
.sym 33000 $abc$61060$new_n5132_
.sym 33001 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[21]
.sym 33002 $abc$61060$auto$alumacc.cc:490:replace_alu$7185[12]_new_
.sym 33003 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[16]
.sym 33004 $abc$61060$new_n5139_
.sym 33005 $abc$61060$new_n5140_
.sym 33006 $abc$61060$auto$rtlil.cc:1847:ReduceAnd$7192_new_
.sym 33007 $undef
.sym 33008 $undef
.sym 33009 $undef
.sym 33010 $undef
.sym 33011 $undef
.sym 33012 $undef
.sym 33013 $undef
.sym 33014 $undef
.sym 33015 soc.cpu.mem_addr[2]
.sym 33016 soc.cpu.mem_addr[3]
.sym 33017 soc.cpu.mem_addr[12]
.sym 33018 soc.cpu.mem_addr[4]
.sym 33019 soc.cpu.mem_addr[5]
.sym 33020 soc.cpu.mem_addr[6]
.sym 33021 soc.cpu.mem_addr[7]
.sym 33022 soc.cpu.mem_addr[8]
.sym 33023 soc.cpu.mem_addr[9]
.sym 33024 soc.cpu.mem_addr[10]
.sym 33025 soc.cpu.mem_addr[11]
.sym 33026 clk_16mhz$2$2
.sym 33027 $true
.sym 33028 $true$2
.sym 33029 $undef
.sym 33030 soc.cpu.mem_wdata[31]
.sym 33031 $undef
.sym 33032 $undef
.sym 33033 $undef
.sym 33034 $undef
.sym 33035 $undef
.sym 33036 $undef
.sym 33101 $abc$61060$new_n8195_
.sym 33102 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[6]
.sym 33103 $abc$61060$new_n8193_
.sym 33104 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[0]
.sym 33105 $abc$61060$new_n8192_
.sym 33106 $abc$61060$new_n8196_
.sym 33107 $abc$61060$new_n8197_
.sym 33108 $abc$61060$new_n8194_
.sym 33109 $undef
.sym 33110 $undef
.sym 33111 $undef
.sym 33112 $undef
.sym 33113 $undef
.sym 33114 $undef
.sym 33115 $undef
.sym 33116 $undef
.sym 33117 soc.cpu.mem_addr[2]
.sym 33118 soc.cpu.mem_addr[3]
.sym 33119 soc.cpu.mem_addr[12]
.sym 33120 soc.cpu.mem_addr[4]
.sym 33121 soc.cpu.mem_addr[5]
.sym 33122 soc.cpu.mem_addr[6]
.sym 33123 soc.cpu.mem_addr[7]
.sym 33124 soc.cpu.mem_addr[8]
.sym 33125 soc.cpu.mem_addr[9]
.sym 33126 soc.cpu.mem_addr[10]
.sym 33127 soc.cpu.mem_addr[11]
.sym 33128 clk_16mhz$2$2
.sym 33129 soc.memory.wen[3]
.sym 33130 $undef
.sym 33131 $undef
.sym 33132 $undef
.sym 33133 soc.cpu.mem_wdata[30]
.sym 33134 $undef
.sym 33135 $undef
.sym 33136 $undef
.sym 33137 $undef
.sym 33138 $true$2
.sym 33203 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[22]
.sym 33204 $abc$61060$new_n5101_
.sym 33205 $abc$61060$auto$rtlil.cc:1875:Or$7177_new_inv_
.sym 33206 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[13]
.sym 33207 $abc$61060$new_n8190_
.sym 33208 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[28]
.sym 33209 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[10]
.sym 33210 $abc$61060$new_n5102_
.sym 33211 $undef
.sym 33212 $undef
.sym 33213 $undef
.sym 33214 $undef
.sym 33215 $undef
.sym 33216 $undef
.sym 33217 $undef
.sym 33218 $undef
.sym 33219 soc.cpu.mem_addr[2]
.sym 33220 soc.cpu.mem_addr[3]
.sym 33221 soc.cpu.mem_addr[12]
.sym 33222 soc.cpu.mem_addr[4]
.sym 33223 soc.cpu.mem_addr[5]
.sym 33224 soc.cpu.mem_addr[6]
.sym 33225 soc.cpu.mem_addr[7]
.sym 33226 soc.cpu.mem_addr[8]
.sym 33227 soc.cpu.mem_addr[9]
.sym 33228 soc.cpu.mem_addr[10]
.sym 33229 soc.cpu.mem_addr[11]
.sym 33230 clk_16mhz$2$2
.sym 33231 $true
.sym 33232 $true$2
.sym 33233 $undef
.sym 33234 soc.cpu.mem_wdata[29]
.sym 33235 $undef
.sym 33236 $undef
.sym 33237 $undef
.sym 33238 $undef
.sym 33239 $undef
.sym 33240 $undef
.sym 33306 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[21]
.sym 33308 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[17]
.sym 33309 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[23]
.sym 33310 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[20]
.sym 33311 $abc$61060$auto$alumacc.cc:474:replace_alu$7179.BB[18]
.sym 33313 $undef
.sym 33314 $undef
.sym 33315 $undef
.sym 33316 $undef
.sym 33317 $undef
.sym 33318 $undef
.sym 33319 $undef
.sym 33320 $undef
.sym 33321 soc.cpu.mem_addr[2]
.sym 33322 soc.cpu.mem_addr[3]
.sym 33323 soc.cpu.mem_addr[12]
.sym 33324 soc.cpu.mem_addr[4]
.sym 33325 soc.cpu.mem_addr[5]
.sym 33326 soc.cpu.mem_addr[6]
.sym 33327 soc.cpu.mem_addr[7]
.sym 33328 soc.cpu.mem_addr[8]
.sym 33329 soc.cpu.mem_addr[9]
.sym 33330 soc.cpu.mem_addr[10]
.sym 33331 soc.cpu.mem_addr[11]
.sym 33332 clk_16mhz$2$2
.sym 33333 soc.memory.wen[3]
.sym 33334 $undef
.sym 33335 $undef
.sym 33336 $undef
.sym 33337 soc.cpu.mem_wdata[28]
.sym 33338 $undef
.sym 33339 $undef
.sym 33340 $undef
.sym 33341 $undef
.sym 33342 $true$2
.sym 33407 soc.simpleuart.cfg_divider[28]
.sym 33408 soc.simpleuart.cfg_divider[24]
.sym 33410 soc.simpleuart.cfg_divider[27]
.sym 33414 soc.simpleuart.cfg_divider[29]
.sym 33415 $undef
.sym 33416 $undef
.sym 33417 $undef
.sym 33418 $undef
.sym 33419 $undef
.sym 33420 $undef
.sym 33421 $undef
.sym 33422 $undef
.sym 33423 soc.cpu.mem_addr[2]
.sym 33424 soc.cpu.mem_addr[3]
.sym 33425 soc.cpu.mem_addr[12]
.sym 33426 soc.cpu.mem_addr[4]
.sym 33427 soc.cpu.mem_addr[5]
.sym 33428 soc.cpu.mem_addr[6]
.sym 33429 soc.cpu.mem_addr[7]
.sym 33430 soc.cpu.mem_addr[8]
.sym 33431 soc.cpu.mem_addr[9]
.sym 33432 soc.cpu.mem_addr[10]
.sym 33433 soc.cpu.mem_addr[11]
.sym 33434 clk_16mhz$2$2
.sym 33435 $true
.sym 33436 $true$2
.sym 33437 $undef
.sym 33438 soc.cpu.mem_wdata[25]
.sym 33439 $undef
.sym 33440 $undef
.sym 33441 $undef
.sym 33442 $undef
.sym 33443 $undef
.sym 33444 $undef
.sym 33509 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][24]_new_inv_
.sym 33510 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][18]_new_inv_
.sym 33511 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][26]_new_inv_
.sym 33513 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][26]_new_inv_
.sym 33515 soc.simpleuart.cfg_divider[19]
.sym 33516 soc.simpleuart.cfg_divider[18]
.sym 33517 $undef
.sym 33518 $undef
.sym 33519 $undef
.sym 33520 $undef
.sym 33521 $undef
.sym 33522 $undef
.sym 33523 $undef
.sym 33524 $undef
.sym 33525 soc.cpu.mem_addr[2]
.sym 33526 soc.cpu.mem_addr[3]
.sym 33527 soc.cpu.mem_addr[12]
.sym 33528 soc.cpu.mem_addr[4]
.sym 33529 soc.cpu.mem_addr[5]
.sym 33530 soc.cpu.mem_addr[6]
.sym 33531 soc.cpu.mem_addr[7]
.sym 33532 soc.cpu.mem_addr[8]
.sym 33533 soc.cpu.mem_addr[9]
.sym 33534 soc.cpu.mem_addr[10]
.sym 33535 soc.cpu.mem_addr[11]
.sym 33536 clk_16mhz$2$2
.sym 33537 soc.memory.wen[3]
.sym 33538 $undef
.sym 33539 $undef
.sym 33540 $undef
.sym 33541 soc.cpu.mem_wdata[24]
.sym 33542 $undef
.sym 33543 $undef
.sym 33544 $undef
.sym 33545 $undef
.sym 33546 $true$2
.sym 33611 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][20]_new_
.sym 33612 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][28]_new_inv_
.sym 33613 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][16]_new_inv_
.sym 33614 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][28]_new_inv_
.sym 33615 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][12]_new_inv_
.sym 33616 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][30]_new_inv_
.sym 33617 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][30]_new_
.sym 33618 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][22]_new_
.sym 33619 $undef
.sym 33620 $undef
.sym 33621 $undef
.sym 33622 $undef
.sym 33623 $undef
.sym 33624 $undef
.sym 33625 $undef
.sym 33626 $undef
.sym 33627 soc.cpu.mem_addr[2]
.sym 33628 soc.cpu.mem_addr[3]
.sym 33629 soc.cpu.mem_addr[12]
.sym 33630 soc.cpu.mem_addr[4]
.sym 33631 soc.cpu.mem_addr[5]
.sym 33632 soc.cpu.mem_addr[6]
.sym 33633 soc.cpu.mem_addr[7]
.sym 33634 soc.cpu.mem_addr[8]
.sym 33635 soc.cpu.mem_addr[9]
.sym 33636 soc.cpu.mem_addr[10]
.sym 33637 soc.cpu.mem_addr[11]
.sym 33638 clk_16mhz$2$2
.sym 33639 $true
.sym 33640 $true$2
.sym 33641 $undef
.sym 33642 soc.cpu.mem_wdata[19]
.sym 33643 $undef
.sym 33644 $undef
.sym 33645 $undef
.sym 33646 $undef
.sym 33647 $undef
.sym 33648 $undef
.sym 33713 $abc$61060$soc.cpu.alu_shr[4]_new_
.sym 33714 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[0]
.sym 33715 $abc$61060$new_n8250_
.sym 33716 soc.cpu.mem_addr[17]
.sym 33717 soc.cpu.mem_addr[22]
.sym 33718 soc.cpu.mem_addr[2]
.sym 33720 soc.cpu.mem_addr[25]
.sym 33721 $undef
.sym 33722 $undef
.sym 33723 $undef
.sym 33724 $undef
.sym 33725 $undef
.sym 33726 $undef
.sym 33727 $undef
.sym 33728 $undef
.sym 33729 soc.cpu.mem_addr[2]
.sym 33730 soc.cpu.mem_addr[3]
.sym 33731 soc.cpu.mem_addr[12]
.sym 33732 soc.cpu.mem_addr[4]
.sym 33733 soc.cpu.mem_addr[5]
.sym 33734 soc.cpu.mem_addr[6]
.sym 33735 soc.cpu.mem_addr[7]
.sym 33736 soc.cpu.mem_addr[8]
.sym 33737 soc.cpu.mem_addr[9]
.sym 33738 soc.cpu.mem_addr[10]
.sym 33739 soc.cpu.mem_addr[11]
.sym 33740 clk_16mhz$2$2
.sym 33741 soc.memory.wen[2]
.sym 33742 $undef
.sym 33743 $undef
.sym 33744 $undef
.sym 33745 soc.cpu.mem_wdata[18]
.sym 33746 $undef
.sym 33747 $undef
.sym 33748 $undef
.sym 33749 $undef
.sym 33750 $true$2
.sym 33815 $abc$61060$new_n6723_
.sym 33816 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24771[1]_new_inv_
.sym 33817 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[8]_new_
.sym 33818 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][28]_new_
.sym 33819 $abc$61060$new_n6860_
.sym 33820 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24755[1]_new_inv_
.sym 33821 $abc$61060$new_n6702_
.sym 33822 soc.simpleuart.cfg_divider[13]
.sym 33823 $undef
.sym 33824 $undef
.sym 33825 $undef
.sym 33826 $undef
.sym 33827 $undef
.sym 33828 $undef
.sym 33829 $undef
.sym 33830 $undef
.sym 33831 soc.cpu.mem_addr[2]
.sym 33832 soc.cpu.mem_addr[3]
.sym 33833 soc.cpu.mem_addr[12]
.sym 33834 soc.cpu.mem_addr[4]
.sym 33835 soc.cpu.mem_addr[5]
.sym 33836 soc.cpu.mem_addr[6]
.sym 33837 soc.cpu.mem_addr[7]
.sym 33838 soc.cpu.mem_addr[8]
.sym 33839 soc.cpu.mem_addr[9]
.sym 33840 soc.cpu.mem_addr[10]
.sym 33841 soc.cpu.mem_addr[11]
.sym 33842 clk_16mhz$2$2
.sym 33843 $true
.sym 33844 $true$2
.sym 33845 $undef
.sym 33846 soc.cpu.mem_wdata[21]
.sym 33847 $undef
.sym 33848 $undef
.sym 33849 $undef
.sym 33850 $undef
.sym 33851 $undef
.sym 33852 $undef
.sym 33917 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[20]_new_
.sym 33918 $abc$61060$new_n6846_
.sym 33919 $abc$61060$new_n6883_
.sym 33920 $abc$61060$new_n4931_
.sym 33921 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[22]_new_
.sym 33922 $abc$61060$new_n6856_
.sym 33923 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24883[1]_new_inv_
.sym 33924 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24859[2]_new_
.sym 33925 $undef
.sym 33926 $undef
.sym 33927 $undef
.sym 33928 $undef
.sym 33929 $undef
.sym 33930 $undef
.sym 33931 $undef
.sym 33932 $undef
.sym 33933 soc.cpu.mem_addr[2]
.sym 33934 soc.cpu.mem_addr[3]
.sym 33935 soc.cpu.mem_addr[12]
.sym 33936 soc.cpu.mem_addr[4]
.sym 33937 soc.cpu.mem_addr[5]
.sym 33938 soc.cpu.mem_addr[6]
.sym 33939 soc.cpu.mem_addr[7]
.sym 33940 soc.cpu.mem_addr[8]
.sym 33941 soc.cpu.mem_addr[9]
.sym 33942 soc.cpu.mem_addr[10]
.sym 33943 soc.cpu.mem_addr[11]
.sym 33944 clk_16mhz$2$2
.sym 33945 soc.memory.wen[2]
.sym 33946 $undef
.sym 33947 $undef
.sym 33948 $undef
.sym 33949 soc.cpu.mem_wdata[20]
.sym 33950 $undef
.sym 33951 $undef
.sym 33952 $undef
.sym 33953 $undef
.sym 33954 $true$2
.sym 34019 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[30]_new_
.sym 34020 $abc$61060$new_n8267_
.sym 34021 $abc$61060$new_n6795_
.sym 34022 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24947[1]_new_inv_
.sym 34023 $abc$61060$new_n6967_
.sym 34024 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24819[1]_new_inv_
.sym 34025 $abc$61060$new_n6801_
.sym 34026 $abc$61060$new_n6960_
.sym 34027 $undef
.sym 34028 $undef
.sym 34029 $undef
.sym 34030 $undef
.sym 34031 $undef
.sym 34032 $undef
.sym 34033 $undef
.sym 34034 $undef
.sym 34035 soc.cpu.mem_addr[2]
.sym 34036 soc.cpu.mem_addr[3]
.sym 34037 soc.cpu.mem_addr[12]
.sym 34038 soc.cpu.mem_addr[4]
.sym 34039 soc.cpu.mem_addr[5]
.sym 34040 soc.cpu.mem_addr[6]
.sym 34041 soc.cpu.mem_addr[7]
.sym 34042 soc.cpu.mem_addr[8]
.sym 34043 soc.cpu.mem_addr[9]
.sym 34044 soc.cpu.mem_addr[10]
.sym 34045 soc.cpu.mem_addr[11]
.sym 34046 clk_16mhz$2$2
.sym 34047 $true
.sym 34048 $true$2
.sym 34049 $undef
.sym 34050 soc.cpu.mem_wdata[13]
.sym 34051 $undef
.sym 34052 $undef
.sym 34053 $undef
.sym 34054 $undef
.sym 34055 $undef
.sym 34056 $undef
.sym 34121 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24763[1]_new_inv_
.sym 34122 $abc$61060$new_n6717_
.sym 34123 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[13]_new_
.sym 34124 soc.cpu.alu_out_q[16]
.sym 34125 soc.cpu.alu_out_q[7]
.sym 34126 soc.cpu.alu_out_q[13]
.sym 34127 soc.cpu.alu_out_q[4]
.sym 34128 soc.cpu.alu_out_q[30]
.sym 34129 $undef
.sym 34130 $undef
.sym 34131 $undef
.sym 34132 $undef
.sym 34133 $undef
.sym 34134 $undef
.sym 34135 $undef
.sym 34136 $undef
.sym 34137 soc.cpu.mem_addr[2]
.sym 34138 soc.cpu.mem_addr[3]
.sym 34139 soc.cpu.mem_addr[12]
.sym 34140 soc.cpu.mem_addr[4]
.sym 34141 soc.cpu.mem_addr[5]
.sym 34142 soc.cpu.mem_addr[6]
.sym 34143 soc.cpu.mem_addr[7]
.sym 34144 soc.cpu.mem_addr[8]
.sym 34145 soc.cpu.mem_addr[9]
.sym 34146 soc.cpu.mem_addr[10]
.sym 34147 soc.cpu.mem_addr[11]
.sym 34148 clk_16mhz$2$2
.sym 34149 soc.memory.wen[1]
.sym 34150 $undef
.sym 34151 $undef
.sym 34152 $undef
.sym 34153 soc.cpu.mem_wdata[12]
.sym 34154 $undef
.sym 34155 $undef
.sym 34156 $undef
.sym 34157 $undef
.sym 34158 $true$2
.sym 34223 $abc$61060$techmap\soc.cpu.pcpi_div.$reduce_or$picorv32.v:2404$1066_Y_new_inv_
.sym 34224 $abc$61060$new_n5394_
.sym 34225 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24811[1]_new_inv_
.sym 34226 $abc$61060$new_n8252_
.sym 34227 $abc$61060$new_n6908_
.sym 34228 $abc$61060$new_n5390_
.sym 34229 $abc$61060$new_n5391_
.sym 34230 soc.cpu.alu_out_q[20]
.sym 34231 $undef
.sym 34232 $undef
.sym 34233 $undef
.sym 34234 $undef
.sym 34235 $undef
.sym 34236 $undef
.sym 34237 $undef
.sym 34238 $undef
.sym 34239 soc.cpu.mem_addr[2]
.sym 34240 soc.cpu.mem_addr[3]
.sym 34241 soc.cpu.mem_addr[12]
.sym 34242 soc.cpu.mem_addr[4]
.sym 34243 soc.cpu.mem_addr[5]
.sym 34244 soc.cpu.mem_addr[6]
.sym 34245 soc.cpu.mem_addr[7]
.sym 34246 soc.cpu.mem_addr[8]
.sym 34247 soc.cpu.mem_addr[9]
.sym 34248 soc.cpu.mem_addr[10]
.sym 34249 soc.cpu.mem_addr[11]
.sym 34250 clk_16mhz$2$2
.sym 34251 $true
.sym 34252 $true$2
.sym 34253 $undef
.sym 34254 soc.cpu.mem_wdata[11]
.sym 34255 $undef
.sym 34256 $undef
.sym 34257 $undef
.sym 34258 $undef
.sym 34259 $undef
.sym 34260 $undef
.sym 34325 $abc$61060$new_n6952_
.sym 34326 $abc$61060$new_n6889_
.sym 34327 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24707[1]_new_inv_
.sym 34328 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24939[1]_new_inv_
.sym 34329 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24891[1]_new_inv_
.sym 34330 $abc$61060$new_n6530_
.sym 34331 $abc$61060$new_n6529_
.sym 34332 $abc$61060$new_n5393_
.sym 34333 $undef
.sym 34334 $undef
.sym 34335 $undef
.sym 34336 $undef
.sym 34337 $undef
.sym 34338 $undef
.sym 34339 $undef
.sym 34340 $undef
.sym 34341 soc.cpu.mem_addr[2]
.sym 34342 soc.cpu.mem_addr[3]
.sym 34343 soc.cpu.mem_addr[12]
.sym 34344 soc.cpu.mem_addr[4]
.sym 34345 soc.cpu.mem_addr[5]
.sym 34346 soc.cpu.mem_addr[6]
.sym 34347 soc.cpu.mem_addr[7]
.sym 34348 soc.cpu.mem_addr[8]
.sym 34349 soc.cpu.mem_addr[9]
.sym 34350 soc.cpu.mem_addr[10]
.sym 34351 soc.cpu.mem_addr[11]
.sym 34352 clk_16mhz$2$2
.sym 34353 soc.memory.wen[1]
.sym 34354 $undef
.sym 34355 $undef
.sym 34356 $undef
.sym 34357 soc.cpu.mem_wdata[10]
.sym 34358 $undef
.sym 34359 $undef
.sym 34360 $undef
.sym 34361 $undef
.sym 34362 $true$2
.sym 34428 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47720
.sym 34431 soc.cpu.next_pc[6]
.sym 34432 $abc$61060$new_n4154_
.sym 34433 soc.cpu.next_pc[24]
.sym 34434 soc.cpu.pcpi_div.outsign
.sym 34531 $abc$61060$new_n4144_
.sym 34532 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 34533 $abc$61060$auto$simplemap.cc:168:logic_reduce$19497_new_inv_
.sym 34534 soc.cpu.instr_slli
.sym 34536 soc.cpu.instr_srli
.sym 34631 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[20]_new_
.sym 34633 soc.cpu.next_pc[23]
.sym 34634 soc.cpu.next_pc[20]
.sym 34636 soc.cpu.next_pc[16]
.sym 34637 $abc$61060$new_n5730_
.sym 34638 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[15]_new_inv_
.sym 34733 $abc$61060$new_n5770_
.sym 34734 $abc$61060$auto$alumacc.cc:474:replace_alu$7314.BB[21]
.sym 34735 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[30]_new_
.sym 34736 $abc$61060$new_n5678_
.sym 34737 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28419_new_inv_
.sym 34738 soc.cpu.cpuregs.wdata[20]
.sym 34739 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[7]
.sym 34835 soc.cpu.cpuregs_rs1[18]
.sym 34836 soc.cpu.cpuregs.wdata[30]
.sym 34837 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28459_new_inv_
.sym 34838 soc.cpu.cpuregs_rs1[20]
.sym 34839 soc.cpu.cpuregs_rs1[30]
.sym 34840 soc.cpu.cpuregs_rs1[23]
.sym 34841 soc.cpu.cpuregs_rs1[16]
.sym 34842 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[14]
.sym 34843 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34844 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34845 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34846 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34847 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34848 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34849 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34850 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34851 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[0]
.sym 34852 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[1]
.sym 34853 $false
.sym 34854 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[2]
.sym 34855 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[3]
.sym 34856 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[4]
.sym 34857 $false
.sym 34858 $false
.sym 34859 $false
.sym 34860 $false
.sym 34861 $false
.sym 34862 clk_16mhz$2$2
.sym 34863 $true
.sym 34864 $true$2
.sym 34865 soc.cpu.cpuregs.wdata[26]
.sym 34866 soc.cpu.cpuregs.wdata[27]
.sym 34867 soc.cpu.cpuregs.wdata[28]
.sym 34868 soc.cpu.cpuregs.wdata[29]
.sym 34869 soc.cpu.cpuregs.wdata[30]
.sym 34870 soc.cpu.cpuregs.wdata[31]
.sym 34871 soc.cpu.cpuregs.wdata[24]
.sym 34872 soc.cpu.cpuregs.wdata[25]
.sym 34937 $abc$61060$new_n4619_
.sym 34938 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[2]_new_inv_
.sym 34939 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[3]_new_inv_
.sym 34940 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$23875[1]_new_
.sym 34941 soc.cpu.cpuregs.wdata[16]
.sym 34942 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[6]_new_inv_
.sym 34943 $abc$61060$new_n7110_
.sym 34944 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$23875[0]_new_
.sym 34945 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34946 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34947 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34948 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34949 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34950 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34951 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34952 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 34953 soc.cpu.latched_rd[0]
.sym 34954 soc.cpu.latched_rd[1]
.sym 34955 $false
.sym 34956 soc.cpu.latched_rd[2]
.sym 34957 soc.cpu.latched_rd[3]
.sym 34958 soc.cpu.latched_rd[4]
.sym 34959 $false
.sym 34960 $false
.sym 34961 $false
.sym 34962 $false
.sym 34963 $false
.sym 34964 clk_16mhz$2$2
.sym 34965 soc.cpu.cpuregs.wen
.sym 34966 soc.cpu.cpuregs.wdata[16]
.sym 34967 soc.cpu.cpuregs.wdata[17]
.sym 34968 soc.cpu.cpuregs.wdata[18]
.sym 34969 soc.cpu.cpuregs.wdata[19]
.sym 34970 soc.cpu.cpuregs.wdata[20]
.sym 34971 soc.cpu.cpuregs.wdata[21]
.sym 34972 soc.cpu.cpuregs.wdata[22]
.sym 34973 soc.cpu.cpuregs.wdata[23]
.sym 34974 $true$2
.sym 35039 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[13]_new_inv_
.sym 35040 $abc$61060$new_n7020_
.sym 35041 $abc$61060$new_n7024_
.sym 35042 $abc$61060$new_n7034_
.sym 35043 $abc$61060$new_n7048_
.sym 35044 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[4]
.sym 35045 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[2]
.sym 35046 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[0]
.sym 35047 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 35048 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 35049 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 35050 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 35051 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 35052 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 35053 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 35054 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 35055 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[0]
.sym 35056 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[1]
.sym 35057 $false
.sym 35058 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[2]
.sym 35059 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[3]
.sym 35060 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[4]
.sym 35061 $false
.sym 35062 $false
.sym 35063 $false
.sym 35064 $false
.sym 35065 $false
.sym 35066 clk_16mhz$2$2
.sym 35067 $true
.sym 35068 $true$2
.sym 35069 soc.cpu.cpuregs.wdata[26]
.sym 35070 soc.cpu.cpuregs.wdata[27]
.sym 35071 soc.cpu.cpuregs.wdata[28]
.sym 35072 soc.cpu.cpuregs.wdata[29]
.sym 35073 soc.cpu.cpuregs.wdata[30]
.sym 35074 soc.cpu.cpuregs.wdata[31]
.sym 35075 soc.cpu.cpuregs.wdata[24]
.sym 35076 soc.cpu.cpuregs.wdata[25]
.sym 35143 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[22]_new_inv_
.sym 35145 $abc$61060$auto$alumacc.cc:474:replace_alu$7323.BB[22]
.sym 35146 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[26]_new_inv_
.sym 35147 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[15]
.sym 35149 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 35150 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 35151 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 35152 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 35153 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 35154 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 35155 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 35156 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 35157 soc.cpu.latched_rd[0]
.sym 35158 soc.cpu.latched_rd[1]
.sym 35159 $false
.sym 35160 soc.cpu.latched_rd[2]
.sym 35161 soc.cpu.latched_rd[3]
.sym 35162 soc.cpu.latched_rd[4]
.sym 35163 $false
.sym 35164 $false
.sym 35165 $false
.sym 35166 $false
.sym 35167 $false
.sym 35168 clk_16mhz$2$2
.sym 35169 soc.cpu.cpuregs.wen
.sym 35170 soc.cpu.cpuregs.wdata[16]
.sym 35171 soc.cpu.cpuregs.wdata[17]
.sym 35172 soc.cpu.cpuregs.wdata[18]
.sym 35173 soc.cpu.cpuregs.wdata[19]
.sym 35174 soc.cpu.cpuregs.wdata[20]
.sym 35175 soc.cpu.cpuregs.wdata[21]
.sym 35176 soc.cpu.cpuregs.wdata[22]
.sym 35177 soc.cpu.cpuregs.wdata[23]
.sym 35178 $true$2
.sym 35244 $abc$61060$new_n5712_
.sym 35245 $abc$61060$new_n5680_
.sym 35247 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[28]_new_inv_
.sym 35248 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[27]_new_inv_
.sym 35249 soc.cpu.pcpi_div.dividend[15]
.sym 35346 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[2]
.sym 35347 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[3]
.sym 35348 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[4]
.sym 35349 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[5]
.sym 35350 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[6]
.sym 35351 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[7]
.sym 35352 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[8]
.sym 35447 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[9]
.sym 35448 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[10]
.sym 35449 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[11]
.sym 35450 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[12]
.sym 35451 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[13]
.sym 35452 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[14]
.sym 35453 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[15]
.sym 35454 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[16]
.sym 35549 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[17]
.sym 35550 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[18]
.sym 35551 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[19]
.sym 35552 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[20]
.sym 35553 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[21]
.sym 35554 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[22]
.sym 35555 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[23]
.sym 35556 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[24]
.sym 35651 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[25]
.sym 35652 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[26]
.sym 35653 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[27]
.sym 35654 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[28]
.sym 35655 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[29]
.sym 35656 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[30]
.sym 35657 soc.cpu.reg_next_pc[31]
.sym 35658 soc.cpu.reg_next_pc[16]
.sym 35755 $abc$61060$new_n5772_
.sym 36168 $false
.sym 36169 $false
.sym 36170 $false
.sym 36171 soc.cpu.mem_addr[6]
.sym 36325 $false
.sym 36326 $false
.sym 36327 $false
.sym 36328 soc.cpu.mem_addr[10]
.sym 36331 $false
.sym 36332 $false
.sym 36333 $false
.sym 36334 soc.cpu.mem_addr[9]
.sym 36337 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$21206[14]_new_
.sym 36338 $abc$61060$new_n5135_
.sym 36339 soc.simpleuart.send_divcnt[7]
.sym 36340 soc.simpleuart.cfg_divider[7]
.sym 36343 $false
.sym 36344 $false
.sym 36345 $false
.sym 36346 soc.simpleuart.cfg_divider[0]
.sym 36349 $false
.sym 36350 $false
.sym 36351 $false
.sym 36352 soc.simpleuart.cfg_divider[6]
.sym 36355 soc.simpleuart.send_divcnt[6]
.sym 36356 soc.simpleuart.cfg_divider[6]
.sym 36357 soc.simpleuart.send_divcnt[4]
.sym 36358 soc.simpleuart.cfg_divider[4]
.sym 36361 $false
.sym 36362 $false
.sym 36363 $false
.sym 36364 soc.simpleuart.cfg_divider[7]
.sym 36367 $false
.sym 36368 $false
.sym 36369 $abc$61060$new_n5120_
.sym 36370 soc.simpleuart.send_divcnt[0]
.sym 36371 $true
.sym 36372 clk_16mhz$2$2
.sym 36373 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 36374 $abc$61060$new_n7527_
.sym 36375 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45229[1]_new_
.sym 36376 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45026[1]_new_inv_
.sym 36377 $abc$61060$auto$wreduce.cc:454:run$7043[1]
.sym 36378 $abc$61060$new_n5114_
.sym 36379 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$30704_new_
.sym 36380 $abc$61060$techmap$techmap\soc.simpleuart.$procmux$5778.$and$/usr/local/bin/../share/yosys/techmap.v:434$13903_Y[1]_new_
.sym 36381 soc.simpleuart.recv_state[0]
.sym 36448 soc.simpleuart.send_divcnt[5]
.sym 36449 soc.simpleuart.cfg_divider[5]
.sym 36450 soc.simpleuart.send_divcnt[29]
.sym 36451 soc.simpleuart.cfg_divider[29]
.sym 36454 $false
.sym 36455 $false
.sym 36456 $false
.sym 36457 soc.simpleuart.cfg_divider[14]
.sym 36460 $false
.sym 36461 $false
.sym 36462 $false
.sym 36463 soc.cpu.mem_addr[17]
.sym 36472 $false
.sym 36473 $false
.sym 36474 $false
.sym 36475 soc.simpleuart.cfg_divider[11]
.sym 36478 $abc$61060$new_n5132_
.sym 36479 $abc$61060$new_n5125_
.sym 36480 soc.simpleuart.send_divcnt[0]
.sym 36481 soc.simpleuart.cfg_divider[0]
.sym 36484 $false
.sym 36485 $false
.sym 36486 $false
.sym 36487 soc.cpu.mem_addr[1]
.sym 36490 $false
.sym 36491 $false
.sym 36492 $false
.sym 36493 soc.simpleuart.cfg_divider[10]
.sym 36497 $abc$61060$new_n5112_
.sym 36498 $abc$61060$new_n5120_
.sym 36499 $abc$61060$techmap$techmap\soc.simpleuart.$procmux$5778.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13908_Y_new_
.sym 36501 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45215
.sym 36502 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[19]
.sym 36503 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[23]
.sym 36504 $abc$61060$new_n7534_
.sym 36571 $abc$61060$new_n5150_
.sym 36572 $abc$61060$new_n5144_
.sym 36573 $abc$61060$new_n8199_
.sym 36574 $abc$61060$new_n8198_
.sym 36577 $false
.sym 36578 $abc$61060$new_n5133_
.sym 36579 soc.simpleuart.send_divcnt[19]
.sym 36580 soc.simpleuart.cfg_divider[19]
.sym 36583 $false
.sym 36584 $false
.sym 36585 $false
.sym 36586 soc.simpleuart.cfg_divider[21]
.sym 36589 $false
.sym 36590 $false
.sym 36591 soc.simpleuart.send_divcnt[12]
.sym 36592 soc.simpleuart.cfg_divider[12]
.sym 36595 $false
.sym 36596 $false
.sym 36597 $false
.sym 36598 soc.simpleuart.cfg_divider[16]
.sym 36601 $abc$61060$new_n5142_
.sym 36602 $abc$61060$new_n5140_
.sym 36603 soc.simpleuart.send_divcnt[23]
.sym 36604 soc.simpleuart.cfg_divider[23]
.sym 36607 $false
.sym 36608 $abc$61060$new_n5141_
.sym 36609 soc.simpleuart.send_divcnt[20]
.sym 36610 soc.simpleuart.cfg_divider[20]
.sym 36613 $abc$61060$new_n5139_
.sym 36614 $abc$61060$new_n5134_
.sym 36615 $abc$61060$new_n5124_
.sym 36616 $abc$61060$new_n8200_
.sym 36620 $abc$61060$new_n5078_
.sym 36621 $abc$61060$new_n4354_
.sym 36622 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45236
.sym 36624 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[29]
.sym 36625 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45475
.sym 36626 $abc$61060$new_n4443_
.sym 36694 soc.simpleuart.recv_divcnt[3]
.sym 36695 soc.simpleuart.cfg_divider[3]
.sym 36696 soc.simpleuart.cfg_divider[16]
.sym 36697 soc.simpleuart.recv_divcnt[16]
.sym 36700 $false
.sym 36701 $false
.sym 36702 $false
.sym 36703 soc.simpleuart.recv_divcnt[6]
.sym 36706 soc.simpleuart.recv_divcnt[23]
.sym 36707 soc.simpleuart.cfg_divider[23]
.sym 36708 soc.simpleuart.recv_divcnt[21]
.sym 36709 soc.simpleuart.cfg_divider[21]
.sym 36712 $false
.sym 36713 $false
.sym 36714 $false
.sym 36715 soc.simpleuart.recv_divcnt[0]
.sym 36718 soc.simpleuart.recv_divcnt[10]
.sym 36719 soc.simpleuart.cfg_divider[10]
.sym 36720 soc.simpleuart.recv_divcnt[16]
.sym 36721 soc.simpleuart.cfg_divider[16]
.sym 36724 soc.simpleuart.recv_divcnt[20]
.sym 36725 soc.simpleuart.cfg_divider[20]
.sym 36726 soc.simpleuart.recv_divcnt[18]
.sym 36727 soc.simpleuart.cfg_divider[18]
.sym 36730 $abc$61060$new_n8195_
.sym 36731 $abc$61060$new_n8196_
.sym 36732 soc.simpleuart.cfg_divider[0]
.sym 36733 soc.simpleuart.recv_divcnt[0]
.sym 36736 $abc$61060$new_n8192_
.sym 36737 $abc$61060$new_n8193_
.sym 36738 soc.simpleuart.recv_divcnt[5]
.sym 36739 soc.simpleuart.cfg_divider[5]
.sym 36743 $abc$61060$auto$alumacc.cc:474:replace_alu$7168.BB[30]
.sym 36745 $abc$61060$soc.simpleuart_reg_dat_do[5]_new_inv_
.sym 36746 $abc$61060$soc.simpleuart_reg_dat_do[3]_new_inv_
.sym 36749 $abc$61060$new_n4405_
.sym 36750 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45036
.sym 36817 $false
.sym 36818 $false
.sym 36819 $false
.sym 36820 soc.simpleuart.cfg_divider[22]
.sym 36823 $abc$61060$new_n5103_
.sym 36824 $abc$61060$new_n5102_
.sym 36825 soc.simpleuart.recv_divcnt[4]
.sym 36826 soc.simpleuart.cfg_divider[4]
.sym 36829 $abc$61060$auto$alumacc.cc:491:replace_alu$7170[31]
.sym 36830 $abc$61060$new_n8190_
.sym 36831 $abc$61060$new_n5081_
.sym 36832 $abc$61060$new_n8189_
.sym 36835 $false
.sym 36836 $false
.sym 36837 $false
.sym 36838 soc.simpleuart.recv_divcnt[13]
.sym 36841 $abc$61060$new_n5104_
.sym 36842 $abc$61060$new_n5101_
.sym 36843 $abc$61060$new_n8197_
.sym 36844 $abc$61060$new_n8194_
.sym 36847 $false
.sym 36848 $false
.sym 36849 $false
.sym 36850 soc.simpleuart.cfg_divider[28]
.sym 36853 $false
.sym 36854 $false
.sym 36855 $false
.sym 36856 soc.simpleuart.recv_divcnt[10]
.sym 36859 soc.simpleuart.recv_divcnt[17]
.sym 36860 soc.simpleuart.cfg_divider[17]
.sym 36861 soc.simpleuart.recv_divcnt[12]
.sym 36862 soc.simpleuart.cfg_divider[12]
.sym 36866 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[27]_new_
.sym 36867 $abc$61060$soc.simpleuart_reg_dat_do[2]_new_inv_
.sym 36868 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[28]_new_
.sym 36869 $abc$61060$new_n4058_
.sym 36870 $abc$61060$new_n4286_
.sym 36871 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[29]_new_
.sym 36872 soc.simpleuart.recv_buf_data[4]
.sym 36873 soc.simpleuart.recv_buf_data[2]
.sym 36946 $false
.sym 36947 $false
.sym 36948 $false
.sym 36949 soc.simpleuart.recv_divcnt[21]
.sym 36958 $false
.sym 36959 $false
.sym 36960 $false
.sym 36961 soc.simpleuart.recv_divcnt[17]
.sym 36964 $false
.sym 36965 $false
.sym 36966 $false
.sym 36967 soc.simpleuart.recv_divcnt[23]
.sym 36970 $false
.sym 36971 $false
.sym 36972 $false
.sym 36973 soc.simpleuart.recv_divcnt[20]
.sym 36976 $false
.sym 36977 $false
.sym 36978 $false
.sym 36979 soc.simpleuart.recv_divcnt[18]
.sym 36989 $abc$61060$new_n4576_
.sym 36990 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[24]_new_
.sym 36991 $abc$61060$new_n8164_
.sym 36993 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[25]_new_
.sym 36994 soc.simpleuart.cfg_divider[10]
.sym 36995 soc.simpleuart.cfg_divider[12]
.sym 36996 soc.simpleuart.cfg_divider[11]
.sym 37063 soc.cpu.mem_wdata[28]
.sym 37064 $false
.sym 37065 $false
.sym 37066 $false
.sym 37069 soc.cpu.mem_wdata[24]
.sym 37070 $false
.sym 37071 $false
.sym 37072 $false
.sym 37081 soc.cpu.mem_wdata[27]
.sym 37082 $false
.sym 37083 $false
.sym 37084 $false
.sym 37105 soc.cpu.mem_wdata[29]
.sym 37106 $false
.sym 37107 $false
.sym 37108 $false
.sym 37109 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44943
.sym 37110 clk_16mhz$2$2
.sym 37111 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 37112 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][18]_new_inv_
.sym 37113 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][22]_new_inv_
.sym 37114 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][14]_new_inv_
.sym 37115 $abc$61060$new_n6746_
.sym 37117 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[12]_new_
.sym 37118 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][10]_new_inv_
.sym 37119 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][26]_new_
.sym 37186 $false
.sym 37187 soc.cpu.reg_op2[1]
.sym 37188 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][24]_new_inv_
.sym 37189 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][26]_new_inv_
.sym 37192 $false
.sym 37193 soc.cpu.reg_op2[2]
.sym 37194 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][26]_new_inv_
.sym 37195 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][30]_new_
.sym 37198 $false
.sym 37199 soc.cpu.reg_op2[1]
.sym 37200 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][26]_new_inv_
.sym 37201 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][28]_new_inv_
.sym 37210 $false
.sym 37211 soc.cpu.reg_op2[0]
.sym 37212 soc.cpu.reg_op1[27]
.sym 37213 soc.cpu.reg_op1[26]
.sym 37222 soc.cpu.mem_wdata[19]
.sym 37223 $false
.sym 37224 $false
.sym 37225 $false
.sym 37228 soc.cpu.mem_wdata[18]
.sym 37229 $false
.sym 37230 $false
.sym 37231 $false
.sym 37232 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44871
.sym 37233 clk_16mhz$2$2
.sym 37234 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 37235 $abc$61060$new_n4254_
.sym 37236 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][18]_new_inv_
.sym 37237 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][18]_new_inv_
.sym 37238 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][22]_new_inv_
.sym 37239 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][16]_new_inv_
.sym 37240 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][8]_new_inv_
.sym 37241 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][20]_new_inv_
.sym 37242 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][20]_new_inv_
.sym 37309 $false
.sym 37310 soc.cpu.reg_op2[2]
.sym 37311 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][28]_new_inv_
.sym 37312 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 37315 $false
.sym 37316 soc.cpu.reg_op2[1]
.sym 37317 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][28]_new_inv_
.sym 37318 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][30]_new_inv_
.sym 37321 $false
.sym 37322 soc.cpu.reg_op2[2]
.sym 37323 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][24]_new_inv_
.sym 37324 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][28]_new_inv_
.sym 37327 $false
.sym 37328 soc.cpu.reg_op2[0]
.sym 37329 soc.cpu.reg_op1[29]
.sym 37330 soc.cpu.reg_op1[28]
.sym 37333 $false
.sym 37334 soc.cpu.reg_op2[2]
.sym 37335 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][20]_new_inv_
.sym 37336 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][24]_new_inv_
.sym 37339 $false
.sym 37340 soc.cpu.reg_op2[0]
.sym 37341 soc.cpu.reg_op1[31]
.sym 37342 soc.cpu.reg_op1[30]
.sym 37345 $false
.sym 37346 soc.cpu.reg_op2[1]
.sym 37347 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][30]_new_inv_
.sym 37348 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 37351 $false
.sym 37352 soc.cpu.reg_op2[2]
.sym 37353 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][30]_new_
.sym 37354 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 37358 $abc$61060$new_n6793_
.sym 37359 $abc$61060$new_n6695_
.sym 37360 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[6]_new_
.sym 37361 $abc$61060$new_n6691_
.sym 37362 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][4]_new_inv_
.sym 37363 $abc$61060$soc.cpu.alu_shr[14]_new_inv_
.sym 37364 $abc$61060$new_n6794_
.sym 37365 $abc$61060$new_n6778_
.sym 37432 $abc$61060$new_n8250_
.sym 37433 soc.cpu.reg_op2[3]
.sym 37434 $abc$61060$new_n6664_
.sym 37435 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][12]_new_inv_
.sym 37438 $false
.sym 37439 soc.cpu.mem_la_firstword_xfer
.sym 37440 soc.cpu.next_pc[2]
.sym 37441 $false
.sym 37444 soc.cpu.reg_op2[4]
.sym 37445 soc.cpu.reg_op2[3]
.sym 37446 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][20]_new_
.sym 37447 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][4]_new_inv_
.sym 37450 $false
.sym 37451 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 37452 soc.cpu.reg_op1[17]
.sym 37453 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[15]
.sym 37456 $false
.sym 37457 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 37458 soc.cpu.reg_op1[22]
.sym 37459 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[20]
.sym 37462 $false
.sym 37463 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 37464 soc.cpu.reg_op1[2]
.sym 37465 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[0]
.sym 37474 $false
.sym 37475 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 37476 soc.cpu.reg_op1[25]
.sym 37477 $abc$61060$techmap\soc.cpu.$add$picorv32.v:365$2021_Y[23]
.sym 37478 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569
.sym 37479 clk_16mhz$2$2
.sym 37480 $false
.sym 37481 $abc$61060$new_n6886_
.sym 37482 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[13]_new_
.sym 37483 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[2]_new_
.sym 37484 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[0]_new_inv_
.sym 37485 $abc$61060$new_n4411_
.sym 37486 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[7]_new_
.sym 37487 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][16]_new_inv_
.sym 37488 soc.cpu.alu_out_q[6]
.sym 37555 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24771[1]_new_inv_
.sym 37556 $abc$61060$new_n6724_
.sym 37557 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[8]_new_
.sym 37558 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 37561 soc.cpu.reg_op1[8]
.sym 37562 soc.cpu.reg_op2[8]
.sym 37563 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 37564 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 37567 $false
.sym 37568 $false
.sym 37569 soc.cpu.reg_op1[8]
.sym 37570 soc.cpu.reg_op2[8]
.sym 37573 $false
.sym 37574 soc.cpu.reg_op2[3]
.sym 37575 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][20]_new_
.sym 37576 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 37579 soc.cpu.reg_op2[3]
.sym 37580 soc.cpu.reg_op2[4]
.sym 37581 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][12]_new_inv_
.sym 37582 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][20]_new_
.sym 37585 soc.cpu.reg_op1[6]
.sym 37586 soc.cpu.reg_op2[6]
.sym 37587 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 37588 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 37591 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24755[1]_new_inv_
.sym 37592 soc.cpu.reg_op1[6]
.sym 37593 soc.cpu.reg_op2[6]
.sym 37594 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 37597 soc.cpu.mem_wdata[13]
.sym 37598 $false
.sym 37599 $false
.sym 37600 $false
.sym 37601 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44799
.sym 37602 clk_16mhz$2$2
.sym 37603 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 37604 $abc$61060$new_n8260_
.sym 37605 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[18]_new_
.sym 37606 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[16]_new_
.sym 37607 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[19]_new_
.sym 37608 $abc$61060$new_n6768_
.sym 37609 $abc$61060$new_n6928_
.sym 37610 soc.cpu.alu_out_q[12]
.sym 37611 soc.cpu.alu_out_q[22]
.sym 37678 $false
.sym 37679 $false
.sym 37680 soc.cpu.reg_op1[20]
.sym 37681 soc.cpu.reg_op2[20]
.sym 37684 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24859[1]_new_inv_
.sym 37685 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24859[2]_new_
.sym 37686 $abc$61060$new_n6852_
.sym 37687 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[19]_new_
.sym 37690 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24883[1]_new_inv_
.sym 37691 $abc$61060$new_n6884_
.sym 37692 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[22]_new_
.sym 37693 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 37696 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[20]_new_
.sym 37697 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[8]_new_
.sym 37698 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[22]_new_
.sym 37699 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[30]_new_
.sym 37702 $false
.sym 37703 $false
.sym 37704 soc.cpu.reg_op1[22]
.sym 37705 soc.cpu.reg_op2[22]
.sym 37708 $false
.sym 37709 $abc$61060$new_n6857_
.sym 37710 $abc$61060$new_n6860_
.sym 37711 $abc$61060$new_n6816_
.sym 37714 soc.cpu.reg_op1[22]
.sym 37715 soc.cpu.reg_op2[22]
.sym 37716 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 37717 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 37720 $false
.sym 37721 soc.cpu.reg_op1[19]
.sym 37722 soc.cpu.reg_op2[19]
.sym 37723 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 37727 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[3]_new_
.sym 37728 $abc$61060$new_n6848_
.sym 37729 $abc$61060$new_n6937_
.sym 37730 $abc$61060$new_n6770_
.sym 37731 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][19]_new_
.sym 37732 soc.cpu.alu_out_q[3]
.sym 37733 soc.cpu.alu_out_q[14]
.sym 37734 soc.cpu.alu_out_q[27]
.sym 37801 $false
.sym 37802 $false
.sym 37803 soc.cpu.reg_op1[30]
.sym 37804 soc.cpu.reg_op2[30]
.sym 37807 $abc$61060$new_n6908_
.sym 37808 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][30]_new_inv_
.sym 37809 $abc$61060$new_n6816_
.sym 37810 $abc$61060$new_n6967_
.sym 37813 $abc$61060$new_n6801_
.sym 37814 $abc$61060$new_n6800_
.sym 37815 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][30]_new_inv_
.sym 37816 $abc$61060$new_n6540_
.sym 37819 soc.cpu.reg_op1[30]
.sym 37820 soc.cpu.reg_op2[30]
.sym 37821 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 37822 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 37825 soc.cpu.reg_op2[3]
.sym 37826 soc.cpu.reg_op2[4]
.sym 37827 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][22]_new_
.sym 37828 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 37831 soc.cpu.reg_op1[14]
.sym 37832 soc.cpu.reg_op2[14]
.sym 37833 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 37834 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 37837 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24819[1]_new_inv_
.sym 37838 soc.cpu.reg_op1[14]
.sym 37839 soc.cpu.reg_op2[14]
.sym 37840 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 37843 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24947[1]_new_inv_
.sym 37844 $abc$61060$new_n6961_
.sym 37845 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[30]_new_
.sym 37846 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 37850 $abc$61060$new_n6919_
.sym 37851 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[2]_new_
.sym 37852 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][26]_new_inv_
.sym 37853 soc.cpu.alu_out_q[18]
.sym 37854 soc.cpu.alu_out_q[10]
.sym 37855 soc.cpu.alu_out_q[26]
.sym 37856 soc.cpu.alu_out_q[28]
.sym 37857 soc.cpu.alu_out_q[2]
.sym 37924 soc.cpu.reg_op1[7]
.sym 37925 soc.cpu.reg_op2[7]
.sym 37926 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 37927 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 37930 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24763[1]_new_inv_
.sym 37931 soc.cpu.reg_op1[7]
.sym 37932 soc.cpu.reg_op2[7]
.sym 37933 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 37936 $false
.sym 37937 $false
.sym 37938 $abc$61060$new_n6540_
.sym 37939 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][29]_new_inv_
.sym 37942 $abc$61060$new_n6823_
.sym 37943 $abc$61060$new_n6822_
.sym 37944 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[16]_new_
.sym 37945 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[16]_new_
.sym 37948 $abc$61060$new_n6717_
.sym 37949 $abc$61060$new_n6716_
.sym 37950 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[7]_new_
.sym 37951 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[7]_new_
.sym 37954 $abc$61060$new_n6789_
.sym 37955 $abc$61060$new_n6788_
.sym 37956 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[13]_new_
.sym 37957 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[13]_new_
.sym 37960 $abc$61060$new_n8252_
.sym 37961 $abc$61060$new_n6671_
.sym 37962 $abc$61060$soc.cpu.alu_shr[4]_new_
.sym 37963 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 37966 $abc$61060$new_n6960_
.sym 37967 $abc$61060$new_n8267_
.sym 37968 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$7\buffer[31:0][30]_new_
.sym 37969 $abc$61060$new_n6540_
.sym 37970 $true
.sym 37971 clk_16mhz$2$2
.sym 37972 $false
.sym 37973 $abc$61060$new_n5395_
.sym 37974 $abc$61060$new_n5397_
.sym 37975 $abc$61060$new_n5398_
.sym 37976 $abc$61060$new_n5400_
.sym 37977 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][28]_new_inv_
.sym 37978 $abc$61060$new_n6732_
.sym 37979 $abc$61060$new_n6939_
.sym 37980 $abc$61060$soc.cpu.alu_shl[20]_new_inv_
.sym 38047 $false
.sym 38048 $abc$61060$new_n5398_
.sym 38049 $abc$61060$new_n5395_
.sym 38050 $abc$61060$new_n5390_
.sym 38053 soc.cpu.reg_op2[22]
.sym 38054 soc.cpu.reg_op2[23]
.sym 38055 soc.cpu.reg_op2[24]
.sym 38056 soc.cpu.reg_op2[25]
.sym 38059 soc.cpu.reg_op1[13]
.sym 38060 soc.cpu.reg_op2[13]
.sym 38061 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 38062 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 38065 $abc$61060$new_n6672_
.sym 38066 $abc$61060$new_n6540_
.sym 38067 soc.cpu.reg_op2[3]
.sym 38068 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][4]_new_inv_
.sym 38071 $false
.sym 38072 $false
.sym 38073 soc.cpu.reg_op2[4]
.sym 38074 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_
.sym 38077 $abc$61060$new_n5394_
.sym 38078 $abc$61060$new_n5393_
.sym 38079 $abc$61060$new_n5392_
.sym 38080 $abc$61060$new_n5391_
.sym 38083 soc.cpu.reg_op2[10]
.sym 38084 soc.cpu.reg_op2[11]
.sym 38085 soc.cpu.reg_op2[12]
.sym 38086 soc.cpu.reg_op2[13]
.sym 38089 $false
.sym 38090 $abc$61060$new_n6856_
.sym 38091 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_
.sym 38092 $abc$61060$soc.cpu.alu_shl[20]_new_inv_
.sym 38093 $true
.sym 38094 clk_16mhz$2$2
.sym 38095 $false
.sym 38096 soc.cpu.next_pc[10]
.sym 38097 soc.cpu.next_pc[12]
.sym 38098 $abc$61060$new_n5698_
.sym 38099 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][4]_new_inv_
.sym 38101 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][0]_new_
.sym 38102 soc.cpu.alu_out_q[0]
.sym 38103 soc.cpu.alu_out_q[23]
.sym 38170 $false
.sym 38171 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24939[1]_new_inv_
.sym 38172 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[29]_new_
.sym 38173 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 38176 $false
.sym 38177 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24891[1]_new_inv_
.sym 38178 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[23]_new_
.sym 38179 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 38182 soc.cpu.reg_op2[0]
.sym 38183 soc.cpu.reg_op1[0]
.sym 38184 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 38185 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 38188 soc.cpu.reg_op1[29]
.sym 38189 soc.cpu.reg_op2[29]
.sym 38190 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 38191 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 38194 soc.cpu.reg_op1[23]
.sym 38195 soc.cpu.reg_op2[23]
.sym 38196 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1254$2395_Y_new_inv_
.sym 38197 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1256$2397_Y_new_inv_
.sym 38200 $abc$61060$new_n6531_
.sym 38201 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][0]_new_
.sym 38202 $abc$61060$new_n6540_
.sym 38203 soc.cpu.reg_op2[3]
.sym 38206 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24707[1]_new_inv_
.sym 38207 $abc$61060$new_n6530_
.sym 38208 $abc$61060$auto$alumacc.cc:490:replace_alu$7293[0]_new_
.sym 38209 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1252$2393_Y_new_inv_
.sym 38212 soc.cpu.reg_op2[18]
.sym 38213 soc.cpu.reg_op2[19]
.sym 38214 soc.cpu.reg_op2[20]
.sym 38215 soc.cpu.reg_op2[21]
.sym 38219 soc.cpu.next_pc[3]
.sym 38220 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[28]_new_
.sym 38221 $abc$61060$new_n5762_
.sym 38222 soc.cpu.next_pc[8]
.sym 38223 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[17]_new_inv_
.sym 38224 $abc$61060$new_n5662_
.sym 38225 soc.cpu.next_pc[13]
.sym 38299 $false
.sym 38300 $false
.sym 38301 soc.cpu.pcpi_div.start$2
.sym 38302 resetn$2
.sym 38317 $false
.sym 38318 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 38319 soc.cpu.reg_out[6]
.sym 38320 soc.cpu.reg_next_pc[6]
.sym 38323 soc.cpu.instr_sh
.sym 38324 soc.cpu.instr_sw
.sym 38325 soc.cpu.instr_bge
.sym 38326 soc.cpu.instr_bgeu
.sym 38329 $false
.sym 38330 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 38331 soc.cpu.reg_out[24]
.sym 38332 soc.cpu.reg_next_pc[24]
.sym 38335 $false
.sym 38336 $abc$61060$techmap\soc.cpu.pcpi_div.$logic_and$picorv32.v:2404$1067_Y_new_
.sym 38337 soc.cpu.reg_op1[31]
.sym 38338 soc.cpu.pcpi_div.instr_rem
.sym 38339 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47720
.sym 38340 clk_16mhz$2$2
.sym 38341 $false
.sym 38342 soc.cpu.next_pc[22]
.sym 38343 soc.cpu.next_pc[11]
.sym 38344 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[6]_new_
.sym 38345 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28447_new_inv_
.sym 38346 soc.cpu.next_pc[27]
.sym 38347 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[27]_new_
.sym 38348 $abc$61060$new_n5674_
.sym 38349 $abc$61060$new_n5758_
.sym 38428 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_
.sym 38429 soc.cpu.instr_srl
.sym 38430 soc.cpu.instr_sra
.sym 38431 $abc$61060$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0]
.sym 38434 soc.cpu.instr_srli
.sym 38435 soc.cpu.instr_srai
.sym 38436 soc.cpu.instr_srl
.sym 38437 soc.cpu.instr_sra
.sym 38440 $abc$61060$new_n4154_
.sym 38441 $abc$61060$new_n4153_
.sym 38442 $abc$61060$new_n4148_
.sym 38443 $abc$61060$new_n4139_
.sym 38446 soc.cpu.mem_rdata_q[12]
.sym 38447 $abc$61060$new_n5310_
.sym 38448 soc.cpu.mem_rdata_q[14]
.sym 38449 soc.cpu.mem_rdata_q[13]
.sym 38458 soc.cpu.mem_rdata_q[12]
.sym 38459 soc.cpu.mem_rdata_q[14]
.sym 38460 $abc$61060$new_n5310_
.sym 38461 soc.cpu.mem_rdata_q[13]
.sym 38462 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 38463 clk_16mhz$2$2
.sym 38464 $false
.sym 38465 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[22]_new_
.sym 38466 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[23]_new_
.sym 38467 $abc$61060$new_n5742_
.sym 38468 $abc$61060$new_n5738_
.sym 38469 soc.cpu.cpuregs.wdata[27]
.sym 38470 soc.cpu.next_pc[21]
.sym 38471 soc.cpu.next_pc[19]
.sym 38472 $abc$61060$new_n5718_
.sym 38539 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 38540 soc.cpu.latched_stalu
.sym 38541 soc.cpu.alu_out_q[20]
.sym 38542 soc.cpu.reg_out[20]
.sym 38551 $false
.sym 38552 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 38553 soc.cpu.reg_out[23]
.sym 38554 soc.cpu.reg_next_pc[23]
.sym 38557 $false
.sym 38558 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 38559 soc.cpu.reg_out[20]
.sym 38560 soc.cpu.reg_next_pc[20]
.sym 38569 $false
.sym 38570 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 38571 soc.cpu.reg_out[16]
.sym 38572 soc.cpu.reg_next_pc[16]
.sym 38575 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 38576 soc.cpu.latched_stalu
.sym 38577 soc.cpu.alu_out_q[20]
.sym 38578 soc.cpu.reg_out[20]
.sym 38581 $false
.sym 38582 soc.cpu.latched_stalu
.sym 38583 soc.cpu.alu_out_q[16]
.sym 38584 soc.cpu.reg_out[16]
.sym 38588 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[11]
.sym 38589 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28431_new_inv_
.sym 38590 soc.cpu.cpuregs.wdata[23]
.sym 38591 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[21]
.sym 38592 soc.cpu.cpuregs.wdata[22]
.sym 38593 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[7]_new_
.sym 38594 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[2]
.sym 38595 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28427_new_inv_
.sym 38662 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 38663 soc.cpu.latched_stalu
.sym 38664 soc.cpu.alu_out_q[30]
.sym 38665 soc.cpu.reg_out[30]
.sym 38668 $false
.sym 38669 $false
.sym 38670 $false
.sym 38671 soc.cpu.reg_op1[21]
.sym 38674 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 38675 soc.cpu.latched_stalu
.sym 38676 soc.cpu.alu_out_q[30]
.sym 38677 soc.cpu.reg_out[30]
.sym 38680 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 38681 soc.cpu.latched_stalu
.sym 38682 soc.cpu.alu_out_q[7]
.sym 38683 soc.cpu.reg_out[7]
.sym 38686 soc.cpu.irq_state[1]
.sym 38687 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[20]_new_
.sym 38688 soc.cpu.reg_next_pc[20]
.sym 38689 soc.cpu.irq_state[0]
.sym 38692 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28419_new_inv_
.sym 38693 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[20]_new_
.sym 38694 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 38695 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[20]
.sym 38698 soc.cpu.cpuregs.wdata[23]
.sym 38699 $false
.sym 38700 $false
.sym 38701 $false
.sym 38708 $true
.sym 38709 clk_16mhz$2$2
.sym 38710 $false
.sym 38711 soc.cpu.cpuregs_rs1[17]
.sym 38712 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28451_new_inv_
.sym 38713 soc.cpu.cpuregs.wdata[28]
.sym 38714 soc.cpu.cpuregs_rs1[22]
.sym 38715 soc.cpu.cpuregs_rs1[26]
.sym 38716 soc.cpu.cpuregs_rs1[27]
.sym 38717 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[1]
.sym 38718 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[10]
.sym 38785 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 38786 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 38787 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[2]
.sym 38788 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[2]
.sym 38791 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28459_new_inv_
.sym 38792 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[30]_new_
.sym 38793 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 38794 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[30]
.sym 38797 soc.cpu.irq_state[1]
.sym 38798 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[30]_new_
.sym 38799 soc.cpu.reg_next_pc[30]
.sym 38800 soc.cpu.irq_state[0]
.sym 38803 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 38804 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 38805 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[4]
.sym 38806 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[4]
.sym 38809 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 38810 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 38811 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[14]
.sym 38812 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[14]
.sym 38815 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 38816 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 38817 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[7]
.sym 38818 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[7]
.sym 38821 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 38822 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 38823 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[0]
.sym 38824 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[0]
.sym 38827 soc.cpu.cpuregs.wdata[30]
.sym 38828 $false
.sym 38829 $false
.sym 38830 $false
.sym 38831 $true
.sym 38832 clk_16mhz$2$2
.sym 38833 $false
.sym 38834 $abc$61060$new_n7042_
.sym 38835 soc.cpu.cpuregs.wdata[18]
.sym 38836 soc.cpu.cpuregs_rs1[28]
.sym 38837 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[26]_new_
.sym 38838 $abc$61060$new_n7116_
.sym 38839 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[12]
.sym 38840 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[11]
.sym 38841 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[6]
.sym 38908 soc.cpu.latched_rd[4]
.sym 38909 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[4]
.sym 38910 soc.cpu.latched_rd[2]
.sym 38911 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[2]
.sym 38914 $false
.sym 38915 soc.cpu.pcpi_div.outsign
.sym 38916 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[2]
.sym 38917 soc.cpu.pcpi_div.dividend[2]
.sym 38920 $false
.sym 38921 soc.cpu.pcpi_div.outsign
.sym 38922 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[3]
.sym 38923 soc.cpu.pcpi_div.dividend[3]
.sym 38926 $false
.sym 38927 $false
.sym 38928 soc.cpu.latched_rd[1]
.sym 38929 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[1]
.sym 38932 $false
.sym 38933 $false
.sym 38934 $abc$61060$new_n7110_
.sym 38935 $abc$61060$new_n7109_
.sym 38938 $false
.sym 38939 soc.cpu.pcpi_div.outsign
.sym 38940 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[6]
.sym 38941 soc.cpu.pcpi_div.dividend[6]
.sym 38944 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 38945 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[15]_new_inv_
.sym 38946 soc.cpu.reg_next_pc[16]
.sym 38947 soc.cpu.irq_state[0]
.sym 38950 $false
.sym 38951 $false
.sym 38952 soc.cpu.latched_rd[0]
.sym 38953 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[0]
.sym 38957 $abc$61060$new_n7022_
.sym 38958 $abc$61060$new_n7044_
.sym 38959 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[10]_new_inv_
.sym 38960 $abc$61060$new_n7040_
.sym 38961 $abc$61060$new_n7028_
.sym 38962 $abc$61060$new_n7032_
.sym 38963 $abc$61060$new_n5754_
.sym 38964 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 39031 $false
.sym 39032 soc.cpu.pcpi_div.outsign
.sym 39033 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[13]
.sym 39034 soc.cpu.pcpi_div.dividend[13]
.sym 39037 $abc$61060$new_n6980_
.sym 39038 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 39039 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[0]
.sym 39040 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[0]
.sym 39043 $abc$61060$new_n6980_
.sym 39044 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 39045 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[2]
.sym 39046 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[2]
.sym 39049 $abc$61060$new_n6980_
.sym 39050 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 39051 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[7]
.sym 39052 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[7]
.sym 39055 $abc$61060$new_n6980_
.sym 39056 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 39057 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[14]
.sym 39058 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[14]
.sym 39061 soc.cpu.cpuregs.wdata[20]
.sym 39062 $false
.sym 39063 $false
.sym 39064 $false
.sym 39067 soc.cpu.cpuregs.wdata[18]
.sym 39068 $false
.sym 39069 $false
.sym 39070 $false
.sym 39073 soc.cpu.cpuregs.wdata[16]
.sym 39074 $false
.sym 39075 $false
.sym 39076 $false
.sym 39077 $true
.sym 39078 clk_16mhz$2$2
.sym 39079 $false
.sym 39080 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[22]
.sym 39081 $abc$61060$new_n4379_
.sym 39082 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[17]
.sym 39083 $abc$61060$auto$simplemap.cc:256:simplemap_eqne$20550
.sym 39085 $abc$61060$new_n4519_
.sym 39086 soc.cpu.decoded_imm_uj[0]
.sym 39087 soc.cpu.decoded_imm_uj[12]
.sym 39166 $false
.sym 39167 soc.cpu.pcpi_div.outsign
.sym 39168 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[22]
.sym 39169 soc.cpu.pcpi_div.dividend[22]
.sym 39178 $false
.sym 39179 $false
.sym 39180 $false
.sym 39181 soc.cpu.pcpi_div.dividend[22]
.sym 39184 $false
.sym 39185 soc.cpu.pcpi_div.outsign
.sym 39186 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[26]
.sym 39187 soc.cpu.pcpi_div.dividend[26]
.sym 39190 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 39191 soc.cpu.irq_state[0]
.sym 39192 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[15]_new_inv_
.sym 39193 soc.cpu.reg_next_pc[16]
.sym 39203 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[5]
.sym 39206 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[16]
.sym 39208 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[27]
.sym 39209 soc.cpu.reg_pc[8]
.sym 39210 soc.cpu.reg_pc[12]
.sym 39283 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[15]
.sym 39284 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 39285 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[14]
.sym 39286 $abc$61060$new_n5654_
.sym 39289 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[7]
.sym 39290 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 39291 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[6]
.sym 39292 $abc$61060$new_n5654_
.sym 39301 $false
.sym 39302 soc.cpu.pcpi_div.outsign
.sym 39303 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[28]
.sym 39304 soc.cpu.pcpi_div.dividend[28]
.sym 39307 $false
.sym 39308 soc.cpu.pcpi_div.outsign
.sym 39309 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[27]
.sym 39310 soc.cpu.pcpi_div.dividend[27]
.sym 39313 $false
.sym 39314 soc.cpu.pcpi_div.start$2
.sym 39315 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2402$1056_Y[15]_new_inv_
.sym 39316 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5573_Y[15]
.sym 39323 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 39324 clk_16mhz$2$2
.sym 39325 $false
.sym 39326 $abc$61060$new_n5664_
.sym 39327 $abc$61060$new_n5676_
.sym 39328 $abc$61060$new_n5660_
.sym 39329 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[26]
.sym 39330 soc.cpu.reg_next_pc[8]
.sym 39331 soc.cpu.reg_next_pc[2]
.sym 39332 soc.cpu.reg_next_pc[3]
.sym 39333 soc.cpu.reg_pc[13]
.sym 39362 $false
.sym 39399 $auto$alumacc.cc:474:replace_alu$7261.C[1]
.sym 39401 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[0]
.sym 39402 soc.cpu.compressed_instr
.sym 39405 $auto$alumacc.cc:474:replace_alu$7261.C[2]
.sym 39406 $false
.sym 39407 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[1]
.sym 39408 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.BB[1]
.sym 39409 $auto$alumacc.cc:474:replace_alu$7261.C[1]
.sym 39411 $auto$alumacc.cc:474:replace_alu$7261.C[3]
.sym 39412 $false
.sym 39413 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[2]
.sym 39414 $false
.sym 39415 $auto$alumacc.cc:474:replace_alu$7261.C[2]
.sym 39417 $auto$alumacc.cc:474:replace_alu$7261.C[4]
.sym 39418 $false
.sym 39419 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[3]
.sym 39420 $false
.sym 39421 $auto$alumacc.cc:474:replace_alu$7261.C[3]
.sym 39423 $auto$alumacc.cc:474:replace_alu$7261.C[5]
.sym 39424 $false
.sym 39425 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[4]
.sym 39426 $false
.sym 39427 $auto$alumacc.cc:474:replace_alu$7261.C[4]
.sym 39429 $auto$alumacc.cc:474:replace_alu$7261.C[6]
.sym 39430 $false
.sym 39431 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[5]
.sym 39432 $false
.sym 39433 $auto$alumacc.cc:474:replace_alu$7261.C[5]
.sym 39435 $auto$alumacc.cc:474:replace_alu$7261.C[7]
.sym 39436 $false
.sym 39437 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[6]
.sym 39438 $false
.sym 39439 $auto$alumacc.cc:474:replace_alu$7261.C[6]
.sym 39441 $auto$alumacc.cc:474:replace_alu$7261.C[8]
.sym 39442 $false
.sym 39443 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[7]
.sym 39444 $false
.sym 39445 $auto$alumacc.cc:474:replace_alu$7261.C[7]
.sym 39449 $abc$61060$new_n5684_
.sym 39450 soc.cpu.reg_pc[20]
.sym 39451 soc.cpu.reg_pc[18]
.sym 39452 soc.cpu.reg_next_pc[10]
.sym 39453 soc.cpu.reg_next_pc[9]
.sym 39454 soc.cpu.reg_next_pc[14]
.sym 39455 soc.cpu.reg_pc[22]
.sym 39456 soc.cpu.reg_pc[21]
.sym 39485 $auto$alumacc.cc:474:replace_alu$7261.C[8]
.sym 39522 $auto$alumacc.cc:474:replace_alu$7261.C[9]
.sym 39523 $false
.sym 39524 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[8]
.sym 39525 $false
.sym 39526 $auto$alumacc.cc:474:replace_alu$7261.C[8]
.sym 39528 $auto$alumacc.cc:474:replace_alu$7261.C[10]
.sym 39529 $false
.sym 39530 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[9]
.sym 39531 $false
.sym 39532 $auto$alumacc.cc:474:replace_alu$7261.C[9]
.sym 39534 $auto$alumacc.cc:474:replace_alu$7261.C[11]
.sym 39535 $false
.sym 39536 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[10]
.sym 39537 $false
.sym 39538 $auto$alumacc.cc:474:replace_alu$7261.C[10]
.sym 39540 $auto$alumacc.cc:474:replace_alu$7261.C[12]
.sym 39541 $false
.sym 39542 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[11]
.sym 39543 $false
.sym 39544 $auto$alumacc.cc:474:replace_alu$7261.C[11]
.sym 39546 $auto$alumacc.cc:474:replace_alu$7261.C[13]
.sym 39547 $false
.sym 39548 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[12]
.sym 39549 $false
.sym 39550 $auto$alumacc.cc:474:replace_alu$7261.C[12]
.sym 39552 $auto$alumacc.cc:474:replace_alu$7261.C[14]
.sym 39553 $false
.sym 39554 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[13]
.sym 39555 $false
.sym 39556 $auto$alumacc.cc:474:replace_alu$7261.C[13]
.sym 39558 $auto$alumacc.cc:474:replace_alu$7261.C[15]
.sym 39559 $false
.sym 39560 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[14]
.sym 39561 $false
.sym 39562 $auto$alumacc.cc:474:replace_alu$7261.C[14]
.sym 39564 $auto$alumacc.cc:474:replace_alu$7261.C[16]
.sym 39565 $false
.sym 39566 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[15]
.sym 39567 $false
.sym 39568 $auto$alumacc.cc:474:replace_alu$7261.C[15]
.sym 39572 $abc$61060$new_n5708_
.sym 39573 $abc$61060$new_n5688_
.sym 39574 $abc$61060$new_n5692_
.sym 39575 soc.cpu.reg_next_pc[22]
.sym 39576 soc.cpu.reg_pc[30]
.sym 39577 soc.cpu.reg_pc[29]
.sym 39578 soc.cpu.reg_next_pc[21]
.sym 39579 soc.cpu.reg_next_pc[19]
.sym 39608 $auto$alumacc.cc:474:replace_alu$7261.C[16]
.sym 39645 $auto$alumacc.cc:474:replace_alu$7261.C[17]
.sym 39646 $false
.sym 39647 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[16]
.sym 39648 $false
.sym 39649 $auto$alumacc.cc:474:replace_alu$7261.C[16]
.sym 39651 $auto$alumacc.cc:474:replace_alu$7261.C[18]
.sym 39652 $false
.sym 39653 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[17]
.sym 39654 $false
.sym 39655 $auto$alumacc.cc:474:replace_alu$7261.C[17]
.sym 39657 $auto$alumacc.cc:474:replace_alu$7261.C[19]
.sym 39658 $false
.sym 39659 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[18]
.sym 39660 $false
.sym 39661 $auto$alumacc.cc:474:replace_alu$7261.C[18]
.sym 39663 $auto$alumacc.cc:474:replace_alu$7261.C[20]
.sym 39664 $false
.sym 39665 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[19]
.sym 39666 $false
.sym 39667 $auto$alumacc.cc:474:replace_alu$7261.C[19]
.sym 39669 $auto$alumacc.cc:474:replace_alu$7261.C[21]
.sym 39670 $false
.sym 39671 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[20]
.sym 39672 $false
.sym 39673 $auto$alumacc.cc:474:replace_alu$7261.C[20]
.sym 39675 $auto$alumacc.cc:474:replace_alu$7261.C[22]
.sym 39676 $false
.sym 39677 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[21]
.sym 39678 $false
.sym 39679 $auto$alumacc.cc:474:replace_alu$7261.C[21]
.sym 39681 $auto$alumacc.cc:474:replace_alu$7261.C[23]
.sym 39682 $false
.sym 39683 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[22]
.sym 39684 $false
.sym 39685 $auto$alumacc.cc:474:replace_alu$7261.C[22]
.sym 39687 $auto$alumacc.cc:474:replace_alu$7261.C[24]
.sym 39688 $false
.sym 39689 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[23]
.sym 39690 $false
.sym 39691 $auto$alumacc.cc:474:replace_alu$7261.C[23]
.sym 39695 $abc$61060$new_n5756_
.sym 39696 $abc$61060$new_n5744_
.sym 39697 $abc$61060$new_n5728_
.sym 39700 $abc$61060$new_n5736_
.sym 39701 $abc$61060$new_n5724_
.sym 39702 $abc$61060$new_n5732_
.sym 39731 $auto$alumacc.cc:474:replace_alu$7261.C[24]
.sym 39768 $auto$alumacc.cc:474:replace_alu$7261.C[25]
.sym 39769 $false
.sym 39770 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[24]
.sym 39771 $false
.sym 39772 $auto$alumacc.cc:474:replace_alu$7261.C[24]
.sym 39774 $auto$alumacc.cc:474:replace_alu$7261.C[26]
.sym 39775 $false
.sym 39776 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[25]
.sym 39777 $false
.sym 39778 $auto$alumacc.cc:474:replace_alu$7261.C[25]
.sym 39780 $auto$alumacc.cc:474:replace_alu$7261.C[27]
.sym 39781 $false
.sym 39782 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[26]
.sym 39783 $false
.sym 39784 $auto$alumacc.cc:474:replace_alu$7261.C[26]
.sym 39786 $auto$alumacc.cc:474:replace_alu$7261.C[28]
.sym 39787 $false
.sym 39788 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[27]
.sym 39789 $false
.sym 39790 $auto$alumacc.cc:474:replace_alu$7261.C[27]
.sym 39792 $auto$alumacc.cc:474:replace_alu$7261.C[29]
.sym 39793 $false
.sym 39794 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[28]
.sym 39795 $false
.sym 39796 $auto$alumacc.cc:474:replace_alu$7261.C[28]
.sym 39798 $auto$alumacc.cc:474:replace_alu$7261.C[30]
.sym 39799 $false
.sym 39800 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[29]
.sym 39801 $false
.sym 39802 $auto$alumacc.cc:474:replace_alu$7261.C[29]
.sym 39805 $abc$61060$new_n5776_
.sym 39806 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[30]
.sym 39807 $abc$61060$new_n5652_
.sym 39808 $auto$alumacc.cc:474:replace_alu$7261.C[30]
.sym 39811 $false
.sym 39812 $abc$61060$new_n5716_
.sym 39813 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[16]
.sym 39814 $abc$61060$new_n5652_
.sym 39815 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 39816 clk_16mhz$2$2
.sym 39817 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 39820 $abc$61060$new_n5776_
.sym 39904 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[30]
.sym 39905 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 39906 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[29]
.sym 39907 $abc$61060$new_n5654_
.sym 40109 $false
.sym 40453 soc.simpleuart.recv_state[2]
.sym 40454 soc.simpleuart.recv_state[3]
.sym 40457 soc.simpleuart.recv_state[1]
.sym 40525 $false
.sym 40526 $abc$61060$new_n5114_
.sym 40527 uart_in$2
.sym 40528 soc.simpleuart.recv_state[0]
.sym 40531 $false
.sym 40532 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45026[1]_new_inv_
.sym 40533 $abc$61060$new_n5114_
.sym 40534 soc.simpleuart.recv_state[2]
.sym 40537 soc.simpleuart.recv_state[3]
.sym 40538 soc.simpleuart.recv_state[1]
.sym 40539 soc.simpleuart.recv_state[2]
.sym 40540 soc.simpleuart.recv_state[0]
.sym 40543 $false
.sym 40544 $false
.sym 40545 soc.simpleuart.recv_state[1]
.sym 40546 soc.simpleuart.recv_state[0]
.sym 40549 $false
.sym 40550 $false
.sym 40551 soc.simpleuart.recv_state[3]
.sym 40552 soc.simpleuart.recv_state[1]
.sym 40555 $abc$61060$auto$alumacc.cc:491:replace_alu$7181[31]
.sym 40556 $abc$61060$new_n5114_
.sym 40557 soc.simpleuart.recv_state[0]
.sym 40558 soc.simpleuart.recv_state[2]
.sym 40561 soc.simpleuart.recv_state[0]
.sym 40562 $abc$61060$new_n5114_
.sym 40563 $abc$61060$auto$alumacc.cc:491:replace_alu$7181[31]
.sym 40564 soc.simpleuart.recv_state[2]
.sym 40567 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$30704_new_
.sym 40568 $abc$61060$new_n7527_
.sym 40569 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45229[1]_new_
.sym 40570 soc.simpleuart.recv_state[0]
.sym 40571 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45215
.sym 40572 clk_16mhz$2$2
.sym 40573 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 40576 $auto$alumacc.cc:474:replace_alu$7344.C[2]
.sym 40577 soc.simpleuart.send_bitcnt[3]
.sym 40648 $false
.sym 40649 $false
.sym 40650 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45229[1]_new_
.sym 40651 $abc$61060$auto$rtlil.cc:1875:Or$7177_new_inv_
.sym 40654 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$45484[1]_new_inv_
.sym 40655 $abc$61060$auto$alumacc.cc:491:replace_alu$7186[31]
.sym 40656 $abc$61060$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$154_Y_new_
.sym 40657 $abc$61060$auto$rtlil.cc:1847:ReduceAnd$7192_new_
.sym 40660 $false
.sym 40661 $false
.sym 40662 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45026[1]_new_inv_
.sym 40663 $abc$61060$auto$rtlil.cc:1875:Or$7177_new_inv_
.sym 40672 $false
.sym 40673 $false
.sym 40674 resetn$2
.sym 40675 $abc$61060$new_n5112_
.sym 40678 $false
.sym 40679 $false
.sym 40680 $false
.sym 40681 soc.simpleuart.cfg_divider[19]
.sym 40684 $false
.sym 40685 $false
.sym 40686 $false
.sym 40687 soc.simpleuart.cfg_divider[23]
.sym 40690 $false
.sym 40691 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45026[1]_new_inv_
.sym 40692 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$30704_new_
.sym 40693 $abc$61060$new_n5112_
.sym 40698 $abc$61060$new_n4094_
.sym 40701 $abc$61060$new_n4424_
.sym 40702 $abc$61060$new_n4392_
.sym 40703 $abc$61060$new_n4497_
.sym 40771 $false
.sym 40772 $false
.sym 40773 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45026[1]_new_inv_
.sym 40774 $abc$61060$auto$rtlil.cc:1875:Or$7177_new_inv_
.sym 40777 soc.simpleuart.cfg_divider[5]
.sym 40778 $abc$61060$new_n4001_
.sym 40779 $abc$61060$new_n4059_
.sym 40780 $abc$61060$soc.simpleuart_reg_dat_do[5]_new_inv_
.sym 40783 $false
.sym 40784 resetn$2
.sym 40785 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45229[1]_new_
.sym 40786 $abc$61060$auto$rtlil.cc:1875:Or$7177_new_inv_
.sym 40795 $false
.sym 40796 $false
.sym 40797 $false
.sym 40798 soc.simpleuart.cfg_divider[29]
.sym 40801 $false
.sym 40802 $false
.sym 40803 resetn$2
.sym 40804 $abc$61060$new_n5120_
.sym 40807 $false
.sym 40808 $false
.sym 40809 soc.ram_ready
.sym 40810 soc.memory.rdata[27]
.sym 40820 $abc$61060$soc.simpleuart_reg_dat_do[1]_new_inv_
.sym 40823 $abc$61060$new_n4069_
.sym 40824 $abc$61060$new_n4372_
.sym 40826 $abc$61060$new_n4319_
.sym 40827 $abc$61060$soc.simpleuart_reg_dat_do[0]_new_inv_
.sym 40894 $false
.sym 40895 $false
.sym 40896 $false
.sym 40897 soc.simpleuart.cfg_divider[30]
.sym 40906 $false
.sym 40907 $false
.sym 40908 soc.simpleuart.recv_buf_valid
.sym 40909 soc.simpleuart.recv_buf_data[5]
.sym 40912 $false
.sym 40913 $false
.sym 40914 soc.simpleuart.recv_buf_valid
.sym 40915 soc.simpleuart.recv_buf_data[3]
.sym 40930 $false
.sym 40931 $false
.sym 40932 soc.ram_ready
.sym 40933 soc.memory.rdata[29]
.sym 40936 $false
.sym 40937 $false
.sym 40938 resetn$2
.sym 40939 $abc$61060$new_n5078_
.sym 40944 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[30]_new_
.sym 40945 $abc$61060$soc.simpleuart_reg_dat_do[4]_new_inv_
.sym 40946 $abc$61060$soc.simpleuart_reg_dat_do[7]_new_inv_
.sym 40947 $abc$61060$new_n4302_
.sym 40949 $abc$61060$new_n4336_
.sym 41017 $abc$61060$new_n4443_
.sym 41018 $abc$61060$new_n4058_
.sym 41019 soc.simpleuart.cfg_divider[27]
.sym 41020 $abc$61060$new_n4001_
.sym 41023 $false
.sym 41024 $false
.sym 41025 soc.simpleuart.recv_buf_valid
.sym 41026 soc.simpleuart.recv_buf_data[2]
.sym 41029 $abc$61060$new_n4286_
.sym 41030 $abc$61060$new_n4058_
.sym 41031 soc.simpleuart.cfg_divider[28]
.sym 41032 $abc$61060$new_n4001_
.sym 41035 $false
.sym 41036 soc.ram_ready
.sym 41037 $abc$61060$new_n4059_
.sym 41038 soc.simpleuart.recv_buf_valid
.sym 41041 $false
.sym 41042 $false
.sym 41043 soc.ram_ready
.sym 41044 soc.memory.rdata[28]
.sym 41047 $abc$61060$new_n4405_
.sym 41048 $abc$61060$new_n4058_
.sym 41049 soc.simpleuart.cfg_divider[29]
.sym 41050 $abc$61060$new_n4001_
.sym 41053 soc.simpleuart.recv_pattern[4]
.sym 41054 $false
.sym 41055 $false
.sym 41056 $false
.sym 41059 soc.simpleuart.recv_pattern[2]
.sym 41060 $false
.sym 41061 $false
.sym 41062 $false
.sym 41063 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45036
.sym 41064 clk_16mhz$2$2
.sym 41065 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 41066 $abc$61060$new_n4488_
.sym 41067 $abc$61060$new_n4389_
.sym 41068 $abc$61060$new_n4432_
.sym 41069 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[26]_new_
.sym 41070 soc.simpleuart.cfg_divider[30]
.sym 41071 soc.simpleuart.cfg_divider[31]
.sym 41072 soc.simpleuart.cfg_divider[26]
.sym 41140 $false
.sym 41141 $false
.sym 41142 soc.ram_ready
.sym 41143 soc.memory.rdata[25]
.sym 41146 $false
.sym 41147 soc.ram_ready
.sym 41148 soc.memory.rdata[24]
.sym 41149 $abc$61060$new_n8164_
.sym 41152 $abc$61060$new_n4059_
.sym 41153 soc.simpleuart.recv_buf_valid
.sym 41154 soc.simpleuart.cfg_divider[24]
.sym 41155 $abc$61060$new_n4001_
.sym 41164 $abc$61060$new_n4576_
.sym 41165 $abc$61060$new_n4058_
.sym 41166 soc.simpleuart.cfg_divider[25]
.sym 41167 $abc$61060$new_n4001_
.sym 41170 soc.cpu.mem_wdata[10]
.sym 41171 $false
.sym 41172 $false
.sym 41173 $false
.sym 41176 soc.cpu.mem_wdata[12]
.sym 41177 $false
.sym 41178 $false
.sym 41179 $false
.sym 41182 soc.cpu.mem_wdata[11]
.sym 41183 $false
.sym 41184 $false
.sym 41185 $false
.sym 41186 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44799
.sym 41187 clk_16mhz$2$2
.sym 41188 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 41189 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][2]_new_inv_
.sym 41190 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][6]_new_inv_
.sym 41191 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][6]_new_inv_
.sym 41192 $abc$61060$new_n6624_
.sym 41193 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][4]_new_inv_
.sym 41194 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][8]_new_inv_
.sym 41195 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][4]_new_inv_
.sym 41196 $abc$61060$new_n8239_
.sym 41263 $false
.sym 41264 soc.cpu.reg_op2[3]
.sym 41265 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][10]_new_inv_
.sym 41266 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][18]_new_inv_
.sym 41269 $false
.sym 41270 soc.cpu.reg_op2[1]
.sym 41271 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][22]_new_inv_
.sym 41272 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][24]_new_inv_
.sym 41275 $false
.sym 41276 soc.cpu.reg_op2[2]
.sym 41277 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][22]_new_inv_
.sym 41278 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][26]_new_inv_
.sym 41281 soc.cpu.reg_op2[4]
.sym 41282 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][26]_new_
.sym 41283 soc.cpu.reg_op2[3]
.sym 41284 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][10]_new_inv_
.sym 41293 $abc$61060$new_n4254_
.sym 41294 $abc$61060$new_n4058_
.sym 41295 soc.simpleuart.cfg_divider[12]
.sym 41296 $abc$61060$new_n4001_
.sym 41299 $false
.sym 41300 soc.cpu.reg_op2[2]
.sym 41301 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][18]_new_inv_
.sym 41302 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][22]_new_inv_
.sym 41305 $false
.sym 41306 soc.cpu.reg_op2[3]
.sym 41307 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][18]_new_inv_
.sym 41308 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 41312 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][12]_new_inv_
.sym 41313 $abc$61060$new_n8243_
.sym 41314 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][14]_new_inv_
.sym 41315 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][8]_new_inv_
.sym 41316 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][10]_new_inv_
.sym 41317 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][14]_new_inv_
.sym 41318 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][10]_new_inv_
.sym 41319 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][2]_new_
.sym 41386 $false
.sym 41387 $false
.sym 41388 soc.ram_ready
.sym 41389 soc.memory.rdata[12]
.sym 41392 $false
.sym 41393 soc.cpu.reg_op2[0]
.sym 41394 soc.cpu.reg_op1[19]
.sym 41395 soc.cpu.reg_op1[18]
.sym 41398 $false
.sym 41399 soc.cpu.reg_op2[1]
.sym 41400 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][18]_new_inv_
.sym 41401 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][20]_new_inv_
.sym 41404 $false
.sym 41405 soc.cpu.reg_op2[0]
.sym 41406 soc.cpu.reg_op1[23]
.sym 41407 soc.cpu.reg_op1[22]
.sym 41410 $false
.sym 41411 soc.cpu.reg_op2[1]
.sym 41412 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][16]_new_inv_
.sym 41413 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][18]_new_inv_
.sym 41416 $false
.sym 41417 soc.cpu.reg_op2[2]
.sym 41418 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][16]_new_inv_
.sym 41419 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][20]_new_inv_
.sym 41422 $false
.sym 41423 soc.cpu.reg_op2[0]
.sym 41424 soc.cpu.reg_op1[21]
.sym 41425 soc.cpu.reg_op1[20]
.sym 41428 $false
.sym 41429 soc.cpu.reg_op2[1]
.sym 41430 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][20]_new_inv_
.sym 41431 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][22]_new_inv_
.sym 41435 $abc$61060$new_n6567_
.sym 41436 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][23]_new_inv_
.sym 41437 $abc$61060$new_n6726_
.sym 41438 $abc$61060$new_n6664_
.sym 41439 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][16]_new_inv_
.sym 41440 $abc$61060$new_n6694_
.sym 41441 $abc$61060$new_n6748_
.sym 41442 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[10]_new_
.sym 41509 soc.cpu.reg_op2[4]
.sym 41510 soc.cpu.reg_op2[3]
.sym 41511 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][22]_new_
.sym 41512 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 41515 $abc$61060$new_n6574_
.sym 41516 soc.cpu.reg_op2[2]
.sym 41517 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][18]_new_inv_
.sym 41518 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][14]_new_inv_
.sym 41521 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 41522 $abc$61060$new_n6695_
.sym 41523 $abc$61060$new_n6694_
.sym 41524 $abc$61060$new_n6691_
.sym 41527 soc.cpu.reg_op2[4]
.sym 41528 soc.cpu.reg_op2[3]
.sym 41529 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][14]_new_inv_
.sym 41530 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][22]_new_
.sym 41533 $false
.sym 41534 soc.cpu.reg_op2[2]
.sym 41535 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][16]_new_inv_
.sym 41536 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][12]_new_inv_
.sym 41539 $abc$61060$new_n6793_
.sym 41540 $abc$61060$new_n6794_
.sym 41541 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][14]_new_inv_
.sym 41542 $abc$61060$new_n6574_
.sym 41545 $abc$61060$new_n5399_
.sym 41546 soc.cpu.reg_op2[2]
.sym 41547 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][18]_new_inv_
.sym 41548 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][14]_new_inv_
.sym 41551 $abc$61060$new_n5399_
.sym 41552 soc.cpu.reg_op2[2]
.sym 41553 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][16]_new_inv_
.sym 41554 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][12]_new_inv_
.sym 41558 $abc$61060$new_n6574_
.sym 41559 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][24]_new_
.sym 41560 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[13]_new_
.sym 41561 $abc$61060$new_n8240_
.sym 41562 $abc$61060$new_n6720_
.sym 41563 $abc$61060$new_n6721_
.sym 41564 $abc$61060$new_n6564_
.sym 41565 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[5]_new_
.sym 41632 soc.cpu.reg_op2[3]
.sym 41633 soc.cpu.reg_op2[4]
.sym 41634 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][14]_new_inv_
.sym 41635 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][22]_new_
.sym 41638 $abc$61060$new_n4411_
.sym 41639 $abc$61060$new_n4058_
.sym 41640 soc.simpleuart.cfg_divider[13]
.sym 41641 $abc$61060$new_n4001_
.sym 41644 soc.cpu.reg_op2[4]
.sym 41645 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 41646 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][18]_new_inv_
.sym 41647 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][2]_new_
.sym 41650 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 41651 $abc$61060$new_n8240_
.sym 41652 soc.cpu.reg_op2[4]
.sym 41653 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][16]_new_inv_
.sym 41656 $false
.sym 41657 $false
.sym 41658 soc.ram_ready
.sym 41659 soc.memory.rdata[13]
.sym 41662 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 41663 $abc$61060$new_n6709_
.sym 41664 soc.cpu.reg_op2[4]
.sym 41665 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][23]_new_inv_
.sym 41668 $false
.sym 41669 soc.cpu.reg_op2[3]
.sym 41670 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][8]_new_inv_
.sym 41671 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][16]_new_inv_
.sym 41674 $abc$61060$new_n6702_
.sym 41675 $abc$61060$new_n6701_
.sym 41676 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[6]_new_
.sym 41677 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[6]_new_
.sym 41678 $true
.sym 41679 clk_16mhz$2$2
.sym 41680 $false
.sym 41681 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[22]_new_
.sym 41682 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[31]_new_
.sym 41683 $abc$61060$new_n6816_
.sym 41684 $abc$61060$new_n6949_
.sym 41685 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[6]_new_
.sym 41686 $abc$61060$new_n8254_
.sym 41687 soc.cpu.alu_out_q[19]
.sym 41688 soc.cpu.alu_out_q[29]
.sym 41755 $abc$61060$new_n6897_
.sym 41756 $abc$61060$new_n6816_
.sym 41757 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][23]_new_inv_
.sym 41758 soc.cpu.reg_op2[4]
.sym 41761 $false
.sym 41762 $abc$61060$new_n6816_
.sym 41763 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][18]_new_inv_
.sym 41764 soc.cpu.reg_op2[4]
.sym 41767 $false
.sym 41768 $abc$61060$new_n6816_
.sym 41769 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][16]_new_inv_
.sym 41770 soc.cpu.reg_op2[4]
.sym 41773 $abc$61060$new_n5399_
.sym 41774 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_
.sym 41775 $abc$61060$new_n6848_
.sym 41776 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][19]_new_inv_
.sym 41779 soc.cpu.reg_op2[4]
.sym 41780 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][28]_new_
.sym 41781 soc.cpu.reg_op2[3]
.sym 41782 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][12]_new_inv_
.sym 41785 $abc$61060$new_n6929_
.sym 41786 $abc$61060$new_n6933_
.sym 41787 $abc$61060$new_n6932_
.sym 41788 $abc$61060$new_n6816_
.sym 41791 $abc$61060$new_n6770_
.sym 41792 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 41793 $abc$61060$new_n6768_
.sym 41794 $abc$61060$new_n6778_
.sym 41797 $abc$61060$new_n6883_
.sym 41798 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[22]_new_
.sym 41799 $abc$61060$new_n6886_
.sym 41800 $abc$61060$new_n6816_
.sym 41801 $true
.sym 41802 clk_16mhz$2$2
.sym 41803 $false
.sym 41804 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][25]_new_inv_
.sym 41805 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[24]_new_
.sym 41806 $abc$61060$new_n6826_
.sym 41807 $abc$61060$new_n6910_
.sym 41808 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[11]_new_
.sym 41809 soc.cpu.alu_out_q[11]
.sym 41810 soc.cpu.alu_out_q[25]
.sym 41811 soc.cpu.alu_out_q[17]
.sym 41878 $false
.sym 41879 $false
.sym 41880 $abc$61060$new_n6540_
.sym 41881 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][19]_new_
.sym 41884 $false
.sym 41885 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][19]_new_
.sym 41886 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][11]_new_inv_
.sym 41887 soc.cpu.reg_op2[4]
.sym 41890 $abc$61060$new_n6908_
.sym 41891 soc.cpu.reg_op2[3]
.sym 41892 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][3]_new_
.sym 41893 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][11]_new_inv_
.sym 41896 $abc$61060$new_n6776_
.sym 41897 $abc$61060$new_n6775_
.sym 41898 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][28]_new_inv_
.sym 41899 $abc$61060$new_n6540_
.sym 41902 $false
.sym 41903 $false
.sym 41904 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][3]_new_
.sym 41905 soc.cpu.reg_op2[3]
.sym 41908 $abc$61060$new_n6657_
.sym 41909 $abc$61060$new_n6656_
.sym 41910 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[3]_new_
.sym 41911 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[3]_new_
.sym 41914 $false
.sym 41915 $abc$61060$new_n6795_
.sym 41916 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 41917 $abc$61060$soc.cpu.alu_shr[14]_new_inv_
.sym 41920 $false
.sym 41921 $false
.sym 41922 $abc$61060$new_n6928_
.sym 41923 $abc$61060$new_n6937_
.sym 41924 $true
.sym 41925 clk_16mhz$2$2
.sym 41926 $false
.sym 41927 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[7]_new_
.sym 41928 $abc$61060$new_n6969_
.sym 41929 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[23]_new_inv_
.sym 41930 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][29]_new_inv_
.sym 41931 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][3]_new_
.sym 41932 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][5]_new_inv_
.sym 41933 soc.cpu.alu_out_q[31]
.sym 41934 soc.cpu.alu_out_q[15]
.sym 42001 $abc$61060$new_n6920_
.sym 42002 $abc$61060$new_n6923_
.sym 42003 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][26]_new_inv_
.sym 42004 $abc$61060$new_n6908_
.sym 42007 $false
.sym 42008 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][2]_new_
.sym 42009 $abc$61060$new_n6540_
.sym 42010 soc.cpu.reg_op2[3]
.sym 42013 $false
.sym 42014 soc.cpu.reg_op2[3]
.sym 42015 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][2]_new_
.sym 42016 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][10]_new_inv_
.sym 42019 $false
.sym 42020 $abc$61060$new_n6842_
.sym 42021 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[18]_new_
.sym 42022 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[18]_new_
.sym 42025 $false
.sym 42026 $abc$61060$new_n6744_
.sym 42027 $abc$61060$new_n6540_
.sym 42028 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][26]_new_inv_
.sym 42031 $abc$61060$new_n6919_
.sym 42032 $abc$61060$new_n6816_
.sym 42033 soc.cpu.reg_op2[4]
.sym 42034 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][26]_new_
.sym 42037 $abc$61060$new_n6939_
.sym 42038 $abc$61060$new_n6816_
.sym 42039 soc.cpu.reg_op2[4]
.sym 42040 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][28]_new_
.sym 42043 $abc$61060$new_n6633_
.sym 42044 $abc$61060$new_n6632_
.sym 42045 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[2]_new_
.sym 42046 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[2]_new_
.sym 42047 $true
.sym 42048 clk_16mhz$2$2
.sym 42049 $false
.sym 42050 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[21]_new_inv_
.sym 42051 $abc$61060$new_n6907_
.sym 42052 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[16]_new_
.sym 42053 $abc$61060$new_n6818_
.sym 42054 soc.cpu.alu_out_q[5]
.sym 42055 soc.cpu.alu_out_q[21]
.sym 42056 soc.cpu.alu_out_q[24]
.sym 42057 soc.cpu.alu_out_q[9]
.sym 42124 $abc$61060$new_n5397_
.sym 42125 $abc$61060$new_n5396_
.sym 42126 soc.cpu.reg_op2[30]
.sym 42127 soc.cpu.reg_op2[31]
.sym 42130 soc.cpu.reg_op2[26]
.sym 42131 soc.cpu.reg_op2[27]
.sym 42132 soc.cpu.reg_op2[28]
.sym 42133 soc.cpu.reg_op2[29]
.sym 42136 $abc$61060$new_n5400_
.sym 42137 $abc$61060$new_n5399_
.sym 42138 soc.cpu.reg_op2[6]
.sym 42139 soc.cpu.reg_op2[9]
.sym 42142 soc.cpu.reg_op2[0]
.sym 42143 soc.cpu.reg_op2[5]
.sym 42144 soc.cpu.reg_op2[7]
.sym 42145 soc.cpu.reg_op2[8]
.sym 42148 $false
.sym 42149 soc.cpu.reg_op2[3]
.sym 42150 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][4]_new_inv_
.sym 42151 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][12]_new_inv_
.sym 42154 $false
.sym 42155 $abc$61060$new_n6737_
.sym 42156 $abc$61060$new_n6736_
.sym 42157 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[9]_new_
.sym 42160 $abc$61060$new_n6944_
.sym 42161 $abc$61060$new_n6940_
.sym 42162 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][28]_new_inv_
.sym 42163 $abc$61060$new_n6908_
.sym 42166 $abc$61060$new_n6862_
.sym 42167 soc.cpu.reg_op2[4]
.sym 42168 soc.cpu.reg_op2[3]
.sym 42169 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][4]_new_inv_
.sym 42173 soc.cpu.next_pc[4]
.sym 42174 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[10]_new_
.sym 42175 $abc$61060$new_n5690_
.sym 42176 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][8]_new_inv_
.sym 42177 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[8]_new_
.sym 42178 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[3]_new_inv_
.sym 42179 soc.cpu.alu_out_q[8]
.sym 42247 $false
.sym 42248 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 42249 soc.cpu.reg_out[10]
.sym 42250 soc.cpu.reg_next_pc[10]
.sym 42253 $false
.sym 42254 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 42255 soc.cpu.reg_out[12]
.sym 42256 soc.cpu.reg_next_pc[12]
.sym 42259 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 42260 soc.cpu.latched_stalu
.sym 42261 soc.cpu.alu_out_q[12]
.sym 42262 soc.cpu.reg_out[12]
.sym 42265 $false
.sym 42266 soc.cpu.reg_op2[2]
.sym 42267 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][4]_new_inv_
.sym 42268 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][0]_new_
.sym 42277 $false
.sym 42278 $false
.sym 42279 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][0]_new_
.sym 42280 soc.cpu.reg_op2[2]
.sym 42283 $abc$61060$new_n6529_
.sym 42284 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[0]_new_inv_
.sym 42285 soc.cpu.is_compare
.sym 42286 $abc$61060$soc.cpu.alu_out_0_new_inv_
.sym 42289 $false
.sym 42290 $abc$61060$new_n6889_
.sym 42291 $abc$61060$new_n8260_
.sym 42292 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[23]_new_inv_
.sym 42293 $true
.sym 42294 clk_16mhz$2$2
.sym 42295 $false
.sym 42296 $abc$61060$new_n5682_
.sym 42297 soc.cpu.next_pc[31]
.sym 42298 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[8]_new_
.sym 42299 $abc$61060$new_n5702_
.sym 42300 soc.cpu.next_pc[5]
.sym 42301 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[13]_new_
.sym 42302 $abc$61060$new_n5670_
.sym 42303 $abc$61060$new_n5710_
.sym 42370 $false
.sym 42371 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 42372 soc.cpu.reg_out[3]
.sym 42373 soc.cpu.reg_next_pc[3]
.sym 42376 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 42377 soc.cpu.latched_stalu
.sym 42378 soc.cpu.alu_out_q[28]
.sym 42379 soc.cpu.reg_out[28]
.sym 42382 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 42383 soc.cpu.latched_stalu
.sym 42384 soc.cpu.alu_out_q[28]
.sym 42385 soc.cpu.reg_out[28]
.sym 42388 $false
.sym 42389 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 42390 soc.cpu.reg_out[8]
.sym 42391 soc.cpu.reg_next_pc[8]
.sym 42394 $false
.sym 42395 soc.cpu.latched_stalu
.sym 42396 soc.cpu.alu_out_q[18]
.sym 42397 soc.cpu.reg_out[18]
.sym 42400 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 42401 soc.cpu.latched_stalu
.sym 42402 soc.cpu.alu_out_q[3]
.sym 42403 soc.cpu.reg_out[3]
.sym 42406 $false
.sym 42407 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 42408 soc.cpu.reg_out[13]
.sym 42409 soc.cpu.reg_next_pc[13]
.sym 42419 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[31]_new_
.sym 42420 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[9]
.sym 42421 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15981_Y_new_inv_
.sym 42422 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[4]
.sym 42423 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[30]
.sym 42424 $abc$61060$new_n5746_
.sym 42425 $abc$61060$new_n5774_
.sym 42426 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[12]
.sym 42493 $false
.sym 42494 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 42495 soc.cpu.reg_out[22]
.sym 42496 soc.cpu.reg_next_pc[22]
.sym 42499 $false
.sym 42500 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 42501 soc.cpu.reg_out[11]
.sym 42502 soc.cpu.reg_next_pc[11]
.sym 42505 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 42506 soc.cpu.latched_stalu
.sym 42507 soc.cpu.alu_out_q[6]
.sym 42508 soc.cpu.reg_out[6]
.sym 42511 $false
.sym 42512 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[27]_new_
.sym 42513 soc.cpu.irq_state[0]
.sym 42514 soc.cpu.reg_next_pc[27]
.sym 42517 $false
.sym 42518 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 42519 soc.cpu.reg_out[27]
.sym 42520 soc.cpu.reg_next_pc[27]
.sym 42523 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 42524 soc.cpu.latched_stalu
.sym 42525 soc.cpu.alu_out_q[27]
.sym 42526 soc.cpu.reg_out[27]
.sym 42529 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 42530 soc.cpu.latched_stalu
.sym 42531 soc.cpu.alu_out_q[6]
.sym 42532 soc.cpu.reg_out[6]
.sym 42535 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 42536 soc.cpu.latched_stalu
.sym 42537 soc.cpu.alu_out_q[27]
.sym 42538 soc.cpu.reg_out[27]
.sym 42542 $abc$61060$new_n5750_
.sym 42543 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[21]_new_
.sym 42544 soc.cpu.next_pc[2]
.sym 42545 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[25]_new_
.sym 42546 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[23]
.sym 42547 $abc$61060$new_n5734_
.sym 42548 $abc$61060$new_n5694_
.sym 42549 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[17]_new_
.sym 42616 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 42617 soc.cpu.latched_stalu
.sym 42618 soc.cpu.alu_out_q[22]
.sym 42619 soc.cpu.reg_out[22]
.sym 42622 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 42623 soc.cpu.latched_stalu
.sym 42624 soc.cpu.alu_out_q[23]
.sym 42625 soc.cpu.reg_out[23]
.sym 42628 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 42629 soc.cpu.latched_stalu
.sym 42630 soc.cpu.alu_out_q[23]
.sym 42631 soc.cpu.reg_out[23]
.sym 42634 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 42635 soc.cpu.latched_stalu
.sym 42636 soc.cpu.alu_out_q[22]
.sym 42637 soc.cpu.reg_out[22]
.sym 42640 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28447_new_inv_
.sym 42641 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[27]_new_
.sym 42642 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 42643 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[27]
.sym 42646 $false
.sym 42647 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 42648 soc.cpu.reg_out[21]
.sym 42649 soc.cpu.reg_next_pc[21]
.sym 42652 $false
.sym 42653 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 42654 soc.cpu.reg_out[19]
.sym 42655 soc.cpu.reg_next_pc[19]
.sym 42658 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 42659 soc.cpu.latched_stalu
.sym 42660 soc.cpu.alu_out_q[17]
.sym 42661 soc.cpu.reg_out[17]
.sym 42665 $abc$61060$new_n5726_
.sym 42667 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[29]_new_
.sym 42668 $abc$61060$new_n5658_
.sym 42669 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28379_new_inv_
.sym 42670 soc.cpu.cpuregs.wdata[10]
.sym 42671 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[2]_new_
.sym 42672 $abc$61060$new_n5766_
.sym 42739 $false
.sym 42740 $abc$61060$new_n5698_
.sym 42741 soc.cpu.reg_next_pc[12]
.sym 42742 $abc$61060$new_n5646_
.sym 42745 soc.cpu.irq_state[1]
.sym 42746 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[23]_new_
.sym 42747 soc.cpu.reg_next_pc[23]
.sym 42748 soc.cpu.irq_state[0]
.sym 42751 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28431_new_inv_
.sym 42752 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[23]_new_
.sym 42753 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 42754 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[23]
.sym 42757 $false
.sym 42758 $abc$61060$new_n5738_
.sym 42759 soc.cpu.reg_next_pc[22]
.sym 42760 $abc$61060$new_n5646_
.sym 42763 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28427_new_inv_
.sym 42764 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[22]_new_
.sym 42765 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 42766 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[22]
.sym 42769 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 42770 soc.cpu.latched_stalu
.sym 42771 soc.cpu.alu_out_q[7]
.sym 42772 soc.cpu.reg_out[7]
.sym 42775 $false
.sym 42776 $abc$61060$new_n5662_
.sym 42777 soc.cpu.reg_next_pc[3]
.sym 42778 $abc$61060$new_n5646_
.sym 42781 soc.cpu.irq_state[1]
.sym 42782 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[22]_new_
.sym 42783 soc.cpu.reg_next_pc[22]
.sym 42784 soc.cpu.irq_state[0]
.sym 42788 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28439_new_inv_
.sym 42789 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28407_new_inv_
.sym 42790 $abc$61060$new_n7068_
.sym 42791 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28463_new_inv_
.sym 42792 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[14]
.sym 42793 soc.cpu.cpuregs.wdata[17]
.sym 42794 soc.cpu.cpuregs.wdata[25]
.sym 42795 soc.cpu.cpuregs.wdata[31]
.sym 42862 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 42863 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 42864 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[1]
.sym 42865 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[1]
.sym 42868 soc.cpu.irq_state[1]
.sym 42869 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[28]_new_
.sym 42870 soc.cpu.reg_next_pc[28]
.sym 42871 soc.cpu.irq_state[0]
.sym 42874 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28451_new_inv_
.sym 42875 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[28]_new_
.sym 42876 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 42877 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[28]
.sym 42880 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 42881 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 42882 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[6]
.sym 42883 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[6]
.sym 42886 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 42887 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 42888 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[10]
.sym 42889 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[10]
.sym 42892 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 42893 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 42894 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[11]
.sym 42895 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[11]
.sym 42898 soc.cpu.cpuregs.wdata[17]
.sym 42899 $false
.sym 42900 $false
.sym 42901 $false
.sym 42904 soc.cpu.cpuregs.wdata[26]
.sym 42905 $false
.sym 42906 $false
.sym 42907 $false
.sym 42908 $true
.sym 42909 clk_16mhz$2$2
.sym 42910 $false
.sym 42911 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[28]
.sym 42912 $abc$61060$new_n5686_
.sym 42913 soc.cpu.next_pc[9]
.sym 42914 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28443_new_inv_
.sym 42915 soc.cpu.cpuregs.wdata[26]
.sym 42916 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[9]_new_
.sym 42917 soc.cpu.cpuregs_rs1[19]
.sym 42918 soc.cpu.reg_op2[27]
.sym 42985 $abc$61060$new_n6980_
.sym 42986 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 42987 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[11]
.sym 42988 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[11]
.sym 42991 $false
.sym 42992 $false
.sym 42993 $abc$61060$new_n7116_
.sym 42994 $abc$61060$new_n7115_
.sym 42997 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 42998 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 42999 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[12]
.sym 43000 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[12]
.sym 43003 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 43004 soc.cpu.latched_stalu
.sym 43005 soc.cpu.alu_out_q[26]
.sym 43006 soc.cpu.reg_out[26]
.sym 43009 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 43010 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[17]_new_inv_
.sym 43011 soc.cpu.reg_next_pc[18]
.sym 43012 soc.cpu.irq_state[0]
.sym 43015 soc.cpu.cpuregs.wdata[28]
.sym 43016 $false
.sym 43017 $false
.sym 43018 $false
.sym 43021 soc.cpu.cpuregs.wdata[27]
.sym 43022 $false
.sym 43023 $false
.sym 43024 $false
.sym 43027 soc.cpu.cpuregs.wdata[22]
.sym 43028 $false
.sym 43029 $false
.sym 43030 $false
.sym 43031 $true
.sym 43032 clk_16mhz$2$2
.sym 43033 $false
.sym 43034 $abc$61060$new_n7026_
.sym 43035 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[18]
.sym 43036 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[10]
.sym 43037 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[1]
.sym 43038 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[1]
.sym 43039 soc.cpu.reg_pc[15]
.sym 43040 soc.cpu.reg_next_pc[1]
.sym 43041 soc.cpu.reg_pc[2]
.sym 43108 $abc$61060$new_n6980_
.sym 43109 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 43110 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[1]
.sym 43111 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[1]
.sym 43114 $abc$61060$new_n6980_
.sym 43115 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 43116 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[12]
.sym 43117 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[12]
.sym 43120 $false
.sym 43121 soc.cpu.pcpi_div.outsign
.sym 43122 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2423$1075_Y[10]
.sym 43123 soc.cpu.pcpi_div.dividend[10]
.sym 43126 $abc$61060$new_n6980_
.sym 43127 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 43128 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[10]
.sym 43129 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[10]
.sym 43132 $abc$61060$new_n6980_
.sym 43133 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 43134 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[4]
.sym 43135 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[4]
.sym 43138 $abc$61060$new_n6980_
.sym 43139 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 43140 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[6]
.sym 43141 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[6]
.sym 43144 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 43145 soc.cpu.latched_stalu
.sym 43146 soc.cpu.alu_out_q[26]
.sym 43147 soc.cpu.reg_out[26]
.sym 43150 soc.cpu.cpuregs.wen
.sym 43151 $false
.sym 43152 $false
.sym 43153 $false
.sym 43154 $true
.sym 43155 clk_16mhz$2$2
.sym 43156 $abc$61060$auto$simplemap.cc:256:simplemap_eqne$20550
.sym 43157 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[3]
.sym 43158 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[7]
.sym 43159 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[24]
.sym 43160 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[20]
.sym 43161 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[8]
.sym 43162 $abc$61060$new_n5653_
.sym 43163 soc.cpu.reg_op2[30]
.sym 43164 soc.cpu.reg_op2[23]
.sym 43231 $false
.sym 43232 $abc$61060$new_n5742_
.sym 43233 soc.cpu.reg_next_pc[23]
.sym 43234 $abc$61060$new_n5646_
.sym 43237 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[3]
.sym 43238 soc.cpu.latched_rd[3]
.sym 43239 soc.cpu.latched_rd[4]
.sym 43240 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[4]
.sym 43243 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 43244 soc.cpu.irq_state[0]
.sym 43245 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[17]_new_inv_
.sym 43246 soc.cpu.reg_next_pc[18]
.sym 43249 $abc$61060$new_n4519_
.sym 43250 $abc$61060$new_n4379_
.sym 43251 soc.cpu.latched_rd[0]
.sym 43252 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[0]
.sym 43261 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[1]
.sym 43262 soc.cpu.latched_rd[1]
.sym 43263 soc.cpu.latched_rd[2]
.sym 43264 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[2]
.sym 43267 $false
.sym 43268 $false
.sym 43269 $false
.sym 43270 $false
.sym 43273 soc.cpu.mem_rdata_latched[12]
.sym 43274 $false
.sym 43275 $false
.sym 43276 $false
.sym 43277 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 43278 clk_16mhz$2$2
.sym 43279 $false
.sym 43280 soc.cpu.reg_pc[3]
.sym 43281 soc.cpu.reg_pc[5]
.sym 43282 soc.cpu.reg_pc[7]
.sym 43283 soc.cpu.reg_pc[1]
.sym 43284 soc.cpu.reg_pc[19]
.sym 43285 soc.cpu.reg_pc[6]
.sym 43286 soc.cpu.reg_pc[17]
.sym 43287 soc.cpu.reg_pc[4]
.sym 43354 $false
.sym 43355 $abc$61060$new_n5674_
.sym 43356 soc.cpu.reg_next_pc[6]
.sym 43357 $abc$61060$new_n5646_
.sym 43372 $false
.sym 43373 $abc$61060$new_n5718_
.sym 43374 soc.cpu.reg_next_pc[17]
.sym 43375 $abc$61060$new_n5646_
.sym 43384 $false
.sym 43385 $abc$61060$new_n5762_
.sym 43386 soc.cpu.reg_next_pc[28]
.sym 43387 $abc$61060$new_n5646_
.sym 43390 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[7]
.sym 43391 $false
.sym 43392 $false
.sym 43393 $false
.sym 43396 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[11]
.sym 43397 $false
.sym 43398 $false
.sym 43399 $false
.sym 43400 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 43401 clk_16mhz$2$2
.sym 43402 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 43403 $abc$61060$auto$alumacc.cc:474:replace_alu$7267.BB[0]
.sym 43404 $abc$61060$new_n5668_
.sym 43405 soc.cpu.reg_pc[11]
.sym 43406 soc.cpu.reg_pc[9]
.sym 43407 soc.cpu.reg_next_pc[0]
.sym 43408 soc.cpu.reg_pc[16]
.sym 43409 soc.cpu.reg_pc[23]
.sym 43410 soc.cpu.reg_next_pc[4]
.sym 43477 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[3]
.sym 43478 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 43479 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[2]
.sym 43480 $abc$61060$new_n5654_
.sym 43483 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[6]
.sym 43484 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 43485 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[5]
.sym 43486 $abc$61060$new_n5654_
.sym 43489 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[2]
.sym 43490 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 43491 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[1]
.sym 43492 $abc$61060$new_n5654_
.sym 43495 $false
.sym 43496 $abc$61060$new_n5758_
.sym 43497 soc.cpu.reg_next_pc[27]
.sym 43498 $abc$61060$new_n5646_
.sym 43501 $false
.sym 43502 $abc$61060$new_n5684_
.sym 43503 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[8]
.sym 43504 $abc$61060$new_n5652_
.sym 43507 $false
.sym 43508 $abc$61060$new_n5660_
.sym 43509 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[2]
.sym 43510 $abc$61060$new_n5652_
.sym 43513 $false
.sym 43514 $abc$61060$new_n5664_
.sym 43515 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[3]
.sym 43516 $abc$61060$new_n5652_
.sym 43519 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[12]
.sym 43520 $false
.sym 43521 $false
.sym 43522 $false
.sym 43523 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 43524 clk_16mhz$2$2
.sym 43525 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 43527 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[1]
.sym 43528 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[2]
.sym 43529 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[3]
.sym 43530 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[4]
.sym 43531 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[5]
.sym 43532 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[6]
.sym 43533 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[7]
.sym 43600 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[8]
.sym 43601 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 43602 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[7]
.sym 43603 $abc$61060$new_n5654_
.sym 43606 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[19]
.sym 43607 $false
.sym 43608 $false
.sym 43609 $false
.sym 43612 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[17]
.sym 43613 $false
.sym 43614 $false
.sym 43615 $false
.sym 43618 $false
.sym 43619 $abc$61060$new_n5692_
.sym 43620 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[10]
.sym 43621 $abc$61060$new_n5652_
.sym 43624 $false
.sym 43625 $abc$61060$new_n5688_
.sym 43626 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[9]
.sym 43627 $abc$61060$new_n5652_
.sym 43630 $false
.sym 43631 $abc$61060$new_n5708_
.sym 43632 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[14]
.sym 43633 $abc$61060$new_n5652_
.sym 43636 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[21]
.sym 43637 $false
.sym 43638 $false
.sym 43639 $false
.sym 43642 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[20]
.sym 43643 $false
.sym 43644 $false
.sym 43645 $false
.sym 43646 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 43647 clk_16mhz$2$2
.sym 43648 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 43649 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[8]
.sym 43650 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[9]
.sym 43651 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[10]
.sym 43652 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[11]
.sym 43653 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[12]
.sym 43654 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[13]
.sym 43655 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[14]
.sym 43656 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[15]
.sym 43723 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[14]
.sym 43724 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 43725 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[13]
.sym 43726 $abc$61060$new_n5654_
.sym 43729 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[9]
.sym 43730 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 43731 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[8]
.sym 43732 $abc$61060$new_n5654_
.sym 43735 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[10]
.sym 43736 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 43737 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[9]
.sym 43738 $abc$61060$new_n5654_
.sym 43741 $false
.sym 43742 $abc$61060$new_n5740_
.sym 43743 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[22]
.sym 43744 $abc$61060$new_n5652_
.sym 43747 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[29]
.sym 43748 $false
.sym 43749 $false
.sym 43750 $false
.sym 43753 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[28]
.sym 43754 $false
.sym 43755 $false
.sym 43756 $false
.sym 43759 $false
.sym 43760 $abc$61060$new_n5736_
.sym 43761 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[21]
.sym 43762 $abc$61060$new_n5652_
.sym 43765 $false
.sym 43766 $abc$61060$new_n5728_
.sym 43767 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[19]
.sym 43768 $abc$61060$new_n5652_
.sym 43769 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 43770 clk_16mhz$2$2
.sym 43771 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 43772 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[16]
.sym 43773 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[17]
.sym 43774 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[18]
.sym 43775 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[19]
.sym 43776 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[20]
.sym 43777 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[21]
.sym 43778 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[22]
.sym 43779 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[23]
.sym 43846 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[26]
.sym 43847 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 43848 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[25]
.sym 43849 $abc$61060$new_n5654_
.sym 43852 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[23]
.sym 43853 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 43854 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[22]
.sym 43855 $abc$61060$new_n5654_
.sym 43858 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[19]
.sym 43859 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 43860 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[18]
.sym 43861 $abc$61060$new_n5654_
.sym 43876 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[21]
.sym 43877 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 43878 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[20]
.sym 43879 $abc$61060$new_n5654_
.sym 43882 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[18]
.sym 43883 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 43884 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[17]
.sym 43885 $abc$61060$new_n5654_
.sym 43888 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[20]
.sym 43889 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 43890 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[19]
.sym 43891 $abc$61060$new_n5654_
.sym 43895 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[24]
.sym 43896 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[25]
.sym 43897 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[26]
.sym 43898 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[27]
.sym 43899 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[28]
.sym 43900 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[29]
.sym 43901 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[30]
.sym 43902 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[31]
.sym 43981 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[31]
.sym 43982 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 43983 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[30]
.sym 43984 $abc$61060$new_n5654_
.sym 44189 $false
.sym 44564 $true
.sym 44601 soc.simpleuart.recv_state[0]$2
.sym 44602 $false
.sym 44603 soc.simpleuart.recv_state[0]
.sym 44604 $false
.sym 44605 $false
.sym 44607 $auto$alumacc.cc:474:replace_alu$7347.C[2]
.sym 44609 $false
.sym 44610 soc.simpleuart.recv_state[1]
.sym 44613 $auto$alumacc.cc:474:replace_alu$7347.C[3]
.sym 44614 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45229[1]_new_
.sym 44615 $false
.sym 44616 soc.simpleuart.recv_state[2]
.sym 44617 $auto$alumacc.cc:474:replace_alu$7347.C[2]
.sym 44620 $abc$61060$techmap$techmap\soc.simpleuart.$procmux$5778.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13908_Y_new_
.sym 44621 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45229[1]_new_
.sym 44622 soc.simpleuart.recv_state[3]
.sym 44623 $auto$alumacc.cc:474:replace_alu$7347.C[3]
.sym 44638 $abc$61060$techmap$techmap\soc.simpleuart.$procmux$5778.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13908_Y_new_
.sym 44639 $abc$61060$techmap$techmap\soc.simpleuart.$procmux$5778.$and$/usr/local/bin/../share/yosys/techmap.v:434$13903_Y[1]_new_
.sym 44640 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45229[1]_new_
.sym 44641 $abc$61060$auto$wreduce.cc:454:run$7043[1]
.sym 44648 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45215
.sym 44649 clk_16mhz$2$2
.sym 44650 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 44651 $abc$61060$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$154_Y_new_
.sym 44653 $abc$61060$auto$wreduce.cc:454:run$7044[2]
.sym 44655 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$45484[1]_new_inv_
.sym 44656 soc.simpleuart.send_bitcnt[0]
.sym 44657 soc.simpleuart.send_bitcnt[1]
.sym 44658 soc.simpleuart.send_bitcnt[2]
.sym 44687 $true
.sym 44724 soc.simpleuart.send_bitcnt[0]$2
.sym 44725 $false
.sym 44726 soc.simpleuart.send_bitcnt[0]
.sym 44727 $false
.sym 44728 $false
.sym 44730 $auto$alumacc.cc:474:replace_alu$7344.C[2]$2
.sym 44732 soc.simpleuart.send_bitcnt[1]
.sym 44733 $true$2
.sym 44736 $auto$alumacc.cc:474:replace_alu$7344.C[3]
.sym 44738 soc.simpleuart.send_bitcnt[2]
.sym 44739 $true$2
.sym 44740 $auto$alumacc.cc:474:replace_alu$7344.C[2]$2
.sym 44743 $false
.sym 44744 soc.simpleuart.send_bitcnt[3]
.sym 44745 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$45484[1]_new_inv_
.sym 44746 $auto$alumacc.cc:474:replace_alu$7344.C[3]
.sym 44771 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45475
.sym 44772 clk_16mhz$2$2
.sym 44773 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 44854 soc.simpleuart.cfg_divider[0]
.sym 44855 $abc$61060$new_n4001_
.sym 44856 $abc$61060$new_n4059_
.sym 44857 $abc$61060$soc.simpleuart_reg_dat_do[0]_new_inv_
.sym 44872 $false
.sym 44873 $false
.sym 44874 soc.ram_ready
.sym 44875 soc.memory.rdata[30]
.sym 44878 $false
.sym 44879 $false
.sym 44880 soc.ram_ready
.sym 44881 soc.memory.rdata[31]
.sym 44884 $false
.sym 44885 $false
.sym 44886 soc.ram_ready
.sym 44887 soc.memory.rdata[26]
.sym 44897 $abc$61060$new_n5122_
.sym 44901 soc.simpleuart.recv_buf_valid
.sym 44971 $false
.sym 44972 $false
.sym 44973 soc.simpleuart.recv_buf_valid
.sym 44974 soc.simpleuart.recv_buf_data[1]
.sym 44989 soc.simpleuart.cfg_divider[1]
.sym 44990 $abc$61060$new_n4001_
.sym 44991 $abc$61060$new_n4059_
.sym 44992 $abc$61060$soc.simpleuart_reg_dat_do[1]_new_inv_
.sym 44995 soc.simpleuart.cfg_divider[3]
.sym 44996 $abc$61060$new_n4001_
.sym 44997 $abc$61060$new_n4059_
.sym 44998 $abc$61060$soc.simpleuart_reg_dat_do[3]_new_inv_
.sym 45007 soc.simpleuart.cfg_divider[2]
.sym 45008 $abc$61060$new_n4001_
.sym 45009 $abc$61060$new_n4059_
.sym 45010 $abc$61060$soc.simpleuart_reg_dat_do[2]_new_inv_
.sym 45013 $false
.sym 45014 $false
.sym 45015 soc.simpleuart.recv_buf_valid
.sym 45016 soc.simpleuart.recv_buf_data[0]
.sym 45020 $abc$61060$new_n4014_
.sym 45021 $abc$61060$new_n4512_
.sym 45022 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$9574[12]_new_inv_
.sym 45023 $abc$61060$new_n4513_
.sym 45024 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[0]_new_inv_
.sym 45025 $abc$61060$new_n4013_
.sym 45026 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[0]_new_inv_
.sym 45027 $abc$61060$auto$rtlil.cc:1844:Not$7245_new_
.sym 45100 $abc$61060$new_n4424_
.sym 45101 $abc$61060$new_n4058_
.sym 45102 soc.simpleuart.cfg_divider[30]
.sym 45103 $abc$61060$new_n4001_
.sym 45106 $false
.sym 45107 $false
.sym 45108 soc.simpleuart.recv_buf_valid
.sym 45109 soc.simpleuart.recv_buf_data[4]
.sym 45112 $false
.sym 45113 $false
.sym 45114 soc.simpleuart.recv_buf_valid
.sym 45115 soc.simpleuart.recv_buf_data[7]
.sym 45118 $false
.sym 45119 $abc$61060$new_n4059_
.sym 45120 soc.simpleuart.recv_buf_valid
.sym 45121 soc.simpleuart.recv_buf_data[6]
.sym 45130 soc.simpleuart.cfg_divider[4]
.sym 45131 $abc$61060$new_n4001_
.sym 45132 $abc$61060$new_n4059_
.sym 45133 $abc$61060$soc.simpleuart_reg_dat_do[4]_new_inv_
.sym 45143 $abc$61060$new_n4012_
.sym 45144 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$9600[3]_new_inv_
.sym 45145 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[1]_new_inv_
.sym 45146 $abc$61060$new_n4390_
.sym 45147 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[2]_new_inv_
.sym 45148 $abc$61060$new_n8175_
.sym 45149 $abc$61060$new_n4059_
.sym 45150 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[3]_new_inv_
.sym 45217 $false
.sym 45218 $false
.sym 45219 soc.simpleuart.cfg_divider[10]
.sym 45220 $abc$61060$new_n4390_
.sym 45223 $false
.sym 45224 $false
.sym 45225 soc.simpleuart.cfg_divider[31]
.sym 45226 $abc$61060$new_n4390_
.sym 45229 $false
.sym 45230 $false
.sym 45231 soc.simpleuart.cfg_divider[11]
.sym 45232 $abc$61060$new_n4390_
.sym 45235 $abc$61060$new_n4497_
.sym 45236 $abc$61060$new_n4058_
.sym 45237 soc.simpleuart.cfg_divider[26]
.sym 45238 $abc$61060$new_n4001_
.sym 45241 soc.cpu.mem_wdata[30]
.sym 45242 $false
.sym 45243 $false
.sym 45244 $false
.sym 45247 soc.cpu.mem_wdata[31]
.sym 45248 $false
.sym 45249 $false
.sym 45250 $false
.sym 45253 soc.cpu.mem_wdata[26]
.sym 45254 $false
.sym 45255 $false
.sym 45256 $false
.sym 45263 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44943
.sym 45264 clk_16mhz$2$2
.sym 45265 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 45267 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.sym 45268 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8511[0]_new_inv_
.sym 45269 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$57398
.sym 45270 $abc$61060$new_n5285_
.sym 45271 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[1]_new_inv_
.sym 45272 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8321[3]_new_inv_
.sym 45273 $abc$61060$new_n5293_
.sym 45340 $false
.sym 45341 soc.cpu.reg_op2[0]
.sym 45342 soc.cpu.reg_op1[3]
.sym 45343 soc.cpu.reg_op1[2]
.sym 45346 $false
.sym 45347 soc.cpu.reg_op2[1]
.sym 45348 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][6]_new_inv_
.sym 45349 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][8]_new_inv_
.sym 45352 $false
.sym 45353 soc.cpu.reg_op2[0]
.sym 45354 soc.cpu.reg_op1[7]
.sym 45355 soc.cpu.reg_op1[6]
.sym 45358 soc.cpu.reg_op2[1]
.sym 45359 soc.cpu.reg_op2[2]
.sym 45360 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][4]_new_inv_
.sym 45361 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][2]_new_inv_
.sym 45364 $false
.sym 45365 soc.cpu.reg_op2[0]
.sym 45366 soc.cpu.reg_op1[5]
.sym 45367 soc.cpu.reg_op1[4]
.sym 45370 $false
.sym 45371 soc.cpu.reg_op2[0]
.sym 45372 soc.cpu.reg_op1[9]
.sym 45373 soc.cpu.reg_op1[8]
.sym 45376 $false
.sym 45377 soc.cpu.reg_op2[1]
.sym 45378 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][4]_new_inv_
.sym 45379 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][6]_new_inv_
.sym 45382 soc.cpu.reg_op2[2]
.sym 45383 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][4]_new_inv_
.sym 45384 soc.cpu.reg_op2[1]
.sym 45385 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][2]_new_inv_
.sym 45389 $abc$61060$new_n6932_
.sym 45390 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][19]_new_
.sym 45391 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][29]_new_
.sym 45392 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][27]_new_inv_
.sym 45393 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][31]_new_inv_
.sym 45394 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][15]_new_inv_
.sym 45395 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][29]_new_inv_
.sym 45396 $abc$61060$new_n6590_
.sym 45463 $false
.sym 45464 soc.cpu.reg_op2[1]
.sym 45465 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][12]_new_inv_
.sym 45466 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][14]_new_inv_
.sym 45469 soc.cpu.reg_op2[2]
.sym 45470 soc.cpu.reg_op2[3]
.sym 45471 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][14]_new_inv_
.sym 45472 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][10]_new_inv_
.sym 45475 $false
.sym 45476 soc.cpu.reg_op2[1]
.sym 45477 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][16]_new_inv_
.sym 45478 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][14]_new_inv_
.sym 45481 $false
.sym 45482 soc.cpu.reg_op2[1]
.sym 45483 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][8]_new_inv_
.sym 45484 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][10]_new_inv_
.sym 45487 $false
.sym 45488 soc.cpu.reg_op2[1]
.sym 45489 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][10]_new_inv_
.sym 45490 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][12]_new_inv_
.sym 45493 $false
.sym 45494 soc.cpu.reg_op2[0]
.sym 45495 soc.cpu.reg_op1[15]
.sym 45496 soc.cpu.reg_op1[14]
.sym 45499 $false
.sym 45500 soc.cpu.reg_op2[0]
.sym 45501 soc.cpu.reg_op1[11]
.sym 45502 soc.cpu.reg_op1[10]
.sym 45505 soc.cpu.reg_op2[3]
.sym 45506 $abc$61060$new_n8243_
.sym 45507 $abc$61060$new_n6624_
.sym 45508 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][6]_new_inv_
.sym 45512 $abc$61060$soc.cpu.alu_shr[11]_new_inv_
.sym 45513 $abc$61060$new_n6708_
.sym 45514 $abc$61060$new_n6806_
.sym 45515 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[15]_new_
.sym 45516 $abc$61060$new_n6805_
.sym 45517 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][19]_new_inv_
.sym 45518 $abc$61060$new_n6759_
.sym 45519 $abc$61060$new_n6758_
.sym 45586 $abc$61060$new_n6574_
.sym 45587 soc.cpu.reg_op2[2]
.sym 45588 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][8]_new_inv_
.sym 45589 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][12]_new_inv_
.sym 45592 soc.cpu.reg_op2[3]
.sym 45593 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][15]_new_inv_
.sym 45594 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 45595 $abc$61060$new_n6708_
.sym 45598 $abc$61060$new_n5399_
.sym 45599 soc.cpu.reg_op2[2]
.sym 45600 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][8]_new_inv_
.sym 45601 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][12]_new_inv_
.sym 45604 $abc$61060$new_n5399_
.sym 45605 soc.cpu.reg_op2[2]
.sym 45606 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][4]_new_inv_
.sym 45607 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][8]_new_inv_
.sym 45610 $false
.sym 45611 soc.cpu.reg_op2[0]
.sym 45612 soc.cpu.reg_op1[17]
.sym 45613 soc.cpu.reg_op1[16]
.sym 45616 $abc$61060$new_n5399_
.sym 45617 soc.cpu.reg_op2[2]
.sym 45618 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][10]_new_inv_
.sym 45619 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][6]_new_inv_
.sym 45622 $abc$61060$new_n5399_
.sym 45623 soc.cpu.reg_op2[2]
.sym 45624 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][10]_new_inv_
.sym 45625 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][14]_new_inv_
.sym 45628 $false
.sym 45629 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 45630 $abc$61060$new_n6746_
.sym 45631 $abc$61060$new_n6748_
.sym 45635 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][21]_new_inv_
.sym 45636 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][13]_new_inv_
.sym 45637 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][29]_new_
.sym 45638 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][17]_new_inv_
.sym 45639 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][21]_new_
.sym 45640 $abc$61060$new_n6680_
.sym 45641 $abc$61060$new_n6782_
.sym 45642 soc.simpleuart.cfg_divider[14]
.sym 45709 $false
.sym 45710 $false
.sym 45711 soc.cpu.reg_op2[3]
.sym 45712 soc.cpu.reg_op2[4]
.sym 45715 $false
.sym 45716 soc.cpu.reg_op2[3]
.sym 45717 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][16]_new_inv_
.sym 45718 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 45721 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 45722 $abc$61060$new_n6782_
.sym 45723 soc.cpu.reg_op2[4]
.sym 45724 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][29]_new_
.sym 45727 $abc$61060$new_n6567_
.sym 45728 $abc$61060$new_n5399_
.sym 45729 $abc$61060$new_n6564_
.sym 45730 $abc$61060$new_n8239_
.sym 45733 $abc$61060$new_n6723_
.sym 45734 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 45735 $abc$61060$new_n6721_
.sym 45736 $abc$61060$new_n6726_
.sym 45739 soc.cpu.reg_op2[4]
.sym 45740 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][24]_new_
.sym 45741 soc.cpu.reg_op2[3]
.sym 45742 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][8]_new_inv_
.sym 45745 $abc$61060$new_n5396_
.sym 45746 soc.cpu.reg_op2[0]
.sym 45747 soc.cpu.reg_op1[0]
.sym 45748 soc.cpu.reg_op1[1]
.sym 45751 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 45752 $abc$61060$new_n6680_
.sym 45753 soc.cpu.reg_op2[4]
.sym 45754 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][21]_new_inv_
.sym 45758 $abc$61060$new_n5399_
.sym 45759 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][17]_new_inv_
.sym 45760 $abc$61060$new_n6735_
.sym 45761 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[3]_new_
.sym 45762 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[9]_new_
.sym 45763 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][22]_new_
.sym 45764 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[1]_new_
.sym 45765 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][25]_new_
.sym 45832 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_
.sym 45833 $abc$61060$new_n6879_
.sym 45834 soc.cpu.reg_op2[4]
.sym 45835 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][22]_new_
.sym 45838 $abc$61060$new_n6816_
.sym 45839 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 45840 $abc$61060$new_n6708_
.sym 45841 soc.cpu.reg_op2[3]
.sym 45844 $false
.sym 45845 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 45846 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 45847 soc.cpu.reg_op2[4]
.sym 45850 $abc$61060$new_n6950_
.sym 45851 $abc$61060$new_n6816_
.sym 45852 soc.cpu.reg_op2[4]
.sym 45853 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][29]_new_
.sym 45856 $false
.sym 45857 $false
.sym 45858 $abc$61060$new_n6540_
.sym 45859 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][22]_new_
.sym 45862 $abc$61060$new_n6874_
.sym 45863 $abc$61060$new_n6816_
.sym 45864 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][21]_new_inv_
.sym 45865 soc.cpu.reg_op2[4]
.sym 45868 $abc$61060$new_n6846_
.sym 45869 $abc$61060$new_n6816_
.sym 45870 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][19]_new_inv_
.sym 45871 soc.cpu.reg_op2[4]
.sym 45874 $false
.sym 45875 $abc$61060$new_n6949_
.sym 45876 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$7\buffer[31:0][29]_new_
.sym 45877 $abc$61060$new_n6540_
.sym 45878 $true
.sym 45879 clk_16mhz$2$2
.sym 45880 $false
.sym 45881 $abc$61060$new_n6879_
.sym 45882 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][17]_new_
.sym 45883 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][9]_new_inv_
.sym 45884 $abc$61060$new_n6834_
.sym 45885 $abc$61060$new_n6914_
.sym 45886 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][30]_new_inv_
.sym 45887 $abc$61060$new_n6830_
.sym 45888 soc.cpu.alu_out_q[1]
.sym 45955 soc.cpu.reg_op2[3]
.sym 45956 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][9]_new_inv_
.sym 45957 $abc$61060$new_n5396_
.sym 45958 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][1]_new_inv_
.sym 45961 $false
.sym 45962 $abc$61060$new_n6816_
.sym 45963 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][24]_new_
.sym 45964 soc.cpu.reg_op2[4]
.sym 45967 $abc$61060$new_n6827_
.sym 45968 $abc$61060$new_n6830_
.sym 45969 soc.cpu.reg_op2[3]
.sym 45970 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][9]_new_inv_
.sym 45973 $abc$61060$new_n6911_
.sym 45974 $abc$61060$new_n6914_
.sym 45975 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][25]_new_inv_
.sym 45976 $abc$61060$new_n6908_
.sym 45979 $abc$61060$new_n6540_
.sym 45980 soc.cpu.reg_op2[3]
.sym 45981 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][3]_new_
.sym 45982 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][11]_new_inv_
.sym 45985 $abc$61060$new_n6760_
.sym 45986 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[11]_new_
.sym 45987 $abc$61060$soc.cpu.alu_shr[11]_new_inv_
.sym 45988 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 45991 $abc$61060$new_n6910_
.sym 45992 $abc$61060$new_n6816_
.sym 45993 soc.cpu.reg_op2[4]
.sym 45994 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][25]_new_
.sym 45997 $abc$61060$new_n6826_
.sym 45998 $abc$61060$new_n6816_
.sym 45999 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][17]_new_inv_
.sym 46000 soc.cpu.reg_op2[4]
.sym 46001 $true
.sym 46002 clk_16mhz$2$2
.sym 46003 $false
.sym 46004 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][14]_new_inv_
.sym 46005 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][6]_new_inv_
.sym 46006 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[18]_new_
.sym 46007 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][2]_new_
.sym 46008 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][3]_new_inv_
.sym 46009 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][3]_new_inv_
.sym 46010 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][5]_new_inv_
.sym 46011 $abc$61060$new_n6837_
.sym 46078 $false
.sym 46079 $abc$61060$new_n6540_
.sym 46080 soc.cpu.reg_op2[3]
.sym 46081 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][7]_new_inv_
.sym 46084 $false
.sym 46085 $false
.sym 46086 $abc$61060$new_n6908_
.sym 46087 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][31]_new_inv_
.sym 46090 $abc$61060$new_n8258_
.sym 46091 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_
.sym 46092 soc.cpu.reg_op2[4]
.sym 46093 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][7]_new_inv_
.sym 46096 $false
.sym 46097 soc.cpu.reg_op2[3]
.sym 46098 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][5]_new_inv_
.sym 46099 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][13]_new_inv_
.sym 46102 $false
.sym 46103 $false
.sym 46104 soc.cpu.reg_op2[2]
.sym 46105 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][3]_new_inv_
.sym 46108 soc.cpu.reg_op2[2]
.sym 46109 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][5]_new_inv_
.sym 46110 soc.cpu.reg_op2[1]
.sym 46111 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][1]_new_inv_
.sym 46114 $abc$61060$new_n6970_
.sym 46115 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[31]_new_
.sym 46116 $abc$61060$new_n6973_
.sym 46117 $abc$61060$new_n6969_
.sym 46120 $abc$61060$new_n6807_
.sym 46121 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[15]_new_
.sym 46122 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][31]_new_inv_
.sym 46123 $abc$61060$new_n6540_
.sym 46124 $true
.sym 46125 clk_16mhz$2$2
.sym 46126 $false
.sym 46127 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][10]_new_inv_
.sym 46128 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][10]_new_inv_
.sym 46129 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][16]_new_inv_
.sym 46130 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][12]_new_inv_
.sym 46131 $abc$61060$new_n6862_
.sym 46132 $abc$61060$new_n6903_
.sym 46133 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][10]_new_inv_
.sym 46134 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][12]_new_inv_
.sym 46201 $abc$61060$new_n8255_
.sym 46202 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_
.sym 46203 soc.cpu.reg_op2[4]
.sym 46204 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][5]_new_inv_
.sym 46207 $abc$61060$new_n6908_
.sym 46208 soc.cpu.reg_op2[3]
.sym 46209 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][8]_new_inv_
.sym 46210 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][0]_new_
.sym 46213 $abc$61060$new_n5399_
.sym 46214 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_
.sym 46215 $abc$61060$new_n6818_
.sym 46216 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][16]_new_inv_
.sym 46219 soc.cpu.reg_op2[4]
.sym 46220 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][8]_new_inv_
.sym 46221 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][0]_new_
.sym 46222 soc.cpu.reg_op2[3]
.sym 46225 $abc$61060$new_n6675_
.sym 46226 $abc$61060$new_n6540_
.sym 46227 soc.cpu.reg_op2[3]
.sym 46228 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][5]_new_inv_
.sym 46231 $false
.sym 46232 $false
.sym 46233 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[21]_new_inv_
.sym 46234 $abc$61060$new_n8254_
.sym 46237 $abc$61060$new_n6900_
.sym 46238 $abc$61060$new_n6907_
.sym 46239 $abc$61060$new_n6903_
.sym 46240 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[24]_new_
.sym 46243 $false
.sym 46244 $abc$61060$new_n6732_
.sym 46245 $abc$61060$new_n6540_
.sym 46246 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][25]_new_inv_
.sym 46247 $true
.sym 46248 clk_16mhz$2$2
.sym 46249 $false
.sym 46250 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][4]_new_inv_
.sym 46251 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][4]_new_inv_
.sym 46252 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][6]_new_inv_
.sym 46253 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][2]_new_inv_
.sym 46254 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][6]_new_inv_
.sym 46255 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][2]_new_inv_
.sym 46256 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][8]_new_inv_
.sym 46257 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][8]_new_inv_
.sym 46324 $false
.sym 46325 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 46326 soc.cpu.reg_out[4]
.sym 46327 soc.cpu.reg_next_pc[4]
.sym 46330 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 46331 soc.cpu.latched_stalu
.sym 46332 soc.cpu.alu_out_q[10]
.sym 46333 soc.cpu.reg_out[10]
.sym 46336 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 46337 soc.cpu.latched_stalu
.sym 46338 soc.cpu.alu_out_q[10]
.sym 46339 soc.cpu.reg_out[10]
.sym 46342 $false
.sym 46343 soc.cpu.reg_op2[2]
.sym 46344 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][4]_new_inv_
.sym 46345 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][8]_new_inv_
.sym 46348 $abc$61060$new_n6540_
.sym 46349 soc.cpu.reg_op2[3]
.sym 46350 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][8]_new_inv_
.sym 46351 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][0]_new_
.sym 46354 $false
.sym 46355 soc.cpu.latched_stalu
.sym 46356 soc.cpu.alu_out_q[4]
.sym 46357 soc.cpu.reg_out[4]
.sym 46360 $false
.sym 46361 $false
.sym 46362 $abc$61060$new_n6720_
.sym 46363 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15911_Y[8]_new_
.sym 46370 $true
.sym 46371 clk_16mhz$2$2
.sym 46372 $false
.sym 46373 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[3]_new_
.sym 46374 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[5]_new_
.sym 46375 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[15]_new_
.sym 46377 soc.cpu.next_pc[14]
.sym 46379 soc.cpu.instr_sw
.sym 46380 soc.cpu.instr_sh
.sym 46447 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 46448 soc.cpu.latched_stalu
.sym 46449 soc.cpu.alu_out_q[8]
.sym 46450 soc.cpu.reg_out[8]
.sym 46453 $false
.sym 46454 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 46455 soc.cpu.reg_out[31]
.sym 46456 soc.cpu.reg_next_pc[31]
.sym 46459 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 46460 soc.cpu.latched_stalu
.sym 46461 soc.cpu.alu_out_q[8]
.sym 46462 soc.cpu.reg_out[8]
.sym 46465 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 46466 soc.cpu.latched_stalu
.sym 46467 soc.cpu.alu_out_q[13]
.sym 46468 soc.cpu.reg_out[13]
.sym 46471 $false
.sym 46472 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 46473 soc.cpu.reg_out[5]
.sym 46474 soc.cpu.reg_next_pc[5]
.sym 46477 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 46478 soc.cpu.latched_stalu
.sym 46479 soc.cpu.alu_out_q[13]
.sym 46480 soc.cpu.reg_out[13]
.sym 46483 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 46484 soc.cpu.latched_stalu
.sym 46485 soc.cpu.alu_out_q[5]
.sym 46486 soc.cpu.reg_out[5]
.sym 46489 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 46490 soc.cpu.latched_stalu
.sym 46491 soc.cpu.alu_out_q[15]
.sym 46492 soc.cpu.reg_out[15]
.sym 46496 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28351_new_inv_
.sym 46497 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[14]_new_
.sym 46498 $abc$61060$new_n4147_
.sym 46499 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28371_new_inv_
.sym 46500 $abc$61060$new_n5706_
.sym 46501 $abc$61060$new_n4139_
.sym 46502 soc.cpu.instr_sb
.sym 46503 soc.cpu.instr_lbu
.sym 46570 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 46571 soc.cpu.latched_stalu
.sym 46572 soc.cpu.alu_out_q[31]
.sym 46573 soc.cpu.reg_out[31]
.sym 46576 $false
.sym 46577 $abc$61060$new_n5690_
.sym 46578 soc.cpu.reg_next_pc[10]
.sym 46579 $abc$61060$new_n5646_
.sym 46582 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[13]_new_
.sym 46583 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[13]_new_
.sym 46584 soc.cpu.irq_state[0]
.sym 46585 soc.cpu.reg_next_pc[13]
.sym 46588 $false
.sym 46589 $abc$61060$new_n5670_
.sym 46590 soc.cpu.reg_next_pc[5]
.sym 46591 $abc$61060$new_n5646_
.sym 46594 $false
.sym 46595 $abc$61060$new_n5774_
.sym 46596 soc.cpu.reg_next_pc[31]
.sym 46597 $abc$61060$new_n5646_
.sym 46600 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 46601 soc.cpu.latched_stalu
.sym 46602 soc.cpu.alu_out_q[24]
.sym 46603 soc.cpu.reg_out[24]
.sym 46606 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 46607 soc.cpu.latched_stalu
.sym 46608 soc.cpu.alu_out_q[31]
.sym 46609 soc.cpu.reg_out[31]
.sym 46612 $false
.sym 46613 $abc$61060$new_n5702_
.sym 46614 soc.cpu.reg_next_pc[13]
.sym 46615 $abc$61060$new_n5646_
.sym 46619 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28347_new_inv_
.sym 46620 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1518$2494_Y
.sym 46621 soc.cpu.cpuregs.wdata[14]
.sym 46622 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28399_new_inv_
.sym 46623 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28395_new_inv_
.sym 46624 soc.cpu.cpuregs.wdata[3]
.sym 46625 soc.cpu.cpuregs.wdata[8]
.sym 46626 soc.cpu.instr_srai
.sym 46693 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 46694 soc.cpu.latched_stalu
.sym 46695 soc.cpu.alu_out_q[25]
.sym 46696 soc.cpu.reg_out[25]
.sym 46699 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 46700 soc.cpu.latched_stalu
.sym 46701 soc.cpu.alu_out_q[21]
.sym 46702 soc.cpu.reg_out[21]
.sym 46705 $false
.sym 46706 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 46707 soc.cpu.reg_out[2]
.sym 46708 soc.cpu.reg_next_pc[2]
.sym 46711 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 46712 soc.cpu.latched_stalu
.sym 46713 soc.cpu.alu_out_q[25]
.sym 46714 soc.cpu.reg_out[25]
.sym 46717 $false
.sym 46718 $abc$61060$new_n5746_
.sym 46719 soc.cpu.reg_next_pc[24]
.sym 46720 $abc$61060$new_n5646_
.sym 46723 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 46724 soc.cpu.latched_stalu
.sym 46725 soc.cpu.alu_out_q[21]
.sym 46726 soc.cpu.reg_out[21]
.sym 46729 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 46730 soc.cpu.latched_stalu
.sym 46731 soc.cpu.alu_out_q[11]
.sym 46732 soc.cpu.reg_out[11]
.sym 46735 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 46736 soc.cpu.latched_stalu
.sym 46737 soc.cpu.alu_out_q[17]
.sym 46738 soc.cpu.reg_out[17]
.sym 46742 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[19]_new_
.sym 46743 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[13]
.sym 46744 soc.cpu.cpuregs.wdata[21]
.sym 46745 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28423_new_inv_
.sym 46746 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28363_new_inv_
.sym 46747 soc.cpu.cpuregs.wdata[2]
.sym 46748 soc.cpu.cpuregs.wdata[6]
.sym 46749 soc.cpu.cpuregs.wdata[15]
.sym 46816 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 46817 soc.cpu.latched_stalu
.sym 46818 soc.cpu.alu_out_q[19]
.sym 46819 soc.cpu.reg_out[19]
.sym 46828 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 46829 soc.cpu.latched_stalu
.sym 46830 soc.cpu.alu_out_q[29]
.sym 46831 soc.cpu.reg_out[29]
.sym 46834 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 46835 soc.cpu.latched_stalu
.sym 46836 soc.cpu.alu_out_q[2]
.sym 46837 soc.cpu.reg_out[2]
.sym 46840 soc.cpu.irq_state[1]
.sym 46841 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[10]_new_
.sym 46842 soc.cpu.reg_next_pc[10]
.sym 46843 soc.cpu.irq_state[0]
.sym 46846 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28379_new_inv_
.sym 46847 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[10]_new_
.sym 46848 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 46849 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[10]
.sym 46852 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 46853 soc.cpu.latched_stalu
.sym 46854 soc.cpu.alu_out_q[2]
.sym 46855 soc.cpu.reg_out[2]
.sym 46858 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 46859 soc.cpu.latched_stalu
.sym 46860 soc.cpu.alu_out_q[29]
.sym 46861 soc.cpu.reg_out[29]
.sym 46865 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28415_new_inv_
.sym 46866 soc.cpu.cpuregs.wdata[4]
.sym 46867 soc.cpu.cpuregs_rs1[25]
.sym 46868 soc.cpu.cpuregs.wdata[7]
.sym 46869 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28367_new_inv_
.sym 46870 soc.cpu.cpuregs.wdata[19]
.sym 46871 soc.cpu.cpuregs_rs1[21]
.sym 46872 soc.cpu.cpuregs.wdata[24]
.sym 46939 soc.cpu.irq_state[1]
.sym 46940 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[25]_new_
.sym 46941 soc.cpu.reg_next_pc[25]
.sym 46942 soc.cpu.irq_state[0]
.sym 46945 soc.cpu.irq_state[1]
.sym 46946 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[17]_new_
.sym 46947 soc.cpu.reg_next_pc[17]
.sym 46948 soc.cpu.irq_state[0]
.sym 46951 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 46952 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[3]_new_inv_
.sym 46953 soc.cpu.reg_next_pc[4]
.sym 46954 soc.cpu.irq_state[0]
.sym 46957 soc.cpu.irq_state[1]
.sym 46958 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[31]_new_
.sym 46959 soc.cpu.reg_next_pc[31]
.sym 46960 soc.cpu.irq_state[0]
.sym 46963 $false
.sym 46964 $abc$61060$new_n5710_
.sym 46965 soc.cpu.reg_next_pc[15]
.sym 46966 $abc$61060$new_n5646_
.sym 46969 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28407_new_inv_
.sym 46970 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[17]_new_
.sym 46971 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 46972 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[17]
.sym 46975 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28439_new_inv_
.sym 46976 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[25]_new_
.sym 46977 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 46978 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[25]
.sym 46981 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28463_new_inv_
.sym 46982 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[31]_new_
.sym 46983 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 46984 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[31]
.sym 46988 $abc$61060$new_n7109_
.sym 46989 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28375_new_inv_
.sym 46990 $abc$61060$new_n7115_
.sym 46991 soc.cpu.cpuregs_rs1[29]
.sym 46992 soc.cpu.cpuregs.wdata[9]
.sym 46993 $abc$61060$new_n5646_
.sym 46994 soc.cpu.irq_state[1]
.sym 46995 soc.cpu.irq_state[0]
.sym 47062 $false
.sym 47063 $abc$61060$new_n5766_
.sym 47064 soc.cpu.reg_next_pc[29]
.sym 47065 $abc$61060$new_n5646_
.sym 47068 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 47069 soc.cpu.latched_stalu
.sym 47070 soc.cpu.alu_out_q[9]
.sym 47071 soc.cpu.reg_out[9]
.sym 47074 $false
.sym 47075 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 47076 soc.cpu.reg_out[9]
.sym 47077 soc.cpu.reg_next_pc[9]
.sym 47080 soc.cpu.irq_state[1]
.sym 47081 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[26]_new_
.sym 47082 soc.cpu.reg_next_pc[26]
.sym 47083 soc.cpu.irq_state[0]
.sym 47086 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28443_new_inv_
.sym 47087 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[26]_new_
.sym 47088 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 47089 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[26]
.sym 47092 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 47093 soc.cpu.latched_stalu
.sym 47094 soc.cpu.alu_out_q[9]
.sym 47095 soc.cpu.reg_out[9]
.sym 47098 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 47099 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 47100 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[3]
.sym 47101 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[3]
.sym 47104 $false
.sym 47105 $abc$61060$new_n7042_
.sym 47106 soc.cpu.decoded_imm[27]
.sym 47107 $abc$61060$new_n6983_
.sym 47108 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149
.sym 47109 clk_16mhz$2$2
.sym 47110 $false
.sym 47111 $abc$61060$new_n7030_
.sym 47112 $abc$61060$new_n7046_
.sym 47113 $abc$61060$new_n7038_
.sym 47114 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[9]
.sym 47115 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[8]
.sym 47116 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[15]
.sym 47117 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[3]
.sym 47118 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[5]
.sym 47185 $abc$61060$new_n6980_
.sym 47186 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 47187 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[3]
.sym 47188 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[3]
.sym 47191 $false
.sym 47192 $abc$61060$new_n5726_
.sym 47193 soc.cpu.reg_next_pc[19]
.sym 47194 $abc$61060$new_n5646_
.sym 47197 $false
.sym 47198 $abc$61060$new_n5694_
.sym 47199 soc.cpu.reg_next_pc[11]
.sym 47200 $abc$61060$new_n5646_
.sym 47203 $false
.sym 47204 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[0]
.sym 47205 soc.cpu.compressed_instr
.sym 47206 $false
.sym 47209 $false
.sym 47210 $abc$61060$new_n5658_
.sym 47211 soc.cpu.reg_next_pc[2]
.sym 47212 $abc$61060$new_n5646_
.sym 47215 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[14]
.sym 47216 $false
.sym 47217 $false
.sym 47218 $false
.sym 47221 $false
.sym 47222 $abc$61060$new_n5653_
.sym 47223 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[1]
.sym 47224 $abc$61060$new_n5652_
.sym 47227 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[1]
.sym 47228 $false
.sym 47229 $false
.sym 47230 $false
.sym 47231 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 47232 clk_16mhz$2$2
.sym 47233 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 47234 $abc$61060$new_n7073_
.sym 47235 soc.cpu.cpuregs.wdata[13]
.sym 47236 soc.cpu.cpuregs.wdata[29]
.sym 47237 $abc$61060$new_n7133_
.sym 47238 $abc$61060$new_n7095_
.sym 47239 $abc$61060$new_n7152_
.sym 47241 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[13]
.sym 47308 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 47309 soc.cpu.irq_state[0]
.sym 47310 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[3]_new_inv_
.sym 47311 soc.cpu.reg_next_pc[4]
.sym 47314 $false
.sym 47315 $abc$61060$new_n5682_
.sym 47316 soc.cpu.reg_next_pc[8]
.sym 47317 $abc$61060$new_n5646_
.sym 47320 $false
.sym 47321 $abc$61060$new_n5750_
.sym 47322 soc.cpu.reg_next_pc[25]
.sym 47323 $abc$61060$new_n5646_
.sym 47326 $false
.sym 47327 $abc$61060$new_n5734_
.sym 47328 soc.cpu.reg_next_pc[21]
.sym 47329 $abc$61060$new_n5646_
.sym 47332 $false
.sym 47333 $abc$61060$new_n5686_
.sym 47334 soc.cpu.reg_next_pc[9]
.sym 47335 $abc$61060$new_n5646_
.sym 47338 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[1]
.sym 47339 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 47340 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[0]
.sym 47341 $abc$61060$new_n5654_
.sym 47344 $false
.sym 47345 $abc$61060$new_n7048_
.sym 47346 soc.cpu.decoded_imm[30]
.sym 47347 $abc$61060$new_n6983_
.sym 47350 $false
.sym 47351 $abc$61060$new_n7034_
.sym 47352 soc.cpu.decoded_imm[23]
.sym 47353 $abc$61060$new_n6983_
.sym 47354 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149
.sym 47355 clk_16mhz$2$2
.sym 47356 $false
.sym 47358 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[2]
.sym 47359 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[3]
.sym 47360 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[4]
.sym 47361 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[5]
.sym 47362 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[6]
.sym 47363 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[7]
.sym 47364 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[8]
.sym 47431 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[2]
.sym 47432 $false
.sym 47433 $false
.sym 47434 $false
.sym 47437 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[4]
.sym 47438 $false
.sym 47439 $false
.sym 47440 $false
.sym 47443 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[6]
.sym 47444 $false
.sym 47445 $false
.sym 47446 $false
.sym 47449 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[0]
.sym 47450 $false
.sym 47451 $false
.sym 47452 $false
.sym 47455 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[18]
.sym 47456 $false
.sym 47457 $false
.sym 47458 $false
.sym 47461 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[5]
.sym 47462 $false
.sym 47463 $false
.sym 47464 $false
.sym 47467 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[16]
.sym 47468 $false
.sym 47469 $false
.sym 47470 $false
.sym 47473 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[3]
.sym 47474 $false
.sym 47475 $false
.sym 47476 $false
.sym 47477 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 47478 clk_16mhz$2$2
.sym 47479 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 47480 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[9]
.sym 47481 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[10]
.sym 47482 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[11]
.sym 47483 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[12]
.sym 47484 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[13]
.sym 47485 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[14]
.sym 47486 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[15]
.sym 47487 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[16]
.sym 47554 $false
.sym 47555 $false
.sym 47556 soc.cpu.reg_next_pc[0]
.sym 47557 $abc$61060$new_n5646_
.sym 47560 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[4]
.sym 47561 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 47562 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[3]
.sym 47563 $abc$61060$new_n5654_
.sym 47566 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[10]
.sym 47567 $false
.sym 47568 $false
.sym 47569 $false
.sym 47572 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[8]
.sym 47573 $false
.sym 47574 $false
.sym 47575 $false
.sym 47578 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 47579 soc.cpu.decoded_imm_uj[0]
.sym 47580 $abc$61060$auto$alumacc.cc:474:replace_alu$7267.BB[0]
.sym 47581 $false
.sym 47584 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[15]
.sym 47585 $false
.sym 47586 $false
.sym 47587 $false
.sym 47590 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[22]
.sym 47591 $false
.sym 47592 $false
.sym 47593 $false
.sym 47596 $false
.sym 47597 $abc$61060$new_n5668_
.sym 47598 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1530$2504_Y[4]
.sym 47599 $abc$61060$new_n5652_
.sym 47600 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 47601 clk_16mhz$2$2
.sym 47602 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 47603 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[17]
.sym 47604 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[18]
.sym 47605 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[19]
.sym 47606 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[20]
.sym 47607 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[21]
.sym 47608 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[22]
.sym 47609 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[23]
.sym 47610 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[24]
.sym 47639 $false
.sym 47676 $auto$alumacc.cc:474:replace_alu$7267.C[1]
.sym 47678 soc.cpu.decoded_imm_uj[0]
.sym 47679 $abc$61060$auto$alumacc.cc:474:replace_alu$7267.BB[0]
.sym 47682 $auto$alumacc.cc:474:replace_alu$7267.C[2]
.sym 47683 $false
.sym 47684 soc.cpu.decoded_imm_uj[1]
.sym 47685 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[0]
.sym 47686 $auto$alumacc.cc:474:replace_alu$7267.C[1]
.sym 47688 $auto$alumacc.cc:474:replace_alu$7267.C[3]
.sym 47689 $false
.sym 47690 soc.cpu.decoded_imm_uj[2]
.sym 47691 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[1]
.sym 47692 $auto$alumacc.cc:474:replace_alu$7267.C[2]
.sym 47694 $auto$alumacc.cc:474:replace_alu$7267.C[4]
.sym 47695 $false
.sym 47696 soc.cpu.decoded_imm_uj[3]
.sym 47697 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[2]
.sym 47698 $auto$alumacc.cc:474:replace_alu$7267.C[3]
.sym 47700 $auto$alumacc.cc:474:replace_alu$7267.C[5]
.sym 47701 $false
.sym 47702 soc.cpu.decoded_imm_uj[4]
.sym 47703 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[3]
.sym 47704 $auto$alumacc.cc:474:replace_alu$7267.C[4]
.sym 47706 $auto$alumacc.cc:474:replace_alu$7267.C[6]
.sym 47707 $false
.sym 47708 soc.cpu.decoded_imm_uj[5]
.sym 47709 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[4]
.sym 47710 $auto$alumacc.cc:474:replace_alu$7267.C[5]
.sym 47712 $auto$alumacc.cc:474:replace_alu$7267.C[7]
.sym 47713 $false
.sym 47714 soc.cpu.decoded_imm_uj[6]
.sym 47715 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[5]
.sym 47716 $auto$alumacc.cc:474:replace_alu$7267.C[6]
.sym 47718 $auto$alumacc.cc:474:replace_alu$7267.C[8]
.sym 47719 $false
.sym 47720 soc.cpu.decoded_imm_uj[7]
.sym 47721 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[6]
.sym 47722 $auto$alumacc.cc:474:replace_alu$7267.C[7]
.sym 47726 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[25]
.sym 47727 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[26]
.sym 47728 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[27]
.sym 47729 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[28]
.sym 47730 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[29]
.sym 47731 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[30]
.sym 47732 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[31]
.sym 47733 soc.cpu.reg_op1[16]
.sym 47762 $auto$alumacc.cc:474:replace_alu$7267.C[8]
.sym 47799 $auto$alumacc.cc:474:replace_alu$7267.C[9]
.sym 47800 $false
.sym 47801 soc.cpu.decoded_imm_uj[8]
.sym 47802 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[7]
.sym 47803 $auto$alumacc.cc:474:replace_alu$7267.C[8]
.sym 47805 $auto$alumacc.cc:474:replace_alu$7267.C[10]
.sym 47806 $false
.sym 47807 soc.cpu.decoded_imm_uj[9]
.sym 47808 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[8]
.sym 47809 $auto$alumacc.cc:474:replace_alu$7267.C[9]
.sym 47811 $auto$alumacc.cc:474:replace_alu$7267.C[11]
.sym 47812 $false
.sym 47813 soc.cpu.decoded_imm_uj[10]
.sym 47814 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[9]
.sym 47815 $auto$alumacc.cc:474:replace_alu$7267.C[10]
.sym 47817 $auto$alumacc.cc:474:replace_alu$7267.C[12]
.sym 47818 $false
.sym 47819 soc.cpu.decoded_imm_uj[11]
.sym 47820 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[10]
.sym 47821 $auto$alumacc.cc:474:replace_alu$7267.C[11]
.sym 47823 $auto$alumacc.cc:474:replace_alu$7267.C[13]
.sym 47824 $false
.sym 47825 soc.cpu.decoded_imm_uj[12]
.sym 47826 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[11]
.sym 47827 $auto$alumacc.cc:474:replace_alu$7267.C[12]
.sym 47829 $auto$alumacc.cc:474:replace_alu$7267.C[14]
.sym 47830 $false
.sym 47831 soc.cpu.decoded_imm_uj[13]
.sym 47832 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[12]
.sym 47833 $auto$alumacc.cc:474:replace_alu$7267.C[13]
.sym 47835 $auto$alumacc.cc:474:replace_alu$7267.C[15]
.sym 47836 $false
.sym 47837 soc.cpu.decoded_imm_uj[14]
.sym 47838 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[13]
.sym 47839 $auto$alumacc.cc:474:replace_alu$7267.C[14]
.sym 47841 $auto$alumacc.cc:474:replace_alu$7267.C[16]
.sym 47842 $false
.sym 47843 soc.cpu.decoded_imm_uj[15]
.sym 47844 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[14]
.sym 47845 $auto$alumacc.cc:474:replace_alu$7267.C[15]
.sym 47849 $abc$61060$new_n5740_
.sym 47850 soc.cpu.reg_pc[25]
.sym 47852 soc.cpu.reg_pc[31]
.sym 47854 soc.cpu.reg_pc[0]
.sym 47855 soc.cpu.reg_pc[14]
.sym 47856 soc.cpu.reg_pc[24]
.sym 47885 $auto$alumacc.cc:474:replace_alu$7267.C[16]
.sym 47922 $auto$alumacc.cc:474:replace_alu$7267.C[17]
.sym 47923 $false
.sym 47924 soc.cpu.decoded_imm_uj[16]
.sym 47925 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[15]
.sym 47926 $auto$alumacc.cc:474:replace_alu$7267.C[16]
.sym 47928 $auto$alumacc.cc:474:replace_alu$7267.C[18]
.sym 47929 $false
.sym 47930 soc.cpu.decoded_imm_uj[17]
.sym 47931 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[16]
.sym 47932 $auto$alumacc.cc:474:replace_alu$7267.C[17]
.sym 47934 $auto$alumacc.cc:474:replace_alu$7267.C[19]
.sym 47935 $false
.sym 47936 soc.cpu.decoded_imm_uj[18]
.sym 47937 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[17]
.sym 47938 $auto$alumacc.cc:474:replace_alu$7267.C[18]
.sym 47940 $auto$alumacc.cc:474:replace_alu$7267.C[20]
.sym 47941 $false
.sym 47942 soc.cpu.decoded_imm_uj[19]
.sym 47943 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[18]
.sym 47944 $auto$alumacc.cc:474:replace_alu$7267.C[19]
.sym 47946 $auto$alumacc.cc:474:replace_alu$7267.C[21]
.sym 47947 $false
.sym 47948 soc.cpu.decoded_imm_uj[20]
.sym 47949 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[19]
.sym 47950 $auto$alumacc.cc:474:replace_alu$7267.C[20]
.sym 47952 $auto$alumacc.cc:474:replace_alu$7267.C[22]
.sym 47953 $false
.sym 47954 soc.cpu.decoded_imm_uj[21]
.sym 47955 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[20]
.sym 47956 $auto$alumacc.cc:474:replace_alu$7267.C[21]
.sym 47958 $auto$alumacc.cc:474:replace_alu$7267.C[23]
.sym 47959 $false
.sym 47960 soc.cpu.decoded_imm_uj[22]
.sym 47961 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[21]
.sym 47962 $auto$alumacc.cc:474:replace_alu$7267.C[22]
.sym 47964 $auto$alumacc.cc:474:replace_alu$7267.C[24]
.sym 47965 $false
.sym 47966 soc.cpu.decoded_imm_uj[23]
.sym 47967 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[22]
.sym 47968 $auto$alumacc.cc:474:replace_alu$7267.C[23]
.sym 47972 soc.cpu.decoded_imm_uj[25]
.sym 47975 soc.cpu.decoded_imm_uj[23]
.sym 47976 soc.cpu.decoded_imm_uj[24]
.sym 47977 soc.cpu.decoded_imm_uj[20]
.sym 47978 soc.cpu.decoded_imm_uj[29]
.sym 48008 $auto$alumacc.cc:474:replace_alu$7267.C[24]
.sym 48045 $auto$alumacc.cc:474:replace_alu$7267.C[25]
.sym 48046 $false
.sym 48047 soc.cpu.decoded_imm_uj[24]
.sym 48048 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[23]
.sym 48049 $auto$alumacc.cc:474:replace_alu$7267.C[24]
.sym 48051 $auto$alumacc.cc:474:replace_alu$7267.C[26]
.sym 48052 $false
.sym 48053 soc.cpu.decoded_imm_uj[25]
.sym 48054 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[24]
.sym 48055 $auto$alumacc.cc:474:replace_alu$7267.C[25]
.sym 48057 $auto$alumacc.cc:474:replace_alu$7267.C[27]
.sym 48058 $false
.sym 48059 soc.cpu.decoded_imm_uj[26]
.sym 48060 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[25]
.sym 48061 $auto$alumacc.cc:474:replace_alu$7267.C[26]
.sym 48063 $auto$alumacc.cc:474:replace_alu$7267.C[28]
.sym 48064 $false
.sym 48065 soc.cpu.decoded_imm_uj[27]
.sym 48066 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[26]
.sym 48067 $auto$alumacc.cc:474:replace_alu$7267.C[27]
.sym 48069 $auto$alumacc.cc:474:replace_alu$7267.C[29]
.sym 48070 $false
.sym 48071 soc.cpu.decoded_imm_uj[28]
.sym 48072 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[27]
.sym 48073 $auto$alumacc.cc:474:replace_alu$7267.C[28]
.sym 48075 $auto$alumacc.cc:474:replace_alu$7267.C[30]
.sym 48076 $false
.sym 48077 soc.cpu.decoded_imm_uj[29]
.sym 48078 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[28]
.sym 48079 $auto$alumacc.cc:474:replace_alu$7267.C[29]
.sym 48081 $auto$alumacc.cc:474:replace_alu$7267.C[31]
.sym 48082 $false
.sym 48083 soc.cpu.decoded_imm_uj[30]
.sym 48084 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[29]
.sym 48085 $auto$alumacc.cc:474:replace_alu$7267.C[30]
.sym 48088 $false
.sym 48089 soc.cpu.decoded_imm_uj[31]
.sym 48090 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[30]
.sym 48091 $auto$alumacc.cc:474:replace_alu$7267.C[31]
.sym 48605 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$21301[0]_new_inv_
.sym 48609 soc.spimemio.rd_addr[1]
.sym 48610 soc.spimemio.rd_addr[0]
.sym 48733 soc.simpleuart.cfg_divider[0]
.sym 48735 soc.simpleuart.cfg_divider[2]
.sym 48802 soc.simpleuart.send_bitcnt[3]
.sym 48803 soc.simpleuart.send_bitcnt[2]
.sym 48804 soc.simpleuart.send_bitcnt[1]
.sym 48805 soc.simpleuart.send_bitcnt[0]
.sym 48814 $false
.sym 48815 soc.simpleuart.send_bitcnt[2]
.sym 48816 $false
.sym 48817 $auto$alumacc.cc:474:replace_alu$7344.C[2]
.sym 48826 $false
.sym 48827 $false
.sym 48828 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 48829 $abc$61060$new_n5122_
.sym 48832 $false
.sym 48833 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 48834 soc.simpleuart.send_bitcnt[0]
.sym 48835 $abc$61060$new_n5122_
.sym 48838 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$45484[1]_new_inv_
.sym 48839 soc.simpleuart.send_bitcnt[1]
.sym 48840 $false
.sym 48841 soc.simpleuart.send_bitcnt[0]
.sym 48844 $false
.sym 48845 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 48846 $abc$61060$auto$wreduce.cc:454:run$7044[2]
.sym 48847 $abc$61060$new_n5122_
.sym 48848 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45475
.sym 48849 clk_16mhz$2$2
.sym 48850 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 48858 soc.simpleuart.cfg_divider[5]
.sym 48975 $abc$61060$new_n4000_
.sym 48978 $abc$61060$new_n3983_
.sym 48979 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 48980 $abc$61060$new_n4007_
.sym 48981 soc.spimemio.softreset
.sym 49048 $false
.sym 49049 soc.cpu.mem_wstrb[0]
.sym 49050 $abc$61060$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$154_Y_new_
.sym 49051 $abc$61060$new_n4513_
.sym 49072 $abc$61060$new_n5078_
.sym 49073 soc.simpleuart.recv_buf_valid
.sym 49074 $abc$61060$techmap\soc.$logic_not$picosoc.v:182$1193_Y_new_
.sym 49075 $abc$61060$new_n4513_
.sym 49094 $true
.sym 49095 clk_16mhz$2$2
.sym 49096 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 49098 $abc$61060$new_n3999_
.sym 49099 $abc$61060$new_n4002_
.sym 49100 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$9591[1]_new_inv_
.sym 49101 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$12634[3]_new_
.sym 49102 $abc$61060$new_n4003_
.sym 49103 $abc$61060$new_n4514_
.sym 49104 soc.simpleuart.send_dummy
.sym 49171 soc.cpu.mem_addr[13]
.sym 49172 soc.cpu.mem_addr[12]
.sym 49173 soc.cpu.mem_addr[25]
.sym 49174 soc.cpu.mem_addr[24]
.sym 49177 soc.simpleuart.cfg_divider[7]
.sym 49178 $abc$61060$new_n4390_
.sym 49179 $abc$61060$new_n4513_
.sym 49180 $abc$61060$soc.simpleuart_reg_dat_do[7]_new_inv_
.sym 49183 $false
.sym 49184 $false
.sym 49185 soc.cpu.mem_addr[25]
.sym 49186 soc.cpu.mem_addr[24]
.sym 49189 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$9574[12]_new_inv_
.sym 49190 $abc$61060$new_n4514_
.sym 49191 $abc$61060$new_n4012_
.sym 49192 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[0]_new_inv_
.sym 49195 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8321[3]_new_inv_
.sym 49196 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[0]_new_inv_
.sym 49197 soc.cpu.mem_addr[13]
.sym 49198 soc.cpu.mem_addr[12]
.sym 49201 $false
.sym 49202 $abc$61060$new_n4014_
.sym 49203 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8321[3]_new_inv_
.sym 49204 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[0]_new_inv_
.sym 49207 soc.cpu.mem_addr[11]
.sym 49208 soc.cpu.mem_addr[10]
.sym 49209 soc.cpu.mem_addr[9]
.sym 49210 soc.cpu.mem_addr[8]
.sym 49213 $abc$61060$auto$alumacc.cc:491:replace_alu$7235[31]
.sym 49214 $abc$61060$new_n4013_
.sym 49215 $abc$61060$new_n4012_
.sym 49216 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$12634[3]_new_
.sym 49220 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45824
.sym 49221 $abc$61060$new_n4001_
.sym 49222 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$21069[1]_new_
.sym 49223 $abc$61060$new_n4391_
.sym 49224 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44943
.sym 49225 $abc$61060$new_n3985_
.sym 49226 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[31]_new_
.sym 49227 soc.spimemio.config_en
.sym 49294 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8321[9]_new_inv_
.sym 49295 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[5]_new_inv_
.sym 49296 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[2]_new_inv_
.sym 49297 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[3]_new_inv_
.sym 49300 $false
.sym 49301 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$9574[12]_new_inv_
.sym 49302 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8321[9]_new_inv_
.sym 49303 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[5]_new_inv_
.sym 49306 $false
.sym 49307 $false
.sym 49308 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[2]_new_inv_
.sym 49309 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[3]_new_inv_
.sym 49312 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$9574[12]_new_inv_
.sym 49313 $abc$61060$new_n4012_
.sym 49314 $abc$61060$new_n4002_
.sym 49315 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[0]_new_inv_
.sym 49318 soc.cpu.mem_addr[19]
.sym 49319 soc.cpu.mem_addr[18]
.sym 49320 soc.cpu.mem_addr[17]
.sym 49321 soc.cpu.mem_addr[16]
.sym 49324 $abc$61060$new_n4059_
.sym 49325 soc.simpleuart.recv_buf_valid
.sym 49326 soc.simpleuart.cfg_divider[23]
.sym 49327 $abc$61060$new_n4001_
.sym 49330 $abc$61060$new_n4514_
.sym 49331 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[0]_new_inv_
.sym 49332 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$9600[3]_new_inv_
.sym 49333 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[1]_new_inv_
.sym 49336 soc.cpu.mem_addr[23]
.sym 49337 soc.cpu.mem_addr[22]
.sym 49338 soc.cpu.mem_addr[21]
.sym 49339 soc.cpu.mem_addr[20]
.sym 49343 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 49344 $abc$61060$new_n5287_
.sym 49346 $abc$61060$logic_and$hardware.v:122$8_Y_new_
.sym 49347 $abc$61060$new_n5281_
.sym 49348 $abc$61060$new_n5283_
.sym 49349 $abc$61060$new_n5282_
.sym 49350 iomem_ready
.sym 49423 $false
.sym 49424 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8546[0]_new_inv_
.sym 49425 $abc$61060$logic_and$hardware.v:122$8_Y_new_
.sym 49426 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[5]_new_inv_
.sym 49429 soc.cpu.mem_addr[11]
.sym 49430 soc.cpu.mem_addr[8]
.sym 49431 soc.cpu.mem_addr[10]
.sym 49432 soc.cpu.mem_addr[9]
.sym 49435 $false
.sym 49436 soc.cpu.mem_wstrb[0]
.sym 49437 resetn$2
.sym 49438 $abc$61060$new_n5293_
.sym 49441 soc.cpu.mem_addr[25]
.sym 49442 soc.cpu.mem_addr[24]
.sym 49443 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8321[9]_new_inv_
.sym 49444 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[5]_new_inv_
.sym 49447 $false
.sym 49448 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8321[3]_new_inv_
.sym 49449 soc.cpu.mem_addr[13]
.sym 49450 soc.cpu.mem_addr[12]
.sym 49453 $false
.sym 49454 $false
.sym 49455 soc.cpu.mem_addr[15]
.sym 49456 soc.cpu.mem_addr[14]
.sym 49459 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8511[0]_new_inv_
.sym 49460 $abc$61060$new_n5285_
.sym 49461 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[1]_new_inv_
.sym 49462 $abc$61060$new_n5282_
.sym 49466 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][23]_new_inv_
.sym 49467 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][25]_new_inv_
.sym 49468 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][23]_new_inv_
.sym 49469 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][21]_new_inv_
.sym 49470 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][21]_new_inv_
.sym 49471 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][27]_new_inv_
.sym 49472 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][25]_new_inv_
.sym 49540 soc.cpu.reg_op2[3]
.sym 49541 soc.cpu.reg_op2[4]
.sym 49542 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][19]_new_
.sym 49543 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 49546 $false
.sym 49547 soc.cpu.reg_op2[2]
.sym 49548 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][27]_new_inv_
.sym 49549 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][31]_new_inv_
.sym 49552 soc.cpu.reg_op2[1]
.sym 49553 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][29]_new_inv_
.sym 49554 $abc$61060$new_n6590_
.sym 49555 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 49558 $false
.sym 49559 soc.cpu.reg_op2[1]
.sym 49560 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][27]_new_inv_
.sym 49561 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][29]_new_inv_
.sym 49564 $false
.sym 49565 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 49566 $abc$61060$new_n6590_
.sym 49567 soc.cpu.reg_op2[1]
.sym 49570 $false
.sym 49571 soc.cpu.reg_op2[2]
.sym 49572 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][23]_new_inv_
.sym 49573 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][27]_new_inv_
.sym 49576 $false
.sym 49577 soc.cpu.reg_op2[0]
.sym 49578 soc.cpu.reg_op1[30]
.sym 49579 soc.cpu.reg_op1[29]
.sym 49582 $false
.sym 49583 $false
.sym 49584 soc.cpu.reg_op1[31]
.sym 49585 soc.cpu.reg_op2[0]
.sym 49589 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][11]_new_inv_
.sym 49590 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][7]_new_inv_
.sym 49591 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][19]_new_inv_
.sym 49592 $abc$61060$new_n6709_
.sym 49593 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][17]_new_inv_
.sym 49594 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][17]_new_inv_
.sym 49595 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][19]_new_inv_
.sym 49596 soc.cpu.mem_wdata[20]
.sym 49663 $abc$61060$new_n6758_
.sym 49664 $abc$61060$new_n6759_
.sym 49665 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][11]_new_inv_
.sym 49666 $abc$61060$new_n6574_
.sym 49669 $false
.sym 49670 $false
.sym 49671 $abc$61060$new_n6590_
.sym 49672 $abc$61060$new_n5396_
.sym 49675 soc.cpu.reg_op2[4]
.sym 49676 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 49677 $abc$61060$new_n6708_
.sym 49678 soc.cpu.reg_op2[3]
.sym 49681 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 49682 $abc$61060$new_n6805_
.sym 49683 $abc$61060$new_n5399_
.sym 49684 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][7]_new_inv_
.sym 49687 $false
.sym 49688 $abc$61060$new_n6806_
.sym 49689 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][15]_new_inv_
.sym 49690 $abc$61060$new_n6574_
.sym 49693 $false
.sym 49694 soc.cpu.reg_op2[3]
.sym 49695 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][11]_new_inv_
.sym 49696 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][19]_new_
.sym 49699 $abc$61060$new_n5399_
.sym 49700 soc.cpu.reg_op2[2]
.sym 49701 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][11]_new_inv_
.sym 49702 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][15]_new_inv_
.sym 49705 soc.cpu.reg_op2[4]
.sym 49706 soc.cpu.reg_op2[3]
.sym 49707 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][19]_new_
.sym 49708 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 49712 soc.cpu.mem_la_wdata[11]
.sym 49713 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][5]_new_inv_
.sym 49714 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][9]_new_inv_
.sym 49715 soc.cpu.mem_la_wdata[12]
.sym 49716 soc.cpu.mem_wdata[12]
.sym 49717 soc.cpu.mem_wdata[27]
.sym 49718 soc.cpu.mem_wdata[28]
.sym 49719 soc.cpu.mem_wdata[11]
.sym 49786 $false
.sym 49787 soc.cpu.reg_op2[3]
.sym 49788 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][13]_new_inv_
.sym 49789 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][21]_new_
.sym 49792 $false
.sym 49793 soc.cpu.reg_op2[2]
.sym 49794 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][21]_new_inv_
.sym 49795 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][25]_new_inv_
.sym 49798 $false
.sym 49799 soc.cpu.reg_op2[3]
.sym 49800 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][21]_new_
.sym 49801 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 49804 $false
.sym 49805 soc.cpu.reg_op2[2]
.sym 49806 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][25]_new_inv_
.sym 49807 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][29]_new_
.sym 49810 $false
.sym 49811 soc.cpu.reg_op2[2]
.sym 49812 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][29]_new_
.sym 49813 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 49816 soc.cpu.reg_op2[3]
.sym 49817 soc.cpu.reg_op2[4]
.sym 49818 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][5]_new_inv_
.sym 49819 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$7\buffer[32:0][5]_new_
.sym 49822 $abc$61060$new_n6574_
.sym 49823 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][13]_new_inv_
.sym 49824 $abc$61060$new_n5399_
.sym 49825 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][5]_new_inv_
.sym 49828 soc.cpu.mem_wdata[14]
.sym 49829 $false
.sym 49830 $false
.sym 49831 $false
.sym 49832 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44799
.sym 49833 clk_16mhz$2$2
.sym 49834 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 49835 $abc$61060$new_n6933_
.sym 49836 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][23]_new_inv_
.sym 49837 $abc$61060$new_n6975_
.sym 49838 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][19]_new_inv_
.sym 49839 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][31]_new_inv_
.sym 49840 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][27]_new_inv_
.sym 49842 $abc$61060$new_n6973_
.sym 49909 $false
.sym 49910 $false
.sym 49911 soc.cpu.reg_op2[3]
.sym 49912 soc.cpu.reg_op2[4]
.sym 49915 $false
.sym 49916 soc.cpu.reg_op2[3]
.sym 49917 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][9]_new_inv_
.sym 49918 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][17]_new_inv_
.sym 49921 soc.cpu.reg_op2[3]
.sym 49922 soc.cpu.reg_op2[4]
.sym 49923 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][9]_new_inv_
.sym 49924 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][1]_new_inv_
.sym 49927 soc.cpu.reg_op2[4]
.sym 49928 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 49929 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][19]_new_inv_
.sym 49930 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][3]_new_
.sym 49933 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 49934 $abc$61060$new_n6735_
.sym 49935 soc.cpu.reg_op2[4]
.sym 49936 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][25]_new_
.sym 49939 $false
.sym 49940 $false
.sym 49941 soc.cpu.reg_op2[3]
.sym 49942 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][6]_new_inv_
.sym 49945 soc.cpu.reg_op2[4]
.sym 49946 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1260$2404_Y_new_inv_
.sym 49947 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][17]_new_inv_
.sym 49948 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][1]_new_
.sym 49951 $false
.sym 49952 soc.cpu.reg_op2[3]
.sym 49953 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][17]_new_inv_
.sym 49954 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][32]_new_
.sym 49958 $abc$61060$new_n8258_
.sym 49959 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][17]_new_inv_
.sym 49960 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][9]_new_inv_
.sym 49961 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][15]_new_inv_
.sym 49962 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][13]_new_inv_
.sym 49963 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][9]_new_inv_
.sym 49964 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][11]_new_inv_
.sym 49965 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][11]_new_inv_
.sym 50032 soc.cpu.reg_op2[3]
.sym 50033 soc.cpu.reg_op2[4]
.sym 50034 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][14]_new_inv_
.sym 50035 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][22]_new_inv_
.sym 50038 $false
.sym 50039 $abc$61060$new_n5396_
.sym 50040 soc.cpu.reg_op2[3]
.sym 50041 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][1]_new_inv_
.sym 50044 $false
.sym 50045 soc.cpu.reg_op2[2]
.sym 50046 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][5]_new_inv_
.sym 50047 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][9]_new_inv_
.sym 50050 $false
.sym 50051 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_
.sym 50052 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][17]_new_
.sym 50053 soc.cpu.reg_op2[4]
.sym 50056 $abc$61060$new_n6540_
.sym 50057 soc.cpu.reg_op2[3]
.sym 50058 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][17]_new_inv_
.sym 50059 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][25]_new_inv_
.sym 50062 $false
.sym 50063 soc.cpu.reg_op2[3]
.sym 50064 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][6]_new_inv_
.sym 50065 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][14]_new_inv_
.sym 50068 $false
.sym 50069 $abc$61060$new_n6834_
.sym 50070 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][17]_new_inv_
.sym 50071 $abc$61060$new_n5399_
.sym 50074 $abc$61060$new_n6607_
.sym 50075 $abc$61060$techmap$techmap\soc.cpu.$procmux$4308.$and$/usr/local/bin/../share/yosys/techmap.v:434$15910_Y[1]_new_
.sym 50076 $abc$61060$new_n6540_
.sym 50077 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][17]_new_
.sym 50078 $true
.sym 50079 clk_16mhz$2$2
.sym 50080 $false
.sym 50081 $abc$61060$new_n8255_
.sym 50082 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][5]_new_inv_
.sym 50083 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][18]_new_inv_
.sym 50084 $abc$61060$new_n6923_
.sym 50085 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][7]_new_inv_
.sym 50086 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$10\buffer[31:0][31]_new_inv_
.sym 50087 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][7]_new_inv_
.sym 50088 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][7]_new_inv_
.sym 50155 $false
.sym 50156 soc.cpu.reg_op2[2]
.sym 50157 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][10]_new_inv_
.sym 50158 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][14]_new_inv_
.sym 50161 $false
.sym 50162 soc.cpu.reg_op2[2]
.sym 50163 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][2]_new_inv_
.sym 50164 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][6]_new_inv_
.sym 50167 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1258$2400_Y_new_inv_
.sym 50168 $abc$61060$new_n6837_
.sym 50169 $abc$61060$new_n5399_
.sym 50170 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][18]_new_inv_
.sym 50173 $false
.sym 50174 $false
.sym 50175 soc.cpu.reg_op2[2]
.sym 50176 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][2]_new_inv_
.sym 50179 $false
.sym 50180 soc.cpu.reg_op2[1]
.sym 50181 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][1]_new_inv_
.sym 50182 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][3]_new_inv_
.sym 50185 $false
.sym 50186 soc.cpu.reg_op2[0]
.sym 50187 soc.cpu.reg_op1[2]
.sym 50188 soc.cpu.reg_op1[3]
.sym 50191 $false
.sym 50192 soc.cpu.reg_op2[1]
.sym 50193 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][3]_new_inv_
.sym 50194 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][5]_new_inv_
.sym 50197 soc.cpu.reg_op2[3]
.sym 50198 soc.cpu.reg_op2[4]
.sym 50199 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][2]_new_
.sym 50200 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][10]_new_inv_
.sym 50204 $abc$61060$new_n6940_
.sym 50205 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][12]_new_inv_
.sym 50206 $abc$61060$new_n5396_
.sym 50207 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][14]_new_inv_
.sym 50208 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][20]_new_inv_
.sym 50210 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][14]_new_inv_
.sym 50211 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][16]_new_inv_
.sym 50278 $false
.sym 50279 soc.cpu.reg_op2[0]
.sym 50280 soc.cpu.reg_op1[9]
.sym 50281 soc.cpu.reg_op1[10]
.sym 50284 $false
.sym 50285 soc.cpu.reg_op2[2]
.sym 50286 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][6]_new_inv_
.sym 50287 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][10]_new_inv_
.sym 50290 $false
.sym 50291 soc.cpu.reg_op2[2]
.sym 50292 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][12]_new_inv_
.sym 50293 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][16]_new_inv_
.sym 50296 $false
.sym 50297 soc.cpu.reg_op2[1]
.sym 50298 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][10]_new_inv_
.sym 50299 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][12]_new_inv_
.sym 50302 soc.cpu.reg_op2[3]
.sym 50303 soc.cpu.reg_op2[4]
.sym 50304 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][12]_new_inv_
.sym 50305 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][20]_new_inv_
.sym 50308 $abc$61060$new_n6540_
.sym 50309 soc.cpu.reg_op2[3]
.sym 50310 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][16]_new_inv_
.sym 50311 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][24]_new_inv_
.sym 50314 $false
.sym 50315 soc.cpu.reg_op2[1]
.sym 50316 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][8]_new_inv_
.sym 50317 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][10]_new_inv_
.sym 50320 $false
.sym 50321 soc.cpu.reg_op2[2]
.sym 50322 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][8]_new_inv_
.sym 50323 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][12]_new_inv_
.sym 50327 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 50328 $abc$61060$new_n4670_
.sym 50329 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[12]_new_
.sym 50330 $abc$61060$new_n4845_
.sym 50331 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37506
.sym 50332 soc.cpu.mem_wordsize[1]
.sym 50334 soc.cpu.mem_wordsize[0]
.sym 50401 $false
.sym 50402 soc.cpu.reg_op2[1]
.sym 50403 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][2]_new_inv_
.sym 50404 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][4]_new_inv_
.sym 50407 $false
.sym 50408 soc.cpu.reg_op2[0]
.sym 50409 soc.cpu.reg_op1[3]
.sym 50410 soc.cpu.reg_op1[4]
.sym 50413 $false
.sym 50414 soc.cpu.reg_op2[1]
.sym 50415 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][4]_new_inv_
.sym 50416 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][6]_new_inv_
.sym 50419 $false
.sym 50420 soc.cpu.reg_op2[0]
.sym 50421 soc.cpu.reg_op1[1]
.sym 50422 soc.cpu.reg_op1[2]
.sym 50425 $false
.sym 50426 soc.cpu.reg_op2[0]
.sym 50427 soc.cpu.reg_op1[5]
.sym 50428 soc.cpu.reg_op1[6]
.sym 50431 soc.cpu.reg_op2[1]
.sym 50432 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][2]_new_inv_
.sym 50433 soc.cpu.reg_op1[0]
.sym 50434 soc.cpu.reg_op2[0]
.sym 50437 $false
.sym 50438 soc.cpu.reg_op2[0]
.sym 50439 soc.cpu.reg_op1[7]
.sym 50440 soc.cpu.reg_op1[8]
.sym 50443 $false
.sym 50444 soc.cpu.reg_op2[1]
.sym 50445 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][6]_new_inv_
.sym 50446 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][8]_new_inv_
.sym 50450 $abc$61060$techmap$techmap\soc.cpu.$procmux$3978.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$17107_Y[1]_new_
.sym 50451 $abc$61060$new_n4851_
.sym 50452 $abc$61060$new_n4663_
.sym 50453 $abc$61060$new_n4852_
.sym 50454 $abc$61060$new_n4847_
.sym 50455 soc.cpu.instr_lh
.sym 50456 soc.cpu.instr_lhu
.sym 50457 soc.cpu.instr_lw
.sym 50524 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 50525 soc.cpu.latched_stalu
.sym 50526 soc.cpu.alu_out_q[3]
.sym 50527 soc.cpu.reg_out[3]
.sym 50530 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 50531 soc.cpu.latched_stalu
.sym 50532 soc.cpu.alu_out_q[5]
.sym 50533 soc.cpu.reg_out[5]
.sym 50536 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 50537 soc.cpu.latched_stalu
.sym 50538 soc.cpu.alu_out_q[15]
.sym 50539 soc.cpu.reg_out[15]
.sym 50548 $false
.sym 50549 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 50550 soc.cpu.reg_out[14]
.sym 50551 soc.cpu.reg_next_pc[14]
.sym 50560 soc.cpu.mem_rdata_q[13]
.sym 50561 soc.cpu.is_sb_sh_sw
.sym 50562 soc.cpu.mem_rdata_q[12]
.sym 50563 soc.cpu.mem_rdata_q[14]
.sym 50566 soc.cpu.mem_rdata_q[12]
.sym 50567 soc.cpu.is_sb_sh_sw
.sym 50568 soc.cpu.mem_rdata_q[14]
.sym 50569 soc.cpu.mem_rdata_q[13]
.sym 50570 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 50571 clk_16mhz$2$2
.sym 50572 $false
.sym 50573 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[0]_new_inv_
.sym 50574 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 50575 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[24]_new_
.sym 50576 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127
.sym 50577 $abc$61060$new_n7134_
.sym 50579 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28383_new_inv_
.sym 50580 soc.cpu.instr_lb
.sym 50647 $false
.sym 50648 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[3]_new_
.sym 50649 soc.cpu.irq_state[0]
.sym 50650 soc.cpu.reg_next_pc[3]
.sym 50653 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 50654 soc.cpu.latched_stalu
.sym 50655 soc.cpu.alu_out_q[14]
.sym 50656 soc.cpu.reg_out[14]
.sym 50659 soc.cpu.instr_beq
.sym 50660 soc.cpu.instr_lb
.sym 50661 soc.cpu.instr_lbu
.sym 50662 soc.cpu.instr_sb
.sym 50665 soc.cpu.irq_state[1]
.sym 50666 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[8]_new_
.sym 50667 soc.cpu.reg_next_pc[8]
.sym 50668 soc.cpu.irq_state[0]
.sym 50671 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 50672 soc.cpu.latched_stalu
.sym 50673 soc.cpu.alu_out_q[14]
.sym 50674 soc.cpu.reg_out[14]
.sym 50677 $abc$61060$new_n4147_
.sym 50678 $abc$61060$techmap$techmap\soc.cpu.$procmux$3978.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$17107_Y[1]_new_
.sym 50679 $abc$61060$new_n4144_
.sym 50680 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 50683 $false
.sym 50684 $false
.sym 50685 soc.cpu.is_sb_sh_sw
.sym 50686 $abc$61060$auto$simplemap.cc:168:logic_reduce$19101_new_inv_
.sym 50689 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 50690 soc.cpu.mem_rdata_q[14]
.sym 50691 soc.cpu.mem_rdata_q[12]
.sym 50692 soc.cpu.mem_rdata_q[13]
.sym 50693 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 50694 clk_16mhz$2$2
.sym 50695 $false
.sym 50696 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 50697 soc.cpu.cpuregs.wdata[0]
.sym 50698 $abc$61060$soc.cpu.next_pc[1]_new_
.sym 50699 $abc$61060$new_n5061_
.sym 50700 soc.cpu.cpuregs.wdata[11]
.sym 50701 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[0]_new_
.sym 50702 $abc$61060$techmap$techmap\soc.cpu.$procmux$3598.$and$/usr/local/bin/../share/yosys/techmap.v:434$17141_Y_new_
.sym 50703 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[11]_new_
.sym 50770 soc.cpu.irq_state[1]
.sym 50771 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[2]_new_
.sym 50772 soc.cpu.reg_next_pc[2]
.sym 50773 soc.cpu.irq_state[0]
.sym 50776 $false
.sym 50777 $false
.sym 50778 soc.cpu.irq_state[0]
.sym 50779 soc.cpu.irq_state[1]
.sym 50782 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28395_new_inv_
.sym 50783 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[14]_new_
.sym 50784 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 50785 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[14]
.sym 50788 soc.cpu.irq_state[1]
.sym 50789 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[15]_new_
.sym 50790 soc.cpu.reg_next_pc[15]
.sym 50791 soc.cpu.irq_state[0]
.sym 50794 soc.cpu.irq_state[1]
.sym 50795 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[14]_new_
.sym 50796 soc.cpu.reg_next_pc[14]
.sym 50797 soc.cpu.irq_state[0]
.sym 50800 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28351_new_inv_
.sym 50801 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[3]_new_
.sym 50802 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 50803 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[3]
.sym 50806 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28371_new_inv_
.sym 50807 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[8]_new_
.sym 50808 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 50809 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[8]
.sym 50812 $abc$61060$techmap\soc.cpu.$0\instr_srai[0:0]
.sym 50813 $false
.sym 50814 $false
.sym 50815 $false
.sym 50816 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 50817 clk_16mhz$2$2
.sym 50818 $false
.sym 50819 $abc$61060$new_n4238_
.sym 50820 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10841[2]_new_inv_
.sym 50821 $abc$61060$new_n8127_
.sym 50822 $abc$61060$new_n8303_
.sym 50823 $abc$61060$new_n8310_
.sym 50824 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$11443[1]_new_inv_
.sym 50825 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$11057[2]_new_inv_
.sym 50826 soc.cpu.decoder_trigger
.sym 50893 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 50894 soc.cpu.latched_stalu
.sym 50895 soc.cpu.alu_out_q[19]
.sym 50896 soc.cpu.reg_out[19]
.sym 50899 $false
.sym 50900 $abc$61060$new_n5706_
.sym 50901 soc.cpu.reg_next_pc[14]
.sym 50902 $abc$61060$new_n5646_
.sym 50905 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28423_new_inv_
.sym 50906 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[21]_new_
.sym 50907 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 50908 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[21]
.sym 50911 soc.cpu.irq_state[1]
.sym 50912 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[21]_new_
.sym 50913 soc.cpu.reg_next_pc[21]
.sym 50914 soc.cpu.irq_state[0]
.sym 50917 $false
.sym 50918 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[6]_new_
.sym 50919 soc.cpu.irq_state[0]
.sym 50920 soc.cpu.reg_next_pc[6]
.sym 50923 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28347_new_inv_
.sym 50924 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[2]_new_
.sym 50925 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 50926 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[2]
.sym 50929 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28363_new_inv_
.sym 50930 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[6]_new_
.sym 50931 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 50932 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[6]
.sym 50935 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28399_new_inv_
.sym 50936 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[15]_new_
.sym 50937 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 50938 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[15]
.sym 50942 $abc$61060$techmap\soc.cpu.$procmux$3940_Y_new_
.sym 50943 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10829[4]_new_
.sym 50944 $abc$61060$new_n5654_
.sym 50945 $abc$61060$new_n5655_
.sym 50946 $abc$61060$new_n5656_
.sym 50947 $abc$61060$new_n8306_
.sym 50948 $abc$61060$techmap\soc.cpu.$procmux$3640_Y_new_
.sym 50949 soc.cpu.do_waitirq
.sym 51016 soc.cpu.irq_state[1]
.sym 51017 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[19]_new_
.sym 51018 soc.cpu.reg_next_pc[19]
.sym 51019 soc.cpu.irq_state[0]
.sym 51022 $abc$61060$new_n7068_
.sym 51023 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[4]_new_
.sym 51024 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 51025 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[4]
.sym 51028 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 51029 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 51030 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[9]
.sym 51031 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[9]
.sym 51034 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28367_new_inv_
.sym 51035 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[7]_new_
.sym 51036 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 51037 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[7]
.sym 51040 $false
.sym 51041 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[7]_new_
.sym 51042 soc.cpu.irq_state[0]
.sym 51043 soc.cpu.reg_next_pc[7]
.sym 51046 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28415_new_inv_
.sym 51047 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[19]_new_
.sym 51048 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 51049 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[19]
.sym 51052 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 51053 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 51054 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[5]
.sym 51055 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[5]
.sym 51058 $false
.sym 51059 $false
.sym 51060 $abc$61060$new_n7134_
.sym 51061 $abc$61060$new_n7133_
.sym 51065 $abc$61060$new_n5652_
.sym 51066 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[0]
.sym 51067 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37258
.sym 51068 $abc$61060$new_n5647_
.sym 51069 soc.cpu.cpuregs_rs1[31]
.sym 51070 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37312
.sym 51071 soc.cpu.cpuregs_rs1[24]
.sym 51072 soc.cpu.latched_compr
.sym 51139 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[16]
.sym 51140 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 51141 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[16]_new_
.sym 51142 soc.cpu.irq_state[1]
.sym 51145 soc.cpu.irq_state[1]
.sym 51146 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[9]_new_
.sym 51147 soc.cpu.reg_next_pc[9]
.sym 51148 soc.cpu.irq_state[0]
.sym 51151 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[18]
.sym 51152 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 51153 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[18]_new_
.sym 51154 soc.cpu.irq_state[1]
.sym 51157 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 51158 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 51159 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[13]
.sym 51160 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[13]
.sym 51163 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28375_new_inv_
.sym 51164 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[9]_new_
.sym 51165 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 51166 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[9]
.sym 51169 $false
.sym 51170 $false
.sym 51171 $abc$61060$new_n5647_
.sym 51172 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 51175 $false
.sym 51176 $false
.sym 51177 soc.cpu.irq_state[0]
.sym 51178 soc.cpu.irq_state[1]
.sym 51181 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1518$2494_Y
.sym 51182 $false
.sym 51183 $false
.sym 51184 $false
.sym 51185 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37312
.sym 51186 clk_16mhz$2$2
.sym 51187 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 51188 $abc$61060$new_n7036_
.sym 51189 $abc$61060$new_n7050_
.sym 51190 soc.cpu.reg_op2[24]
.sym 51191 soc.cpu.reg_op2[22]
.sym 51192 soc.cpu.reg_op2[25]
.sym 51193 soc.cpu.reg_op2[18]
.sym 51194 soc.cpu.reg_op2[20]
.sym 51195 soc.cpu.reg_op2[29]
.sym 51262 $abc$61060$new_n6980_
.sym 51263 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 51264 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[5]
.sym 51265 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[5]
.sym 51268 $abc$61060$new_n6980_
.sym 51269 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 51270 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[13]
.sym 51271 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[13]
.sym 51274 $abc$61060$new_n6980_
.sym 51275 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 51276 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[9]
.sym 51277 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[9]
.sym 51280 soc.cpu.cpuregs.wdata[25]
.sym 51281 $false
.sym 51282 $false
.sym 51283 $false
.sym 51286 soc.cpu.cpuregs.wdata[24]
.sym 51287 $false
.sym 51288 $false
.sym 51289 $false
.sym 51292 soc.cpu.cpuregs.wdata[31]
.sym 51293 $false
.sym 51294 $false
.sym 51295 $false
.sym 51298 soc.cpu.cpuregs.wdata[19]
.sym 51299 $false
.sym 51300 $false
.sym 51301 $false
.sym 51304 soc.cpu.cpuregs.wdata[21]
.sym 51305 $false
.sym 51306 $false
.sym 51307 $false
.sym 51308 $true
.sym 51309 clk_16mhz$2$2
.sym 51310 $false
.sym 51313 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15966_Y[0]_new_
.sym 51315 $abc$61060$new_n7058_
.sym 51316 $abc$61060$new_n4889_
.sym 51317 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[1]
.sym 51385 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[5]
.sym 51386 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 51387 soc.cpu.irq_state[0]
.sym 51388 soc.cpu.reg_next_pc[5]
.sym 51391 $false
.sym 51392 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15981_Y_new_inv_
.sym 51393 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[13]
.sym 51394 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 51397 $false
.sym 51398 $false
.sym 51399 $abc$61060$new_n7152_
.sym 51400 $abc$61060$new_n7150_
.sym 51403 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[24]
.sym 51404 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 51405 soc.cpu.irq_state[0]
.sym 51406 soc.cpu.reg_next_pc[24]
.sym 51409 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[12]
.sym 51410 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 51411 soc.cpu.irq_state[0]
.sym 51412 soc.cpu.reg_next_pc[12]
.sym 51415 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[29]
.sym 51416 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 51417 soc.cpu.irq_state[0]
.sym 51418 soc.cpu.reg_next_pc[29]
.sym 51427 soc.cpu.cpuregs.wdata[29]
.sym 51428 $false
.sym 51429 $false
.sym 51430 $false
.sym 51431 $true
.sym 51432 clk_16mhz$2$2
.sym 51433 $false
.sym 51436 $abc$61060$auto$alumacc.cc:474:replace_alu$7255.BB[1]
.sym 51437 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37273
.sym 51441 soc.cpu.latched_stalu
.sym 51470 $false
.sym 51507 $auto$alumacc.cc:474:replace_alu$7255.C[1]
.sym 51509 soc.cpu.reg_pc[1]
.sym 51510 soc.cpu.latched_compr
.sym 51513 $auto$alumacc.cc:474:replace_alu$7255.C[2]
.sym 51514 $false
.sym 51515 soc.cpu.reg_pc[2]
.sym 51516 $abc$61060$auto$alumacc.cc:474:replace_alu$7255.BB[1]
.sym 51517 $auto$alumacc.cc:474:replace_alu$7255.C[1]
.sym 51519 $auto$alumacc.cc:474:replace_alu$7255.C[3]
.sym 51520 $false
.sym 51521 soc.cpu.reg_pc[3]
.sym 51522 $false
.sym 51523 $auto$alumacc.cc:474:replace_alu$7255.C[2]
.sym 51525 $auto$alumacc.cc:474:replace_alu$7255.C[4]
.sym 51526 $false
.sym 51527 soc.cpu.reg_pc[4]
.sym 51528 $false
.sym 51529 $auto$alumacc.cc:474:replace_alu$7255.C[3]
.sym 51531 $auto$alumacc.cc:474:replace_alu$7255.C[5]
.sym 51532 $false
.sym 51533 soc.cpu.reg_pc[5]
.sym 51534 $false
.sym 51535 $auto$alumacc.cc:474:replace_alu$7255.C[4]
.sym 51537 $auto$alumacc.cc:474:replace_alu$7255.C[6]
.sym 51538 $false
.sym 51539 soc.cpu.reg_pc[6]
.sym 51540 $false
.sym 51541 $auto$alumacc.cc:474:replace_alu$7255.C[5]
.sym 51543 $auto$alumacc.cc:474:replace_alu$7255.C[7]
.sym 51544 $false
.sym 51545 soc.cpu.reg_pc[7]
.sym 51546 $false
.sym 51547 $auto$alumacc.cc:474:replace_alu$7255.C[6]
.sym 51549 $auto$alumacc.cc:474:replace_alu$7255.C[8]
.sym 51550 $false
.sym 51551 soc.cpu.reg_pc[8]
.sym 51552 $false
.sym 51553 $auto$alumacc.cc:474:replace_alu$7255.C[7]
.sym 51557 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[16]_new_inv_
.sym 51560 $abc$61060$auto$rtlil.cc:1981:NotGate$59804
.sym 51562 $abc$61060$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0]
.sym 51563 soc.cpu.is_lui_auipc_jal
.sym 51593 $auto$alumacc.cc:474:replace_alu$7255.C[8]
.sym 51630 $auto$alumacc.cc:474:replace_alu$7255.C[9]
.sym 51631 $false
.sym 51632 soc.cpu.reg_pc[9]
.sym 51633 $false
.sym 51634 $auto$alumacc.cc:474:replace_alu$7255.C[8]
.sym 51636 $auto$alumacc.cc:474:replace_alu$7255.C[10]
.sym 51637 $false
.sym 51638 soc.cpu.reg_pc[10]
.sym 51639 $false
.sym 51640 $auto$alumacc.cc:474:replace_alu$7255.C[9]
.sym 51642 $auto$alumacc.cc:474:replace_alu$7255.C[11]
.sym 51643 $false
.sym 51644 soc.cpu.reg_pc[11]
.sym 51645 $false
.sym 51646 $auto$alumacc.cc:474:replace_alu$7255.C[10]
.sym 51648 $auto$alumacc.cc:474:replace_alu$7255.C[12]
.sym 51649 $false
.sym 51650 soc.cpu.reg_pc[12]
.sym 51651 $false
.sym 51652 $auto$alumacc.cc:474:replace_alu$7255.C[11]
.sym 51654 $auto$alumacc.cc:474:replace_alu$7255.C[13]
.sym 51655 $false
.sym 51656 soc.cpu.reg_pc[13]
.sym 51657 $false
.sym 51658 $auto$alumacc.cc:474:replace_alu$7255.C[12]
.sym 51660 $auto$alumacc.cc:474:replace_alu$7255.C[14]
.sym 51661 $false
.sym 51662 soc.cpu.reg_pc[14]
.sym 51663 $false
.sym 51664 $auto$alumacc.cc:474:replace_alu$7255.C[13]
.sym 51666 $auto$alumacc.cc:474:replace_alu$7255.C[15]
.sym 51667 $false
.sym 51668 soc.cpu.reg_pc[15]
.sym 51669 $false
.sym 51670 $auto$alumacc.cc:474:replace_alu$7255.C[14]
.sym 51672 $auto$alumacc.cc:474:replace_alu$7255.C[16]
.sym 51673 $false
.sym 51674 soc.cpu.reg_pc[16]
.sym 51675 $false
.sym 51676 $auto$alumacc.cc:474:replace_alu$7255.C[15]
.sym 51680 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[18]_new_inv_
.sym 51681 $abc$61060$new_n4692_
.sym 51682 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[24]_new_inv_
.sym 51684 $abc$61060$new_n4706_
.sym 51685 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[22]_new_inv_
.sym 51686 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[27]_new_inv_
.sym 51687 soc.cpu.decoded_imm[20]
.sym 51716 $auto$alumacc.cc:474:replace_alu$7255.C[16]
.sym 51753 $auto$alumacc.cc:474:replace_alu$7255.C[17]
.sym 51754 $false
.sym 51755 soc.cpu.reg_pc[17]
.sym 51756 $false
.sym 51757 $auto$alumacc.cc:474:replace_alu$7255.C[16]
.sym 51759 $auto$alumacc.cc:474:replace_alu$7255.C[18]
.sym 51760 $false
.sym 51761 soc.cpu.reg_pc[18]
.sym 51762 $false
.sym 51763 $auto$alumacc.cc:474:replace_alu$7255.C[17]
.sym 51765 $auto$alumacc.cc:474:replace_alu$7255.C[19]
.sym 51766 $false
.sym 51767 soc.cpu.reg_pc[19]
.sym 51768 $false
.sym 51769 $auto$alumacc.cc:474:replace_alu$7255.C[18]
.sym 51771 $auto$alumacc.cc:474:replace_alu$7255.C[20]
.sym 51772 $false
.sym 51773 soc.cpu.reg_pc[20]
.sym 51774 $false
.sym 51775 $auto$alumacc.cc:474:replace_alu$7255.C[19]
.sym 51777 $auto$alumacc.cc:474:replace_alu$7255.C[21]
.sym 51778 $false
.sym 51779 soc.cpu.reg_pc[21]
.sym 51780 $false
.sym 51781 $auto$alumacc.cc:474:replace_alu$7255.C[20]
.sym 51783 $auto$alumacc.cc:474:replace_alu$7255.C[22]
.sym 51784 $false
.sym 51785 soc.cpu.reg_pc[22]
.sym 51786 $false
.sym 51787 $auto$alumacc.cc:474:replace_alu$7255.C[21]
.sym 51789 $auto$alumacc.cc:474:replace_alu$7255.C[23]
.sym 51790 $false
.sym 51791 soc.cpu.reg_pc[23]
.sym 51792 $false
.sym 51793 $auto$alumacc.cc:474:replace_alu$7255.C[22]
.sym 51795 $auto$alumacc.cc:474:replace_alu$7255.C[24]
.sym 51796 $false
.sym 51797 soc.cpu.reg_pc[24]
.sym 51798 $false
.sym 51799 $auto$alumacc.cc:474:replace_alu$7255.C[23]
.sym 51803 $abc$61060$new_n4833_
.sym 51804 $abc$61060$new_n4821_
.sym 51805 $abc$61060$new_n4817_
.sym 51806 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[26]_new_inv_
.sym 51807 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[28]_new_inv_
.sym 51808 $abc$61060$new_n4825_
.sym 51809 soc.cpu.reg_op1[26]
.sym 51810 soc.cpu.reg_op1[18]
.sym 51839 $auto$alumacc.cc:474:replace_alu$7255.C[24]
.sym 51876 $auto$alumacc.cc:474:replace_alu$7255.C[25]
.sym 51877 $false
.sym 51878 soc.cpu.reg_pc[25]
.sym 51879 $false
.sym 51880 $auto$alumacc.cc:474:replace_alu$7255.C[24]
.sym 51882 $auto$alumacc.cc:474:replace_alu$7255.C[26]
.sym 51883 $false
.sym 51884 soc.cpu.reg_pc[26]
.sym 51885 $false
.sym 51886 $auto$alumacc.cc:474:replace_alu$7255.C[25]
.sym 51888 $auto$alumacc.cc:474:replace_alu$7255.C[27]
.sym 51889 $false
.sym 51890 soc.cpu.reg_pc[27]
.sym 51891 $false
.sym 51892 $auto$alumacc.cc:474:replace_alu$7255.C[26]
.sym 51894 $auto$alumacc.cc:474:replace_alu$7255.C[28]
.sym 51895 $false
.sym 51896 soc.cpu.reg_pc[28]
.sym 51897 $false
.sym 51898 $auto$alumacc.cc:474:replace_alu$7255.C[27]
.sym 51900 $auto$alumacc.cc:474:replace_alu$7255.C[29]
.sym 51901 $false
.sym 51902 soc.cpu.reg_pc[29]
.sym 51903 $false
.sym 51904 $auto$alumacc.cc:474:replace_alu$7255.C[28]
.sym 51906 $auto$alumacc.cc:474:replace_alu$7255.C[30]
.sym 51907 $false
.sym 51908 soc.cpu.reg_pc[30]
.sym 51909 $false
.sym 51910 $auto$alumacc.cc:474:replace_alu$7255.C[29]
.sym 51913 $false
.sym 51914 soc.cpu.reg_pc[31]
.sym 51915 $false
.sym 51916 $auto$alumacc.cc:474:replace_alu$7255.C[30]
.sym 51919 $false
.sym 51920 $abc$61060$new_n4706_
.sym 51921 soc.cpu.reg_op1[16]
.sym 51922 $abc$61060$new_n4670_
.sym 51923 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 51924 clk_16mhz$2$2
.sym 51925 $false
.sym 51927 soc.cpu.reg_op1[24]
.sym 51928 soc.cpu.reg_op1[28]
.sym 52000 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1547$2508_Y[22]
.sym 52001 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 52002 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[21]
.sym 52003 $abc$61060$new_n5654_
.sym 52006 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[24]
.sym 52007 $false
.sym 52008 $false
.sym 52009 $false
.sym 52018 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[30]
.sym 52019 $false
.sym 52020 $false
.sym 52021 $false
.sym 52030 $abc$61060$auto$alumacc.cc:474:replace_alu$7267.BB[0]
.sym 52031 $false
.sym 52032 $false
.sym 52033 $false
.sym 52036 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[13]
.sym 52037 $false
.sym 52038 $false
.sym 52039 $false
.sym 52042 $abc$61060$auto$alumacc.cc:474:replace_alu$7261.AA[23]
.sym 52043 $false
.sym 52044 $false
.sym 52045 $false
.sym 52046 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 52047 clk_16mhz$2$2
.sym 52048 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 52049 soc.cpu.decoded_imm[22]
.sym 52050 soc.cpu.decoded_imm[25]
.sym 52051 soc.cpu.decoded_imm[29]
.sym 52052 soc.cpu.decoded_imm[24]
.sym 52123 $abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 52124 $false
.sym 52125 $false
.sym 52126 $false
.sym 52141 $abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 52142 $false
.sym 52143 $false
.sym 52144 $false
.sym 52147 $abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 52148 $false
.sym 52149 $false
.sym 52150 $false
.sym 52153 $abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 52154 $false
.sym 52155 $false
.sym 52156 $false
.sym 52159 $abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 52160 $false
.sym 52161 $false
.sym 52162 $false
.sym 52169 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 52170 clk_16mhz$2$2
.sym 52171 $false
.sym 52397 $abc$61060$new_n5158_
.sym 52399 $abc$61060$new_n5161_
.sym 52523 $abc$61060$auto$wreduce.cc:454:run$7045[3]
.sym 52525 $abc$61060$new_n5172_
.sym 52529 soc.spimemio.rd_addr[2]
.sym 52530 soc.spimemio.rd_addr[3]
.sym 52682 $abc$61060$new_n5173_
.sym 52684 $abc$61060$new_n5171_
.sym 52685 $abc$61060$new_n8205_
.sym 52686 $abc$61060$new_n8204_
.sym 52687 $abc$61060$new_n5166_
.sym 52688 $abc$61060$new_n5165_
.sym 52689 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45966
.sym 52756 soc.spimemio.rd_addr[1]
.sym 52757 soc.cpu.mem_addr[1]
.sym 52758 soc.spimemio.rd_addr[0]
.sym 52759 soc.cpu.mem_addr[0]
.sym 52780 soc.cpu.mem_addr[1]
.sym 52781 $false
.sym 52782 $false
.sym 52783 $false
.sym 52786 soc.cpu.mem_addr[0]
.sym 52787 $false
.sym 52788 $false
.sym 52789 $false
.sym 52802 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45966
.sym 52803 clk_16mhz$2$2
.sym 52804 $false
.sym 52807 soc.simpleuart.cfg_divider[1]
.sym 52909 soc.cpu.mem_wdata[0]
.sym 52910 $false
.sym 52911 $false
.sym 52912 $false
.sym 52921 soc.cpu.mem_wdata[2]
.sym 52922 $false
.sym 52923 $false
.sym 52924 $false
.sym 52925 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44727
.sym 52926 clk_16mhz$2$2
.sym 52927 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 52928 $abc$61060$new_n5194_
.sym 52929 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 52930 $abc$61060$new_n5192_
.sym 52931 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45950[0]_new_inv_
.sym 52932 soc.spimemio.xfer.xfer_tag_q[2]
.sym 52933 soc.spimemio.xfer.xfer_tag_q[1]
.sym 52934 soc.spimemio.xfer.xfer_tag_q[0]
.sym 52935 soc.spimemio.xfer.xfer_tag_q[3]
.sym 53044 soc.cpu.mem_wdata[5]
.sym 53045 $false
.sym 53046 $false
.sym 53047 $false
.sym 53048 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44727
.sym 53049 clk_16mhz$2$2
.sym 53050 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 53052 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 53053 soc.spimemio.xfer.xfer_tag[0]
.sym 53054 soc.spimemio.xfer.xfer_tag[2]
.sym 53055 soc.spimemio.xfer.xfer_tag[3]
.sym 53058 soc.spimemio.xfer.xfer_tag[1]
.sym 53131 $false
.sym 53132 soc.ram_ready
.sym 53133 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 53134 $abc$61060$new_n4001_
.sym 53149 $abc$61060$new_n4000_
.sym 53150 $abc$61060$new_n3984_
.sym 53151 $abc$61060$new_n4513_
.sym 53152 $abc$61060$new_n4007_
.sym 53155 $false
.sym 53156 $false
.sym 53157 soc.simpleuart.send_dummy
.sym 53158 $abc$61060$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$154_Y_new_
.sym 53161 $false
.sym 53162 soc.cpu.mem_wstrb[0]
.sym 53163 $abc$61060$techmap\soc.simpleuart.$logic_not$simpleuart.v:119$154_Y_new_
.sym 53164 soc.simpleuart.send_dummy
.sym 53167 $false
.sym 53168 soc.spimemio.config_en
.sym 53169 $abc$61060$new_n3984_
.sym 53170 $abc$61060$techmap\soc.$logic_not$picosoc.v:182$1193_Y_new_
.sym 53171 $true
.sym 53172 clk_16mhz$2$2
.sym 53173 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 53174 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45463
.sym 53175 $abc$61060$new_n5017_
.sym 53176 soc.spimemio.din_tag[0]
.sym 53177 soc.spimemio.din_tag[2]
.sym 53179 soc.spimemio.din_tag[3]
.sym 53181 soc.spimemio.din_tag[1]
.sym 53254 $false
.sym 53255 soc.cpu.mem_addr[1]
.sym 53256 soc.cpu.mem_addr[0]
.sym 53257 soc.cpu.mem_addr[2]
.sym 53260 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$9591[1]_new_inv_
.sym 53261 soc.cpu.mem_addr[2]
.sym 53262 $abc$61060$new_n4003_
.sym 53263 soc.cpu.mem_addr[3]
.sym 53266 soc.cpu.mem_addr[7]
.sym 53267 soc.cpu.mem_addr[6]
.sym 53268 soc.cpu.mem_addr[5]
.sym 53269 soc.cpu.mem_addr[4]
.sym 53272 $false
.sym 53273 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$9591[1]_new_inv_
.sym 53274 $abc$61060$new_n3999_
.sym 53275 soc.cpu.mem_addr[3]
.sym 53278 $false
.sym 53279 soc.cpu.mem_valid
.sym 53280 soc.cpu.mem_addr[1]
.sym 53281 soc.cpu.mem_addr[0]
.sym 53284 soc.cpu.mem_addr[3]
.sym 53285 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$9591[1]_new_inv_
.sym 53286 $abc$61060$new_n4003_
.sym 53287 soc.cpu.mem_addr[2]
.sym 53290 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 53291 $false
.sym 53292 $false
.sym 53293 $false
.sym 53294 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45463
.sym 53295 clk_16mhz$2$2
.sym 53296 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 53298 soc.spimemio.valid
.sym 53299 $abc$61060$new_n5117_
.sym 53300 $abc$61060$new_n4015_
.sym 53303 soc.memory.wen[3]
.sym 53304 $abc$61060$techmap\soc.$logic_not$picosoc.v:182$1193_Y_new_
.sym 53371 $false
.sym 53372 resetn$2
.sym 53373 soc.cpu.mem_wstrb[3]
.sym 53374 $abc$61060$new_n3984_
.sym 53377 $abc$61060$new_n4002_
.sym 53378 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[0]_new_inv_
.sym 53379 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$9600[3]_new_inv_
.sym 53380 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[1]_new_inv_
.sym 53383 $false
.sym 53384 $false
.sym 53385 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$12634[3]_new_
.sym 53386 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[0]_new_inv_
.sym 53389 soc.cpu.mem_valid
.sym 53390 soc.spimemio.config_en
.sym 53391 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$21069[1]_new_
.sym 53392 $abc$61060$new_n3985_
.sym 53395 $false
.sym 53396 resetn$2
.sym 53397 soc.cpu.mem_wstrb[3]
.sym 53398 $abc$61060$new_n4001_
.sym 53401 $false
.sym 53402 $false
.sym 53403 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$9600[3]_new_inv_
.sym 53404 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[1]_new_inv_
.sym 53407 $abc$61060$new_n4392_
.sym 53408 $abc$61060$new_n4058_
.sym 53409 $abc$61060$new_n4391_
.sym 53410 $abc$61060$new_n4389_
.sym 53413 soc.cpu.mem_wdata[31]
.sym 53414 $false
.sym 53415 $false
.sym 53416 $false
.sym 53417 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45824
.sym 53418 clk_16mhz$2$2
.sym 53419 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 53420 $abc$61060$new_n4311_
.sym 53421 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[18]_new_
.sym 53422 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44799
.sym 53423 $abc$61060$techmap\soc.$0\ram_ready[0:0]
.sym 53424 $abc$61060$new_n4328_
.sym 53425 $abc$61060$new_n4364_
.sym 53426 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44871
.sym 53427 $abc$61060$new_n4310_
.sym 53494 $false
.sym 53495 iomem_ready
.sym 53496 soc.cpu.mem_valid
.sym 53497 $abc$61060$auto$alumacc.cc:491:replace_alu$7230[7]
.sym 53500 $false
.sym 53501 $abc$61060$new_n5285_
.sym 53502 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[0]_new_inv_
.sym 53503 $abc$61060$new_n5282_
.sym 53512 $false
.sym 53513 soc.cpu.mem_valid
.sym 53514 $abc$61060$auto$alumacc.cc:491:replace_alu$7230[7]
.sym 53515 iomem_ready
.sym 53518 $false
.sym 53519 $abc$61060$new_n5285_
.sym 53520 $abc$61060$new_n5283_
.sym 53521 $abc$61060$new_n5282_
.sym 53524 $false
.sym 53525 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8334[1]_new_inv_
.sym 53526 soc.cpu.mem_addr[11]
.sym 53527 soc.cpu.mem_addr[10]
.sym 53530 $false
.sym 53531 $false
.sym 53532 $abc$61060$logic_and$hardware.v:122$8_Y_new_
.sym 53533 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8341[1]_new_inv_
.sym 53536 $false
.sym 53537 $abc$61060$new_n5279_
.sym 53538 $abc$61060$new_n5293_
.sym 53539 $abc$61060$new_n5287_
.sym 53540 resetn$2
.sym 53541 clk_16mhz$2$2
.sym 53542 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.sym 53545 $abc$61060$new_n4346_
.sym 53546 $abc$61060$new_n4437_
.sym 53548 $abc$61060$new_n4312_
.sym 53617 $false
.sym 53618 soc.cpu.reg_op2[0]
.sym 53619 soc.cpu.reg_op1[24]
.sym 53620 soc.cpu.reg_op1[23]
.sym 53623 $false
.sym 53624 soc.cpu.reg_op2[0]
.sym 53625 soc.cpu.reg_op1[26]
.sym 53626 soc.cpu.reg_op1[25]
.sym 53629 $false
.sym 53630 soc.cpu.reg_op2[1]
.sym 53631 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][23]_new_inv_
.sym 53632 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][25]_new_inv_
.sym 53635 $false
.sym 53636 soc.cpu.reg_op2[1]
.sym 53637 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][21]_new_inv_
.sym 53638 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][23]_new_inv_
.sym 53641 $false
.sym 53642 soc.cpu.reg_op2[0]
.sym 53643 soc.cpu.reg_op1[22]
.sym 53644 soc.cpu.reg_op1[21]
.sym 53647 $false
.sym 53648 soc.cpu.reg_op2[0]
.sym 53649 soc.cpu.reg_op1[28]
.sym 53650 soc.cpu.reg_op1[27]
.sym 53653 $false
.sym 53654 soc.cpu.reg_op2[1]
.sym 53655 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][25]_new_inv_
.sym 53656 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][27]_new_inv_
.sym 53666 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][11]_new_inv_
.sym 53667 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][15]_new_inv_
.sym 53668 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][13]_new_inv_
.sym 53669 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][13]_new_inv_
.sym 53670 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][11]_new_inv_
.sym 53671 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$7\buffer[32:0][7]_new_
.sym 53672 $abc$61060$new_n8246_
.sym 53673 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][15]_new_inv_
.sym 53740 $false
.sym 53741 soc.cpu.reg_op2[2]
.sym 53742 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][19]_new_inv_
.sym 53743 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][23]_new_inv_
.sym 53746 $false
.sym 53747 soc.cpu.reg_op2[2]
.sym 53748 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][19]_new_inv_
.sym 53749 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][15]_new_inv_
.sym 53752 $false
.sym 53753 soc.cpu.reg_op2[1]
.sym 53754 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][19]_new_inv_
.sym 53755 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][21]_new_inv_
.sym 53758 soc.cpu.reg_op2[3]
.sym 53759 soc.cpu.reg_op2[4]
.sym 53760 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][7]_new_inv_
.sym 53761 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$7\buffer[32:0][7]_new_
.sym 53764 $false
.sym 53765 soc.cpu.reg_op2[0]
.sym 53766 soc.cpu.reg_op1[18]
.sym 53767 soc.cpu.reg_op1[17]
.sym 53770 $false
.sym 53771 soc.cpu.reg_op2[1]
.sym 53772 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][17]_new_inv_
.sym 53773 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][19]_new_inv_
.sym 53776 $false
.sym 53777 soc.cpu.reg_op2[0]
.sym 53778 soc.cpu.reg_op1[20]
.sym 53779 soc.cpu.reg_op1[19]
.sym 53782 $false
.sym 53783 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 53784 soc.cpu.reg_op2[20]
.sym 53785 soc.cpu.reg_op2[4]
.sym 53786 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 53787 clk_16mhz$2$2
.sym 53788 $false
.sym 53789 $abc$61060$new_n6606_
.sym 53790 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][1]_new_
.sym 53791 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][7]_new_inv_
.sym 53792 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$7\buffer[32:0][5]_new_
.sym 53793 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][9]_new_inv_
.sym 53794 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$10\buffer[32:0][3]_new_
.sym 53795 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][1]_new_inv_
.sym 53796 soc.cpu.mem_wdata[0]
.sym 53863 $false
.sym 53864 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 53865 soc.cpu.reg_op2[3]
.sym 53866 soc.cpu.reg_op2[11]
.sym 53869 $false
.sym 53870 soc.cpu.reg_op2[2]
.sym 53871 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][17]_new_inv_
.sym 53872 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][13]_new_inv_
.sym 53875 $false
.sym 53876 soc.cpu.reg_op2[2]
.sym 53877 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][17]_new_inv_
.sym 53878 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][21]_new_inv_
.sym 53881 $false
.sym 53882 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 53883 soc.cpu.reg_op2[4]
.sym 53884 soc.cpu.reg_op2[12]
.sym 53887 soc.cpu.mem_la_wdata[12]
.sym 53888 $false
.sym 53889 $false
.sym 53890 $false
.sym 53893 $false
.sym 53894 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 53895 soc.cpu.mem_la_wdata[11]
.sym 53896 soc.cpu.reg_op2[27]
.sym 53899 $false
.sym 53900 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 53901 soc.cpu.mem_la_wdata[12]
.sym 53902 soc.cpu.reg_op2[28]
.sym 53905 soc.cpu.mem_la_wdata[11]
.sym 53906 $false
.sym 53907 $false
.sym 53908 $false
.sym 53909 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 53910 clk_16mhz$2$2
.sym 53911 $false
.sym 53912 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$7\buffer[31:0][29]_new_
.sym 53913 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][27]_new_inv_
.sym 53914 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][25]_new_inv_
.sym 53915 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][27]_new_inv_
.sym 53916 $abc$61060$new_n6957_
.sym 53917 $abc$61060$new_n8262_
.sym 53918 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][23]_new_inv_
.sym 53919 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][25]_new_inv_
.sym 53986 $abc$61060$new_n6540_
.sym 53987 soc.cpu.reg_op2[3]
.sym 53988 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][19]_new_inv_
.sym 53989 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][27]_new_inv_
.sym 53992 $false
.sym 53993 soc.cpu.reg_op2[2]
.sym 53994 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][19]_new_inv_
.sym 53995 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][23]_new_inv_
.sym 53998 $abc$61060$new_n5396_
.sym 53999 soc.cpu.reg_op2[0]
.sym 54000 soc.cpu.reg_op1[30]
.sym 54001 soc.cpu.reg_op1[31]
.sym 54004 $false
.sym 54005 soc.cpu.reg_op2[2]
.sym 54006 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][15]_new_inv_
.sym 54007 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][19]_new_inv_
.sym 54010 $abc$61060$new_n6975_
.sym 54011 $abc$61060$new_n6976_
.sym 54012 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][27]_new_inv_
.sym 54013 soc.cpu.reg_op2[2]
.sym 54016 $false
.sym 54017 soc.cpu.reg_op2[2]
.sym 54018 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][23]_new_inv_
.sym 54019 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][27]_new_inv_
.sym 54028 $abc$61060$new_n6540_
.sym 54029 soc.cpu.reg_op2[3]
.sym 54030 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][23]_new_inv_
.sym 54031 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][31]_new_inv_
.sym 54035 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][25]_new_inv_
.sym 54036 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][15]_new_inv_
.sym 54037 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][13]_new_inv_
.sym 54038 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][21]_new_inv_
.sym 54039 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][13]_new_inv_
.sym 54040 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][17]_new_inv_
.sym 54041 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][11]_new_inv_
.sym 54042 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][15]_new_inv_
.sym 54109 soc.cpu.reg_op2[3]
.sym 54110 soc.cpu.reg_op2[4]
.sym 54111 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][23]_new_inv_
.sym 54112 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][15]_new_inv_
.sym 54115 $false
.sym 54116 soc.cpu.reg_op2[2]
.sym 54117 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][13]_new_inv_
.sym 54118 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][17]_new_inv_
.sym 54121 $false
.sym 54122 soc.cpu.reg_op2[1]
.sym 54123 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][7]_new_inv_
.sym 54124 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][9]_new_inv_
.sym 54127 $false
.sym 54128 soc.cpu.reg_op2[2]
.sym 54129 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][11]_new_inv_
.sym 54130 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][15]_new_inv_
.sym 54133 $false
.sym 54134 soc.cpu.reg_op2[2]
.sym 54135 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][9]_new_inv_
.sym 54136 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][13]_new_inv_
.sym 54139 $false
.sym 54140 soc.cpu.reg_op2[0]
.sym 54141 soc.cpu.reg_op1[8]
.sym 54142 soc.cpu.reg_op1[9]
.sym 54145 $false
.sym 54146 soc.cpu.reg_op2[1]
.sym 54147 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][9]_new_inv_
.sym 54148 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][11]_new_inv_
.sym 54151 $false
.sym 54152 soc.cpu.reg_op2[2]
.sym 54153 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][7]_new_inv_
.sym 54154 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][11]_new_inv_
.sym 54158 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][22]_new_inv_
.sym 54159 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][28]_new_inv_
.sym 54160 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][26]_new_
.sym 54161 $abc$61060$new_n6966_
.sym 54162 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][22]_new_inv_
.sym 54163 $abc$61060$new_n8265_
.sym 54164 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$7\buffer[31:0][30]_new_
.sym 54165 $abc$61060$new_n6941_
.sym 54232 soc.cpu.reg_op2[3]
.sym 54233 soc.cpu.reg_op2[4]
.sym 54234 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][21]_new_inv_
.sym 54235 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][13]_new_inv_
.sym 54238 $false
.sym 54239 soc.cpu.reg_op2[0]
.sym 54240 soc.cpu.reg_op1[4]
.sym 54241 soc.cpu.reg_op1[5]
.sym 54244 $false
.sym 54245 soc.cpu.reg_op2[2]
.sym 54246 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][14]_new_inv_
.sym 54247 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][18]_new_inv_
.sym 54250 $abc$61060$new_n6540_
.sym 54251 soc.cpu.reg_op2[3]
.sym 54252 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][18]_new_inv_
.sym 54253 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][26]_new_
.sym 54256 $false
.sym 54257 soc.cpu.reg_op2[2]
.sym 54258 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][3]_new_inv_
.sym 54259 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][7]_new_inv_
.sym 54262 $false
.sym 54263 soc.cpu.reg_op2[3]
.sym 54264 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][7]_new_inv_
.sym 54265 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][15]_new_inv_
.sym 54268 $false
.sym 54269 soc.cpu.reg_op2[1]
.sym 54270 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][5]_new_inv_
.sym 54271 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][7]_new_inv_
.sym 54274 $false
.sym 54275 soc.cpu.reg_op2[0]
.sym 54276 soc.cpu.reg_op1[6]
.sym 54277 soc.cpu.reg_op1[7]
.sym 54281 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][24]_new_inv_
.sym 54282 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][20]_new_inv_
.sym 54283 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][18]_new_inv_
.sym 54284 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][20]_new_inv_
.sym 54285 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][18]_new_inv_
.sym 54288 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][16]_new_inv_
.sym 54355 $abc$61060$new_n6540_
.sym 54356 $abc$61060$new_n6941_
.sym 54357 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][20]_new_inv_
.sym 54358 soc.cpu.reg_op2[3]
.sym 54361 $false
.sym 54362 soc.cpu.reg_op2[0]
.sym 54363 soc.cpu.reg_op1[11]
.sym 54364 soc.cpu.reg_op1[12]
.sym 54367 $false
.sym 54368 $false
.sym 54369 soc.cpu.reg_op2[1]
.sym 54370 soc.cpu.reg_op2[2]
.sym 54373 $false
.sym 54374 soc.cpu.reg_op2[0]
.sym 54375 soc.cpu.reg_op1[13]
.sym 54376 soc.cpu.reg_op1[14]
.sym 54379 $false
.sym 54380 soc.cpu.reg_op2[2]
.sym 54381 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][16]_new_inv_
.sym 54382 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][20]_new_inv_
.sym 54391 $false
.sym 54392 soc.cpu.reg_op2[1]
.sym 54393 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][12]_new_inv_
.sym 54394 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][14]_new_inv_
.sym 54397 $false
.sym 54398 soc.cpu.reg_op2[1]
.sym 54399 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][14]_new_inv_
.sym 54400 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][16]_new_inv_
.sym 54404 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10040[3]_new_
.sym 54405 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37213
.sym 54406 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 54407 $abc$61060$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 54408 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1893$2596_Y_new_inv_
.sym 54409 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10099[2]_new_
.sym 54410 soc.cpu.latched_is_lh
.sym 54411 soc.cpu.latched_is_lb
.sym 54478 $false
.sym 54479 $false
.sym 54480 soc.cpu.cpu_state[5]
.sym 54481 $abc$61060$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 54484 soc.cpu.cpu_state[5]
.sym 54485 $abc$61060$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 54486 soc.cpu.cpu_state[4]
.sym 54487 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 54490 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 54491 soc.cpu.latched_stalu
.sym 54492 soc.cpu.alu_out_q[12]
.sym 54493 soc.cpu.reg_out[12]
.sym 54496 soc.cpu.mem_wordsize[1]
.sym 54497 $abc$61060$new_n4670_
.sym 54498 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 54499 $abc$61060$techmap$techmap\soc.cpu.$procmux$3978.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$17107_Y[1]_new_
.sym 54502 resetn$2
.sym 54503 soc.cpu.cpu_state[5]
.sym 54504 soc.cpu.cpu_state[1]
.sym 54505 soc.cpu.cpu_state[4]
.sym 54508 $false
.sym 54509 $false
.sym 54510 $abc$61060$new_n4845_
.sym 54511 $abc$61060$new_n4847_
.sym 54520 $false
.sym 54521 $abc$61060$new_n4851_
.sym 54522 soc.cpu.mem_wordsize[0]
.sym 54523 $abc$61060$new_n4670_
.sym 54524 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37506
.sym 54525 clk_16mhz$2$2
.sym 54526 $false
.sym 54527 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_
.sym 54528 $abc$61060$new_n4118_
.sym 54529 $abc$61060$new_n5844_
.sym 54530 $abc$61060$new_n4132_
.sym 54531 $abc$61060$new_n4119_
.sym 54532 $abc$61060$new_n4131_
.sym 54533 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10192[1]_new_inv_
.sym 54534 soc.cpu.irq_pending[2]
.sym 54601 $false
.sym 54602 soc.cpu.instr_lh
.sym 54603 soc.cpu.instr_lhu
.sym 54604 soc.cpu.instr_lw
.sym 54607 $abc$61060$new_n4852_
.sym 54608 soc.cpu.cpu_state[4]
.sym 54609 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 54610 soc.cpu.instr_sh
.sym 54613 soc.cpu.cpu_state[5]
.sym 54614 $abc$61060$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 54615 soc.cpu.cpu_state[4]
.sym 54616 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 54619 soc.cpu.cpu_state[5]
.sym 54620 $abc$61060$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 54621 soc.cpu.instr_lhu
.sym 54622 soc.cpu.instr_lh
.sym 54625 soc.cpu.cpu_state[4]
.sym 54626 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 54627 soc.cpu.instr_sh
.sym 54628 soc.cpu.instr_sw
.sym 54631 soc.cpu.mem_rdata_q[12]
.sym 54632 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 54633 soc.cpu.mem_rdata_q[14]
.sym 54634 soc.cpu.mem_rdata_q[13]
.sym 54637 soc.cpu.mem_rdata_q[12]
.sym 54638 soc.cpu.mem_rdata_q[14]
.sym 54639 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 54640 soc.cpu.mem_rdata_q[13]
.sym 54643 soc.cpu.mem_rdata_q[13]
.sym 54644 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 54645 soc.cpu.mem_rdata_q[12]
.sym 54646 soc.cpu.mem_rdata_q[14]
.sym 54647 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 54648 clk_16mhz$2$2
.sym 54649 $false
.sym 54650 $abc$61060$new_n4124_
.sym 54651 $abc$61060$new_n4231_
.sym 54652 $abc$61060$new_n4233_
.sym 54653 $abc$61060$new_n4126_
.sym 54654 $abc$61060$new_n4232_
.sym 54655 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[13]_new_
.sym 54656 $abc$61060$new_n4128_
.sym 54657 soc.cpu.irq_pending[13]
.sym 54724 $false
.sym 54725 soc.cpu.latched_stalu
.sym 54726 soc.cpu.alu_out_q[1]
.sym 54727 soc.cpu.reg_out[1]
.sym 54730 $false
.sym 54731 $false
.sym 54732 resetn$2
.sym 54733 soc.cpu.cpu_state[1]
.sym 54736 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 54737 soc.cpu.latched_stalu
.sym 54738 soc.cpu.alu_out_q[24]
.sym 54739 soc.cpu.reg_out[24]
.sym 54742 resetn$2
.sym 54743 soc.cpu.decoder_trigger
.sym 54744 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10841[2]_new_inv_
.sym 54745 soc.cpu.cpu_state[1]
.sym 54748 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[24]_new_
.sym 54749 soc.cpu.irq_pending[24]
.sym 54750 soc.cpu.irq_state[1]
.sym 54751 soc.cpu.irq_mask[24]
.sym 54760 soc.cpu.irq_state[1]
.sym 54761 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[11]_new_
.sym 54762 soc.cpu.reg_next_pc[11]
.sym 54763 soc.cpu.irq_state[0]
.sym 54766 $false
.sym 54767 $false
.sym 54768 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 54769 $abc$61060$auto$simplemap.cc:168:logic_reduce$19101_new_inv_
.sym 54770 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 54771 clk_16mhz$2$2
.sym 54772 $false
.sym 54773 $abc$61060$new_n4239_
.sym 54774 $abc$61060$new_n8314_
.sym 54775 $abc$61060$new_n4213_
.sym 54776 $abc$61060$new_n8130_
.sym 54777 $abc$61060$new_n4117_
.sym 54778 $abc$61060$new_n4125_
.sym 54779 $abc$61060$new_n4222_
.sym 54780 $abc$61060$new_n8313_
.sym 54847 $false
.sym 54848 $false
.sym 54849 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1518$2494_Y
.sym 54850 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 54853 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28339_new_inv_
.sym 54854 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[0]_new_
.sym 54855 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 54856 soc.cpu.reg_pc[0]
.sym 54859 $false
.sym 54860 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 54861 soc.cpu.reg_out[1]
.sym 54862 soc.cpu.reg_next_pc[1]
.sym 54865 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 54866 soc.cpu.cpu_state[4]
.sym 54867 soc.cpu.cpu_state[5]
.sym 54868 $abc$61060$soc.cpu.alu_out_0_new_inv_
.sym 54871 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28383_new_inv_
.sym 54872 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[11]_new_
.sym 54873 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 54874 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[11]
.sym 54877 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 54878 soc.cpu.latched_stalu
.sym 54879 soc.cpu.alu_out_q[0]
.sym 54880 soc.cpu.reg_out[0]
.sym 54883 $false
.sym 54884 soc.cpu.cpu_state[3]
.sym 54885 $abc$61060$soc.cpu.alu_out_0_new_inv_
.sym 54886 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 54889 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 54890 soc.cpu.latched_stalu
.sym 54891 soc.cpu.alu_out_q[11]
.sym 54892 soc.cpu.reg_out[11]
.sym 54896 $abc$61060$new_n8302_
.sym 54897 $abc$61060$new_n8300_
.sym 54898 $abc$61060$new_n8298_
.sym 54899 $abc$61060$new_n8301_
.sym 54900 $abc$61060$new_n4133_
.sym 54901 $abc$61060$new_n4135_
.sym 54902 $abc$61060$new_n8299_
.sym 54903 soc.cpu.cpu_state[1]
.sym 54970 $abc$61060$new_n4222_
.sym 54971 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 54972 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$11057[2]_new_inv_
.sym 54973 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$11443[1]_new_inv_
.sym 54976 $false
.sym 54977 $false
.sym 54978 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$11345[4]_new_
.sym 54979 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10829[4]_new_
.sym 54982 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$11345[4]_new_
.sym 54983 $abc$61060$new_n4222_
.sym 54984 $abc$61060$new_n4131_
.sym 54985 soc.cpu.cpu_state[1]
.sym 54988 $abc$61060$new_n8127_
.sym 54989 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$11345[4]_new_
.sym 54990 soc.cpu.decoder_trigger
.sym 54991 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10829[4]_new_
.sym 54994 $abc$61060$new_n8303_
.sym 54995 soc.cpu.cpu_state[1]
.sym 54996 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$11443[1]_new_inv_
.sym 54997 $abc$61060$new_n4133_
.sym 55000 $false
.sym 55001 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1518$2494_Y
.sym 55002 soc.cpu.decoder_trigger
.sym 55003 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10829[4]_new_
.sym 55006 $false
.sym 55007 $false
.sym 55008 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10829[4]_new_
.sym 55009 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$11345[4]_new_
.sym 55012 $abc$61060$techmap\soc.cpu.$procmux$3222_Y
.sym 55013 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 55014 soc.cpu.cpu_state[3]
.sym 55015 $abc$61060$new_n5061_
.sym 55016 $true
.sym 55017 clk_16mhz$2$2
.sym 55018 $false
.sym 55019 $abc$61060$new_n8121_
.sym 55020 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 55021 $abc$61060$new_n8123_
.sym 55022 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$37254_new_inv_
.sym 55023 $abc$61060$new_n4107_
.sym 55024 $abc$61060$new_n4941_
.sym 55025 $abc$61060$new_n4116_
.sym 55026 soc.cpu.latched_store
.sym 55093 $abc$61060$new_n8306_
.sym 55094 soc.cpu.irq_state[0]
.sym 55095 soc.cpu.decoder_trigger
.sym 55096 soc.cpu.do_waitirq
.sym 55099 $false
.sym 55100 soc.cpu.instr_waitirq
.sym 55101 soc.cpu.decoder_trigger
.sym 55102 soc.cpu.do_waitirq
.sym 55105 $false
.sym 55106 $false
.sym 55107 $abc$61060$new_n5655_
.sym 55108 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$11443[1]_new_inv_
.sym 55111 $false
.sym 55112 $false
.sym 55113 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$11345[4]_new_
.sym 55114 $abc$61060$new_n5656_
.sym 55117 $false
.sym 55118 $false
.sym 55119 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10829[4]_new_
.sym 55120 $abc$61060$techmap\soc.cpu.$procmux$3204_Y_new_
.sym 55123 $abc$61060$new_n5655_
.sym 55124 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10829[4]_new_
.sym 55125 soc.cpu.instr_jal
.sym 55126 soc.cpu.decoder_trigger
.sym 55129 $false
.sym 55130 $false
.sym 55131 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$11057[2]_new_inv_
.sym 55132 $abc$61060$techmap\soc.cpu.$procmux$3204_Y_new_
.sym 55135 $false
.sym 55136 $false
.sym 55137 $abc$61060$new_n5656_
.sym 55138 $abc$61060$new_n4889_
.sym 55139 $true
.sym 55140 clk_16mhz$2$2
.sym 55141 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 55142 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[19]_new_inv_
.sym 55143 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 55144 $abc$61060$new_n7059_
.sym 55145 soc.cpu.cpuregs.wdata[1]
.sym 55146 soc.cpu.cpuregs.wen
.sym 55147 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1350$2426_Y_new_
.sym 55148 $abc$61060$new_n4684_
.sym 55149 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 55216 $abc$61060$techmap\soc.cpu.$procmux$3640_Y_new_
.sym 55217 soc.cpu.decoder_trigger
.sym 55218 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10841[2]_new_inv_
.sym 55219 soc.cpu.instr_jal
.sym 55222 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1191$2380_Y_new_
.sym 55223 $abc$61060$new_n5647_
.sym 55224 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[0]_new_inv_
.sym 55225 soc.cpu.reg_next_pc[1]
.sym 55228 $false
.sym 55229 $false
.sym 55230 resetn$2
.sym 55231 $abc$61060$new_n4889_
.sym 55234 $false
.sym 55235 $false
.sym 55236 soc.cpu.irq_state[0]
.sym 55237 soc.cpu.latched_branch
.sym 55240 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 55241 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 55242 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[15]
.sym 55243 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[15]
.sym 55246 $false
.sym 55247 $false
.sym 55248 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 55249 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37258
.sym 55252 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 55253 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 55254 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[8]
.sym 55255 $abc$61060$auto$memory_bram.cc:926:replace_cell$8093[8]
.sym 55258 soc.cpu.compressed_instr
.sym 55259 $false
.sym 55260 $false
.sym 55261 $false
.sym 55262 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37258
.sym 55263 clk_16mhz$2$2
.sym 55264 $false
.sym 55265 soc.cpu.reg_op2[17]
.sym 55266 soc.cpu.reg_op2[21]
.sym 55267 soc.cpu.reg_op2[31]
.sym 55268 soc.cpu.reg_op2[15]
.sym 55269 soc.cpu.reg_op2[26]
.sym 55270 soc.cpu.reg_op2[16]
.sym 55271 soc.cpu.reg_op2[19]
.sym 55272 soc.cpu.reg_op2[28]
.sym 55339 $abc$61060$new_n6980_
.sym 55340 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 55341 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[8]
.sym 55342 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[8]
.sym 55345 $abc$61060$new_n6980_
.sym 55346 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 55347 $abc$61060$auto$memory_bram.cc:838:replace_cell$8051[15]
.sym 55348 $abc$61060$auto$memory_bram.cc:926:replace_cell$8054[15]
.sym 55351 $false
.sym 55352 $abc$61060$new_n7036_
.sym 55353 soc.cpu.decoded_imm[24]
.sym 55354 $abc$61060$new_n6983_
.sym 55357 $false
.sym 55358 $abc$61060$new_n7032_
.sym 55359 soc.cpu.decoded_imm[22]
.sym 55360 $abc$61060$new_n6983_
.sym 55363 $false
.sym 55364 $abc$61060$new_n7038_
.sym 55365 soc.cpu.decoded_imm[25]
.sym 55366 $abc$61060$new_n6983_
.sym 55369 $false
.sym 55370 $abc$61060$new_n7024_
.sym 55371 soc.cpu.decoded_imm[18]
.sym 55372 $abc$61060$new_n6983_
.sym 55375 $false
.sym 55376 $abc$61060$new_n7028_
.sym 55377 soc.cpu.decoded_imm[20]
.sym 55378 $abc$61060$new_n6983_
.sym 55381 $false
.sym 55382 $abc$61060$new_n7046_
.sym 55383 soc.cpu.decoded_imm[29]
.sym 55384 $abc$61060$new_n6983_
.sym 55385 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149
.sym 55386 clk_16mhz$2$2
.sym 55387 $false
.sym 55388 $abc$61060$new_n4896_
.sym 55389 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[23]_new_inv_
.sym 55390 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[15]_new_inv_
.sym 55391 $abc$61060$new_n4748_
.sym 55393 $abc$61060$techmap$techmap\soc.cpu.$procmux$3555.$and$/usr/local/bin/../share/yosys/techmap.v:434$14082_Y_new_
.sym 55394 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 55395 soc.cpu.latched_branch
.sym 55474 $false
.sym 55475 soc.cpu.irq_state[0]
.sym 55476 soc.cpu.reg_next_pc[0]
.sym 55477 soc.cpu.latched_compr
.sym 55486 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1295$2414_Y[1]
.sym 55487 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 55488 soc.cpu.irq_state[0]
.sym 55489 soc.cpu.reg_next_pc[1]
.sym 55492 $false
.sym 55493 $false
.sym 55494 soc.cpu.cpu_state[1]
.sym 55495 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$11345[4]_new_
.sym 55498 $false
.sym 55499 soc.cpu.reg_pc[1]
.sym 55500 soc.cpu.latched_compr
.sym 55501 $false
.sym 55511 $abc$61060$new_n4742_
.sym 55512 $abc$61060$techmap\soc.cpu.$procmux$4589_CMP_new_inv_
.sym 55513 $abc$61060$new_n4787_
.sym 55514 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[3]_new_inv_
.sym 55515 $abc$61060$new_n4734_
.sym 55516 $abc$61060$new_n4740_
.sym 55517 soc.cpu.decoded_imm[4]
.sym 55518 soc.cpu.decoded_imm[2]
.sym 55597 $false
.sym 55598 $false
.sym 55599 $false
.sym 55600 soc.cpu.latched_compr
.sym 55603 $false
.sym 55604 $false
.sym 55605 soc.cpu.cpu_state[3]
.sym 55606 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 55627 $false
.sym 55628 soc.cpu.cpu_state[3]
.sym 55629 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 55630 soc.cpu.latched_stalu
.sym 55631 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37273
.sym 55632 clk_16mhz$2$2
.sym 55633 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 55634 $abc$61060$new_n4712_
.sym 55635 $abc$61060$new_n4762_
.sym 55636 $abc$61060$new_n4768_
.sym 55637 soc.cpu.decoded_imm[17]
.sym 55638 soc.cpu.decoded_imm[5]
.sym 55639 soc.cpu.decoded_imm[12]
.sym 55640 soc.cpu.decoded_imm[15]
.sym 55641 soc.cpu.decoded_imm[11]
.sym 55708 soc.cpu.is_lui_auipc_jal
.sym 55709 soc.cpu.cpuregs_rs1[16]
.sym 55710 soc.cpu.reg_pc[16]
.sym 55711 soc.cpu.instr_lui
.sym 55726 $false
.sym 55727 $false
.sym 55728 $abc$61060$new_n4076_
.sym 55729 $abc$61060$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0]
.sym 55738 $false
.sym 55739 soc.cpu.instr_auipc
.sym 55740 soc.cpu.instr_lui
.sym 55741 soc.cpu.instr_jal
.sym 55744 $abc$61060$techmap\soc.cpu.$0\is_lui_auipc_jal[0:0]
.sym 55745 $false
.sym 55746 $false
.sym 55747 $false
.sym 55754 $true
.sym 55755 clk_16mhz$2$2
.sym 55756 $false
.sym 55757 $abc$61060$new_n4841_
.sym 55758 soc.cpu.decoded_imm[10]
.sym 55759 soc.cpu.decoded_imm[18]
.sym 55760 soc.cpu.decoded_imm[9]
.sym 55761 soc.cpu.decoded_imm[19]
.sym 55762 soc.cpu.decoded_imm[7]
.sym 55763 soc.cpu.decoded_imm[16]
.sym 55764 soc.cpu.decoded_imm[23]
.sym 55831 soc.cpu.is_lui_auipc_jal
.sym 55832 soc.cpu.cpuregs_rs1[18]
.sym 55833 soc.cpu.reg_pc[18]
.sym 55834 soc.cpu.instr_lui
.sym 55837 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[18]
.sym 55838 $abc$61060$new_n4663_
.sym 55839 soc.cpu.cpu_state[2]
.sym 55840 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[18]_new_inv_
.sym 55843 soc.cpu.is_lui_auipc_jal
.sym 55844 soc.cpu.cpuregs_rs1[24]
.sym 55845 soc.cpu.reg_pc[24]
.sym 55846 soc.cpu.instr_lui
.sym 55855 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[16]
.sym 55856 $abc$61060$new_n4663_
.sym 55857 soc.cpu.cpu_state[2]
.sym 55858 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[16]_new_inv_
.sym 55861 soc.cpu.is_lui_auipc_jal
.sym 55862 soc.cpu.cpuregs_rs1[22]
.sym 55863 soc.cpu.reg_pc[22]
.sym 55864 soc.cpu.instr_lui
.sym 55867 soc.cpu.is_lui_auipc_jal
.sym 55868 soc.cpu.cpuregs_rs1[27]
.sym 55869 soc.cpu.reg_pc[27]
.sym 55870 soc.cpu.instr_lui
.sym 55873 $abc$61060$new_n4722_
.sym 55874 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 55875 soc.cpu.instr_jal
.sym 55876 soc.cpu.decoded_imm_uj[20]
.sym 55877 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 55878 clk_16mhz$2$2
.sym 55879 $abc$61060$auto$rtlil.cc:1981:NotGate$59804
.sym 55880 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[29]_new_inv_
.sym 55881 $abc$61060$new_n4662_
.sym 55882 $abc$61060$new_n4688_
.sym 55883 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[30]_new_inv_
.sym 55884 soc.cpu.decoded_imm[27]
.sym 55885 soc.cpu.decoded_imm[21]
.sym 55886 soc.cpu.decoded_imm[14]
.sym 55887 soc.cpu.decoded_imm[28]
.sym 55954 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[24]
.sym 55955 $abc$61060$new_n4663_
.sym 55956 soc.cpu.cpu_state[2]
.sym 55957 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[24]_new_inv_
.sym 55960 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[27]
.sym 55961 $abc$61060$new_n4663_
.sym 55962 soc.cpu.cpu_state[2]
.sym 55963 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[27]_new_inv_
.sym 55966 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[28]
.sym 55967 $abc$61060$new_n4663_
.sym 55968 soc.cpu.cpu_state[2]
.sym 55969 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[28]_new_inv_
.sym 55972 soc.cpu.is_lui_auipc_jal
.sym 55973 soc.cpu.cpuregs_rs1[26]
.sym 55974 soc.cpu.reg_pc[26]
.sym 55975 soc.cpu.instr_lui
.sym 55978 soc.cpu.is_lui_auipc_jal
.sym 55979 soc.cpu.cpuregs_rs1[28]
.sym 55980 soc.cpu.reg_pc[28]
.sym 55981 soc.cpu.instr_lui
.sym 55984 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[26]
.sym 55985 $abc$61060$new_n4663_
.sym 55986 soc.cpu.cpu_state[2]
.sym 55987 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[26]_new_inv_
.sym 55990 $false
.sym 55991 $abc$61060$new_n4825_
.sym 55992 soc.cpu.reg_op1[26]
.sym 55993 $abc$61060$new_n4670_
.sym 55996 $false
.sym 55997 $abc$61060$new_n4692_
.sym 55998 soc.cpu.reg_op1[18]
.sym 55999 $abc$61060$new_n4670_
.sym 56000 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 56001 clk_16mhz$2$2
.sym 56002 $false
.sym 56003 $abc$61060$new_n4076_
.sym 56004 $abc$61060$new_n4750_
.sym 56005 $abc$61060$new_n4716_
.sym 56006 $abc$61060$new_n4676_
.sym 56007 $abc$61060$new_n4696_
.sym 56008 soc.cpu.reg_op1[29]
.sym 56009 soc.cpu.reg_op1[15]
.sym 56010 soc.cpu.reg_op1[3]
.sym 56083 $false
.sym 56084 $abc$61060$new_n4833_
.sym 56085 soc.cpu.reg_op1[24]
.sym 56086 $abc$61060$new_n4670_
.sym 56089 $false
.sym 56090 $abc$61060$new_n4817_
.sym 56091 soc.cpu.reg_op1[28]
.sym 56092 $abc$61060$new_n4670_
.sym 56123 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 56124 clk_16mhz$2$2
.sym 56125 $false
.sym 56127 soc.cpu.decoded_imm_uj[27]
.sym 56128 soc.cpu.decoded_imm_uj[31]
.sym 56129 soc.cpu.decoded_imm_uj[22]
.sym 56130 soc.cpu.decoded_imm_uj[26]
.sym 56131 soc.cpu.decoded_imm_uj[28]
.sym 56132 soc.cpu.decoded_imm_uj[21]
.sym 56133 soc.cpu.decoded_imm_uj[30]
.sym 56200 $abc$61060$new_n4710_
.sym 56201 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 56202 soc.cpu.instr_jal
.sym 56203 soc.cpu.decoded_imm_uj[22]
.sym 56206 $abc$61060$new_n4696_
.sym 56207 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 56208 soc.cpu.instr_jal
.sym 56209 soc.cpu.decoded_imm_uj[25]
.sym 56212 $abc$61060$new_n4676_
.sym 56213 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 56214 soc.cpu.instr_jal
.sym 56215 soc.cpu.decoded_imm_uj[29]
.sym 56218 $abc$61060$new_n4698_
.sym 56219 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 56220 soc.cpu.instr_jal
.sym 56221 soc.cpu.decoded_imm_uj[24]
.sym 56246 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 56247 clk_16mhz$2$2
.sym 56248 $abc$61060$auto$rtlil.cc:1981:NotGate$59804
.sym 56472 $abc$61060$new_n5178_
.sym 56473 $abc$61060$new_n4024_
.sym 56474 $abc$61060$new_n8111_
.sym 56475 soc.spimemio.rd_addr[4]
.sym 56476 soc.spimemio.rd_addr[7]
.sym 56477 soc.spimemio.rd_addr[6]
.sym 56478 soc.spimemio.rd_addr[5]
.sym 56479 soc.spimemio.rd_addr[8]
.sym 56559 $abc$61060$new_n5161_
.sym 56560 $abc$61060$new_n5159_
.sym 56561 $abc$61060$auto$wreduce.cc:454:run$7045[9]
.sym 56562 soc.cpu.mem_addr[9]
.sym 56571 soc.cpu.mem_addr[4]
.sym 56572 $abc$61060$auto$wreduce.cc:454:run$7045[4]
.sym 56573 soc.cpu.mem_addr[6]
.sym 56574 $abc$61060$auto$wreduce.cc:454:run$7045[6]
.sym 56600 $abc$61060$new_n8112_
.sym 56601 $abc$61060$new_n8296_
.sym 56602 $abc$61060$new_n5159_
.sym 56603 $abc$61060$new_n5160_
.sym 56604 $abc$61060$new_n8202_
.sym 56605 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$21332[2]_new_inv_
.sym 56606 soc.spimemio.buffer[0]
.sym 56607 soc.spimemio.buffer[4]
.sym 56710 $false
.sym 56711 $false
.sym 56712 soc.spimemio.rd_addr[3]
.sym 56713 soc.spimemio.rd_addr[2]
.sym 56722 soc.cpu.mem_addr[8]
.sym 56723 $abc$61060$auto$wreduce.cc:454:run$7045[8]
.sym 56724 $abc$61060$auto$wreduce.cc:454:run$7045[4]
.sym 56725 soc.cpu.mem_addr[4]
.sym 56746 $false
.sym 56747 soc.spimemio.rd_inc
.sym 56748 soc.cpu.mem_addr[2]
.sym 56749 soc.spimemio.rd_addr[2]
.sym 56752 $false
.sym 56753 soc.spimemio.rd_inc
.sym 56754 soc.cpu.mem_addr[3]
.sym 56755 $abc$61060$auto$wreduce.cc:454:run$7045[3]
.sym 56756 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 56757 clk_16mhz$2$2
.sym 56758 $false
.sym 56759 $abc$61060$new_n5163_
.sym 56760 $abc$61060$new_n8203_
.sym 56761 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$21332[23]_new_
.sym 56762 soc.spimemio.rd_addr[21]
.sym 56763 soc.spimemio.rd_addr[22]
.sym 56764 soc.spimemio.rd_addr[23]
.sym 56765 soc.spimemio.rd_addr[20]
.sym 56766 soc.spimemio.rd_addr[10]
.sym 56833 $abc$61060$auto$wreduce.cc:454:run$7045[15]
.sym 56834 soc.cpu.mem_addr[15]
.sym 56835 soc.cpu.mem_addr[20]
.sym 56836 $abc$61060$auto$wreduce.cc:454:run$7045[20]
.sym 56845 $abc$61060$new_n5173_
.sym 56846 $abc$61060$new_n5172_
.sym 56847 soc.cpu.mem_addr[10]
.sym 56848 $abc$61060$auto$wreduce.cc:454:run$7045[10]
.sym 56851 $abc$61060$new_n5165_
.sym 56852 $abc$61060$new_n5163_
.sym 56853 $abc$61060$new_n5158_
.sym 56854 $abc$61060$new_n8204_
.sym 56857 $abc$61060$new_n8202_
.sym 56858 $abc$61060$new_n8203_
.sym 56859 $abc$61060$auto$wreduce.cc:454:run$7045[3]
.sym 56860 soc.cpu.mem_addr[3]
.sym 56863 $abc$61060$auto$wreduce.cc:454:run$7045[8]
.sym 56864 soc.cpu.mem_addr[8]
.sym 56865 $abc$61060$auto$wreduce.cc:454:run$7045[20]
.sym 56866 soc.cpu.mem_addr[20]
.sym 56869 $false
.sym 56870 $abc$61060$new_n5166_
.sym 56871 $abc$61060$auto$wreduce.cc:454:run$7045[23]
.sym 56872 soc.cpu.mem_addr[23]
.sym 56875 $false
.sym 56876 $false
.sym 56877 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 56878 soc.spimemio.rd_inc
.sym 56882 $abc$61060$new_n5174_
.sym 56883 $abc$61060$new_n5170_
.sym 56884 $abc$61060$new_n5175_
.sym 56885 $abc$61060$new_n5176_
.sym 56886 $abc$61060$new_n5177_
.sym 56887 $abc$61060$new_n5169_
.sym 56888 $abc$61060$new_n4040_
.sym 56889 soc.spimemio.rd_wait
.sym 56968 soc.cpu.mem_wdata[1]
.sym 56969 $false
.sym 56970 $false
.sym 56971 $false
.sym 57002 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44727
.sym 57003 clk_16mhz$2$2
.sym 57004 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 57005 soc.spimemio.jump
.sym 57006 $abc$61060$new_n5184_
.sym 57007 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45923
.sym 57008 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45927
.sym 57009 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46742
.sym 57010 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46438
.sym 57011 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46590
.sym 57012 soc.spimemio.rd_valid
.sym 57079 soc.spimemio.xfer.xfer_tag_q[1]
.sym 57080 soc.spimemio.xfer.xfer_tag_q[3]
.sym 57081 soc.spimemio.xfer.xfer_tag_q[2]
.sym 57082 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 57085 $false
.sym 57086 $false
.sym 57087 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45950[0]_new_inv_
.sym 57088 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 57091 soc.spimemio.xfer.xfer_tag_q[3]
.sym 57092 soc.spimemio.xfer.xfer_tag_q[2]
.sym 57093 soc.spimemio.xfer.xfer_tag_q[1]
.sym 57094 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 57097 $abc$61060$new_n5184_
.sym 57098 soc.spimemio.xfer.xfer_tag_q[2]
.sym 57099 soc.spimemio.xfer.xfer_tag_q[3]
.sym 57100 soc.spimemio.xfer.xfer_tag_q[1]
.sym 57103 soc.spimemio.xfer.xfer_tag[2]
.sym 57104 $false
.sym 57105 $false
.sym 57106 $false
.sym 57109 soc.spimemio.xfer.xfer_tag[1]
.sym 57110 $false
.sym 57111 $false
.sym 57112 $false
.sym 57115 soc.spimemio.xfer.xfer_tag[0]
.sym 57116 $false
.sym 57117 $false
.sym 57118 $false
.sym 57121 soc.spimemio.xfer.xfer_tag[3]
.sym 57122 $false
.sym 57123 $false
.sym 57124 $false
.sym 57125 $true
.sym 57126 clk_16mhz$2$2
.sym 57127 $false
.sym 57128 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$46909
.sym 57131 $abc$61060$new_n5976_
.sym 57132 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$45841_new_inv_
.sym 57133 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46960
.sym 57134 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45901
.sym 57135 soc.spimemio.rd_inc
.sym 57208 $false
.sym 57209 $false
.sym 57210 resetn$2
.sym 57211 soc.spimemio.softreset
.sym 57214 soc.spimemio.din_tag[0]
.sym 57215 $false
.sym 57216 $false
.sym 57217 $false
.sym 57220 soc.spimemio.din_tag[2]
.sym 57221 $false
.sym 57222 $false
.sym 57223 $false
.sym 57226 soc.spimemio.din_tag[3]
.sym 57227 $false
.sym 57228 $false
.sym 57229 $false
.sym 57244 soc.spimemio.din_tag[1]
.sym 57245 $false
.sym 57246 $false
.sym 57247 $false
.sym 57248 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54028
.sym 57249 clk_16mhz$2$2
.sym 57250 $abc$61060$auto$rtlil.cc:1981:NotGate$60892
.sym 57251 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17477[0]_new_
.sym 57252 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21100_Y[3]_new_
.sym 57253 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31884[0]_new_inv_
.sym 57254 $abc$61060$new_n5022_
.sym 57255 $abc$61060$new_n5018_
.sym 57256 $abc$61060$new_n5026_
.sym 57257 $abc$61060$new_n5972_
.sym 57258 $abc$61060$new_n5960_
.sym 57325 $false
.sym 57326 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 57327 $abc$61060$new_n5117_
.sym 57328 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44727
.sym 57331 $false
.sym 57332 $false
.sym 57333 $abc$61060$new_n5018_
.sym 57334 $abc$61060$new_n4985_
.sym 57337 $false
.sym 57338 $abc$61060$new_n5026_
.sym 57339 soc.spimemio.din_tag[0]
.sym 57340 $abc$61060$new_n5017_
.sym 57343 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21097_Y[3]_new_
.sym 57344 $abc$61060$new_n4985_
.sym 57345 soc.spimemio.din_tag[2]
.sym 57346 $abc$61060$new_n5022_
.sym 57355 $false
.sym 57356 $false
.sym 57357 soc.spimemio.din_tag[3]
.sym 57358 $abc$61060$new_n5017_
.sym 57367 $false
.sym 57368 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17477[0]_new_
.sym 57369 soc.spimemio.din_tag[1]
.sym 57370 $abc$61060$new_n5017_
.sym 57371 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$46909
.sym 57372 clk_16mhz$2$2
.sym 57373 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 57374 $abc$61060$techmap\soc.spimemio.$procmux$6250_Y
.sym 57375 $abc$61060$new_n5973_
.sym 57376 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21097_Y[3]_new_
.sym 57379 $abc$61060$new_n5020_
.sym 57380 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12721_new_
.sym 57381 $abc$61060$new_n5974_
.sym 57454 $abc$61060$new_n4015_
.sym 57455 $abc$61060$auto$rtlil.cc:1844:Not$7245_new_
.sym 57456 $abc$61060$new_n3985_
.sym 57457 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$21069[1]_new_
.sym 57460 $abc$61060$new_n4001_
.sym 57461 soc.cpu.mem_wstrb[2]
.sym 57462 soc.cpu.mem_wstrb[1]
.sym 57463 soc.cpu.mem_wstrb[3]
.sym 57466 $false
.sym 57467 $false
.sym 57468 $abc$61060$auto$alumacc.cc:491:replace_alu$7219[31]
.sym 57469 soc.cpu.mem_valid
.sym 57484 $false
.sym 57485 $false
.sym 57486 soc.cpu.mem_wstrb[3]
.sym 57487 $abc$61060$techmap\soc.$0\ram_ready[0:0]
.sym 57490 soc.cpu.mem_wstrb[3]
.sym 57491 soc.cpu.mem_wstrb[2]
.sym 57492 soc.cpu.mem_wstrb[1]
.sym 57493 soc.cpu.mem_wstrb[0]
.sym 57498 $abc$61060$new_n4086_
.sym 57500 $abc$61060$new_n4061_
.sym 57501 soc.simpleuart.cfg_divider[17]
.sym 57502 soc.simpleuart.cfg_divider[22]
.sym 57503 soc.simpleuart.cfg_divider[16]
.sym 57504 soc.simpleuart.cfg_divider[23]
.sym 57571 $false
.sym 57572 $false
.sym 57573 soc.simpleuart.cfg_divider[18]
.sym 57574 $abc$61060$new_n4001_
.sym 57577 $abc$61060$new_n4312_
.sym 57578 $abc$61060$new_n4058_
.sym 57579 $abc$61060$new_n4311_
.sym 57580 $abc$61060$new_n4310_
.sym 57583 $false
.sym 57584 resetn$2
.sym 57585 soc.cpu.mem_wstrb[1]
.sym 57586 $abc$61060$new_n4001_
.sym 57589 $false
.sym 57590 $false
.sym 57591 $abc$61060$auto$rtlil.cc:1844:Not$7245_new_
.sym 57592 $abc$61060$techmap\soc.$logic_and$picosoc.v:189$1197_Y
.sym 57595 $false
.sym 57596 $false
.sym 57597 soc.simpleuart.cfg_divider[20]
.sym 57598 $abc$61060$new_n4001_
.sym 57601 $false
.sym 57602 $false
.sym 57603 soc.simpleuart.cfg_divider[19]
.sym 57604 $abc$61060$new_n4001_
.sym 57607 $false
.sym 57608 resetn$2
.sym 57609 soc.cpu.mem_wstrb[2]
.sym 57610 $abc$61060$new_n4001_
.sym 57613 soc.spimemio.config_dummy[2]
.sym 57614 soc.cpu.mem_valid
.sym 57615 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$21069[1]_new_
.sym 57616 $abc$61060$new_n3985_
.sym 57620 $abc$61060$new_n4347_
.sym 57622 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[11]_new_
.sym 57623 $abc$61060$new_n4365_
.sym 57625 $abc$61060$new_n4329_
.sym 57627 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[20]_new_
.sym 57706 $false
.sym 57707 $false
.sym 57708 soc.simpleuart.cfg_divider[21]
.sym 57709 $abc$61060$new_n4001_
.sym 57712 $false
.sym 57713 $false
.sym 57714 soc.ram_ready
.sym 57715 soc.memory.rdata[11]
.sym 57724 $false
.sym 57725 $false
.sym 57726 soc.ram_ready
.sym 57727 soc.memory.rdata[18]
.sym 57743 soc.cpu.mem_la_wdata[10]
.sym 57744 soc.cpu.mem_wdata[26]
.sym 57746 soc.cpu.mem_wdata[10]
.sym 57747 soc.cpu.mem_wdata[2]
.sym 57748 soc.cpu.mem_wdata[8]
.sym 57750 soc.cpu.mem_wdata[24]
.sym 57817 $false
.sym 57818 soc.cpu.reg_op2[1]
.sym 57819 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][11]_new_inv_
.sym 57820 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][13]_new_inv_
.sym 57823 $false
.sym 57824 soc.cpu.reg_op2[0]
.sym 57825 soc.cpu.reg_op1[16]
.sym 57826 soc.cpu.reg_op1[15]
.sym 57829 $false
.sym 57830 soc.cpu.reg_op2[1]
.sym 57831 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][13]_new_inv_
.sym 57832 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][15]_new_inv_
.sym 57835 $false
.sym 57836 soc.cpu.reg_op2[0]
.sym 57837 soc.cpu.reg_op1[14]
.sym 57838 soc.cpu.reg_op1[13]
.sym 57841 $false
.sym 57842 soc.cpu.reg_op2[0]
.sym 57843 soc.cpu.reg_op1[12]
.sym 57844 soc.cpu.reg_op1[11]
.sym 57847 $false
.sym 57848 soc.cpu.reg_op2[2]
.sym 57849 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][11]_new_inv_
.sym 57850 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][7]_new_inv_
.sym 57853 soc.cpu.reg_op2[2]
.sym 57854 soc.cpu.reg_op2[3]
.sym 57855 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][15]_new_inv_
.sym 57856 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][11]_new_inv_
.sym 57859 $false
.sym 57860 soc.cpu.reg_op2[1]
.sym 57861 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][17]_new_inv_
.sym 57862 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][15]_new_inv_
.sym 57866 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][5]_new_inv_
.sym 57867 $abc$61060$new_n6647_
.sym 57868 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][7]_new_inv_
.sym 57869 soc.cpu.mem_la_wdata[8]
.sym 57870 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][9]_new_inv_
.sym 57871 $abc$61060$new_n6601_
.sym 57872 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][5]_new_inv_
.sym 57873 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][3]_new_inv_
.sym 57940 $abc$61060$new_n5396_
.sym 57941 soc.cpu.reg_op2[0]
.sym 57942 soc.cpu.reg_op1[1]
.sym 57943 soc.cpu.reg_op1[2]
.sym 57946 soc.cpu.reg_op2[3]
.sym 57947 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$11\buffer[32:0][1]_new_inv_
.sym 57948 $abc$61060$new_n6601_
.sym 57949 $abc$61060$new_n6606_
.sym 57952 $false
.sym 57953 soc.cpu.reg_op2[1]
.sym 57954 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][9]_new_inv_
.sym 57955 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][7]_new_inv_
.sym 57958 $false
.sym 57959 soc.cpu.reg_op2[2]
.sym 57960 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][9]_new_inv_
.sym 57961 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][5]_new_inv_
.sym 57964 $false
.sym 57965 soc.cpu.reg_op2[1]
.sym 57966 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][9]_new_inv_
.sym 57967 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][11]_new_inv_
.sym 57970 soc.cpu.reg_op2[3]
.sym 57971 $abc$61060$new_n8246_
.sym 57972 $abc$61060$new_n6647_
.sym 57973 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][7]_new_inv_
.sym 57976 $false
.sym 57977 soc.cpu.reg_op2[2]
.sym 57978 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][9]_new_inv_
.sym 57979 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][13]_new_inv_
.sym 57982 soc.cpu.reg_op2[0]
.sym 57983 $false
.sym 57984 $false
.sym 57985 $false
.sym 57986 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 57987 clk_16mhz$2$2
.sym 57988 $false
.sym 57989 $abc$61060$new_n6976_
.sym 57990 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][23]_new_inv_
.sym 57991 $abc$61060$new_n6566_
.sym 57992 $abc$61060$techmap\soc.cpu.$1\clear_prefetched_high_word[0:0]
.sym 57994 soc.cpu.clear_prefetched_high_word
.sym 57995 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][21]_new_inv_
.sym 57996 soc.cpu.clear_prefetched_high_word_q
.sym 58063 soc.cpu.reg_op2[3]
.sym 58064 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][21]_new_inv_
.sym 58065 $abc$61060$new_n8262_
.sym 58066 $abc$61060$new_n6957_
.sym 58069 $false
.sym 58070 soc.cpu.reg_op2[1]
.sym 58071 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][25]_new_inv_
.sym 58072 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][27]_new_inv_
.sym 58075 $false
.sym 58076 soc.cpu.reg_op2[0]
.sym 58077 soc.cpu.reg_op1[24]
.sym 58078 soc.cpu.reg_op1[25]
.sym 58081 $false
.sym 58082 soc.cpu.reg_op2[0]
.sym 58083 soc.cpu.reg_op1[26]
.sym 58084 soc.cpu.reg_op1[27]
.sym 58087 $abc$61060$new_n5396_
.sym 58088 soc.cpu.reg_op2[0]
.sym 58089 soc.cpu.reg_op1[28]
.sym 58090 soc.cpu.reg_op1[29]
.sym 58093 soc.cpu.reg_op2[2]
.sym 58094 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][25]_new_inv_
.sym 58095 soc.cpu.reg_op2[1]
.sym 58096 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][27]_new_inv_
.sym 58099 $false
.sym 58100 soc.cpu.reg_op2[0]
.sym 58101 soc.cpu.reg_op1[22]
.sym 58102 soc.cpu.reg_op1[23]
.sym 58105 $false
.sym 58106 soc.cpu.reg_op2[1]
.sym 58107 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][23]_new_inv_
.sym 58108 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][25]_new_inv_
.sym 58113 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][19]_new_inv_
.sym 58114 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][17]_new_inv_
.sym 58115 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][19]_new_inv_
.sym 58119 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][21]_new_inv_
.sym 58186 $false
.sym 58187 soc.cpu.reg_op2[2]
.sym 58188 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][21]_new_inv_
.sym 58189 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][25]_new_inv_
.sym 58192 $false
.sym 58193 soc.cpu.reg_op2[1]
.sym 58194 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][13]_new_inv_
.sym 58195 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][15]_new_inv_
.sym 58198 $false
.sym 58199 soc.cpu.reg_op2[0]
.sym 58200 soc.cpu.reg_op1[12]
.sym 58201 soc.cpu.reg_op1[13]
.sym 58204 $false
.sym 58205 soc.cpu.reg_op2[2]
.sym 58206 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][17]_new_inv_
.sym 58207 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][21]_new_inv_
.sym 58210 $false
.sym 58211 soc.cpu.reg_op2[1]
.sym 58212 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][11]_new_inv_
.sym 58213 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][13]_new_inv_
.sym 58216 $false
.sym 58217 soc.cpu.reg_op2[1]
.sym 58218 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][15]_new_inv_
.sym 58219 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][17]_new_inv_
.sym 58222 $false
.sym 58223 soc.cpu.reg_op2[0]
.sym 58224 soc.cpu.reg_op1[10]
.sym 58225 soc.cpu.reg_op1[11]
.sym 58228 $false
.sym 58229 soc.cpu.reg_op2[0]
.sym 58230 soc.cpu.reg_op1[14]
.sym 58231 soc.cpu.reg_op1[15]
.sym 58235 $abc$61060$new_n6942_
.sym 58236 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][26]_new_inv_
.sym 58237 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][24]_new_inv_
.sym 58238 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][22]_new_inv_
.sym 58239 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][24]_new_inv_
.sym 58240 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][26]_new_inv_
.sym 58241 soc.cpu.mem_wdata[17]
.sym 58309 $false
.sym 58310 soc.cpu.reg_op2[2]
.sym 58311 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][18]_new_inv_
.sym 58312 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][22]_new_inv_
.sym 58315 $false
.sym 58316 soc.cpu.reg_op2[0]
.sym 58317 soc.cpu.reg_op1[27]
.sym 58318 soc.cpu.reg_op1[28]
.sym 58321 $false
.sym 58322 soc.cpu.reg_op2[2]
.sym 58323 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][22]_new_inv_
.sym 58324 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][26]_new_inv_
.sym 58327 $abc$61060$new_n5396_
.sym 58328 soc.cpu.reg_op2[0]
.sym 58329 soc.cpu.reg_op1[29]
.sym 58330 soc.cpu.reg_op1[30]
.sym 58333 $false
.sym 58334 soc.cpu.reg_op2[1]
.sym 58335 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][20]_new_inv_
.sym 58336 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][22]_new_inv_
.sym 58339 soc.cpu.reg_op2[2]
.sym 58340 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][26]_new_inv_
.sym 58341 soc.cpu.reg_op2[1]
.sym 58342 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][28]_new_inv_
.sym 58345 soc.cpu.reg_op2[3]
.sym 58346 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$5\buffer[31:0][22]_new_inv_
.sym 58347 $abc$61060$new_n8265_
.sym 58348 $abc$61060$new_n6966_
.sym 58351 $abc$61060$new_n6942_
.sym 58352 soc.cpu.reg_op2[3]
.sym 58353 $abc$61060$new_n5396_
.sym 58354 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][28]_new_inv_
.sym 58362 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37350
.sym 58364 soc.cpu.mem_do_rdata
.sym 58432 $false
.sym 58433 soc.cpu.reg_op2[2]
.sym 58434 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][20]_new_inv_
.sym 58435 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][24]_new_inv_
.sym 58438 $false
.sym 58439 soc.cpu.reg_op2[0]
.sym 58440 soc.cpu.reg_op1[19]
.sym 58441 soc.cpu.reg_op1[20]
.sym 58444 $false
.sym 58445 soc.cpu.reg_op2[0]
.sym 58446 soc.cpu.reg_op1[17]
.sym 58447 soc.cpu.reg_op1[18]
.sym 58450 $false
.sym 58451 soc.cpu.reg_op2[1]
.sym 58452 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][18]_new_inv_
.sym 58453 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][20]_new_inv_
.sym 58456 $false
.sym 58457 soc.cpu.reg_op2[1]
.sym 58458 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][16]_new_inv_
.sym 58459 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][18]_new_inv_
.sym 58474 $false
.sym 58475 soc.cpu.reg_op2[0]
.sym 58476 soc.cpu.reg_op1[15]
.sym 58477 soc.cpu.reg_op1[16]
.sym 58481 $abc$61060$new_n7096_
.sym 58482 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$37343[0]
.sym 58483 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 58484 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 58485 $abc$61060$new_n4198_
.sym 58486 $abc$61060$techmap\soc.cpu.$2\set_mem_do_wdata[0:0]
.sym 58487 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[3]_new_
.sym 58488 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$37555[1]_new_
.sym 58555 soc.cpu.mem_wordsize[1]
.sym 58556 soc.cpu.mem_wordsize[0]
.sym 58557 soc.cpu.reg_op1[0]
.sym 58558 soc.cpu.reg_op1[1]
.sym 58561 $false
.sym 58562 $false
.sym 58563 soc.cpu.cpu_state[5]
.sym 58564 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 58567 $false
.sym 58568 soc.cpu.mem_do_wdata
.sym 58569 $abc$61060$new_n4109_
.sym 58570 soc.cpu.mem_do_prefetch
.sym 58573 $false
.sym 58574 soc.cpu.mem_do_rdata
.sym 58575 $abc$61060$new_n4109_
.sym 58576 soc.cpu.mem_do_prefetch
.sym 58579 $false
.sym 58580 $false
.sym 58581 soc.cpu.mem_do_wdata
.sym 58582 soc.cpu.mem_do_rdata
.sym 58585 $false
.sym 58586 soc.cpu.reg_op1[0]
.sym 58587 soc.cpu.mem_wordsize[0]
.sym 58588 soc.cpu.mem_wordsize[1]
.sym 58591 soc.cpu.cpu_state[5]
.sym 58592 $abc$61060$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 58593 soc.cpu.instr_lh
.sym 58594 soc.cpu.latched_is_lh
.sym 58597 soc.cpu.cpu_state[5]
.sym 58598 $abc$61060$techmap\soc.cpu.$3\set_mem_do_rdata[0:0]_new_
.sym 58599 soc.cpu.instr_lb
.sym 58600 soc.cpu.latched_is_lb
.sym 58601 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37213
.sym 58602 clk_16mhz$2$2
.sym 58603 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 58604 $abc$61060$techmap\soc.cpu.$4\next_irq_pending[31:0][2]_new_
.sym 58605 $abc$61060$new_n7524_
.sym 58606 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37529
.sym 58607 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[0]_new_inv_
.sym 58608 $abc$61060$new_n5068_
.sym 58609 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562
.sym 58610 $abc$61060$new_n4194_
.sym 58611 soc.cpu.irq_pending[1]
.sym 58678 $false
.sym 58679 $false
.sym 58680 resetn$2
.sym 58681 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1893$2596_Y_new_inv_
.sym 58684 $false
.sym 58685 $false
.sym 58686 $abc$61060$new_n4119_
.sym 58687 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_
.sym 58690 $abc$61060$new_n4132_
.sym 58691 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10099[2]_new_
.sym 58692 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[1]_new_inv_
.sym 58693 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_
.sym 58696 $false
.sym 58697 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[1]_new_inv_
.sym 58698 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10040[3]_new_
.sym 58699 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_
.sym 58702 $false
.sym 58703 $false
.sym 58704 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[1]_new_inv_
.sym 58705 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10083[0]_new_inv_
.sym 58708 $false
.sym 58709 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10192[1]_new_inv_
.sym 58710 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_
.sym 58711 $abc$61060$new_n4119_
.sym 58714 $false
.sym 58715 $false
.sym 58716 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10099[2]_new_
.sym 58717 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10040[3]_new_
.sym 58720 $false
.sym 58721 $abc$61060$techmap\soc.cpu.$4\next_irq_pending[31:0][2]_new_
.sym 58722 $abc$61060$new_n4119_
.sym 58723 $abc$61060$new_n5844_
.sym 58724 $true
.sym 58725 clk_16mhz$2$2
.sym 58726 $false
.sym 58727 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[1]_new_inv_
.sym 58728 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$39066
.sym 58729 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1516$2487_Y_new_
.sym 58730 $abc$61060$new_n4176_
.sym 58731 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[1]_new_
.sym 58732 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[2]_new_
.sym 58733 $abc$61060$new_n4854_
.sym 58734 soc.cpu.irq_active
.sym 58801 $false
.sym 58802 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1893$2596_Y_new_inv_
.sym 58803 resetn$2
.sym 58804 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10083[0]_new_inv_
.sym 58807 $false
.sym 58808 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10099[2]_new_
.sym 58809 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[1]_new_inv_
.sym 58810 $abc$61060$new_n4232_
.sym 58813 soc.cpu.cpu_state[1]
.sym 58814 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_
.sym 58815 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10841[2]_new_inv_
.sym 58816 soc.cpu.decoder_trigger
.sym 58819 $false
.sym 58820 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10099[2]_new_
.sym 58821 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[1]_new_inv_
.sym 58822 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_
.sym 58825 $abc$61060$new_n4233_
.sym 58826 soc.cpu.cpu_state[3]
.sym 58827 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_
.sym 58828 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 58831 $false
.sym 58832 soc.cpu.irq_pending[13]
.sym 58833 soc.cpu.irq_state[1]
.sym 58834 soc.cpu.irq_mask[13]
.sym 58837 $false
.sym 58838 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10192[1]_new_inv_
.sym 58839 resetn$2
.sym 58840 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10083[0]_new_inv_
.sym 58843 $false
.sym 58844 $false
.sym 58845 soc.cpu.irq_mask[13]
.sym 58846 soc.cpu.irq_pending[13]
.sym 58847 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562
.sym 58848 clk_16mhz$2$2
.sym 58849 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 58850 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37385
.sym 58851 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$11345[4]_new_
.sym 58852 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10083[0]_new_inv_
.sym 58853 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$37361[2]
.sym 58854 $abc$61060$techmap\soc.cpu.$reduce_or$picorv32.v:1516$2490_Y_new_inv_
.sym 58855 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$28339_new_inv_
.sym 58856 $abc$61060$new_n5347_
.sym 58857 soc.cpu.mem_do_rinst
.sym 58924 $abc$61060$new_n4240_
.sym 58925 $abc$61060$new_n4213_
.sym 58926 $abc$61060$new_n4124_
.sym 58927 $abc$61060$new_n4131_
.sym 58930 resetn$2
.sym 58931 $abc$61060$new_n8313_
.sym 58932 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 58933 $abc$61060$new_n4214_
.sym 58936 $false
.sym 58937 $false
.sym 58938 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 58939 $abc$61060$new_n4214_
.sym 58942 $abc$61060$new_n4117_
.sym 58943 $abc$61060$new_n4131_
.sym 58944 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$10012[3]_new_inv_
.sym 58945 $abc$61060$new_n4128_
.sym 58948 $false
.sym 58949 $false
.sym 58950 $abc$61060$new_n4124_
.sym 58951 $abc$61060$new_n4118_
.sym 58954 $false
.sym 58955 $abc$61060$new_n4126_
.sym 58956 $abc$61060$new_n4128_
.sym 58957 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1893$2596_Y_new_inv_
.sym 58960 $false
.sym 58961 $abc$61060$new_n4128_
.sym 58962 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$37254_new_inv_
.sym 58963 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1893$2596_Y_new_inv_
.sym 58966 soc.cpu.cpu_state[2]
.sym 58967 $abc$61060$new_n4125_
.sym 58968 $abc$61060$new_n4132_
.sym 58969 $abc$61060$new_n4118_
.sym 58973 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37159
.sym 58974 $abc$61060$new_n7150_
.sym 58975 $abc$61060$new_n4168_
.sym 58976 $abc$61060$new_n4175_
.sym 58977 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1277$2410_Y
.sym 58978 $abc$61060$new_n4164_
.sym 58979 $abc$61060$new_n4169_
.sym 58980 $abc$61060$new_n4184_
.sym 59047 soc.cpu.cpu_state[3]
.sym 59048 $abc$61060$new_n8123_
.sym 59049 $abc$61060$new_n8130_
.sym 59050 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 59053 $abc$61060$new_n4135_
.sym 59054 $abc$61060$techmap\soc.cpu.$procmux$3222_Y
.sym 59055 soc.cpu.cpu_state[2]
.sym 59056 $abc$61060$new_n4239_
.sym 59059 soc.cpu.cpu_state[1]
.sym 59060 $abc$61060$new_n4133_
.sym 59061 $abc$61060$new_n4131_
.sym 59062 $abc$61060$new_n4126_
.sym 59065 $abc$61060$new_n8300_
.sym 59066 $abc$61060$new_n8299_
.sym 59067 $abc$61060$new_n4238_
.sym 59068 $abc$61060$new_n4231_
.sym 59071 $false
.sym 59072 $false
.sym 59073 $abc$61060$new_n4117_
.sym 59074 $abc$61060$new_n4132_
.sym 59077 $false
.sym 59078 $abc$61060$new_n4133_
.sym 59079 $abc$61060$new_n4125_
.sym 59080 $abc$61060$new_n4131_
.sym 59083 $abc$61060$new_n8298_
.sym 59084 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 59085 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10841[2]_new_inv_
.sym 59086 $abc$61060$new_n4133_
.sym 59089 $abc$61060$new_n8310_
.sym 59090 $abc$61060$new_n8302_
.sym 59091 $abc$61060$new_n8301_
.sym 59092 $abc$61060$new_n8314_
.sym 59093 $true
.sym 59094 clk_16mhz$2$2
.sym 59095 $false
.sym 59096 $abc$61060$techmap\soc.cpu.$procmux$3222_Y
.sym 59097 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37282
.sym 59098 $abc$61060$new_n4179_
.sym 59099 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[30]_new_
.sym 59100 $abc$61060$new_n4189_
.sym 59101 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[31]_new_
.sym 59102 soc.cpu.irq_pending[31]
.sym 59103 soc.cpu.irq_pending[30]
.sym 59170 $abc$61060$new_n4125_
.sym 59171 $abc$61060$new_n4117_
.sym 59172 $abc$61060$new_n4132_
.sym 59173 $abc$61060$new_n4131_
.sym 59176 $false
.sym 59177 $false
.sym 59178 soc.cpu.latched_store
.sym 59179 soc.cpu.latched_branch
.sym 59182 $abc$61060$new_n4109_
.sym 59183 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 59184 $abc$61060$new_n4132_
.sym 59185 $abc$61060$new_n4116_
.sym 59188 $false
.sym 59189 $false
.sym 59190 soc.cpu.cpu_state[1]
.sym 59191 resetn$2
.sym 59194 $abc$61060$new_n4109_
.sym 59195 soc.cpu.mem_do_prefetch
.sym 59196 $abc$61060$new_n4116_
.sym 59197 $abc$61060$new_n4133_
.sym 59200 soc.cpu.cpu_state[5]
.sym 59201 soc.cpu.cpu_state[2]
.sym 59202 $abc$61060$new_n4213_
.sym 59203 soc.cpu.latched_store
.sym 59206 $false
.sym 59207 $abc$61060$new_n4117_
.sym 59208 $abc$61060$new_n4125_
.sym 59209 $abc$61060$new_n4131_
.sym 59212 $abc$61060$new_n4941_
.sym 59213 $abc$61060$techmap$techmap\soc.cpu.$procmux$3598.$and$/usr/local/bin/../share/yosys/techmap.v:434$17141_Y_new_
.sym 59214 $abc$61060$techmap\soc.cpu.$procmux$3640_Y_new_
.sym 59215 soc.cpu.cpu_state[1]
.sym 59216 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37282
.sym 59217 clk_16mhz$2$2
.sym 59218 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 59219 $abc$61060$new_n5303_
.sym 59220 $abc$61060$new_n4775_
.sym 59221 $abc$61060$new_n5350_
.sym 59222 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1047$2241_Y_new_
.sym 59223 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211
.sym 59224 $abc$61060$techmap\soc.cpu.$0\instr_srai[0:0]
.sym 59225 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1046$2236_Y_new_
.sym 59226 soc.cpu.decoder_pseudo_trigger
.sym 59293 soc.cpu.is_lui_auipc_jal
.sym 59294 soc.cpu.cpuregs_rs1[19]
.sym 59295 soc.cpu.reg_pc[19]
.sym 59296 soc.cpu.instr_lui
.sym 59299 $false
.sym 59300 $false
.sym 59301 soc.cpu.latched_store
.sym 59302 soc.cpu.latched_branch
.sym 59305 soc.cpu.irq_state[1]
.sym 59306 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[1]_new_
.sym 59307 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1298$2416_Y_new_
.sym 59308 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8202[0]_new_inv_
.sym 59311 $false
.sym 59312 $false
.sym 59313 $abc$61060$new_n7059_
.sym 59314 $abc$61060$new_n7058_
.sym 59317 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1350$2426_Y_new_
.sym 59318 $abc$61060$new_n5303_
.sym 59319 soc.cpu.latched_rd[1]
.sym 59320 soc.cpu.latched_rd[0]
.sym 59323 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$37254_new_inv_
.sym 59324 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1518$2494_Y
.sym 59325 soc.cpu.latched_store
.sym 59326 soc.cpu.latched_branch
.sym 59329 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[19]
.sym 59330 $abc$61060$new_n4663_
.sym 59331 soc.cpu.cpu_state[2]
.sym 59332 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[19]_new_inv_
.sym 59335 $false
.sym 59336 soc.cpu.decoder_trigger
.sym 59337 soc.cpu.instr_jal
.sym 59338 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10841[2]_new_inv_
.sym 59342 $abc$61060$new_n4792_
.sym 59343 $abc$61060$new_n4799_
.sym 59344 $abc$61060$new_n4752_
.sym 59345 soc.cpu.cpuregs.wdata[12]
.sym 59346 $abc$61060$new_n4764_
.sym 59347 soc.cpu.reg_op1[9]
.sym 59348 soc.cpu.reg_op1[7]
.sym 59349 soc.cpu.reg_op1[2]
.sym 59416 $false
.sym 59417 $abc$61060$new_n7022_
.sym 59418 soc.cpu.decoded_imm[17]
.sym 59419 $abc$61060$new_n6983_
.sym 59422 $false
.sym 59423 $abc$61060$new_n7030_
.sym 59424 soc.cpu.decoded_imm[21]
.sym 59425 $abc$61060$new_n6983_
.sym 59428 $false
.sym 59429 $abc$61060$new_n7050_
.sym 59430 soc.cpu.decoded_imm[31]
.sym 59431 $abc$61060$new_n6983_
.sym 59434 $false
.sym 59435 $abc$61060$new_n7018_
.sym 59436 soc.cpu.decoded_imm[15]
.sym 59437 $abc$61060$new_n6983_
.sym 59440 $false
.sym 59441 $abc$61060$new_n7040_
.sym 59442 soc.cpu.decoded_imm[26]
.sym 59443 $abc$61060$new_n6983_
.sym 59446 $false
.sym 59447 $abc$61060$new_n7020_
.sym 59448 soc.cpu.decoded_imm[16]
.sym 59449 $abc$61060$new_n6983_
.sym 59452 $false
.sym 59453 $abc$61060$new_n7026_
.sym 59454 soc.cpu.decoded_imm[19]
.sym 59455 $abc$61060$new_n6983_
.sym 59458 $false
.sym 59459 $abc$61060$new_n7044_
.sym 59460 soc.cpu.decoded_imm[28]
.sym 59461 $abc$61060$new_n6983_
.sym 59462 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149
.sym 59463 clk_16mhz$2$2
.sym 59464 $false
.sym 59465 $abc$61060$new_n4894_
.sym 59466 $abc$61060$new_n4837_
.sym 59467 $abc$61060$new_n4887_
.sym 59468 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27658_new_
.sym 59469 soc.cpu.latched_rd[4]
.sym 59470 soc.cpu.latched_rd[3]
.sym 59471 soc.cpu.latched_rd[5]
.sym 59472 soc.cpu.latched_rd[0]
.sym 59539 $false
.sym 59540 $abc$61060$techmap$techmap\soc.cpu.$procmux$3555.$and$/usr/local/bin/../share/yosys/techmap.v:434$14082_Y_new_
.sym 59541 $abc$61060$techmap\soc.cpu.$procmux$3575_Y_new_
.sym 59542 soc.cpu.cpu_state[1]
.sym 59545 soc.cpu.is_lui_auipc_jal
.sym 59546 soc.cpu.cpuregs_rs1[23]
.sym 59547 soc.cpu.reg_pc[23]
.sym 59548 soc.cpu.instr_lui
.sym 59551 soc.cpu.is_lui_auipc_jal
.sym 59552 soc.cpu.cpuregs_rs1[15]
.sym 59553 soc.cpu.reg_pc[15]
.sym 59554 soc.cpu.instr_lui
.sym 59557 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 59558 soc.cpu.mem_rdata_q[15]
.sym 59559 soc.cpu.instr_auipc
.sym 59560 soc.cpu.instr_lui
.sym 59569 $false
.sym 59570 soc.cpu.cpu_state[2]
.sym 59571 soc.cpu.latched_branch
.sym 59572 soc.cpu.instr_retirq
.sym 59575 $false
.sym 59576 soc.cpu.mem_rdata_q[31]
.sym 59577 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 59578 soc.cpu.is_sb_sh_sw
.sym 59581 $abc$61060$new_n4896_
.sym 59582 $abc$61060$techmap$techmap\soc.cpu.$procmux$3598.$and$/usr/local/bin/../share/yosys/techmap.v:434$17141_Y_new_
.sym 59583 soc.cpu.instr_jalr
.sym 59584 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 59585 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37159
.sym 59586 clk_16mhz$2$2
.sym 59587 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 59589 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[1]
.sym 59590 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[2]
.sym 59591 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[3]
.sym 59592 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[4]
.sym 59593 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[5]
.sym 59594 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[6]
.sym 59595 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[7]
.sym 59662 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 59663 soc.cpu.mem_rdata_q[16]
.sym 59664 soc.cpu.instr_auipc
.sym 59665 soc.cpu.instr_lui
.sym 59668 $false
.sym 59669 soc.cpu.is_alu_reg_imm
.sym 59670 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 59671 soc.cpu.instr_jalr
.sym 59674 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[3]
.sym 59675 $abc$61060$new_n4663_
.sym 59676 soc.cpu.cpu_state[2]
.sym 59677 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[3]_new_inv_
.sym 59680 soc.cpu.is_lui_auipc_jal
.sym 59681 soc.cpu.cpuregs_rs1[3]
.sym 59682 soc.cpu.reg_pc[3]
.sym 59683 soc.cpu.instr_lui
.sym 59686 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 59687 soc.cpu.mem_rdata_q[18]
.sym 59688 soc.cpu.instr_auipc
.sym 59689 soc.cpu.instr_lui
.sym 59692 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 59693 soc.cpu.mem_rdata_q[17]
.sym 59694 soc.cpu.instr_auipc
.sym 59695 soc.cpu.instr_lui
.sym 59698 $false
.sym 59699 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25289_new_inv_
.sym 59700 soc.cpu.decoded_imm_uj[4]
.sym 59701 soc.cpu.instr_jal
.sym 59704 $false
.sym 59705 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25307_new_inv_
.sym 59706 soc.cpu.decoded_imm_uj[2]
.sym 59707 soc.cpu.instr_jal
.sym 59708 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 59709 clk_16mhz$2$2
.sym 59710 $abc$61060$auto$rtlil.cc:1981:NotGate$59804
.sym 59711 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[8]
.sym 59712 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[9]
.sym 59713 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[10]
.sym 59714 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[11]
.sym 59715 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[12]
.sym 59716 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[13]
.sym 59717 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[14]
.sym 59718 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[15]
.sym 59785 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[15]
.sym 59786 $abc$61060$new_n4663_
.sym 59787 soc.cpu.cpu_state[2]
.sym 59788 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[15]_new_inv_
.sym 59791 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 59792 soc.cpu.mem_rdata_q[12]
.sym 59793 soc.cpu.instr_auipc
.sym 59794 soc.cpu.instr_lui
.sym 59797 soc.cpu.mem_rdata_q[7]
.sym 59798 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 59799 soc.cpu.decoded_imm_uj[11]
.sym 59800 soc.cpu.instr_jal
.sym 59803 $abc$61060$new_n4740_
.sym 59804 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 59805 soc.cpu.instr_jal
.sym 59806 soc.cpu.decoded_imm_uj[17]
.sym 59809 soc.cpu.mem_rdata_q[25]
.sym 59810 $abc$61060$new_n4076_
.sym 59811 soc.cpu.decoded_imm_uj[5]
.sym 59812 soc.cpu.instr_jal
.sym 59815 $abc$61060$new_n4762_
.sym 59816 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 59817 soc.cpu.instr_jal
.sym 59818 soc.cpu.decoded_imm_uj[12]
.sym 59821 $abc$61060$new_n4748_
.sym 59822 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 59823 soc.cpu.instr_jal
.sym 59824 soc.cpu.decoded_imm_uj[15]
.sym 59827 $abc$61060$new_n4768_
.sym 59828 soc.cpu.mem_rdata_q[31]
.sym 59829 $abc$61060$techmap\soc.cpu.$procmux$4589_CMP_new_inv_
.sym 59830 soc.cpu.is_sb_sh_sw
.sym 59831 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 59832 clk_16mhz$2$2
.sym 59833 $abc$61060$auto$rtlil.cc:1981:NotGate$59804
.sym 59834 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[16]
.sym 59835 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[17]
.sym 59836 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[18]
.sym 59837 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[19]
.sym 59838 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[20]
.sym 59839 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[21]
.sym 59840 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[22]
.sym 59841 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[23]
.sym 59908 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[22]
.sym 59909 $abc$61060$new_n4663_
.sym 59910 soc.cpu.cpu_state[2]
.sym 59911 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[22]_new_inv_
.sym 59914 soc.cpu.mem_rdata_q[30]
.sym 59915 $abc$61060$new_n4076_
.sym 59916 soc.cpu.decoded_imm_uj[10]
.sym 59917 soc.cpu.instr_jal
.sym 59920 $abc$61060$new_n4734_
.sym 59921 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 59922 soc.cpu.instr_jal
.sym 59923 soc.cpu.decoded_imm_uj[18]
.sym 59926 soc.cpu.mem_rdata_q[29]
.sym 59927 $abc$61060$new_n4076_
.sym 59928 soc.cpu.decoded_imm_uj[9]
.sym 59929 soc.cpu.instr_jal
.sym 59932 $abc$61060$new_n4728_
.sym 59933 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 59934 soc.cpu.instr_jal
.sym 59935 soc.cpu.decoded_imm_uj[19]
.sym 59938 soc.cpu.mem_rdata_q[27]
.sym 59939 $abc$61060$new_n4076_
.sym 59940 soc.cpu.decoded_imm_uj[7]
.sym 59941 soc.cpu.instr_jal
.sym 59944 $abc$61060$new_n4742_
.sym 59945 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 59946 soc.cpu.instr_jal
.sym 59947 soc.cpu.decoded_imm_uj[16]
.sym 59950 $abc$61060$new_n4704_
.sym 59951 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 59952 soc.cpu.instr_jal
.sym 59953 soc.cpu.decoded_imm_uj[23]
.sym 59954 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 59955 clk_16mhz$2$2
.sym 59956 $abc$61060$auto$rtlil.cc:1981:NotGate$59804
.sym 59957 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[24]
.sym 59958 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[25]
.sym 59959 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[26]
.sym 59960 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[27]
.sym 59961 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[28]
.sym 59962 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[29]
.sym 59963 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[30]
.sym 59964 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[31]
.sym 60031 soc.cpu.is_lui_auipc_jal
.sym 60032 soc.cpu.cpuregs_rs1[29]
.sym 60033 soc.cpu.reg_pc[29]
.sym 60034 soc.cpu.instr_lui
.sym 60037 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[29]
.sym 60038 $abc$61060$new_n4663_
.sym 60039 soc.cpu.cpu_state[2]
.sym 60040 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[29]_new_inv_
.sym 60043 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 60044 soc.cpu.mem_rdata_q[27]
.sym 60045 soc.cpu.instr_auipc
.sym 60046 soc.cpu.instr_lui
.sym 60049 soc.cpu.is_lui_auipc_jal
.sym 60050 soc.cpu.cpuregs_rs1[30]
.sym 60051 soc.cpu.reg_pc[30]
.sym 60052 soc.cpu.instr_lui
.sym 60055 $abc$61060$new_n4688_
.sym 60056 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 60057 soc.cpu.instr_jal
.sym 60058 soc.cpu.decoded_imm_uj[27]
.sym 60061 $abc$61060$new_n4716_
.sym 60062 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 60063 soc.cpu.instr_jal
.sym 60064 soc.cpu.decoded_imm_uj[21]
.sym 60067 $abc$61060$new_n4750_
.sym 60068 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 60069 soc.cpu.instr_jal
.sym 60070 soc.cpu.decoded_imm_uj[14]
.sym 60073 $abc$61060$new_n4682_
.sym 60074 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 60075 soc.cpu.instr_jal
.sym 60076 soc.cpu.decoded_imm_uj[28]
.sym 60077 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 60078 clk_16mhz$2$2
.sym 60079 $abc$61060$auto$rtlil.cc:1981:NotGate$59804
.sym 60080 soc.cpu.decoded_imm_uj[19]
.sym 60081 soc.cpu.decoded_imm_uj[11]
.sym 60082 soc.cpu.decoded_imm_uj[18]
.sym 60083 soc.cpu.decoded_imm_uj[16]
.sym 60084 soc.cpu.decoded_imm_uj[14]
.sym 60085 soc.cpu.decoded_imm_uj[17]
.sym 60086 soc.cpu.decoded_rd[5]
.sym 60087 soc.cpu.decoded_imm_uj[15]
.sym 60154 $false
.sym 60155 $abc$61060$techmap\soc.cpu.$procmux$4589_CMP_new_inv_
.sym 60156 soc.cpu.is_sb_sh_sw
.sym 60157 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 60160 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 60161 soc.cpu.mem_rdata_q[14]
.sym 60162 soc.cpu.instr_auipc
.sym 60163 soc.cpu.instr_lui
.sym 60166 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 60167 soc.cpu.mem_rdata_q[21]
.sym 60168 soc.cpu.instr_auipc
.sym 60169 soc.cpu.instr_lui
.sym 60172 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 60173 soc.cpu.mem_rdata_q[29]
.sym 60174 soc.cpu.instr_auipc
.sym 60175 soc.cpu.instr_lui
.sym 60178 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 60179 soc.cpu.mem_rdata_q[25]
.sym 60180 soc.cpu.instr_auipc
.sym 60181 soc.cpu.instr_lui
.sym 60184 $false
.sym 60185 $abc$61060$new_n4662_
.sym 60186 soc.cpu.reg_op1[29]
.sym 60187 $abc$61060$new_n4670_
.sym 60190 $false
.sym 60191 $abc$61060$new_n4712_
.sym 60192 soc.cpu.reg_op1[15]
.sym 60193 $abc$61060$new_n4670_
.sym 60196 $false
.sym 60197 $abc$61060$new_n4787_
.sym 60198 soc.cpu.reg_op1[3]
.sym 60199 $abc$61060$new_n4670_
.sym 60200 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 60201 clk_16mhz$2$2
.sym 60202 $false
.sym 60206 $abc$61060$new_n5614_
.sym 60209 soc.cpu.latched_rd[1]
.sym 60210 soc.cpu.latched_rd[2]
.sym 60283 $abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 60284 $false
.sym 60285 $false
.sym 60286 $false
.sym 60289 $abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 60290 $false
.sym 60291 $false
.sym 60292 $false
.sym 60295 $abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 60296 $false
.sym 60297 $false
.sym 60298 $false
.sym 60301 $abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 60302 $false
.sym 60303 $false
.sym 60304 $false
.sym 60307 $abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 60308 $false
.sym 60309 $false
.sym 60310 $false
.sym 60313 $abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 60314 $false
.sym 60315 $false
.sym 60316 $false
.sym 60319 $abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 60320 $false
.sym 60321 $false
.sym 60322 $false
.sym 60323 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 60324 clk_16mhz$2$2
.sym 60325 $false
.sym 60551 $abc$61060$auto$wreduce.cc:454:run$7045[4]
.sym 60552 $abc$61060$auto$wreduce.cc:454:run$7045[5]
.sym 60553 $abc$61060$auto$wreduce.cc:454:run$7045[6]
.sym 60554 $abc$61060$auto$wreduce.cc:454:run$7045[7]
.sym 60555 $abc$61060$auto$wreduce.cc:454:run$7045[8]
.sym 60556 $abc$61060$auto$wreduce.cc:454:run$7045[9]
.sym 60624 $abc$61060$auto$wreduce.cc:454:run$7045[7]
.sym 60625 soc.cpu.mem_addr[7]
.sym 60626 $abc$61060$auto$wreduce.cc:454:run$7045[6]
.sym 60627 soc.cpu.mem_addr[6]
.sym 60630 soc.spimemio.rd_addr[11]
.sym 60631 soc.cpu.mem_addr[11]
.sym 60632 soc.spimemio.rd_addr[9]
.sym 60633 soc.cpu.mem_addr[9]
.sym 60636 soc.cpu.mem_addr[4]
.sym 60637 soc.spimemio.rd_addr[4]
.sym 60638 soc.spimemio.rd_addr[8]
.sym 60639 soc.cpu.mem_addr[8]
.sym 60642 $false
.sym 60643 soc.spimemio.rd_inc
.sym 60644 soc.cpu.mem_addr[4]
.sym 60645 $abc$61060$auto$wreduce.cc:454:run$7045[4]
.sym 60648 $false
.sym 60649 soc.spimemio.rd_inc
.sym 60650 soc.cpu.mem_addr[7]
.sym 60651 $abc$61060$auto$wreduce.cc:454:run$7045[7]
.sym 60654 $false
.sym 60655 soc.spimemio.rd_inc
.sym 60656 soc.cpu.mem_addr[6]
.sym 60657 $abc$61060$auto$wreduce.cc:454:run$7045[6]
.sym 60660 $false
.sym 60661 soc.spimemio.rd_inc
.sym 60662 soc.cpu.mem_addr[5]
.sym 60663 $abc$61060$auto$wreduce.cc:454:run$7045[5]
.sym 60666 $false
.sym 60667 soc.spimemio.rd_inc
.sym 60668 soc.cpu.mem_addr[8]
.sym 60669 $abc$61060$auto$wreduce.cc:454:run$7045[8]
.sym 60670 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 60671 clk_16mhz$2$2
.sym 60672 $false
.sym 60677 $abc$61060$auto$wreduce.cc:454:run$7045[10]
.sym 60678 $abc$61060$auto$wreduce.cc:454:run$7045[11]
.sym 60679 $abc$61060$auto$wreduce.cc:454:run$7045[12]
.sym 60680 $abc$61060$auto$wreduce.cc:454:run$7045[13]
.sym 60681 $abc$61060$auto$wreduce.cc:454:run$7045[14]
.sym 60682 $abc$61060$auto$wreduce.cc:454:run$7045[15]
.sym 60683 $abc$61060$auto$wreduce.cc:454:run$7045[16]
.sym 60684 $abc$61060$auto$wreduce.cc:454:run$7045[17]
.sym 60787 soc.spimemio.rd_addr[20]
.sym 60788 soc.cpu.mem_addr[20]
.sym 60789 soc.cpu.mem_addr[6]
.sym 60790 soc.spimemio.rd_addr[6]
.sym 60793 $abc$61060$new_n8112_
.sym 60794 $abc$61060$new_n8111_
.sym 60795 $abc$61060$new_n4024_
.sym 60796 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$21332[23]_new_
.sym 60799 $false
.sym 60800 $abc$61060$new_n5160_
.sym 60801 $abc$61060$auto$wreduce.cc:454:run$7045[11]
.sym 60802 soc.cpu.mem_addr[11]
.sym 60805 soc.cpu.mem_addr[10]
.sym 60806 $abc$61060$auto$wreduce.cc:454:run$7045[10]
.sym 60807 $abc$61060$auto$wreduce.cc:454:run$7045[12]
.sym 60808 soc.cpu.mem_addr[12]
.sym 60811 $abc$61060$auto$wreduce.cc:454:run$7045[5]
.sym 60812 soc.cpu.mem_addr[5]
.sym 60813 $abc$61060$auto$wreduce.cc:454:run$7045[13]
.sym 60814 soc.cpu.mem_addr[13]
.sym 60817 $false
.sym 60818 $false
.sym 60819 soc.spimemio.rd_addr[2]
.sym 60820 soc.cpu.mem_addr[2]
.sym 60823 soc.spimemio.xfer.ibuffer[0]
.sym 60824 $false
.sym 60825 $false
.sym 60826 $false
.sym 60829 soc.spimemio.xfer.ibuffer[4]
.sym 60830 $false
.sym 60831 $false
.sym 60832 $false
.sym 60833 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46438
.sym 60834 clk_16mhz$2$2
.sym 60835 $false
.sym 60836 $abc$61060$auto$wreduce.cc:454:run$7045[18]
.sym 60837 $abc$61060$auto$wreduce.cc:454:run$7045[19]
.sym 60838 $abc$61060$auto$wreduce.cc:454:run$7045[20]
.sym 60839 $abc$61060$auto$wreduce.cc:454:run$7045[21]
.sym 60840 $abc$61060$auto$wreduce.cc:454:run$7045[22]
.sym 60841 $abc$61060$auto$wreduce.cc:454:run$7045[23]
.sym 60842 $abc$61060$auto$alumacc.cc:474:replace_alu$7341.C[22]
.sym 60843 soc.spimemio.rd_addr[15]
.sym 60910 $abc$61060$auto$wreduce.cc:454:run$7045[17]
.sym 60911 soc.cpu.mem_addr[17]
.sym 60912 $abc$61060$auto$alumacc.cc:474:replace_alu$7341.C[22]
.sym 60913 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$21332[2]_new_inv_
.sym 60916 $abc$61060$auto$wreduce.cc:454:run$7045[22]
.sym 60917 soc.cpu.mem_addr[22]
.sym 60918 $abc$61060$auto$wreduce.cc:454:run$7045[21]
.sym 60919 soc.cpu.mem_addr[21]
.sym 60922 $false
.sym 60923 $false
.sym 60924 soc.spimemio.rd_addr[23]
.sym 60925 soc.cpu.mem_addr[23]
.sym 60928 $false
.sym 60929 soc.spimemio.rd_inc
.sym 60930 soc.cpu.mem_addr[21]
.sym 60931 $abc$61060$auto$wreduce.cc:454:run$7045[21]
.sym 60934 $false
.sym 60935 soc.spimemio.rd_inc
.sym 60936 soc.cpu.mem_addr[22]
.sym 60937 $abc$61060$auto$wreduce.cc:454:run$7045[22]
.sym 60940 $false
.sym 60941 soc.spimemio.rd_inc
.sym 60942 soc.cpu.mem_addr[23]
.sym 60943 $abc$61060$auto$wreduce.cc:454:run$7045[23]
.sym 60946 $false
.sym 60947 soc.spimemio.rd_inc
.sym 60948 soc.cpu.mem_addr[20]
.sym 60949 $abc$61060$auto$wreduce.cc:454:run$7045[20]
.sym 60952 $false
.sym 60953 soc.spimemio.rd_inc
.sym 60954 soc.cpu.mem_addr[10]
.sym 60955 $abc$61060$auto$wreduce.cc:454:run$7045[10]
.sym 60956 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 60957 clk_16mhz$2$2
.sym 60958 $false
.sym 60959 soc.spimemio.rd_addr[12]
.sym 60960 soc.spimemio.rd_addr[16]
.sym 60961 soc.spimemio.rd_addr[18]
.sym 60962 soc.spimemio.rd_addr[13]
.sym 60963 soc.spimemio.rdata[0]
.sym 60964 soc.spimemio.rd_addr[19]
.sym 60965 soc.spimemio.rd_addr[17]
.sym 60966 soc.spimemio.rd_addr[14]
.sym 61033 $abc$61060$auto$wreduce.cc:454:run$7045[18]
.sym 61034 soc.cpu.mem_addr[18]
.sym 61035 soc.cpu.mem_addr[16]
.sym 61036 $abc$61060$auto$wreduce.cc:454:run$7045[16]
.sym 61039 $abc$61060$new_n5174_
.sym 61040 $abc$61060$new_n5171_
.sym 61041 soc.cpu.mem_addr[13]
.sym 61042 $abc$61060$auto$wreduce.cc:454:run$7045[13]
.sym 61045 $false
.sym 61046 $abc$61060$new_n5176_
.sym 61047 $abc$61060$auto$wreduce.cc:454:run$7045[19]
.sym 61048 soc.cpu.mem_addr[19]
.sym 61051 $false
.sym 61052 $abc$61060$new_n5177_
.sym 61053 $abc$61060$auto$wreduce.cc:454:run$7045[14]
.sym 61054 soc.cpu.mem_addr[14]
.sym 61057 soc.cpu.mem_addr[12]
.sym 61058 $abc$61060$auto$wreduce.cc:454:run$7045[12]
.sym 61059 $abc$61060$auto$wreduce.cc:454:run$7045[16]
.sym 61060 soc.cpu.mem_addr[16]
.sym 61063 $abc$61060$new_n5178_
.sym 61064 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$21301[0]_new_inv_
.sym 61065 $abc$61060$new_n5175_
.sym 61066 $abc$61060$new_n5170_
.sym 61069 $false
.sym 61070 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$21301[0]_new_inv_
.sym 61071 soc.spimemio.rd_addr[7]
.sym 61072 soc.cpu.mem_addr[7]
.sym 61075 soc.spimemio.rd_inc
.sym 61076 $false
.sym 61077 $false
.sym 61078 $false
.sym 61079 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45923
.sym 61080 clk_16mhz$2$2
.sym 61081 soc.spimemio.valid
.sym 61083 $abc$61060$new_n4039_
.sym 61085 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46905
.sym 61086 $abc$61060$new_n4038_
.sym 61087 $abc$61060$techmap\soc.spimemio.$procmux$6266_Y
.sym 61088 soc.spimemio.din_rd
.sym 61156 soc.spimemio.rd_valid
.sym 61157 $abc$61060$techmap\soc.spimemio.$logic_and$spimemio.v:282$80_Y_new_
.sym 61158 $abc$61060$new_n8205_
.sym 61159 $abc$61060$new_n5169_
.sym 61162 $false
.sym 61163 $false
.sym 61164 $abc$61060$techmap\soc.spimemio.$procmux$6176_Y_new_inv_
.sym 61165 soc.spimemio.xfer.xfer_tag_q[0]
.sym 61168 $false
.sym 61169 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 61170 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45950[0]_new_inv_
.sym 61171 soc.spimemio.valid
.sym 61174 $false
.sym 61175 $false
.sym 61176 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$45841_new_inv_
.sym 61177 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45950[0]_new_inv_
.sym 61180 $false
.sym 61181 soc.spimemio.xfer.xfer_tag_q[0]
.sym 61182 $abc$61060$new_n5194_
.sym 61183 $abc$61060$techmap\soc.spimemio.$procmux$6176_Y_new_inv_
.sym 61186 $false
.sym 61187 soc.spimemio.xfer.xfer_tag_q[0]
.sym 61188 $abc$61060$new_n5192_
.sym 61189 $abc$61060$techmap\soc.spimemio.$procmux$6176_Y_new_inv_
.sym 61192 $false
.sym 61193 $false
.sym 61194 $abc$61060$new_n5194_
.sym 61195 $abc$61060$new_n5184_
.sym 61198 $abc$61060$techmap\soc.spimemio.$procmux$6266_Y
.sym 61199 $false
.sym 61200 $false
.sym 61201 $false
.sym 61202 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45927
.sym 61203 clk_16mhz$2$2
.sym 61204 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 61205 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21101_Y[0]_new_
.sym 61206 $abc$61060$new_n4986_
.sym 61207 $abc$61060$new_n5964_
.sym 61208 $abc$61060$new_n5963_
.sym 61209 $abc$61060$techmap\soc.spimemio.$procmux$6178_Y_new_inv_
.sym 61210 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45833
.sym 61211 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_
.sym 61212 soc.spimemio.state[3]
.sym 61279 $false
.sym 61280 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31884[0]_new_inv_
.sym 61281 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46960
.sym 61282 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 61297 $false
.sym 61298 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31884[0]_new_inv_
.sym 61299 $abc$61060$new_n4957_
.sym 61300 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12721_new_
.sym 61303 $false
.sym 61304 $false
.sym 61305 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 61306 soc.spimemio.jump
.sym 61309 soc.spimemio.state[2]
.sym 61310 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 61311 soc.spimemio.state[0]
.sym 61312 soc.spimemio.state[3]
.sym 61315 $false
.sym 61316 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 61317 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45927
.sym 61318 $abc$61060$techmap\soc.spimemio.$procmux$6250_Y
.sym 61321 $abc$61060$techmap\soc.spimemio.$procmux$6250_Y
.sym 61322 $false
.sym 61323 $false
.sym 61324 $false
.sym 61325 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$45901
.sym 61326 clk_16mhz$2$2
.sym 61327 soc.spimemio.jump
.sym 61328 $abc$61060$new_n5968_
.sym 61329 $abc$61060$new_n5970_
.sym 61330 $abc$61060$new_n8232_
.sym 61331 $abc$61060$new_n8235_
.sym 61332 $abc$61060$new_n8233_
.sym 61333 soc.spimemio.state[0]
.sym 61334 soc.spimemio.state[2]
.sym 61335 soc.spimemio.state[1]
.sym 61402 $false
.sym 61403 soc.spimemio.state[3]
.sym 61404 soc.spimemio.state[1]
.sym 61405 soc.spimemio.state[2]
.sym 61408 $false
.sym 61409 $false
.sym 61410 $abc$61060$new_n5026_
.sym 61411 soc.spimemio.state[1]
.sym 61414 $false
.sym 61415 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17477[0]_new_
.sym 61416 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21100_Y[3]_new_
.sym 61417 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21097_Y[3]_new_
.sym 61420 $false
.sym 61421 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21097_Y[3]_new_
.sym 61422 soc.spimemio.valid
.sym 61423 soc.spimemio.rd_wait
.sym 61426 $false
.sym 61427 soc.spimemio.rd_wait
.sym 61428 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21097_Y[3]_new_
.sym 61429 soc.spimemio.valid
.sym 61432 $false
.sym 61433 soc.spimemio.state[3]
.sym 61434 soc.spimemio.state[0]
.sym 61435 soc.spimemio.state[2]
.sym 61438 $false
.sym 61439 $abc$61060$new_n5018_
.sym 61440 soc.spimemio.jump
.sym 61441 $abc$61060$new_n5973_
.sym 61444 $false
.sym 61445 $false
.sym 61446 $abc$61060$new_n5026_
.sym 61447 $abc$61060$new_n4957_
.sym 61452 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21104_Y[2]_new_
.sym 61453 $abc$61060$new_n4569_
.sym 61455 $abc$61060$new_n4973_
.sym 61456 $abc$61060$new_n5962_
.sym 61458 soc.simpleuart.cfg_divider[9]
.sym 61525 $false
.sym 61526 $abc$61060$new_n4973_
.sym 61527 soc.spimemio.state[1]
.sym 61528 soc.spimemio.state[0]
.sym 61531 $abc$61060$new_n4957_
.sym 61532 $abc$61060$new_n5974_
.sym 61533 $abc$61060$new_n4973_
.sym 61534 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21097_Y[3]_new_
.sym 61537 $false
.sym 61538 $abc$61060$new_n5020_
.sym 61539 soc.spimemio.state[1]
.sym 61540 soc.spimemio.state[0]
.sym 61555 $false
.sym 61556 $false
.sym 61557 soc.spimemio.state[3]
.sym 61558 soc.spimemio.state[2]
.sym 61561 $false
.sym 61562 soc.spimemio.state[1]
.sym 61563 soc.spimemio.state[0]
.sym 61564 $abc$61060$new_n4973_
.sym 61567 soc.spimemio.state[3]
.sym 61568 soc.spimemio.state[2]
.sym 61569 soc.spimemio.state[1]
.sym 61570 soc.spimemio.state[0]
.sym 61574 $abc$61060$new_n4363_
.sym 61575 $abc$61060$new_n4327_
.sym 61576 $abc$61060$new_n4345_
.sym 61580 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[10]_new_
.sym 61581 $abc$61060$new_n4489_
.sym 61654 $false
.sym 61655 $false
.sym 61656 soc.simpleuart.cfg_divider[16]
.sym 61657 $abc$61060$new_n4001_
.sym 61666 $false
.sym 61667 $false
.sym 61668 soc.simpleuart.cfg_divider[17]
.sym 61669 $abc$61060$new_n4001_
.sym 61672 soc.cpu.mem_wdata[17]
.sym 61673 $false
.sym 61674 $false
.sym 61675 $false
.sym 61678 soc.cpu.mem_wdata[22]
.sym 61679 $false
.sym 61680 $false
.sym 61681 $false
.sym 61684 soc.cpu.mem_wdata[16]
.sym 61685 $false
.sym 61686 $false
.sym 61687 $false
.sym 61690 soc.cpu.mem_wdata[23]
.sym 61691 $false
.sym 61692 $false
.sym 61693 $false
.sym 61694 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44871
.sym 61695 clk_16mhz$2$2
.sym 61696 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 61699 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[19]_new_
.sym 61701 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[21]_new_
.sym 61703 $abc$61060$new_n4491_
.sym 61704 soc.ram_ready
.sym 61771 $false
.sym 61772 $false
.sym 61773 soc.ram_ready
.sym 61774 soc.memory.rdata[21]
.sym 61783 $abc$61060$new_n4437_
.sym 61784 $abc$61060$new_n4058_
.sym 61785 $abc$61060$new_n4433_
.sym 61786 $abc$61060$new_n4432_
.sym 61789 $false
.sym 61790 $false
.sym 61791 soc.ram_ready
.sym 61792 soc.memory.rdata[19]
.sym 61801 $false
.sym 61802 $false
.sym 61803 soc.ram_ready
.sym 61804 soc.memory.rdata[20]
.sym 61813 $abc$61060$new_n4329_
.sym 61814 $abc$61060$new_n4058_
.sym 61815 $abc$61060$new_n4328_
.sym 61816 $abc$61060$new_n4327_
.sym 61820 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$35569
.sym 61822 $abc$61060$techmap\soc.cpu.$procmux$5457_Y
.sym 61824 soc.cpu.mem_la_firstword_xfer
.sym 61825 soc.cpu.mem_la_firstword_reg
.sym 61827 soc.cpu.last_mem_valid
.sym 61894 $false
.sym 61895 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 61896 soc.cpu.reg_op2[2]
.sym 61897 soc.cpu.reg_op2[10]
.sym 61900 $false
.sym 61901 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 61902 soc.cpu.mem_la_wdata[10]
.sym 61903 soc.cpu.reg_op2[26]
.sym 61912 soc.cpu.mem_la_wdata[10]
.sym 61913 $false
.sym 61914 $false
.sym 61915 $false
.sym 61918 soc.cpu.reg_op2[2]
.sym 61919 $false
.sym 61920 $false
.sym 61921 $false
.sym 61924 soc.cpu.mem_la_wdata[8]
.sym 61925 $false
.sym 61926 $false
.sym 61927 $false
.sym 61936 $false
.sym 61937 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 61938 soc.cpu.mem_la_wdata[8]
.sym 61939 soc.cpu.reg_op2[24]
.sym 61940 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 61941 clk_16mhz$2$2
.sym 61942 $false
.sym 61943 soc.cpu.mem_la_wdata[14]
.sym 61944 soc.cpu.mem_la_wdata[13]
.sym 61945 soc.cpu.mem_wdata[30]
.sym 61946 soc.cpu.mem_wdata[29]
.sym 61947 soc.cpu.mem_wdata[14]
.sym 61948 soc.cpu.mem_wdata[9]
.sym 61949 soc.cpu.mem_wdata[22]
.sym 61950 soc.cpu.mem_wdata[13]
.sym 62017 $false
.sym 62018 soc.cpu.reg_op2[1]
.sym 62019 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][5]_new_inv_
.sym 62020 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][7]_new_inv_
.sym 62023 soc.cpu.reg_op2[1]
.sym 62024 soc.cpu.reg_op2[2]
.sym 62025 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][5]_new_inv_
.sym 62026 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][3]_new_inv_
.sym 62029 $false
.sym 62030 soc.cpu.reg_op2[0]
.sym 62031 soc.cpu.reg_op1[8]
.sym 62032 soc.cpu.reg_op1[7]
.sym 62035 $false
.sym 62036 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 62037 soc.cpu.reg_op2[0]
.sym 62038 soc.cpu.reg_op2[8]
.sym 62041 $false
.sym 62042 soc.cpu.reg_op2[0]
.sym 62043 soc.cpu.reg_op1[10]
.sym 62044 soc.cpu.reg_op1[9]
.sym 62047 soc.cpu.reg_op2[2]
.sym 62048 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$4\buffer[32:0][5]_new_inv_
.sym 62049 $abc$61060$new_n6566_
.sym 62050 $abc$61060$techmap$techmap\soc.cpu.$sshr$picorv32.v:1223$2638.$1\buffer[32:0][3]_new_inv_
.sym 62053 $false
.sym 62054 soc.cpu.reg_op2[0]
.sym 62055 soc.cpu.reg_op1[6]
.sym 62056 soc.cpu.reg_op1[5]
.sym 62059 $false
.sym 62060 soc.cpu.reg_op2[0]
.sym 62061 soc.cpu.reg_op1[4]
.sym 62062 soc.cpu.reg_op1[3]
.sym 62066 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34846
.sym 62067 $abc$61060$new_n4044_
.sym 62068 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:363$2008_Y_new_inv_
.sym 62069 $abc$61060$techmap\soc.cpu.$procmux$5199_Y_new_inv_
.sym 62070 $abc$61060$new_n4870_
.sym 62071 $abc$61060$new_n4074_
.sym 62072 soc.cpu.prefetched_high_word
.sym 62140 $abc$61060$new_n6566_
.sym 62141 soc.cpu.reg_op2[0]
.sym 62142 soc.cpu.reg_op1[28]
.sym 62143 soc.cpu.reg_op1[29]
.sym 62146 $false
.sym 62147 soc.cpu.reg_op2[1]
.sym 62148 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][21]_new_inv_
.sym 62149 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][23]_new_inv_
.sym 62152 $false
.sym 62153 $false
.sym 62154 soc.cpu.reg_op2[1]
.sym 62155 soc.cpu.reg_op2[2]
.sym 62158 $false
.sym 62159 $false
.sym 62160 soc.cpu.clear_prefetched_high_word_q
.sym 62161 soc.cpu.prefetched_high_word
.sym 62170 $false
.sym 62171 $false
.sym 62172 $abc$61060$techmap\soc.cpu.$1\clear_prefetched_high_word[0:0]
.sym 62173 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1277$2410_Y
.sym 62176 $false
.sym 62177 soc.cpu.reg_op2[0]
.sym 62178 soc.cpu.reg_op1[20]
.sym 62179 soc.cpu.reg_op1[21]
.sym 62182 $abc$61060$techmap\soc.cpu.$1\clear_prefetched_high_word[0:0]
.sym 62183 $false
.sym 62184 $false
.sym 62185 $false
.sym 62186 $true
.sym 62187 clk_16mhz$2$2
.sym 62188 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:1277$2410_Y
.sym 62189 $abc$61060$new_n5030_
.sym 62190 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:364$2017_Y_new_
.sym 62191 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:364$2018_Y_new_inv_
.sym 62192 soc.cpu.mem_la_read
.sym 62193 $abc$61060$new_n5034_
.sym 62194 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424
.sym 62195 $abc$61060$new_n5032_
.sym 62196 $abc$61060$new_n5029_
.sym 62269 $false
.sym 62270 soc.cpu.reg_op2[1]
.sym 62271 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][17]_new_inv_
.sym 62272 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][19]_new_inv_
.sym 62275 $false
.sym 62276 soc.cpu.reg_op2[0]
.sym 62277 soc.cpu.reg_op1[16]
.sym 62278 soc.cpu.reg_op1[17]
.sym 62281 $false
.sym 62282 soc.cpu.reg_op2[0]
.sym 62283 soc.cpu.reg_op1[18]
.sym 62284 soc.cpu.reg_op1[19]
.sym 62305 $false
.sym 62306 soc.cpu.reg_op2[1]
.sym 62307 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][19]_new_inv_
.sym 62308 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][21]_new_inv_
.sym 62316 soc.cpu.mem_wdata[21]
.sym 62386 soc.cpu.reg_op2[2]
.sym 62387 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$3\buffer[31:0][24]_new_inv_
.sym 62388 $abc$61060$new_n6566_
.sym 62389 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][26]_new_inv_
.sym 62392 $false
.sym 62393 soc.cpu.reg_op2[0]
.sym 62394 soc.cpu.reg_op1[25]
.sym 62395 soc.cpu.reg_op1[26]
.sym 62398 $false
.sym 62399 soc.cpu.reg_op2[0]
.sym 62400 soc.cpu.reg_op1[23]
.sym 62401 soc.cpu.reg_op1[24]
.sym 62404 $false
.sym 62405 soc.cpu.reg_op2[0]
.sym 62406 soc.cpu.reg_op1[21]
.sym 62407 soc.cpu.reg_op1[22]
.sym 62410 $false
.sym 62411 soc.cpu.reg_op2[1]
.sym 62412 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][22]_new_inv_
.sym 62413 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][24]_new_inv_
.sym 62416 $false
.sym 62417 soc.cpu.reg_op2[1]
.sym 62418 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][24]_new_inv_
.sym 62419 $abc$61060$techmap$techmap\soc.cpu.$shl$picorv32.v:1222$2635.$1\buffer[31:0][26]_new_inv_
.sym 62422 $false
.sym 62423 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 62424 soc.cpu.reg_op2[17]
.sym 62425 soc.cpu.reg_op2[1]
.sym 62432 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 62433 clk_16mhz$2$2
.sym 62434 $false
.sym 62435 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[10]_new_inv_
.sym 62436 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[9]_new_inv_
.sym 62437 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[13]_new_inv_
.sym 62438 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[15]_new_
.sym 62439 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37341
.sym 62441 soc.cpu.mem_do_wdata
.sym 62533 $false
.sym 62534 $false
.sym 62535 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$37343[0]
.sym 62536 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 62545 $abc$61060$techmap\soc.cpu.$2\set_mem_do_rdata[0:0]
.sym 62546 $false
.sym 62547 $false
.sym 62548 $false
.sym 62555 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37350
.sym 62556 clk_16mhz$2$2
.sym 62557 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 62558 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[28]_new_
.sym 62559 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 62560 $abc$61060$new_n7271_
.sym 62561 $abc$61060$new_n7364_
.sym 62562 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_
.sym 62563 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[10]_new_
.sym 62564 soc.cpu.reg_out[10]
.sym 62565 soc.cpu.trap
.sym 62632 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[12]_new_
.sym 62633 soc.cpu.irq_pending[12]
.sym 62634 soc.cpu.irq_state[1]
.sym 62635 soc.cpu.irq_mask[12]
.sym 62638 $false
.sym 62639 $false
.sym 62640 resetn$2
.sym 62641 $abc$61060$new_n4109_
.sym 62644 resetn$2
.sym 62645 soc.cpu.cpu_state[4]
.sym 62646 soc.cpu.cpu_state[5]
.sym 62647 soc.cpu.cpu_state[2]
.sym 62650 $false
.sym 62651 $false
.sym 62652 soc.cpu.mem_do_rinst
.sym 62653 soc.cpu.mem_do_prefetch
.sym 62656 soc.cpu.irq_pending[3]
.sym 62657 soc.cpu.irq_mask[3]
.sym 62658 soc.cpu.irq_pending[12]
.sym 62659 soc.cpu.irq_mask[12]
.sym 62662 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 62663 $abc$61060$techmap\soc.cpu.$3\set_mem_do_wdata[0:0]_new_
.sym 62664 soc.cpu.cpu_state[1]
.sym 62665 soc.cpu.cpu_state[0]
.sym 62668 $false
.sym 62669 soc.cpu.irq_pending[3]
.sym 62670 soc.cpu.irq_state[1]
.sym 62671 soc.cpu.irq_mask[3]
.sym 62674 $false
.sym 62675 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 62676 soc.cpu.cpu_state[4]
.sym 62677 soc.cpu.cpu_state[0]
.sym 62681 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17833[0]_new_inv_
.sym 62682 $abc$61060$new_n7326_
.sym 62683 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[3]_new_inv_
.sym 62684 $abc$61060$new_n7360_
.sym 62685 soc.cpu.reg_out[28]
.sym 62686 soc.cpu.reg_out[13]
.sym 62687 soc.cpu.reg_out[5]
.sym 62688 soc.cpu.reg_out[15]
.sym 62755 resetn$2
.sym 62756 soc.cpu.irq_pending[2]
.sym 62757 $abc$61060$new_n5068_
.sym 62758 soc.cpu.irq_mask[2]
.sym 62761 $false
.sym 62762 $false
.sym 62763 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$37555[1]_new_
.sym 62764 soc.cpu.irq_mask[1]
.sym 62767 $false
.sym 62768 resetn$2
.sym 62769 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$37555[1]_new_
.sym 62770 soc.cpu.irq_state[1]
.sym 62773 soc.cpu.irq_pending[3]
.sym 62774 soc.cpu.irq_pending[2]
.sym 62775 soc.cpu.irq_pending[1]
.sym 62776 soc.cpu.irq_pending[0]
.sym 62779 $false
.sym 62780 $false
.sym 62781 soc.cpu.irq_state[1]
.sym 62782 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$37555[1]_new_
.sym 62785 $false
.sym 62786 $false
.sym 62787 resetn$2
.sym 62788 $abc$61060$new_n5068_
.sym 62791 $abc$61060$new_n4198_
.sym 62792 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[11]_new_
.sym 62793 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[8]_new_
.sym 62794 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[15]_new_
.sym 62797 soc.cpu.cpu_state[2]
.sym 62798 $abc$61060$new_n4240_
.sym 62799 soc.cpu.irq_pending[1]
.sym 62800 $abc$61060$new_n7524_
.sym 62801 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37529
.sym 62802 clk_16mhz$2$2
.sym 62803 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 62804 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[14]_new_
.sym 62805 $abc$61060$new_n7071_
.sym 62806 $abc$61060$new_n7199_
.sym 62807 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[27]_new_
.sym 62808 $abc$61060$new_n7239_
.sym 62809 $abc$61060$new_n7331_
.sym 62810 $abc$61060$new_n7186_
.sym 62811 soc.cpu.irq_delay
.sym 62878 $false
.sym 62879 $false
.sym 62880 soc.cpu.irq_mask[2]
.sym 62881 soc.cpu.irq_active
.sym 62884 $false
.sym 62885 $false
.sym 62886 soc.cpu.cpu_state[2]
.sym 62887 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 62890 $false
.sym 62891 soc.cpu.decoder_trigger
.sym 62892 soc.cpu.irq_active
.sym 62893 soc.cpu.irq_delay
.sym 62896 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[2]_new_
.sym 62897 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[14]_new_
.sym 62898 soc.cpu.irq_pending[13]
.sym 62899 soc.cpu.irq_mask[13]
.sym 62902 $false
.sym 62903 $false
.sym 62904 soc.cpu.irq_pending[1]
.sym 62905 soc.cpu.irq_mask[1]
.sym 62908 $false
.sym 62909 $false
.sym 62910 soc.cpu.irq_pending[2]
.sym 62911 soc.cpu.irq_mask[2]
.sym 62914 $false
.sym 62915 $false
.sym 62916 soc.cpu.cpu_state[2]
.sym 62917 soc.cpu.instr_retirq
.sym 62920 soc.cpu.cpu_state[1]
.sym 62921 soc.cpu.irq_active
.sym 62922 $abc$61060$new_n4854_
.sym 62923 soc.cpu.irq_state[0]
.sym 62924 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$39066
.sym 62925 clk_16mhz$2$2
.sym 62926 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 62927 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 62928 $abc$61060$new_n5310_
.sym 62929 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[1]_new_inv_
.sym 62930 $abc$61060$new_n4173_
.sym 62931 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[4]_new_
.sym 62932 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[26]_new_
.sym 62933 $abc$61060$new_n7225_
.sym 62934 soc.cpu.irq_pending[4]
.sym 63001 $false
.sym 63002 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$39066
.sym 63003 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$37361[2]
.sym 63004 $abc$61060$new_n4109_
.sym 63007 $false
.sym 63008 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1518$2494_Y
.sym 63009 $abc$61060$techmap\soc.cpu.$reduce_or$picorv32.v:1516$2490_Y_new_inv_
.sym 63010 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1516$2487_Y_new_
.sym 63013 $false
.sym 63014 soc.cpu.mem_do_rinst
.sym 63015 soc.cpu.reg_pc[0]
.sym 63016 resetn$2
.sym 63019 $false
.sym 63020 $abc$61060$new_n5061_
.sym 63021 soc.cpu.cpu_state[0]
.sym 63022 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$39066
.sym 63025 $abc$61060$new_n4199_
.sym 63026 $abc$61060$new_n4194_
.sym 63027 $abc$61060$new_n4175_
.sym 63028 $abc$61060$new_n4168_
.sym 63031 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15966_Y[0]_new_
.sym 63032 soc.cpu.irq_pending[0]
.sym 63033 soc.cpu.irq_state[1]
.sym 63034 soc.cpu.irq_mask[0]
.sym 63037 $false
.sym 63038 $false
.sym 63039 soc.cpu.is_alu_reg_reg
.sym 63040 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1045$2233_Y_new_
.sym 63043 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$37343[0]
.sym 63044 $abc$61060$techmap$techmap\soc.cpu.$procmux$3882.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y_new_inv_
.sym 63045 $abc$61060$techmap\soc.cpu.$procmux$3940_Y_new_
.sym 63046 soc.cpu.cpu_state[1]
.sym 63047 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37385
.sym 63048 clk_16mhz$2$2
.sym 63049 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$37361[2]
.sym 63050 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149
.sym 63051 $abc$61060$new_n4134_
.sym 63052 $abc$61060$new_n7296_
.sym 63053 $abc$61060$new_n4245_
.sym 63054 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[6]_new_
.sym 63055 $abc$61060$new_n7452_
.sym 63056 $abc$61060$techmap\soc.cpu.$procmux$3204_Y_new_
.sym 63057 soc.cpu.cpu_state[0]
.sym 63124 $false
.sym 63125 $false
.sym 63126 soc.cpu.cpu_state[3]
.sym 63127 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$39066
.sym 63130 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[29]_new_
.sym 63131 soc.cpu.irq_pending[29]
.sym 63132 soc.cpu.irq_state[1]
.sym 63133 soc.cpu.irq_mask[29]
.sym 63136 $abc$61060$new_n4169_
.sym 63137 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[18]_new_
.sym 63138 soc.cpu.irq_pending[29]
.sym 63139 soc.cpu.irq_mask[29]
.sym 63142 $abc$61060$new_n4189_
.sym 63143 $abc$61060$new_n4184_
.sym 63144 $abc$61060$new_n4179_
.sym 63145 $abc$61060$new_n4176_
.sym 63148 $false
.sym 63149 resetn$2
.sym 63150 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1518$2494_Y
.sym 63151 soc.cpu.latched_branch
.sym 63154 soc.cpu.cpu_state[1]
.sym 63155 soc.cpu.decoder_trigger
.sym 63156 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10841[2]_new_inv_
.sym 63157 soc.cpu.instr_jal
.sym 63160 $abc$61060$new_n4173_
.sym 63161 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[21]_new_
.sym 63162 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[22]_new_
.sym 63163 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[1]_new_
.sym 63166 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[10]_new_
.sym 63167 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[20]_new_
.sym 63168 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[9]_new_
.sym 63169 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[23]_new_
.sym 63173 $abc$61060$new_n7372_
.sym 63174 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[7]_new_inv_
.sym 63175 $abc$61060$new_n7502_
.sym 63176 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[7]_new_
.sym 63177 $abc$61060$new_n7522_
.sym 63178 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[28]_new_
.sym 63179 $abc$61060$new_n7512_
.sym 63180 soc.cpu.irq_pending[28]
.sym 63247 $abc$61060$new_n4109_
.sym 63248 soc.cpu.mem_do_prefetch
.sym 63249 soc.cpu.cpu_state[5]
.sym 63250 soc.cpu.cpu_state[4]
.sym 63253 $false
.sym 63254 $false
.sym 63255 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 63256 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37237
.sym 63259 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[28]_new_
.sym 63260 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[19]_new_
.sym 63261 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[31]_new_
.sym 63262 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[16]_new_
.sym 63265 $false
.sym 63266 $false
.sym 63267 soc.cpu.irq_pending[30]
.sym 63268 soc.cpu.irq_mask[30]
.sym 63271 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[26]_new_
.sym 63272 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[25]_new_
.sym 63273 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[30]_new_
.sym 63274 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[17]_new_
.sym 63277 $false
.sym 63278 $false
.sym 63279 soc.cpu.irq_pending[31]
.sym 63280 soc.cpu.irq_mask[31]
.sym 63283 $false
.sym 63284 $false
.sym 63285 soc.cpu.irq_mask[31]
.sym 63286 soc.cpu.irq_pending[31]
.sym 63289 $false
.sym 63290 $false
.sym 63291 soc.cpu.irq_mask[30]
.sym 63292 soc.cpu.irq_pending[30]
.sym 63293 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562
.sym 63294 clk_16mhz$2$2
.sym 63295 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 63296 $abc$61060$new_n7472_
.sym 63297 soc.cpu.cpuregs.wdata[5]
.sym 63298 $abc$61060$new_n7492_
.sym 63299 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[5]_new_inv_
.sym 63300 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19035[0]_new_inv_
.sym 63301 soc.cpu.reg_out[9]
.sym 63302 soc.cpu.reg_out[26]
.sym 63370 soc.cpu.latched_rd[5]
.sym 63371 soc.cpu.latched_rd[4]
.sym 63372 soc.cpu.latched_rd[3]
.sym 63373 soc.cpu.latched_rd[2]
.sym 63376 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[5]
.sym 63377 $abc$61060$new_n4663_
.sym 63378 soc.cpu.cpu_state[2]
.sym 63379 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[5]_new_inv_
.sym 63382 $false
.sym 63383 $false
.sym 63384 soc.cpu.is_alu_reg_reg
.sym 63385 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1047$2241_Y_new_
.sym 63388 soc.cpu.mem_rdata_q[30]
.sym 63389 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19035[0]_new_inv_
.sym 63390 soc.cpu.mem_rdata_q[31]
.sym 63391 soc.cpu.mem_rdata_q[29]
.sym 63394 $false
.sym 63395 $false
.sym 63396 soc.cpu.decoder_trigger
.sym 63397 soc.cpu.decoder_pseudo_trigger
.sym 63400 $false
.sym 63401 $false
.sym 63402 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:1046$2236_Y_new_
.sym 63403 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1047$2241_Y_new_
.sym 63406 soc.cpu.mem_rdata_q[12]
.sym 63407 soc.cpu.mem_rdata_q[14]
.sym 63408 soc.cpu.is_alu_reg_imm
.sym 63409 soc.cpu.mem_rdata_q[13]
.sym 63412 $abc$61060$techmap\soc.cpu.$procmux$3222_Y
.sym 63413 $false
.sym 63414 $false
.sym 63415 $false
.sym 63416 $true
.sym 63417 clk_16mhz$2$2
.sym 63418 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 63419 $abc$61060$new_n4700_
.sym 63420 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[9]_new_inv_
.sym 63421 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[1]_new_inv_
.sym 63422 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[17]_new_inv_
.sym 63423 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[7]_new_inv_
.sym 63424 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[2]_new_inv_
.sym 63425 soc.cpu.mem_16bit_buffer[12]
.sym 63426 soc.cpu.mem_16bit_buffer[10]
.sym 63493 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[2]
.sym 63494 $abc$61060$new_n4663_
.sym 63495 soc.cpu.cpu_state[2]
.sym 63496 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[2]_new_inv_
.sym 63499 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[1]
.sym 63500 $abc$61060$new_n4663_
.sym 63501 soc.cpu.cpu_state[2]
.sym 63502 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[1]_new_inv_
.sym 63505 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[9]
.sym 63506 $abc$61060$new_n4663_
.sym 63507 soc.cpu.cpu_state[2]
.sym 63508 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[9]_new_inv_
.sym 63511 $false
.sym 63512 $false
.sym 63513 $abc$61060$new_n7096_
.sym 63514 $abc$61060$new_n7095_
.sym 63517 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[7]
.sym 63518 $abc$61060$new_n4663_
.sym 63519 soc.cpu.cpu_state[2]
.sym 63520 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[7]_new_inv_
.sym 63523 $false
.sym 63524 $abc$61060$new_n4752_
.sym 63525 soc.cpu.reg_op1[9]
.sym 63526 $abc$61060$new_n4670_
.sym 63529 $false
.sym 63530 $abc$61060$new_n4764_
.sym 63531 soc.cpu.reg_op1[7]
.sym 63532 $abc$61060$new_n4670_
.sym 63535 $false
.sym 63536 $abc$61060$new_n4792_
.sym 63537 soc.cpu.reg_op1[2]
.sym 63538 $abc$61060$new_n4670_
.sym 63539 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 63540 clk_16mhz$2$2
.sym 63541 $false
.sym 63542 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[12]_new_inv_
.sym 63543 $abc$61060$new_n4728_
.sym 63544 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[4]_new_inv_
.sym 63545 $abc$61060$new_n4781_
.sym 63546 $abc$61060$new_n4730_
.sym 63547 soc.cpu.reg_op1[23]
.sym 63548 soc.cpu.reg_op1[4]
.sym 63549 soc.cpu.reg_op1[12]
.sym 63616 soc.cpu.latched_rd[0]
.sym 63617 $abc$61060$new_n4887_
.sym 63618 soc.cpu.cpu_state[1]
.sym 63619 soc.cpu.irq_state[0]
.sym 63622 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[23]
.sym 63623 $abc$61060$new_n4663_
.sym 63624 soc.cpu.cpu_state[2]
.sym 63625 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[23]_new_inv_
.sym 63628 $false
.sym 63629 soc.cpu.cpu_state[2]
.sym 63630 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 63631 soc.cpu.cpu_state[3]
.sym 63634 $abc$61060$new_n4887_
.sym 63635 soc.cpu.latched_rd[5]
.sym 63636 soc.cpu.instr_setq
.sym 63637 soc.cpu.cpu_state[2]
.sym 63640 soc.cpu.decoded_rd[4]
.sym 63641 $abc$61060$new_n4889_
.sym 63642 soc.cpu.latched_rd[4]
.sym 63643 $abc$61060$new_n4887_
.sym 63646 soc.cpu.decoded_rd[3]
.sym 63647 $abc$61060$new_n4889_
.sym 63648 soc.cpu.latched_rd[3]
.sym 63649 $abc$61060$new_n4887_
.sym 63652 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27658_new_
.sym 63653 soc.cpu.cpu_state[1]
.sym 63654 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$11345[4]_new_
.sym 63655 soc.cpu.decoded_rd[5]
.sym 63658 $false
.sym 63659 $abc$61060$new_n4894_
.sym 63660 soc.cpu.decoded_rd[0]
.sym 63661 $abc$61060$new_n4889_
.sym 63662 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37159
.sym 63663 clk_16mhz$2$2
.sym 63664 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 63666 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[1]
.sym 63667 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[2]
.sym 63668 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[3]
.sym 63669 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[4]
.sym 63670 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[5]
.sym 63671 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[6]
.sym 63672 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[7]
.sym 63701 $false
.sym 63738 $auto$alumacc.cc:474:replace_alu$7273.C[1]
.sym 63740 soc.cpu.reg_op1[0]
.sym 63741 soc.cpu.decoded_imm[0]
.sym 63744 $auto$alumacc.cc:474:replace_alu$7273.C[2]
.sym 63745 $false
.sym 63746 soc.cpu.reg_op1[1]
.sym 63747 soc.cpu.decoded_imm[1]
.sym 63748 $auto$alumacc.cc:474:replace_alu$7273.C[1]
.sym 63750 $auto$alumacc.cc:474:replace_alu$7273.C[3]
.sym 63751 $false
.sym 63752 soc.cpu.reg_op1[2]
.sym 63753 soc.cpu.decoded_imm[2]
.sym 63754 $auto$alumacc.cc:474:replace_alu$7273.C[2]
.sym 63756 $auto$alumacc.cc:474:replace_alu$7273.C[4]
.sym 63757 $false
.sym 63758 soc.cpu.reg_op1[3]
.sym 63759 soc.cpu.decoded_imm[3]
.sym 63760 $auto$alumacc.cc:474:replace_alu$7273.C[3]
.sym 63762 $auto$alumacc.cc:474:replace_alu$7273.C[5]
.sym 63763 $false
.sym 63764 soc.cpu.reg_op1[4]
.sym 63765 soc.cpu.decoded_imm[4]
.sym 63766 $auto$alumacc.cc:474:replace_alu$7273.C[4]
.sym 63768 $auto$alumacc.cc:474:replace_alu$7273.C[6]
.sym 63769 $false
.sym 63770 soc.cpu.reg_op1[5]
.sym 63771 soc.cpu.decoded_imm[5]
.sym 63772 $auto$alumacc.cc:474:replace_alu$7273.C[5]
.sym 63774 $auto$alumacc.cc:474:replace_alu$7273.C[7]
.sym 63775 $false
.sym 63776 soc.cpu.reg_op1[6]
.sym 63777 soc.cpu.decoded_imm[6]
.sym 63778 $auto$alumacc.cc:474:replace_alu$7273.C[6]
.sym 63780 $auto$alumacc.cc:474:replace_alu$7273.C[8]
.sym 63781 $false
.sym 63782 soc.cpu.reg_op1[7]
.sym 63783 soc.cpu.decoded_imm[7]
.sym 63784 $auto$alumacc.cc:474:replace_alu$7273.C[7]
.sym 63788 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[8]
.sym 63789 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[9]
.sym 63790 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[10]
.sym 63791 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[11]
.sym 63792 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[12]
.sym 63793 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[13]
.sym 63794 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[14]
.sym 63795 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[15]
.sym 63824 $auto$alumacc.cc:474:replace_alu$7273.C[8]
.sym 63861 $auto$alumacc.cc:474:replace_alu$7273.C[9]
.sym 63862 $false
.sym 63863 soc.cpu.reg_op1[8]
.sym 63864 soc.cpu.decoded_imm[8]
.sym 63865 $auto$alumacc.cc:474:replace_alu$7273.C[8]
.sym 63867 $auto$alumacc.cc:474:replace_alu$7273.C[10]
.sym 63868 $false
.sym 63869 soc.cpu.reg_op1[9]
.sym 63870 soc.cpu.decoded_imm[9]
.sym 63871 $auto$alumacc.cc:474:replace_alu$7273.C[9]
.sym 63873 $auto$alumacc.cc:474:replace_alu$7273.C[11]
.sym 63874 $false
.sym 63875 soc.cpu.reg_op1[10]
.sym 63876 soc.cpu.decoded_imm[10]
.sym 63877 $auto$alumacc.cc:474:replace_alu$7273.C[10]
.sym 63879 $auto$alumacc.cc:474:replace_alu$7273.C[12]
.sym 63880 $false
.sym 63881 soc.cpu.reg_op1[11]
.sym 63882 soc.cpu.decoded_imm[11]
.sym 63883 $auto$alumacc.cc:474:replace_alu$7273.C[11]
.sym 63885 $auto$alumacc.cc:474:replace_alu$7273.C[13]
.sym 63886 $false
.sym 63887 soc.cpu.reg_op1[12]
.sym 63888 soc.cpu.decoded_imm[12]
.sym 63889 $auto$alumacc.cc:474:replace_alu$7273.C[12]
.sym 63891 $auto$alumacc.cc:474:replace_alu$7273.C[14]
.sym 63892 $false
.sym 63893 soc.cpu.reg_op1[13]
.sym 63894 soc.cpu.decoded_imm[13]
.sym 63895 $auto$alumacc.cc:474:replace_alu$7273.C[13]
.sym 63897 $auto$alumacc.cc:474:replace_alu$7273.C[15]
.sym 63898 $false
.sym 63899 soc.cpu.reg_op1[14]
.sym 63900 soc.cpu.decoded_imm[14]
.sym 63901 $auto$alumacc.cc:474:replace_alu$7273.C[14]
.sym 63903 $auto$alumacc.cc:474:replace_alu$7273.C[16]
.sym 63904 $false
.sym 63905 soc.cpu.reg_op1[15]
.sym 63906 soc.cpu.decoded_imm[15]
.sym 63907 $auto$alumacc.cc:474:replace_alu$7273.C[15]
.sym 63911 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[16]
.sym 63912 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[17]
.sym 63913 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[18]
.sym 63914 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[19]
.sym 63915 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[20]
.sym 63916 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[21]
.sym 63917 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[22]
.sym 63918 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[23]
.sym 63947 $auto$alumacc.cc:474:replace_alu$7273.C[16]
.sym 63984 $auto$alumacc.cc:474:replace_alu$7273.C[17]
.sym 63985 $false
.sym 63986 soc.cpu.reg_op1[16]
.sym 63987 soc.cpu.decoded_imm[16]
.sym 63988 $auto$alumacc.cc:474:replace_alu$7273.C[16]
.sym 63990 $auto$alumacc.cc:474:replace_alu$7273.C[18]
.sym 63991 $false
.sym 63992 soc.cpu.reg_op1[17]
.sym 63993 soc.cpu.decoded_imm[17]
.sym 63994 $auto$alumacc.cc:474:replace_alu$7273.C[17]
.sym 63996 $auto$alumacc.cc:474:replace_alu$7273.C[19]
.sym 63997 $false
.sym 63998 soc.cpu.reg_op1[18]
.sym 63999 soc.cpu.decoded_imm[18]
.sym 64000 $auto$alumacc.cc:474:replace_alu$7273.C[18]
.sym 64002 $auto$alumacc.cc:474:replace_alu$7273.C[20]
.sym 64003 $false
.sym 64004 soc.cpu.reg_op1[19]
.sym 64005 soc.cpu.decoded_imm[19]
.sym 64006 $auto$alumacc.cc:474:replace_alu$7273.C[19]
.sym 64008 $auto$alumacc.cc:474:replace_alu$7273.C[21]
.sym 64009 $false
.sym 64010 soc.cpu.reg_op1[20]
.sym 64011 soc.cpu.decoded_imm[20]
.sym 64012 $auto$alumacc.cc:474:replace_alu$7273.C[20]
.sym 64014 $auto$alumacc.cc:474:replace_alu$7273.C[22]
.sym 64015 $false
.sym 64016 soc.cpu.reg_op1[21]
.sym 64017 soc.cpu.decoded_imm[21]
.sym 64018 $auto$alumacc.cc:474:replace_alu$7273.C[21]
.sym 64020 $auto$alumacc.cc:474:replace_alu$7273.C[23]
.sym 64021 $false
.sym 64022 soc.cpu.reg_op1[22]
.sym 64023 soc.cpu.decoded_imm[22]
.sym 64024 $auto$alumacc.cc:474:replace_alu$7273.C[22]
.sym 64026 $auto$alumacc.cc:474:replace_alu$7273.C[24]
.sym 64027 $false
.sym 64028 soc.cpu.reg_op1[23]
.sym 64029 soc.cpu.decoded_imm[23]
.sym 64030 $auto$alumacc.cc:474:replace_alu$7273.C[23]
.sym 64034 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[24]
.sym 64035 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[25]
.sym 64036 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[26]
.sym 64037 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[27]
.sym 64038 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[28]
.sym 64039 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[29]
.sym 64040 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[30]
.sym 64041 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[31]
.sym 64070 $auto$alumacc.cc:474:replace_alu$7273.C[24]
.sym 64107 $auto$alumacc.cc:474:replace_alu$7273.C[25]
.sym 64108 $false
.sym 64109 soc.cpu.reg_op1[24]
.sym 64110 soc.cpu.decoded_imm[24]
.sym 64111 $auto$alumacc.cc:474:replace_alu$7273.C[24]
.sym 64113 $auto$alumacc.cc:474:replace_alu$7273.C[26]
.sym 64114 $false
.sym 64115 soc.cpu.reg_op1[25]
.sym 64116 soc.cpu.decoded_imm[25]
.sym 64117 $auto$alumacc.cc:474:replace_alu$7273.C[25]
.sym 64119 $auto$alumacc.cc:474:replace_alu$7273.C[27]
.sym 64120 $false
.sym 64121 soc.cpu.reg_op1[26]
.sym 64122 soc.cpu.decoded_imm[26]
.sym 64123 $auto$alumacc.cc:474:replace_alu$7273.C[26]
.sym 64125 $auto$alumacc.cc:474:replace_alu$7273.C[28]
.sym 64126 $false
.sym 64127 soc.cpu.reg_op1[27]
.sym 64128 soc.cpu.decoded_imm[27]
.sym 64129 $auto$alumacc.cc:474:replace_alu$7273.C[27]
.sym 64131 $auto$alumacc.cc:474:replace_alu$7273.C[29]
.sym 64132 $false
.sym 64133 soc.cpu.reg_op1[28]
.sym 64134 soc.cpu.decoded_imm[28]
.sym 64135 $auto$alumacc.cc:474:replace_alu$7273.C[28]
.sym 64137 $auto$alumacc.cc:474:replace_alu$7273.C[30]
.sym 64138 $false
.sym 64139 soc.cpu.reg_op1[29]
.sym 64140 soc.cpu.decoded_imm[29]
.sym 64141 $auto$alumacc.cc:474:replace_alu$7273.C[29]
.sym 64143 $auto$alumacc.cc:474:replace_alu$7273.C[31]
.sym 64144 $false
.sym 64145 soc.cpu.reg_op1[30]
.sym 64146 soc.cpu.decoded_imm[30]
.sym 64147 $auto$alumacc.cc:474:replace_alu$7273.C[30]
.sym 64150 $false
.sym 64151 soc.cpu.reg_op1[31]
.sym 64152 soc.cpu.decoded_imm[31]
.sym 64153 $auto$alumacc.cc:474:replace_alu$7273.C[31]
.sym 64157 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 64158 $abc$61060$new_n4682_
.sym 64159 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26128_new_
.sym 64160 $abc$61060$new_n4813_
.sym 64161 soc.cpu.decoded_imm[31]
.sym 64162 soc.cpu.decoded_imm[8]
.sym 64163 soc.cpu.decoded_imm[1]
.sym 64164 soc.cpu.decoded_imm[13]
.sym 64231 $false
.sym 64232 $false
.sym 64233 $abc$61060$new_n5614_
.sym 64234 $abc$61060$new_n4635_
.sym 64237 $false
.sym 64238 $false
.sym 64239 $abc$61060$new_n5614_
.sym 64240 $abc$61060$new_n4537_
.sym 64243 $false
.sym 64244 $false
.sym 64245 $abc$61060$new_n5614_
.sym 64246 $abc$61060$new_n4651_
.sym 64249 $false
.sym 64250 $false
.sym 64251 $abc$61060$new_n5614_
.sym 64252 $abc$61060$new_n4605_
.sym 64255 $false
.sym 64256 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 64257 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 64258 soc.cpu.mem_rdata_latched[12]
.sym 64261 $false
.sym 64262 $false
.sym 64263 $abc$61060$new_n5614_
.sym 64264 $abc$61060$new_n4625_
.sym 64267 $false
.sym 64268 $false
.sym 64269 $false
.sym 64270 $false
.sym 64273 $false
.sym 64274 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 64275 $abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 64276 soc.cpu.mem_rdata_latched[12]
.sym 64277 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 64278 clk_16mhz$2$2
.sym 64279 $false
.sym 64280 $abc$61060$new_n4710_
.sym 64282 $abc$61060$new_n4659_
.sym 64285 $abc$61060$new_n4690_
.sym 64286 soc.cpu.decoded_imm[30]
.sym 64287 soc.cpu.decoded_imm[26]
.sym 64372 $false
.sym 64373 $false
.sym 64374 soc.cpu.mem_rdata_latched[12]
.sym 64375 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 64390 soc.cpu.decoded_rd[1]
.sym 64391 $abc$61060$new_n4889_
.sym 64392 soc.cpu.latched_rd[1]
.sym 64393 $abc$61060$new_n4887_
.sym 64396 soc.cpu.decoded_rd[2]
.sym 64397 $abc$61060$new_n4889_
.sym 64398 soc.cpu.latched_rd[2]
.sym 64399 $abc$61060$new_n4887_
.sym 64400 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37159
.sym 64401 clk_16mhz$2$2
.sym 64402 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 64599 resetn
.sym 64629 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.sym 64630 soc.spimemio.rd_addr[9]
.sym 64632 soc.spimemio.rd_addr[11]
.sym 64662 $true
.sym 64699 soc.spimemio.rd_addr[2]$2
.sym 64700 $false
.sym 64701 soc.spimemio.rd_addr[2]
.sym 64702 $false
.sym 64703 $false
.sym 64705 $auto$alumacc.cc:474:replace_alu$7341.C[2]
.sym 64707 $false
.sym 64708 soc.spimemio.rd_addr[3]
.sym 64711 $auto$alumacc.cc:474:replace_alu$7341.C[3]
.sym 64712 $false
.sym 64713 $false
.sym 64714 soc.spimemio.rd_addr[4]
.sym 64715 $auto$alumacc.cc:474:replace_alu$7341.C[2]
.sym 64717 $auto$alumacc.cc:474:replace_alu$7341.C[4]
.sym 64718 $false
.sym 64719 $false
.sym 64720 soc.spimemio.rd_addr[5]
.sym 64721 $auto$alumacc.cc:474:replace_alu$7341.C[3]
.sym 64723 $auto$alumacc.cc:474:replace_alu$7341.C[5]
.sym 64724 $false
.sym 64725 $false
.sym 64726 soc.spimemio.rd_addr[6]
.sym 64727 $auto$alumacc.cc:474:replace_alu$7341.C[4]
.sym 64729 $auto$alumacc.cc:474:replace_alu$7341.C[6]
.sym 64730 $false
.sym 64731 $false
.sym 64732 soc.spimemio.rd_addr[7]
.sym 64733 $auto$alumacc.cc:474:replace_alu$7341.C[5]
.sym 64735 $auto$alumacc.cc:474:replace_alu$7341.C[7]
.sym 64736 $false
.sym 64737 $false
.sym 64738 soc.spimemio.rd_addr[8]
.sym 64739 $auto$alumacc.cc:474:replace_alu$7341.C[6]
.sym 64741 $auto$alumacc.cc:474:replace_alu$7341.C[8]
.sym 64742 $false
.sym 64743 $false
.sym 64744 soc.spimemio.rd_addr[9]
.sym 64745 $auto$alumacc.cc:474:replace_alu$7341.C[7]
.sym 64749 flash_io2_di
.sym 64753 $abc$61060$new_n4036_
.sym 64754 $abc$61060$techmap\soc.spimemio.xfer.$ternary$spimemio.v:443$93_Y_new_inv_
.sym 64759 soc.spimemio.xfer.last_fetch
.sym 64760 soc.spimemio.xfer.fetch
.sym 64825 $auto$alumacc.cc:474:replace_alu$7341.C[8]
.sym 64862 $auto$alumacc.cc:474:replace_alu$7341.C[9]
.sym 64863 $false
.sym 64864 $false
.sym 64865 soc.spimemio.rd_addr[10]
.sym 64866 $auto$alumacc.cc:474:replace_alu$7341.C[8]
.sym 64868 $auto$alumacc.cc:474:replace_alu$7341.C[10]
.sym 64869 $false
.sym 64870 $false
.sym 64871 soc.spimemio.rd_addr[11]
.sym 64872 $auto$alumacc.cc:474:replace_alu$7341.C[9]
.sym 64874 $auto$alumacc.cc:474:replace_alu$7341.C[11]
.sym 64875 $false
.sym 64876 $false
.sym 64877 soc.spimemio.rd_addr[12]
.sym 64878 $auto$alumacc.cc:474:replace_alu$7341.C[10]
.sym 64880 $auto$alumacc.cc:474:replace_alu$7341.C[12]
.sym 64881 $false
.sym 64882 $false
.sym 64883 soc.spimemio.rd_addr[13]
.sym 64884 $auto$alumacc.cc:474:replace_alu$7341.C[11]
.sym 64886 $auto$alumacc.cc:474:replace_alu$7341.C[13]
.sym 64887 $false
.sym 64888 $false
.sym 64889 soc.spimemio.rd_addr[14]
.sym 64890 $auto$alumacc.cc:474:replace_alu$7341.C[12]
.sym 64892 $auto$alumacc.cc:474:replace_alu$7341.C[14]
.sym 64893 $false
.sym 64894 $false
.sym 64895 soc.spimemio.rd_addr[15]
.sym 64896 $auto$alumacc.cc:474:replace_alu$7341.C[13]
.sym 64898 $auto$alumacc.cc:474:replace_alu$7341.C[15]
.sym 64899 $false
.sym 64900 $false
.sym 64901 soc.spimemio.rd_addr[16]
.sym 64902 $auto$alumacc.cc:474:replace_alu$7341.C[14]
.sym 64904 $auto$alumacc.cc:474:replace_alu$7341.C[16]
.sym 64905 $false
.sym 64906 $false
.sym 64907 soc.spimemio.rd_addr[17]
.sym 64908 $auto$alumacc.cc:474:replace_alu$7341.C[15]
.sym 64912 $abc$61060$new_n4043_
.sym 64913 $abc$61060$new_n4260_
.sym 64914 $abc$61060$new_n4037_
.sym 64915 $abc$61060$new_n8295_
.sym 64916 $abc$61060$new_n4035_
.sym 64917 $abc$61060$new_n4259_
.sym 64918 $abc$61060$new_n8294_
.sym 64948 $auto$alumacc.cc:474:replace_alu$7341.C[16]
.sym 64985 $auto$alumacc.cc:474:replace_alu$7341.C[17]
.sym 64986 $false
.sym 64987 $false
.sym 64988 soc.spimemio.rd_addr[18]
.sym 64989 $auto$alumacc.cc:474:replace_alu$7341.C[16]
.sym 64991 $auto$alumacc.cc:474:replace_alu$7341.C[18]
.sym 64992 $false
.sym 64993 $false
.sym 64994 soc.spimemio.rd_addr[19]
.sym 64995 $auto$alumacc.cc:474:replace_alu$7341.C[17]
.sym 64997 $auto$alumacc.cc:474:replace_alu$7341.C[19]
.sym 64998 $false
.sym 64999 $false
.sym 65000 soc.spimemio.rd_addr[20]
.sym 65001 $auto$alumacc.cc:474:replace_alu$7341.C[18]
.sym 65003 $auto$alumacc.cc:474:replace_alu$7341.C[20]
.sym 65004 $false
.sym 65005 $false
.sym 65006 soc.spimemio.rd_addr[21]
.sym 65007 $auto$alumacc.cc:474:replace_alu$7341.C[19]
.sym 65009 $auto$alumacc.cc:474:replace_alu$7341.C[21]
.sym 65010 $false
.sym 65011 $false
.sym 65012 soc.spimemio.rd_addr[22]
.sym 65013 $auto$alumacc.cc:474:replace_alu$7341.C[20]
.sym 65015 $abc$61060$auto$alumacc.cc:474:replace_alu$7341.C[22]$2
.sym 65016 $false
.sym 65017 $false
.sym 65018 soc.spimemio.rd_addr[23]
.sym 65019 $auto$alumacc.cc:474:replace_alu$7341.C[21]
.sym 65025 $abc$61060$auto$alumacc.cc:474:replace_alu$7341.C[22]$2
.sym 65028 $false
.sym 65029 soc.spimemio.rd_inc
.sym 65030 soc.cpu.mem_addr[15]
.sym 65031 $abc$61060$auto$wreduce.cc:454:run$7045[15]
.sym 65032 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 65033 clk_16mhz$2$2
.sym 65034 $false
.sym 65035 $abc$61060$new_n4032_
.sym 65036 $abc$61060$new_n4258_
.sym 65037 $abc$61060$new_n4257_
.sym 65038 $abc$61060$new_n4029_
.sym 65039 $abc$61060$new_n4031_
.sym 65040 $abc$61060$new_n4030_
.sym 65041 $abc$61060$new_n8297_
.sym 65042 $abc$61060$new_n4034_
.sym 65109 $false
.sym 65110 soc.spimemio.rd_inc
.sym 65111 soc.cpu.mem_addr[12]
.sym 65112 $abc$61060$auto$wreduce.cc:454:run$7045[12]
.sym 65115 $false
.sym 65116 soc.spimemio.rd_inc
.sym 65117 soc.cpu.mem_addr[16]
.sym 65118 $abc$61060$auto$wreduce.cc:454:run$7045[16]
.sym 65121 $false
.sym 65122 soc.spimemio.rd_inc
.sym 65123 soc.cpu.mem_addr[18]
.sym 65124 $abc$61060$auto$wreduce.cc:454:run$7045[18]
.sym 65127 $false
.sym 65128 soc.spimemio.rd_inc
.sym 65129 soc.cpu.mem_addr[13]
.sym 65130 $abc$61060$auto$wreduce.cc:454:run$7045[13]
.sym 65133 soc.spimemio.buffer[0]
.sym 65134 $false
.sym 65135 $false
.sym 65136 $false
.sym 65139 $false
.sym 65140 soc.spimemio.rd_inc
.sym 65141 soc.cpu.mem_addr[19]
.sym 65142 $abc$61060$auto$wreduce.cc:454:run$7045[19]
.sym 65145 $false
.sym 65146 soc.spimemio.rd_inc
.sym 65147 soc.cpu.mem_addr[17]
.sym 65148 $abc$61060$auto$wreduce.cc:454:run$7045[17]
.sym 65151 $false
.sym 65152 soc.spimemio.rd_inc
.sym 65153 soc.cpu.mem_addr[14]
.sym 65154 $abc$61060$auto$wreduce.cc:454:run$7045[14]
.sym 65155 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 65156 clk_16mhz$2$2
.sym 65157 $false
.sym 65160 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20883_Y[2]_new_inv_
.sym 65161 $abc$61060$techmap\soc.spimemio.$procmux$6176_Y_new_inv_
.sym 65162 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20883_Y[1]_new_inv_
.sym 65163 $abc$61060$new_n5008_
.sym 65164 soc.spimemio.din_data[2]
.sym 65165 soc.spimemio.din_data[1]
.sym 65238 $false
.sym 65239 soc.spimemio.rd_valid
.sym 65240 soc.spimemio.rd_addr[17]
.sym 65241 soc.cpu.mem_addr[17]
.sym 65250 $false
.sym 65251 $false
.sym 65252 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$45841_new_inv_
.sym 65253 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21101_Y[0]_new_
.sym 65256 $false
.sym 65257 $abc$61060$new_n4039_
.sym 65258 soc.spimemio.rd_addr[19]
.sym 65259 soc.cpu.mem_addr[19]
.sym 65262 $false
.sym 65263 $false
.sym 65264 $false
.sym 65265 soc.spimemio.jump
.sym 65268 $abc$61060$techmap\soc.spimemio.$procmux$6266_Y
.sym 65269 $false
.sym 65270 $false
.sym 65271 $false
.sym 65278 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46905
.sym 65279 clk_16mhz$2$2
.sym 65280 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 65281 $abc$61060$new_n4955_
.sym 65282 $abc$61060$new_n4985_
.sym 65283 $abc$61060$new_n4991_
.sym 65284 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31645[1]_new_inv_
.sym 65285 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31645[0]_new_
.sym 65286 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20883_Y[7]_new_inv_
.sym 65287 $abc$61060$new_n4999_
.sym 65288 soc.spimemio.din_data[7]
.sym 65355 $false
.sym 65356 $false
.sym 65357 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$46893[0]_new_inv_
.sym 65358 $abc$61060$new_n4957_
.sym 65361 $false
.sym 65362 $false
.sym 65363 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21104_Y[2]_new_
.sym 65364 $abc$61060$techmap\soc.spimemio.$logic_and$spimemio.v:282$80_Y_new_
.sym 65367 soc.spimemio.jump
.sym 65368 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21104_Y[2]_new_
.sym 65369 $abc$61060$new_n4957_
.sym 65370 $abc$61060$techmap\soc.spimemio.$logic_and$spimemio.v:282$80_Y_new_
.sym 65373 soc.spimemio.state[0]
.sym 65374 soc.spimemio.state[3]
.sym 65375 soc.spimemio.state[2]
.sym 65376 $abc$61060$techmap\soc.spimemio.$procmux$6176_Y_new_inv_
.sym 65379 soc.spimemio.state[0]
.sym 65380 $abc$61060$techmap\soc.spimemio.$procmux$6176_Y_new_inv_
.sym 65381 soc.spimemio.state[3]
.sym 65382 soc.spimemio.state[2]
.sym 65385 $abc$61060$new_n5020_
.sym 65386 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$45841_new_inv_
.sym 65387 soc.spimemio.state[0]
.sym 65388 soc.spimemio.state[1]
.sym 65391 $false
.sym 65392 $false
.sym 65393 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12721_new_
.sym 65394 $abc$61060$new_n4957_
.sym 65397 $false
.sym 65398 soc.spimemio.jump
.sym 65399 $abc$61060$new_n5976_
.sym 65400 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$46893[0]_new_inv_
.sym 65401 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45833
.sym 65402 clk_16mhz$2$2
.sym 65403 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 65404 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20884_Y[1]_new_
.sym 65405 $abc$61060$new_n5955_
.sym 65406 $abc$61060$new_n5010_
.sym 65407 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6993_new_
.sym 65408 soc.spimemio.din_ddr
.sym 65409 soc.spimemio.xfer_resetn
.sym 65410 soc.spimemio.din_qspi
.sym 65411 soc.spimemio.din_valid
.sym 65478 $false
.sym 65479 $abc$61060$new_n5960_
.sym 65480 $abc$61060$new_n5020_
.sym 65481 soc.spimemio.state[0]
.sym 65484 $abc$61060$new_n4957_
.sym 65485 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12721_new_
.sym 65486 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21100_Y[3]_new_
.sym 65487 $abc$61060$new_n4986_
.sym 65490 $abc$61060$new_n5962_
.sym 65491 $abc$61060$new_n5960_
.sym 65492 $abc$61060$new_n5022_
.sym 65493 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_
.sym 65496 soc.spimemio.state[1]
.sym 65497 $abc$61060$techmap\soc.spimemio.$procmux$6178_Y_new_inv_
.sym 65498 $abc$61060$new_n5968_
.sym 65499 $abc$61060$new_n5963_
.sym 65502 $abc$61060$new_n8232_
.sym 65503 soc.spimemio.state[0]
.sym 65504 $abc$61060$new_n4957_
.sym 65505 $abc$61060$new_n5020_
.sym 65508 $abc$61060$new_n5955_
.sym 65509 $abc$61060$new_n5964_
.sym 65510 $abc$61060$new_n8233_
.sym 65511 $abc$61060$new_n5963_
.sym 65514 $false
.sym 65515 $abc$61060$new_n5972_
.sym 65516 soc.spimemio.state[1]
.sym 65517 $abc$61060$techmap\soc.spimemio.$procmux$6178_Y_new_inv_
.sym 65520 $false
.sym 65521 soc.spimemio.jump
.sym 65522 $abc$61060$new_n8235_
.sym 65523 $abc$61060$new_n5970_
.sym 65524 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45833
.sym 65525 clk_16mhz$2$2
.sym 65526 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 65527 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$46893[0]_new_inv_
.sym 65528 $abc$61060$new_n5004_
.sym 65529 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20884_Y[2]_new_
.sym 65530 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21103_Y[1]_new_
.sym 65531 $abc$61060$auto$simplemap.cc:168:logic_reduce$21006_new_inv_
.sym 65532 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17524[2]_new_
.sym 65533 $abc$61060$new_n5003_
.sym 65534 soc.simpleuart.cfg_divider[8]
.sym 65607 $false
.sym 65608 $abc$61060$new_n4973_
.sym 65609 soc.spimemio.state[0]
.sym 65610 soc.spimemio.state[1]
.sym 65613 $false
.sym 65614 $false
.sym 65615 soc.simpleuart.cfg_divider[9]
.sym 65616 $abc$61060$new_n4001_
.sym 65625 $false
.sym 65626 $false
.sym 65627 soc.spimemio.state[2]
.sym 65628 soc.spimemio.state[3]
.sym 65631 $false
.sym 65632 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12721_new_
.sym 65633 soc.spimemio.config_ddr
.sym 65634 soc.spimemio.config_qspi
.sym 65643 soc.cpu.mem_wdata[9]
.sym 65644 $false
.sym 65645 $false
.sym 65646 $false
.sym 65647 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44799
.sym 65648 clk_16mhz$2$2
.sym 65649 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 65650 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45761
.sym 65654 soc.spimemio.config_dummy[3]
.sym 65657 soc.spimemio.config_cont
.sym 65724 soc.spimemio.config_dummy[3]
.sym 65725 soc.cpu.mem_valid
.sym 65726 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$21069[1]_new_
.sym 65727 $abc$61060$new_n3985_
.sym 65730 soc.spimemio.config_cont
.sym 65731 soc.cpu.mem_valid
.sym 65732 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$21069[1]_new_
.sym 65733 $abc$61060$new_n3985_
.sym 65736 soc.cpu.mem_valid
.sym 65737 soc.spimemio.config_qspi
.sym 65738 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$21069[1]_new_
.sym 65739 $abc$61060$new_n3985_
.sym 65760 $abc$61060$new_n4491_
.sym 65761 $abc$61060$new_n4058_
.sym 65762 $abc$61060$new_n4489_
.sym 65763 $abc$61060$new_n4488_
.sym 65766 soc.cpu.mem_valid
.sym 65767 flash_io2_oe
.sym 65768 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$21069[1]_new_
.sym 65769 $abc$61060$new_n3985_
.sym 65775 soc.memory.wen[2]
.sym 65777 $abc$61060$soc.cpu.mem_rdata[12]_new_inv_
.sym 65780 soc.spimemio.rdata[28]
.sym 65859 $abc$61060$new_n4365_
.sym 65860 $abc$61060$new_n4058_
.sym 65861 $abc$61060$new_n4364_
.sym 65862 $abc$61060$new_n4363_
.sym 65871 $abc$61060$new_n4347_
.sym 65872 $abc$61060$new_n4058_
.sym 65873 $abc$61060$new_n4346_
.sym 65874 $abc$61060$new_n4345_
.sym 65883 $false
.sym 65884 $false
.sym 65885 soc.ram_ready
.sym 65886 soc.memory.rdata[10]
.sym 65889 $abc$61060$techmap\soc.$0\ram_ready[0:0]
.sym 65890 $false
.sym 65891 $false
.sym 65892 $false
.sym 65893 $true
.sym 65894 clk_16mhz$2$2
.sym 65895 $false
.sym 65897 $abc$61060$techmap\soc.$logic_and$picosoc.v:189$1197_Y
.sym 65898 soc.cpu.mem_xfer
.sym 65899 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$57192
.sym 65900 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$35556[0]_new_inv_
.sym 65901 $abc$61060$techmap\soc.$logic_not$picosoc.v:189$1196_Y_new_
.sym 65902 soc.cpu.mem_wstrb[3]
.sym 65903 soc.cpu.mem_wstrb[2]
.sym 65970 $false
.sym 65971 $false
.sym 65972 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$33418
.sym 65973 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$35556[0]_new_inv_
.sym 65982 $false
.sym 65983 soc.cpu.last_mem_valid
.sym 65984 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 65985 soc.cpu.mem_la_firstword_reg
.sym 65994 $false
.sym 65995 $false
.sym 65996 $abc$61060$techmap\soc.cpu.$procmux$5457_Y
.sym 65997 soc.cpu.mem_xfer
.sym 66000 $abc$61060$techmap\soc.cpu.$procmux$5457_Y
.sym 66001 $false
.sym 66002 $false
.sym 66003 $false
.sym 66012 $abc$61060$techmap\soc.$logic_and$picosoc.v:189$1197_Y
.sym 66013 $false
.sym 66014 $false
.sym 66015 $false
.sym 66016 $true
.sym 66017 clk_16mhz$2$2
.sym 66018 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 66019 $abc$61060$techmap\soc.cpu.$and$picorv32.v:559$2086_Y[3]_new_
.sym 66020 soc.cpu.mem_rdata[28]
.sym 66021 soc.cpu.mem_la_wdata[9]
.sym 66023 $abc$61060$techmap\soc.cpu.$procmux$5187_Y_new_
.sym 66024 $abc$61060$techmap\soc.cpu.$and$picorv32.v:559$2086_Y[2]_new_
.sym 66025 gpio[30]
.sym 66026 gpio[28]
.sym 66093 $false
.sym 66094 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 66095 soc.cpu.reg_op2[6]
.sym 66096 soc.cpu.reg_op2[14]
.sym 66099 $false
.sym 66100 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 66101 soc.cpu.reg_op2[5]
.sym 66102 soc.cpu.reg_op2[13]
.sym 66105 $false
.sym 66106 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 66107 soc.cpu.mem_la_wdata[14]
.sym 66108 soc.cpu.reg_op2[30]
.sym 66111 $false
.sym 66112 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 66113 soc.cpu.mem_la_wdata[13]
.sym 66114 soc.cpu.reg_op2[29]
.sym 66117 soc.cpu.mem_la_wdata[14]
.sym 66118 $false
.sym 66119 $false
.sym 66120 $false
.sym 66123 soc.cpu.mem_la_wdata[9]
.sym 66124 $false
.sym 66125 $false
.sym 66126 $false
.sym 66129 $false
.sym 66130 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 66131 soc.cpu.reg_op2[22]
.sym 66132 soc.cpu.reg_op2[6]
.sym 66135 soc.cpu.mem_la_wdata[13]
.sym 66136 $false
.sym 66137 $false
.sym 66138 $false
.sym 66139 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 66140 clk_16mhz$2$2
.sym 66141 $false
.sym 66142 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[5]_new_inv_
.sym 66143 $abc$61060$techmap$techmap\soc.cpu.$procmux$5131.$and$/usr/local/bin/../share/yosys/techmap.v:434$14282_Y[0]_new_
.sym 66144 $abc$61060$new_n8185_
.sym 66145 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26582_new_inv_
.sym 66146 $abc$61060$new_n8186_
.sym 66147 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34896
.sym 66148 soc.cpu.mem_state[0]
.sym 66149 soc.cpu.mem_state[1]
.sym 66216 $false
.sym 66217 soc.cpu.trap
.sym 66218 soc.cpu.clear_prefetched_high_word
.sym 66219 $abc$61060$new_n5034_
.sym 66222 soc.cpu.prefetched_high_word
.sym 66223 soc.cpu.mem_do_rinst
.sym 66224 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 66225 soc.cpu.clear_prefetched_high_word
.sym 66228 $false
.sym 66229 $false
.sym 66230 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 66231 soc.cpu.mem_do_rdata
.sym 66234 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:363$2008_Y_new_inv_
.sym 66235 soc.cpu.mem_do_wdata
.sym 66236 $abc$61060$new_n4074_
.sym 66237 soc.cpu.mem_valid
.sym 66240 $false
.sym 66241 $false
.sym 66242 $abc$61060$auto$simplemap.cc:168:logic_reduce$19725_new_inv_
.sym 66243 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:363$2008_Y_new_inv_
.sym 66246 $false
.sym 66247 soc.cpu.prefetched_high_word
.sym 66248 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 66249 soc.cpu.clear_prefetched_high_word
.sym 66252 $false
.sym 66253 $false
.sym 66254 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$33418
.sym 66255 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[0]_new_inv_
.sym 66262 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34846
.sym 66263 clk_16mhz$2$2
.sym 66264 soc.cpu.clear_prefetched_high_word
.sym 66266 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34874
.sym 66269 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$33418
.sym 66270 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$33373[1]_new_inv_
.sym 66271 $abc$61060$auto$wreduce.cc:454:run$7015[1]_new_
.sym 66272 soc.cpu.mem_la_secondword
.sym 66339 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:364$2018_Y_new_inv_
.sym 66340 soc.cpu.mem_xfer
.sym 66341 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[0]_new_inv_
.sym 66342 soc.cpu.mem_do_rdata
.sym 66345 $false
.sym 66346 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 66347 soc.cpu.mem_la_firstword_xfer
.sym 66348 soc.cpu.mem_la_secondword
.sym 66351 $false
.sym 66352 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:364$2017_Y_new_
.sym 66353 $abc$61060$new_n4074_
.sym 66354 $abc$61060$new_n4870_
.sym 66357 $false
.sym 66358 $false
.sym 66359 resetn$2
.sym 66360 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:364$2018_Y_new_inv_
.sym 66363 $false
.sym 66364 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[5]_new_inv_
.sym 66365 $abc$61060$new_n5032_
.sym 66366 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$33373[1]_new_inv_
.sym 66369 $abc$61060$new_n5029_
.sym 66370 $abc$61060$new_n5032_
.sym 66371 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$33373[1]_new_inv_
.sym 66372 $abc$61060$new_n4074_
.sym 66375 $false
.sym 66376 soc.cpu.mem_xfer
.sym 66377 soc.cpu.mem_do_rdata
.sym 66378 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:364$2018_Y_new_inv_
.sym 66381 $false
.sym 66382 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[5]_new_inv_
.sym 66383 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$33418
.sym 66384 $abc$61060$new_n5030_
.sym 66388 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13687_Y_new_
.sym 66389 $abc$61060$soc.cpu.mem_rdata_word[10]_new_
.sym 66390 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 66391 $abc$61060$new_n8273_
.sym 66392 $abc$61060$soc.cpu.mem_la_wstrb[2]_new_inv_
.sym 66393 $abc$61060$new_n4073_
.sym 66394 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_
.sym 66395 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 66486 $false
.sym 66487 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 66488 soc.cpu.reg_op2[21]
.sym 66489 soc.cpu.reg_op2[5]
.sym 66508 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 66509 clk_16mhz$2$2
.sym 66510 $false
.sym 66511 $abc$61060$new_n7340_
.sym 66512 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[8]_new_
.sym 66513 $abc$61060$soc.cpu.mem_rdata_word[13]_new_
.sym 66514 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[11]_new_inv_
.sym 66515 $abc$61060$new_n7341_
.sym 66516 $abc$61060$new_n7318_
.sym 66517 $abc$61060$new_n7317_
.sym 66518 soc.cpu.reg_out[12]
.sym 66585 soc.cpu.cpu_state[5]
.sym 66586 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_
.sym 66587 $abc$61060$soc.cpu.mem_rdata_word[10]_new_
.sym 66588 $abc$61060$new_n7271_
.sym 66591 soc.cpu.cpu_state[5]
.sym 66592 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_
.sym 66593 $abc$61060$soc.cpu.mem_rdata_word[9]_new_
.sym 66594 $abc$61060$new_n7271_
.sym 66597 soc.cpu.cpu_state[5]
.sym 66598 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_
.sym 66599 $abc$61060$soc.cpu.mem_rdata_word[13]_new_
.sym 66600 $abc$61060$new_n7271_
.sym 66603 soc.cpu.cpu_state[5]
.sym 66604 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_
.sym 66605 $abc$61060$new_n7271_
.sym 66606 $abc$61060$soc.cpu.mem_rdata_word[15]_new_inv_
.sym 66609 $false
.sym 66610 $false
.sym 66611 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$37343[0]
.sym 66612 $abc$61060$techmap\soc.cpu.$2\set_mem_do_wdata[0:0]
.sym 66621 $abc$61060$techmap\soc.cpu.$2\set_mem_do_wdata[0:0]
.sym 66622 $false
.sym 66623 $false
.sym 66624 $false
.sym 66631 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37341
.sym 66632 clk_16mhz$2$2
.sym 66633 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 66634 soc.cpu.irq_mask[17]
.sym 66635 soc.cpu.irq_mask[27]
.sym 66636 soc.cpu.irq_mask[4]
.sym 66637 soc.cpu.irq_mask[18]
.sym 66638 soc.cpu.irq_mask[31]
.sym 66639 soc.cpu.irq_mask[16]
.sym 66640 soc.cpu.irq_mask[5]
.sym 66641 soc.cpu.irq_mask[12]
.sym 66708 soc.cpu.cpu_state[5]
.sym 66709 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 66710 $abc$61060$new_n7364_
.sym 66711 soc.cpu.mem_rdata[28]
.sym 66714 $false
.sym 66715 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_
.sym 66716 $abc$61060$soc.cpu.mem_rdata_word[15]_new_inv_
.sym 66717 soc.cpu.latched_is_lh
.sym 66720 $false
.sym 66721 $false
.sym 66722 soc.cpu.latched_is_lb
.sym 66723 soc.cpu.latched_is_lh
.sym 66726 $false
.sym 66727 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 66728 soc.cpu.latched_is_lh
.sym 66729 soc.cpu.latched_is_lb
.sym 66732 $false
.sym 66733 $false
.sym 66734 soc.cpu.latched_is_lb
.sym 66735 $abc$61060$soc.cpu.mem_rdata_word[7]_new_inv_
.sym 66738 $false
.sym 66739 $false
.sym 66740 soc.cpu.irq_pending[10]
.sym 66741 soc.cpu.irq_mask[10]
.sym 66744 $abc$61060$new_n7296_
.sym 66745 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[10]_new_inv_
.sym 66746 soc.cpu.irq_pending[10]
.sym 66747 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 66750 soc.cpu.cpu_state[0]
.sym 66751 $false
.sym 66752 $false
.sym 66753 $false
.sym 66754 $true
.sym 66755 clk_16mhz$2$2
.sym 66756 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 66757 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[15]_new_
.sym 66758 $abc$61060$new_n7308_
.sym 66759 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[18]_new_
.sym 66760 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[2]_new_inv_
.sym 66761 soc.cpu.reg_out[11]
.sym 66762 soc.cpu.reg_out[8]
.sym 66763 soc.cpu.reg_out[14]
.sym 66764 soc.cpu.irq_pending[0]
.sym 66831 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[2]_new_inv_
.sym 66832 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[3]_new_inv_
.sym 66833 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[0]_new_inv_
.sym 66834 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[1]_new_inv_
.sym 66837 soc.cpu.irq_pending[12]
.sym 66838 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 66839 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[12]
.sym 66840 soc.cpu.cpu_state[3]
.sym 66843 soc.cpu.irq_pending[15]
.sym 66844 soc.cpu.irq_pending[14]
.sym 66845 soc.cpu.irq_pending[13]
.sym 66846 soc.cpu.irq_pending[12]
.sym 66849 soc.cpu.irq_pending[15]
.sym 66850 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 66851 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[15]
.sym 66852 soc.cpu.cpu_state[3]
.sym 66855 $false
.sym 66856 $abc$61060$new_n7492_
.sym 66857 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[28]_new_
.sym 66858 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[28]_new_
.sym 66861 $abc$61060$new_n7331_
.sym 66862 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[13]_new_inv_
.sym 66863 soc.cpu.irq_pending[13]
.sym 66864 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 66867 $abc$61060$new_n7239_
.sym 66868 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[5]_new_
.sym 66869 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[5]_new_inv_
.sym 66870 soc.cpu.cpu_state[2]
.sym 66873 $false
.sym 66874 $abc$61060$new_n7360_
.sym 66875 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[15]_new_
.sym 66876 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[15]_new_
.sym 66877 $true
.sym 66878 clk_16mhz$2$2
.sym 66879 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 66880 $abc$61060$new_n4247_
.sym 66881 $abc$61060$new_n4199_
.sym 66882 $abc$61060$new_n4201_
.sym 66883 $abc$61060$new_n7272_
.sym 66884 $abc$61060$new_n4200_
.sym 66885 $abc$61060$new_n4240_
.sym 66886 $abc$61060$new_n7253_
.sym 66887 soc.cpu.irq_pending[27]
.sym 66954 $false
.sym 66955 $false
.sym 66956 soc.cpu.irq_pending[14]
.sym 66957 soc.cpu.irq_mask[14]
.sym 66960 $abc$61060$techmap$techmap\soc.cpu.$procmux$4288.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[5]_new_
.sym 66961 soc.cpu.irq_pending[5]
.sym 66962 soc.cpu.irq_state[1]
.sym 66963 soc.cpu.irq_mask[5]
.sym 66966 soc.cpu.irq_pending[2]
.sym 66967 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 66968 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[2]
.sym 66969 soc.cpu.cpu_state[3]
.sym 66972 $false
.sym 66973 soc.cpu.irq_pending[27]
.sym 66974 soc.cpu.irq_state[1]
.sym 66975 soc.cpu.irq_mask[27]
.sym 66978 soc.cpu.irq_pending[5]
.sym 66979 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 66980 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[5]
.sym 66981 soc.cpu.cpu_state[3]
.sym 66984 $false
.sym 66985 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[13]_new_
.sym 66986 soc.cpu.cpu_state[3]
.sym 66987 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[13]
.sym 66990 soc.cpu.irq_pending[1]
.sym 66991 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 66992 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[1]
.sym 66993 soc.cpu.cpu_state[3]
.sym 66996 soc.cpu.irq_active
.sym 66997 $false
.sym 66998 $false
.sym 66999 $false
.sym 67000 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127$2
.sym 67001 clk_16mhz$2$2
.sym 67002 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 67003 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[29]_new_
.sym 67004 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[30]_new_
.sym 67005 $abc$61060$new_n7173_
.sym 67006 $abc$61060$new_n7482_
.sym 67007 $abc$61060$new_n7266_
.sym 67008 soc.cpu.reg_out[29]
.sym 67009 soc.cpu.reg_out[30]
.sym 67010 soc.cpu.reg_out[7]
.sym 67077 $false
.sym 67078 $abc$61060$soc.cpu.next_pc[1]_new_
.sym 67079 soc.cpu.mem_la_secondword
.sym 67080 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 67083 $false
.sym 67084 $false
.sym 67085 soc.cpu.is_alu_reg_imm
.sym 67086 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1045$2233_Y_new_
.sym 67089 soc.cpu.irq_pending[7]
.sym 67090 soc.cpu.irq_pending[6]
.sym 67091 soc.cpu.irq_pending[5]
.sym 67092 soc.cpu.irq_pending[4]
.sym 67095 soc.cpu.irq_pending[4]
.sym 67096 soc.cpu.irq_mask[4]
.sym 67097 soc.cpu.irq_pending[7]
.sym 67098 soc.cpu.irq_mask[7]
.sym 67101 $false
.sym 67102 soc.cpu.irq_pending[4]
.sym 67103 soc.cpu.irq_state[1]
.sym 67104 soc.cpu.irq_mask[4]
.sym 67107 soc.cpu.cpu_state[5]
.sym 67108 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 67109 $abc$61060$new_n7364_
.sym 67110 soc.cpu.mem_rdata[26]
.sym 67113 soc.cpu.irq_pending[4]
.sym 67114 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 67115 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[4]
.sym 67116 soc.cpu.cpu_state[3]
.sym 67119 $false
.sym 67120 $false
.sym 67121 soc.cpu.irq_mask[4]
.sym 67122 soc.cpu.irq_pending[4]
.sym 67123 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562
.sym 67124 clk_16mhz$2$2
.sym 67125 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 67126 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37481
.sym 67127 $abc$61060$new_n8229_
.sym 67128 $abc$61060$techmap$techmap\soc.cpu.$procmux$3882.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y_new_inv_
.sym 67129 $abc$61060$new_n7456_
.sym 67130 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17833[1]_new_inv_
.sym 67131 $abc$61060$new_n4160_
.sym 67132 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[6]_new_inv_
.sym 67133 soc.cpu.mem_do_prefetch
.sym 67200 $false
.sym 67201 $false
.sym 67202 soc.cpu.cpu_state[2]
.sym 67203 resetn$2
.sym 67206 $false
.sym 67207 $false
.sym 67208 soc.cpu.cpu_state[2]
.sym 67209 $abc$61060$new_n4135_
.sym 67212 $false
.sym 67213 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[10]_new_
.sym 67214 soc.cpu.cpu_state[3]
.sym 67215 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[10]
.sym 67218 $false
.sym 67219 $abc$61060$new_n4135_
.sym 67220 resetn$2
.sym 67221 soc.cpu.cpu_state[0]
.sym 67224 $false
.sym 67225 soc.cpu.irq_pending[6]
.sym 67226 soc.cpu.irq_state[1]
.sym 67227 soc.cpu.irq_mask[6]
.sym 67230 soc.cpu.irq_pending[24]
.sym 67231 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 67232 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[24]
.sym 67233 soc.cpu.cpu_state[3]
.sym 67236 $false
.sym 67237 $false
.sym 67238 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17833[0]_new_inv_
.sym 67239 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17833[1]_new_inv_
.sym 67242 $false
.sym 67243 $abc$61060$new_n4245_
.sym 67244 $abc$61060$new_n4247_
.sym 67245 $abc$61060$new_n4134_
.sym 67246 $true
.sym 67247 clk_16mhz$2$2
.sym 67248 $false
.sym 67249 $abc$61060$new_n8228_
.sym 67250 $abc$61060$new_n7382_
.sym 67251 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[4]_new_inv_
.sym 67252 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[16]_new_
.sym 67253 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[17]_new_
.sym 67254 soc.cpu.irq_pending[17]
.sym 67255 soc.cpu.irq_pending[7]
.sym 67256 soc.cpu.irq_pending[16]
.sym 67323 soc.cpu.irq_pending[16]
.sym 67324 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 67325 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[16]
.sym 67326 soc.cpu.cpu_state[3]
.sym 67329 soc.cpu.irq_pending[31]
.sym 67330 soc.cpu.irq_pending[30]
.sym 67331 soc.cpu.irq_pending[29]
.sym 67332 soc.cpu.irq_pending[28]
.sym 67335 soc.cpu.irq_pending[29]
.sym 67336 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 67337 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[29]
.sym 67338 soc.cpu.cpu_state[3]
.sym 67341 $false
.sym 67342 soc.cpu.irq_pending[7]
.sym 67343 soc.cpu.irq_state[1]
.sym 67344 soc.cpu.irq_mask[7]
.sym 67347 soc.cpu.irq_pending[31]
.sym 67348 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 67349 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[31]
.sym 67350 soc.cpu.cpu_state[3]
.sym 67353 $false
.sym 67354 $false
.sym 67355 soc.cpu.irq_pending[28]
.sym 67356 soc.cpu.irq_mask[28]
.sym 67359 soc.cpu.irq_pending[30]
.sym 67360 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 67361 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[30]
.sym 67362 soc.cpu.cpu_state[3]
.sym 67365 $false
.sym 67366 $false
.sym 67367 soc.cpu.irq_mask[28]
.sym 67368 soc.cpu.irq_pending[28]
.sym 67369 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562
.sym 67370 clk_16mhz$2$2
.sym 67371 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 67372 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[0]
.sym 67373 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[0]
.sym 67374 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[0]_new_inv_
.sym 67375 $abc$61060$new_n4809_
.sym 67376 soc.cpu.reg_op1[0]
.sym 67378 soc.cpu.reg_op1[17]
.sym 67379 soc.cpu.reg_op1[10]
.sym 67446 soc.cpu.irq_pending[26]
.sym 67447 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 67448 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[26]
.sym 67449 soc.cpu.cpu_state[3]
.sym 67452 $false
.sym 67453 $false
.sym 67454 $abc$61060$new_n7073_
.sym 67455 $abc$61060$new_n7071_
.sym 67458 soc.cpu.irq_pending[28]
.sym 67459 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 67460 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[28]
.sym 67461 soc.cpu.cpu_state[3]
.sym 67464 soc.cpu.is_lui_auipc_jal
.sym 67465 soc.cpu.cpuregs_rs1[5]
.sym 67466 soc.cpu.reg_pc[5]
.sym 67467 soc.cpu.instr_lui
.sym 67470 soc.cpu.mem_rdata_q[27]
.sym 67471 soc.cpu.mem_rdata_q[25]
.sym 67472 soc.cpu.mem_rdata_q[26]
.sym 67473 soc.cpu.mem_rdata_q[28]
.sym 67476 $abc$61060$new_n7284_
.sym 67477 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[9]_new_inv_
.sym 67478 soc.cpu.cpu_state[3]
.sym 67479 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[9]
.sym 67482 $false
.sym 67483 $abc$61060$new_n7472_
.sym 67484 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[26]_new_
.sym 67485 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[26]_new_
.sym 67492 $true
.sym 67493 clk_16mhz$2$2
.sym 67494 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 67495 $abc$61060$new_n4494_
.sym 67496 $abc$61060$new_n4283_
.sym 67497 soc.cpu.mem_rdata_latched[12]
.sym 67498 $abc$61060$new_n4249_
.sym 67499 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[28]_new_inv_
.sym 67500 $abc$61060$soc.cpu.mem_rdata_latched[28]_new_inv_
.sym 67501 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 67502 soc.cpu.is_slli_srli_srai
.sym 67569 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[17]
.sym 67570 $abc$61060$new_n4663_
.sym 67571 soc.cpu.cpu_state[2]
.sym 67572 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[17]_new_inv_
.sym 67575 soc.cpu.is_lui_auipc_jal
.sym 67576 soc.cpu.cpuregs_rs1[9]
.sym 67577 soc.cpu.reg_pc[9]
.sym 67578 soc.cpu.instr_lui
.sym 67581 soc.cpu.is_lui_auipc_jal
.sym 67582 soc.cpu.cpuregs_rs1[1]
.sym 67583 soc.cpu.reg_pc[1]
.sym 67584 soc.cpu.instr_lui
.sym 67587 soc.cpu.is_lui_auipc_jal
.sym 67588 soc.cpu.cpuregs_rs1[17]
.sym 67589 soc.cpu.reg_pc[17]
.sym 67590 soc.cpu.instr_lui
.sym 67593 soc.cpu.is_lui_auipc_jal
.sym 67594 soc.cpu.cpuregs_rs1[7]
.sym 67595 soc.cpu.reg_pc[7]
.sym 67596 soc.cpu.instr_lui
.sym 67599 soc.cpu.is_lui_auipc_jal
.sym 67600 soc.cpu.cpuregs_rs1[2]
.sym 67601 soc.cpu.reg_pc[2]
.sym 67602 soc.cpu.instr_lui
.sym 67605 soc.cpu.mem_rdata[28]
.sym 67606 $false
.sym 67607 $false
.sym 67608 $false
.sym 67611 soc.cpu.mem_rdata[26]
.sym 67612 $false
.sym 67613 $false
.sym 67614 $false
.sym 67615 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424
.sym 67616 clk_16mhz$2$2
.sym 67617 $false
.sym 67618 $abc$61060$new_n6983_
.sym 67619 $abc$61060$new_n4744_
.sym 67620 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[8]_new_inv_
.sym 67621 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 67622 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[10]_new_inv_
.sym 67623 $abc$61060$new_n4758_
.sym 67624 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 67692 soc.cpu.is_lui_auipc_jal
.sym 67693 soc.cpu.cpuregs_rs1[12]
.sym 67694 soc.cpu.reg_pc[12]
.sym 67695 soc.cpu.instr_lui
.sym 67698 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 67699 soc.cpu.mem_rdata_q[19]
.sym 67700 soc.cpu.instr_auipc
.sym 67701 soc.cpu.instr_lui
.sym 67704 soc.cpu.is_lui_auipc_jal
.sym 67705 soc.cpu.cpuregs_rs1[4]
.sym 67706 soc.cpu.reg_pc[4]
.sym 67707 soc.cpu.instr_lui
.sym 67710 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[4]
.sym 67711 $abc$61060$new_n4663_
.sym 67712 soc.cpu.cpu_state[2]
.sym 67713 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[4]_new_inv_
.sym 67716 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[12]
.sym 67717 $abc$61060$new_n4663_
.sym 67718 soc.cpu.cpu_state[2]
.sym 67719 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[12]_new_inv_
.sym 67722 $false
.sym 67723 $abc$61060$new_n4837_
.sym 67724 soc.cpu.reg_op1[23]
.sym 67725 $abc$61060$new_n4670_
.sym 67728 $false
.sym 67729 $abc$61060$new_n4781_
.sym 67730 soc.cpu.reg_op1[4]
.sym 67731 $abc$61060$new_n4670_
.sym 67734 $false
.sym 67735 $abc$61060$new_n4730_
.sym 67736 soc.cpu.reg_op1[12]
.sym 67737 $abc$61060$new_n4670_
.sym 67738 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 67739 clk_16mhz$2$2
.sym 67740 $false
.sym 67741 $abc$61060$new_n4704_
.sym 67742 $abc$61060$new_n4815_
.sym 67743 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25304[0]_new_
.sym 67744 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[6]_new_inv_
.sym 67745 $abc$61060$new_n4770_
.sym 67746 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25307_new_inv_
.sym 67747 $abc$61060$new_n4722_
.sym 67748 soc.cpu.decoded_imm[0]
.sym 67777 $false
.sym 67814 $auto$alumacc.cc:474:replace_alu$7270.C[1]
.sym 67816 soc.cpu.reg_pc[0]
.sym 67817 soc.cpu.decoded_imm[0]
.sym 67820 $auto$alumacc.cc:474:replace_alu$7270.C[2]
.sym 67821 $false
.sym 67822 soc.cpu.reg_pc[1]
.sym 67823 soc.cpu.decoded_imm[1]
.sym 67824 $auto$alumacc.cc:474:replace_alu$7270.C[1]
.sym 67826 $auto$alumacc.cc:474:replace_alu$7270.C[3]
.sym 67827 $false
.sym 67828 soc.cpu.reg_pc[2]
.sym 67829 soc.cpu.decoded_imm[2]
.sym 67830 $auto$alumacc.cc:474:replace_alu$7270.C[2]
.sym 67832 $auto$alumacc.cc:474:replace_alu$7270.C[4]
.sym 67833 $false
.sym 67834 soc.cpu.reg_pc[3]
.sym 67835 soc.cpu.decoded_imm[3]
.sym 67836 $auto$alumacc.cc:474:replace_alu$7270.C[3]
.sym 67838 $auto$alumacc.cc:474:replace_alu$7270.C[5]
.sym 67839 $false
.sym 67840 soc.cpu.reg_pc[4]
.sym 67841 soc.cpu.decoded_imm[4]
.sym 67842 $auto$alumacc.cc:474:replace_alu$7270.C[4]
.sym 67844 $auto$alumacc.cc:474:replace_alu$7270.C[6]
.sym 67845 $false
.sym 67846 soc.cpu.reg_pc[5]
.sym 67847 soc.cpu.decoded_imm[5]
.sym 67848 $auto$alumacc.cc:474:replace_alu$7270.C[5]
.sym 67850 $auto$alumacc.cc:474:replace_alu$7270.C[7]
.sym 67851 $false
.sym 67852 soc.cpu.reg_pc[6]
.sym 67853 soc.cpu.decoded_imm[6]
.sym 67854 $auto$alumacc.cc:474:replace_alu$7270.C[6]
.sym 67856 $auto$alumacc.cc:474:replace_alu$7270.C[8]
.sym 67857 $false
.sym 67858 soc.cpu.reg_pc[7]
.sym 67859 soc.cpu.decoded_imm[7]
.sym 67860 $auto$alumacc.cc:474:replace_alu$7270.C[7]
.sym 67864 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[11]_new_inv_
.sym 67865 $abc$61060$new_n4724_
.sym 67866 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[14]_new_inv_
.sym 67867 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[13]_new_inv_
.sym 67868 $abc$61060$new_n4718_
.sym 67869 $abc$61060$new_n4736_
.sym 67870 soc.cpu.decoded_rd[4]
.sym 67871 soc.cpu.decoded_imm_uj[5]
.sym 67900 $auto$alumacc.cc:474:replace_alu$7270.C[8]
.sym 67937 $auto$alumacc.cc:474:replace_alu$7270.C[9]
.sym 67938 $false
.sym 67939 soc.cpu.reg_pc[8]
.sym 67940 soc.cpu.decoded_imm[8]
.sym 67941 $auto$alumacc.cc:474:replace_alu$7270.C[8]
.sym 67943 $auto$alumacc.cc:474:replace_alu$7270.C[10]
.sym 67944 $false
.sym 67945 soc.cpu.reg_pc[9]
.sym 67946 soc.cpu.decoded_imm[9]
.sym 67947 $auto$alumacc.cc:474:replace_alu$7270.C[9]
.sym 67949 $auto$alumacc.cc:474:replace_alu$7270.C[11]
.sym 67950 $false
.sym 67951 soc.cpu.reg_pc[10]
.sym 67952 soc.cpu.decoded_imm[10]
.sym 67953 $auto$alumacc.cc:474:replace_alu$7270.C[10]
.sym 67955 $auto$alumacc.cc:474:replace_alu$7270.C[12]
.sym 67956 $false
.sym 67957 soc.cpu.reg_pc[11]
.sym 67958 soc.cpu.decoded_imm[11]
.sym 67959 $auto$alumacc.cc:474:replace_alu$7270.C[11]
.sym 67961 $auto$alumacc.cc:474:replace_alu$7270.C[13]
.sym 67962 $false
.sym 67963 soc.cpu.reg_pc[12]
.sym 67964 soc.cpu.decoded_imm[12]
.sym 67965 $auto$alumacc.cc:474:replace_alu$7270.C[12]
.sym 67967 $auto$alumacc.cc:474:replace_alu$7270.C[14]
.sym 67968 $false
.sym 67969 soc.cpu.reg_pc[13]
.sym 67970 soc.cpu.decoded_imm[13]
.sym 67971 $auto$alumacc.cc:474:replace_alu$7270.C[13]
.sym 67973 $auto$alumacc.cc:474:replace_alu$7270.C[15]
.sym 67974 $false
.sym 67975 soc.cpu.reg_pc[14]
.sym 67976 soc.cpu.decoded_imm[14]
.sym 67977 $auto$alumacc.cc:474:replace_alu$7270.C[14]
.sym 67979 $auto$alumacc.cc:474:replace_alu$7270.C[16]
.sym 67980 $false
.sym 67981 soc.cpu.reg_pc[15]
.sym 67982 soc.cpu.decoded_imm[15]
.sym 67983 $auto$alumacc.cc:474:replace_alu$7270.C[15]
.sym 67987 $abc$61060$new_n4672_
.sym 67988 $abc$61060$new_n4678_
.sym 67989 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[20]_new_inv_
.sym 67990 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[21]_new_inv_
.sym 67991 soc.cpu.reg_op1[11]
.sym 67992 soc.cpu.reg_op1[21]
.sym 67993 soc.cpu.reg_op1[22]
.sym 67994 soc.cpu.reg_op1[20]
.sym 68023 $auto$alumacc.cc:474:replace_alu$7270.C[16]
.sym 68060 $auto$alumacc.cc:474:replace_alu$7270.C[17]
.sym 68061 $false
.sym 68062 soc.cpu.reg_pc[16]
.sym 68063 soc.cpu.decoded_imm[16]
.sym 68064 $auto$alumacc.cc:474:replace_alu$7270.C[16]
.sym 68066 $auto$alumacc.cc:474:replace_alu$7270.C[18]
.sym 68067 $false
.sym 68068 soc.cpu.reg_pc[17]
.sym 68069 soc.cpu.decoded_imm[17]
.sym 68070 $auto$alumacc.cc:474:replace_alu$7270.C[17]
.sym 68072 $auto$alumacc.cc:474:replace_alu$7270.C[19]
.sym 68073 $false
.sym 68074 soc.cpu.reg_pc[18]
.sym 68075 soc.cpu.decoded_imm[18]
.sym 68076 $auto$alumacc.cc:474:replace_alu$7270.C[18]
.sym 68078 $auto$alumacc.cc:474:replace_alu$7270.C[20]
.sym 68079 $false
.sym 68080 soc.cpu.reg_pc[19]
.sym 68081 soc.cpu.decoded_imm[19]
.sym 68082 $auto$alumacc.cc:474:replace_alu$7270.C[19]
.sym 68084 $auto$alumacc.cc:474:replace_alu$7270.C[21]
.sym 68085 $false
.sym 68086 soc.cpu.reg_pc[20]
.sym 68087 soc.cpu.decoded_imm[20]
.sym 68088 $auto$alumacc.cc:474:replace_alu$7270.C[20]
.sym 68090 $auto$alumacc.cc:474:replace_alu$7270.C[22]
.sym 68091 $false
.sym 68092 soc.cpu.reg_pc[21]
.sym 68093 soc.cpu.decoded_imm[21]
.sym 68094 $auto$alumacc.cc:474:replace_alu$7270.C[21]
.sym 68096 $auto$alumacc.cc:474:replace_alu$7270.C[23]
.sym 68097 $false
.sym 68098 soc.cpu.reg_pc[22]
.sym 68099 soc.cpu.decoded_imm[22]
.sym 68100 $auto$alumacc.cc:474:replace_alu$7270.C[22]
.sym 68102 $auto$alumacc.cc:474:replace_alu$7270.C[24]
.sym 68103 $false
.sym 68104 soc.cpu.reg_pc[23]
.sym 68105 soc.cpu.decoded_imm[23]
.sym 68106 $auto$alumacc.cc:474:replace_alu$7270.C[23]
.sym 68110 $abc$61060$new_n4860_
.sym 68111 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[25]_new_inv_
.sym 68112 $abc$61060$new_n4856_
.sym 68113 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[31]_new_inv_
.sym 68114 $abc$61060$new_n4829_
.sym 68115 soc.cpu.decoded_imm_uj[10]
.sym 68116 soc.cpu.decoded_imm_uj[9]
.sym 68117 soc.cpu.decoded_imm_uj[7]
.sym 68146 $auto$alumacc.cc:474:replace_alu$7270.C[24]
.sym 68183 $auto$alumacc.cc:474:replace_alu$7270.C[25]
.sym 68184 $false
.sym 68185 soc.cpu.reg_pc[24]
.sym 68186 soc.cpu.decoded_imm[24]
.sym 68187 $auto$alumacc.cc:474:replace_alu$7270.C[24]
.sym 68189 $auto$alumacc.cc:474:replace_alu$7270.C[26]
.sym 68190 $false
.sym 68191 soc.cpu.reg_pc[25]
.sym 68192 soc.cpu.decoded_imm[25]
.sym 68193 $auto$alumacc.cc:474:replace_alu$7270.C[25]
.sym 68195 $auto$alumacc.cc:474:replace_alu$7270.C[27]
.sym 68196 $false
.sym 68197 soc.cpu.reg_pc[26]
.sym 68198 soc.cpu.decoded_imm[26]
.sym 68199 $auto$alumacc.cc:474:replace_alu$7270.C[26]
.sym 68201 $auto$alumacc.cc:474:replace_alu$7270.C[28]
.sym 68202 $false
.sym 68203 soc.cpu.reg_pc[27]
.sym 68204 soc.cpu.decoded_imm[27]
.sym 68205 $auto$alumacc.cc:474:replace_alu$7270.C[27]
.sym 68207 $auto$alumacc.cc:474:replace_alu$7270.C[29]
.sym 68208 $false
.sym 68209 soc.cpu.reg_pc[28]
.sym 68210 soc.cpu.decoded_imm[28]
.sym 68211 $auto$alumacc.cc:474:replace_alu$7270.C[28]
.sym 68213 $auto$alumacc.cc:474:replace_alu$7270.C[30]
.sym 68214 $false
.sym 68215 soc.cpu.reg_pc[29]
.sym 68216 soc.cpu.decoded_imm[29]
.sym 68217 $auto$alumacc.cc:474:replace_alu$7270.C[29]
.sym 68219 $auto$alumacc.cc:474:replace_alu$7270.C[31]
.sym 68220 $false
.sym 68221 soc.cpu.reg_pc[30]
.sym 68222 soc.cpu.decoded_imm[30]
.sym 68223 $auto$alumacc.cc:474:replace_alu$7270.C[30]
.sym 68226 $false
.sym 68227 soc.cpu.reg_pc[31]
.sym 68228 soc.cpu.decoded_imm[31]
.sym 68229 $auto$alumacc.cc:474:replace_alu$7270.C[31]
.sym 68233 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 68234 $abc$61060$new_n4756_
.sym 68235 $abc$61060$new_n5604_
.sym 68236 soc.cpu.decoded_rd[2]
.sym 68237 soc.cpu.decoded_imm_uj[13]
.sym 68238 soc.cpu.decoded_rd[1]
.sym 68239 soc.cpu.decoded_imm_uj[8]
.sym 68240 soc.cpu.decoded_rd[3]
.sym 68307 $false
.sym 68308 $false
.sym 68309 soc.cpu.mem_rdata_q[31]
.sym 68310 $abc$61060$techmap\soc.cpu.$procmux$4589_CMP_new_inv_
.sym 68313 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 68314 soc.cpu.mem_rdata_q[28]
.sym 68315 soc.cpu.instr_auipc
.sym 68316 soc.cpu.instr_lui
.sym 68319 soc.cpu.mem_rdata_q[31]
.sym 68320 $abc$61060$new_n4076_
.sym 68321 soc.cpu.instr_auipc
.sym 68322 soc.cpu.instr_lui
.sym 68325 soc.cpu.mem_rdata_q[21]
.sym 68326 $abc$61060$techmap\soc.cpu.$procmux$4589_CMP_new_inv_
.sym 68327 soc.cpu.decoded_imm_uj[1]
.sym 68328 soc.cpu.instr_jal
.sym 68331 $false
.sym 68332 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26128_new_
.sym 68333 soc.cpu.decoded_imm_uj[31]
.sym 68334 soc.cpu.instr_jal
.sym 68337 soc.cpu.mem_rdata_q[28]
.sym 68338 $abc$61060$new_n4076_
.sym 68339 soc.cpu.decoded_imm_uj[8]
.sym 68340 soc.cpu.instr_jal
.sym 68343 $abc$61060$new_n4813_
.sym 68344 soc.cpu.mem_rdata_q[8]
.sym 68345 soc.cpu.is_sb_sh_sw
.sym 68346 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 68349 $abc$61060$new_n4756_
.sym 68350 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 68351 soc.cpu.instr_jal
.sym 68352 soc.cpu.decoded_imm_uj[13]
.sym 68353 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 68354 clk_16mhz$2$2
.sym 68355 $abc$61060$auto$rtlil.cc:1981:NotGate$59804
.sym 68357 $abc$61060$techmap\soc.cpu.$0\decoded_imm_uj[31:0][31]
.sym 68358 $abc$61060$new_n4698_
.sym 68359 $abc$61060$new_n5297_
.sym 68360 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19350[0]_new_inv_
.sym 68362 soc.cpu.instr_auipc
.sym 68430 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 68431 soc.cpu.mem_rdata_q[22]
.sym 68432 soc.cpu.instr_auipc
.sym 68433 soc.cpu.instr_lui
.sym 68442 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 68443 soc.cpu.mem_rdata_q[30]
.sym 68444 soc.cpu.instr_auipc
.sym 68445 soc.cpu.instr_lui
.sym 68460 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 68461 soc.cpu.mem_rdata_q[26]
.sym 68462 soc.cpu.instr_auipc
.sym 68463 soc.cpu.instr_lui
.sym 68466 $abc$61060$new_n4659_
.sym 68467 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 68468 soc.cpu.instr_jal
.sym 68469 soc.cpu.decoded_imm_uj[30]
.sym 68472 $abc$61060$new_n4690_
.sym 68473 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25217[1]_new_
.sym 68474 soc.cpu.instr_jal
.sym 68475 soc.cpu.decoded_imm_uj[26]
.sym 68476 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 68477 clk_16mhz$2$2
.sym 68478 $abc$61060$auto$rtlil.cc:1981:NotGate$59804
.sym 68646 soc.cpu.pcpi_div.start
.sym 68676 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]
.sym 68677 flash_io2_do
.sym 68679 flash_io2_oe
.sym 68707 soc.spimemio.xfer.xfer_ddr_q
.sym 68801 $false
.sym 68802 $false
.sym 68803 $false
.sym 68804 resetn$2
.sym 68807 $false
.sym 68808 soc.spimemio.rd_inc
.sym 68809 soc.cpu.mem_addr[9]
.sym 68810 $abc$61060$auto$wreduce.cc:454:run$7045[9]
.sym 68819 $false
.sym 68820 soc.spimemio.rd_inc
.sym 68821 soc.cpu.mem_addr[11]
.sym 68822 $abc$61060$auto$wreduce.cc:454:run$7045[11]
.sym 68823 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 68824 clk_16mhz$2$2
.sym 68825 $false
.sym 68830 soc.spimemio.rdata[25]
.sym 68832 soc.spimemio.rdata[4]
.sym 68940 soc.spimemio.rd_addr[5]
.sym 68941 soc.cpu.mem_addr[5]
.sym 68942 soc.spimemio.rd_addr[6]
.sym 68943 soc.cpu.mem_addr[6]
.sym 68946 soc.spimemio.xfer.xfer_ddr_q
.sym 68947 soc.spimemio.xfer.fetch
.sym 68948 soc.spimemio.xfer.next_fetch
.sym 68949 soc.spimemio.xfer.last_fetch
.sym 68976 $false
.sym 68977 $false
.sym 68978 soc.spimemio.xfer.xfer_ddr
.sym 68979 soc.spimemio.xfer.fetch
.sym 68982 soc.spimemio.xfer.next_fetch
.sym 68983 $false
.sym 68984 $false
.sym 68985 $false
.sym 68986 $true
.sym 68987 clk_16mhz$2$2
.sym 68988 $abc$61060$auto$rtlil.cc:1981:NotGate$60892
.sym 68989 $abc$61060$techmap\soc.spimemio.$ternary$spimemio.v:168$58_Y_new_inv_
.sym 68990 soc.spimemio.xfer.next_fetch
.sym 68994 flash_io2_do
.sym 68996 soc.spimemio.xfer.ibuffer[1]
.sym 69063 soc.spimemio.rd_addr[13]
.sym 69064 soc.cpu.mem_addr[13]
.sym 69065 soc.cpu.mem_addr[22]
.sym 69066 soc.spimemio.rd_addr[22]
.sym 69069 soc.cpu.mem_addr[10]
.sym 69070 soc.spimemio.rd_addr[10]
.sym 69071 soc.spimemio.rd_addr[20]
.sym 69072 soc.cpu.mem_addr[20]
.sym 69075 soc.spimemio.rd_addr[3]
.sym 69076 soc.cpu.mem_addr[3]
.sym 69077 soc.spimemio.rd_addr[22]
.sym 69078 soc.cpu.mem_addr[22]
.sym 69081 $false
.sym 69082 $abc$61060$new_n8294_
.sym 69083 soc.spimemio.rd_addr[10]
.sym 69084 soc.cpu.mem_addr[10]
.sym 69087 $false
.sym 69088 $false
.sym 69089 $abc$61060$new_n4037_
.sym 69090 $abc$61060$new_n4036_
.sym 69093 $abc$61060$new_n4260_
.sym 69094 $abc$61060$new_n4043_
.sym 69095 soc.cpu.mem_addr[11]
.sym 69096 soc.spimemio.rd_addr[11]
.sym 69099 soc.spimemio.rd_addr[15]
.sym 69100 soc.cpu.mem_addr[15]
.sym 69101 soc.spimemio.rd_addr[12]
.sym 69102 soc.cpu.mem_addr[12]
.sym 69112 $abc$61060$new_n4016_
.sym 69113 $abc$61060$new_n4096_
.sym 69114 $abc$61060$new_n4256_
.sym 69117 $abc$61060$new_n4339_
.sym 69119 soc.spimemio.config_do[2]
.sym 69186 $abc$61060$new_n4034_
.sym 69187 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$21332[2]_new_inv_
.sym 69188 soc.spimemio.rd_addr[14]
.sym 69189 soc.cpu.mem_addr[14]
.sym 69192 $false
.sym 69193 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$21332[2]_new_inv_
.sym 69194 soc.spimemio.rd_addr[21]
.sym 69195 soc.cpu.mem_addr[21]
.sym 69198 $abc$61060$new_n4259_
.sym 69199 $abc$61060$new_n4258_
.sym 69200 soc.spimemio.rd_addr[14]
.sym 69201 soc.cpu.mem_addr[14]
.sym 69204 $false
.sym 69205 $abc$61060$new_n4030_
.sym 69206 soc.cpu.mem_addr[13]
.sym 69207 soc.spimemio.rd_addr[13]
.sym 69210 $abc$61060$new_n4040_
.sym 69211 $abc$61060$new_n4038_
.sym 69212 $abc$61060$new_n4035_
.sym 69213 $abc$61060$new_n4032_
.sym 69216 soc.spimemio.rd_addr[18]
.sym 69217 soc.cpu.mem_addr[18]
.sym 69218 soc.cpu.mem_addr[16]
.sym 69219 soc.spimemio.rd_addr[16]
.sym 69222 $false
.sym 69223 $abc$61060$new_n4029_
.sym 69224 $abc$61060$new_n8296_
.sym 69225 $abc$61060$new_n8295_
.sym 69228 soc.cpu.mem_addr[12]
.sym 69229 soc.spimemio.rd_addr[12]
.sym 69230 soc.spimemio.rd_addr[16]
.sym 69231 soc.cpu.mem_addr[16]
.sym 69235 $abc$61060$new_n4993_
.sym 69236 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20883_Y[0]_new_inv_
.sym 69238 $abc$61060$techmap\soc.spimemio.$logic_and$spimemio.v:282$80_Y_new_
.sym 69240 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20883_Y[4]_new_inv_
.sym 69241 soc.spimemio.din_data[0]
.sym 69242 soc.spimemio.din_data[4]
.sym 69321 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21104_Y[2]_new_
.sym 69322 $abc$61060$techmap\soc.spimemio.$logic_and$spimemio.v:282$80_Y_new_
.sym 69323 soc.cpu.mem_addr[18]
.sym 69324 soc.spimemio.din_data[2]
.sym 69327 $false
.sym 69328 $false
.sym 69329 soc.spimemio.xfer_resetn
.sym 69330 $abc$61060$techmap\soc.spimemio.xfer.$ternary$spimemio.v:443$93_Y_new_inv_
.sym 69333 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21104_Y[2]_new_
.sym 69334 $abc$61060$techmap\soc.spimemio.$logic_and$spimemio.v:282$80_Y_new_
.sym 69335 soc.cpu.mem_addr[17]
.sym 69336 soc.spimemio.din_data[1]
.sym 69339 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20883_Y[1]_new_inv_
.sym 69340 $abc$61060$new_n5010_
.sym 69341 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21101_Y[0]_new_
.sym 69342 soc.spimemio.config_dummy[1]
.sym 69345 $abc$61060$new_n5003_
.sym 69346 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20883_Y[2]_new_inv_
.sym 69347 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_
.sym 69348 soc.cpu.mem_addr[2]
.sym 69351 $abc$61060$new_n5008_
.sym 69352 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31645[0]_new_
.sym 69353 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_
.sym 69354 soc.cpu.mem_addr[1]
.sym 69355 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46960
.sym 69356 clk_16mhz$2$2
.sym 69357 $false
.sym 69358 $abc$61060$new_n5013_
.sym 69359 $abc$61060$new_n4998_
.sym 69360 $abc$61060$new_n4990_
.sym 69361 $abc$61060$new_n4982_
.sym 69362 $abc$61060$new_n5001_
.sym 69363 soc.spimemio.din_data[6]
.sym 69364 soc.spimemio.din_data[5]
.sym 69365 soc.spimemio.din_data[3]
.sym 69432 $abc$61060$new_n4971_
.sym 69433 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31635[0]_new_
.sym 69434 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21103_Y[1]_new_
.sym 69435 soc.cpu.mem_addr[15]
.sym 69438 $false
.sym 69439 $false
.sym 69440 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21104_Y[2]_new_
.sym 69441 $abc$61060$techmap\soc.spimemio.$logic_and$spimemio.v:282$80_Y_new_
.sym 69444 soc.cpu.mem_addr[5]
.sym 69445 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_
.sym 69446 soc.cpu.mem_addr[21]
.sym 69447 $abc$61060$new_n4986_
.sym 69450 soc.cpu.mem_addr[6]
.sym 69451 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_
.sym 69452 soc.cpu.mem_addr[14]
.sym 69453 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21103_Y[1]_new_
.sym 69456 $false
.sym 69457 $false
.sym 69458 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31635[0]_new_
.sym 69459 soc.spimemio.config_cont
.sym 69462 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21104_Y[2]_new_
.sym 69463 $abc$61060$techmap\soc.spimemio.$logic_and$spimemio.v:282$80_Y_new_
.sym 69464 soc.cpu.mem_addr[23]
.sym 69465 soc.spimemio.din_data[7]
.sym 69468 soc.spimemio.config_dummy[3]
.sym 69469 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21101_Y[0]_new_
.sym 69470 $abc$61060$new_n4986_
.sym 69471 soc.cpu.mem_addr[19]
.sym 69474 $abc$61060$new_n4955_
.sym 69475 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20883_Y[7]_new_inv_
.sym 69476 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_
.sym 69477 soc.cpu.mem_addr[7]
.sym 69478 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46960
.sym 69479 clk_16mhz$2$2
.sym 69480 $false
.sym 69481 $abc$61060$new_n5014_
.sym 69482 $abc$61060$new_n4995_
.sym 69483 $abc$61060$new_n4957_
.sym 69484 $abc$61060$new_n4996_
.sym 69485 $abc$61060$new_n4971_
.sym 69486 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31635[0]_new_
.sym 69487 $abc$61060$new_n4987_
.sym 69488 soc.simpleuart.cfg_divider[4]
.sym 69555 $false
.sym 69556 $abc$61060$techmap\soc.spimemio.$procmux$6250_Y
.sym 69557 soc.spimemio.config_qspi
.sym 69558 soc.spimemio.config_ddr
.sym 69561 $false
.sym 69562 $false
.sym 69563 soc.spimemio.jump
.sym 69564 soc.spimemio.config_cont
.sym 69567 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20884_Y[1]_new_
.sym 69568 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17524[2]_new_
.sym 69569 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21103_Y[1]_new_
.sym 69570 soc.cpu.mem_addr[9]
.sym 69573 soc.spimemio.state[3]
.sym 69574 soc.spimemio.state[2]
.sym 69575 soc.spimemio.state[0]
.sym 69576 soc.spimemio.state[1]
.sym 69579 $abc$61060$new_n4986_
.sym 69580 $abc$61060$new_n5955_
.sym 69581 soc.spimemio.config_ddr
.sym 69582 soc.spimemio.din_ddr
.sym 69585 $false
.sym 69586 $false
.sym 69587 soc.spimemio.jump
.sym 69588 $abc$61060$techmap\soc.spimemio.$procmux$6178_Y_new_inv_
.sym 69591 $abc$61060$new_n4986_
.sym 69592 $abc$61060$new_n5955_
.sym 69593 soc.spimemio.config_qspi
.sym 69594 soc.spimemio.din_qspi
.sym 69597 $abc$61060$new_n4957_
.sym 69598 $abc$61060$new_n5022_
.sym 69599 $abc$61060$new_n4986_
.sym 69600 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6993_new_
.sym 69601 $true
.sym 69602 clk_16mhz$2$2
.sym 69603 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$45835[0]
.sym 69604 $abc$61060$new_n3984_
.sym 69609 flash_io2_oe
.sym 69610 soc.cpu.mem_rdata[25]
.sym 69611 soc.spimemio.config_oe[2]
.sym 69678 soc.spimemio.state[3]
.sym 69679 soc.spimemio.state[2]
.sym 69680 soc.spimemio.state[1]
.sym 69681 soc.spimemio.state[0]
.sym 69684 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20884_Y[2]_new_
.sym 69685 $abc$61060$auto$simplemap.cc:168:logic_reduce$21006_new_inv_
.sym 69686 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21103_Y[1]_new_
.sym 69687 soc.cpu.mem_addr[10]
.sym 69690 $false
.sym 69691 soc.spimemio.config_ddr
.sym 69692 soc.spimemio.config_qspi
.sym 69693 $abc$61060$techmap\soc.spimemio.$procmux$6250_Y
.sym 69696 $false
.sym 69697 soc.spimemio.state[1]
.sym 69698 $abc$61060$new_n4973_
.sym 69699 soc.spimemio.state[0]
.sym 69702 $false
.sym 69703 $false
.sym 69704 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17524[2]_new_
.sym 69705 soc.spimemio.state[1]
.sym 69708 $false
.sym 69709 soc.spimemio.state[3]
.sym 69710 soc.spimemio.state[2]
.sym 69711 soc.spimemio.state[0]
.sym 69714 $abc$61060$new_n5004_
.sym 69715 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$46893[0]_new_inv_
.sym 69716 $abc$61060$new_n4957_
.sym 69717 soc.spimemio.config_dummy[2]
.sym 69720 soc.cpu.mem_wdata[8]
.sym 69721 $false
.sym 69722 $false
.sym 69723 $false
.sym 69724 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44799
.sym 69725 clk_16mhz$2$2
.sym 69726 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 69729 $abc$61060$new_n4057_
.sym 69730 $abc$61060$new_n4085_
.sym 69731 soc.spimemio.config_dummy[0]
.sym 69732 soc.spimemio.config_dummy[1]
.sym 69734 soc.spimemio.config_qspi
.sym 69801 $false
.sym 69802 resetn$2
.sym 69803 soc.cpu.mem_wstrb[2]
.sym 69804 $abc$61060$new_n3984_
.sym 69825 soc.cpu.mem_wdata[19]
.sym 69826 $false
.sym 69827 $false
.sym 69828 $false
.sym 69843 soc.cpu.mem_wdata[20]
.sym 69844 $false
.sym 69845 $false
.sym 69846 $false
.sym 69847 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45761
.sym 69848 clk_16mhz$2$2
.sym 69849 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 69850 $abc$61060$new_n4009_
.sym 69852 soc.memory.wen[1]
.sym 69854 soc.cpu.mem_rdata[26]
.sym 69855 soc.spimemio.rdata[26]
.sym 69936 $false
.sym 69937 $false
.sym 69938 soc.cpu.mem_wstrb[2]
.sym 69939 $abc$61060$techmap\soc.$0\ram_ready[0:0]
.sym 69948 $abc$61060$new_n4282_
.sym 69949 $abc$61060$new_n4255_
.sym 69950 $abc$61060$new_n4009_
.sym 69951 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[12]_new_
.sym 69966 soc.spimemio.xfer.ibuffer[4]
.sym 69967 $false
.sym 69968 $false
.sym 69969 $false
.sym 69970 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 69971 clk_16mhz$2$2
.sym 69972 $false
.sym 69973 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[16]_new_
.sym 69975 $abc$61060$new_n4087_
.sym 69977 $abc$61060$techmap\soc.cpu.$procmux$5152_Y[0]_new_inv_
.sym 69978 $abc$61060$soc.cpu.mem_rdata[10]_new_inv_
.sym 69979 soc.cpu.mem_wstrb[0]
.sym 69980 soc.cpu.mem_wstrb[1]
.sym 70053 $false
.sym 70054 $false
.sym 70055 soc.cpu.mem_valid
.sym 70056 $abc$61060$techmap\soc.$logic_not$picosoc.v:189$1196_Y_new_
.sym 70059 $abc$61060$new_n4044_
.sym 70060 soc.cpu.mem_valid
.sym 70061 $abc$61060$new_n3983_
.sym 70062 $abc$61060$new_n4009_
.sym 70065 $false
.sym 70066 resetn$2
.sym 70067 soc.cpu.mem_wstrb[3]
.sym 70068 $abc$61060$new_n5287_
.sym 70071 $false
.sym 70072 $false
.sym 70073 $abc$61060$soc.cpu.mem_la_write_new_
.sym 70074 soc.cpu.mem_la_read
.sym 70077 $false
.sym 70078 $false
.sym 70079 $abc$61060$new_n3983_
.sym 70080 $abc$61060$new_n4009_
.sym 70083 $abc$61060$new_n4870_
.sym 70084 $abc$61060$techmap\soc.cpu.$and$picorv32.v:559$2086_Y[3]_new_
.sym 70085 soc.cpu.mem_wstrb[3]
.sym 70086 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$35556[0]_new_inv_
.sym 70089 $abc$61060$new_n4870_
.sym 70090 $abc$61060$techmap\soc.cpu.$and$picorv32.v:559$2086_Y[2]_new_
.sym 70091 soc.cpu.mem_wstrb[2]
.sym 70092 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$35556[0]_new_inv_
.sym 70093 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$33418
.sym 70094 clk_16mhz$2$2
.sym 70095 $false
.sym 70096 $abc$61060$techmap\soc.cpu.$and$picorv32.v:559$2086_Y[1]_new_
.sym 70097 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 70098 $abc$61060$new_n5573_
.sym 70099 $abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 70100 soc.cpu.mem_wdata[16]
.sym 70101 soc.cpu.mem_wdata[23]
.sym 70102 soc.cpu.mem_wdata[25]
.sym 70170 $abc$61060$soc.cpu.mem_la_write_new_
.sym 70171 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 70172 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_
.sym 70173 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12042_new_
.sym 70176 $abc$61060$new_n8132_
.sym 70177 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 70178 soc.spimemio.rdata[28]
.sym 70179 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[28]_new_
.sym 70182 $false
.sym 70183 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 70184 soc.cpu.reg_op2[1]
.sym 70185 soc.cpu.reg_op2[9]
.sym 70194 $false
.sym 70195 $false
.sym 70196 $abc$61060$techmap\soc.$logic_and$picosoc.v:189$1197_Y
.sym 70197 $abc$61060$new_n4044_
.sym 70200 $false
.sym 70201 $false
.sym 70202 $abc$61060$soc.cpu.mem_la_write_new_
.sym 70203 $abc$61060$soc.cpu.mem_la_wstrb[2]_new_inv_
.sym 70206 soc.cpu.mem_wdata[30]
.sym 70207 $false
.sym 70208 $false
.sym 70209 $false
.sym 70212 soc.cpu.mem_wdata[28]
.sym 70213 $false
.sym 70214 $false
.sym 70215 $false
.sym 70216 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$57192
.sym 70217 clk_16mhz$2$2
.sym 70218 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 70219 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:359$1990_Y_new_
.sym 70220 $abc$61060$soc.cpu.mem_la_write_new_
.sym 70221 $abc$61060$new_n4873_
.sym 70222 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$36164[0]_new_inv_
.sym 70223 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$36180
.sym 70224 $abc$61060$auto$simplemap.cc:168:logic_reduce$19725_new_inv_
.sym 70225 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:359$1993_Y_new_inv_
.sym 70226 soc.cpu.mem_valid
.sym 70293 $false
.sym 70294 $false
.sym 70295 soc.cpu.mem_state[0]
.sym 70296 soc.cpu.mem_state[1]
.sym 70299 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[5]_new_inv_
.sym 70300 soc.cpu.mem_xfer
.sym 70301 soc.cpu.mem_la_read
.sym 70302 $abc$61060$auto$wreduce.cc:454:run$7015[1]_new_
.sym 70305 soc.cpu.mem_state[1]
.sym 70306 soc.cpu.mem_do_rinst
.sym 70307 $abc$61060$auto$wreduce.cc:454:run$7015[1]_new_
.sym 70308 soc.cpu.mem_la_read
.sym 70311 soc.cpu.mem_state[0]
.sym 70312 soc.cpu.mem_state[1]
.sym 70313 $abc$61060$techmap\soc.cpu.$procmux$5187_Y_new_
.sym 70314 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$33373[1]_new_inv_
.sym 70317 $false
.sym 70318 soc.cpu.mem_state[0]
.sym 70319 $abc$61060$new_n8185_
.sym 70320 soc.cpu.mem_do_wdata
.sym 70323 $false
.sym 70324 $false
.sym 70325 soc.cpu.trap
.sym 70326 resetn$2
.sym 70329 $false
.sym 70330 $false
.sym 70331 $abc$61060$new_n4873_
.sym 70332 $abc$61060$techmap$techmap\soc.cpu.$procmux$5131.$and$/usr/local/bin/../share/yosys/techmap.v:434$14282_Y[0]_new_
.sym 70335 $abc$61060$new_n8186_
.sym 70336 soc.cpu.mem_xfer
.sym 70337 soc.cpu.mem_state[1]
.sym 70338 soc.cpu.mem_state[0]
.sym 70339 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34896
.sym 70340 clk_16mhz$2$2
.sym 70341 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[1]
.sym 70342 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[1]
.sym 70343 $abc$61060$techmap$techmap\soc.cpu.$procmux$5425.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[2]_new_
.sym 70346 $abc$61060$new_n8132_
.sym 70347 $abc$61060$new_n7189_
.sym 70422 $false
.sym 70423 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$33418
.sym 70424 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[5]_new_inv_
.sym 70425 soc.cpu.mem_xfer
.sym 70440 $false
.sym 70441 $false
.sym 70442 resetn$2
.sym 70443 soc.cpu.trap
.sym 70446 $false
.sym 70447 $false
.sym 70448 soc.cpu.mem_xfer
.sym 70449 soc.cpu.mem_la_read
.sym 70452 $false
.sym 70453 $false
.sym 70454 soc.cpu.mem_do_rinst
.sym 70455 soc.cpu.mem_do_rdata
.sym 70458 soc.cpu.mem_la_read
.sym 70459 $false
.sym 70460 $false
.sym 70461 $false
.sym 70462 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34874
.sym 70463 clk_16mhz$2$2
.sym 70464 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[1]
.sym 70467 $abc$61060$soc.cpu.mem_rdata_word[15]_new_inv_
.sym 70468 $abc$61060$soc.cpu.mem_rdata_word[11]_new_
.sym 70469 $abc$61060$soc.cpu.mem_rdata_word[2]_new_inv_
.sym 70471 $abc$61060$new_n8274_
.sym 70472 soc.cpu.reg_out[4]
.sym 70539 soc.cpu.reg_op1[1]
.sym 70540 soc.cpu.mem_wordsize[1]
.sym 70541 soc.cpu.mem_wordsize[0]
.sym 70542 soc.cpu.reg_op1[0]
.sym 70545 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_
.sym 70546 soc.cpu.mem_rdata[26]
.sym 70547 $abc$61060$soc.cpu.mem_rdata[10]_new_inv_
.sym 70548 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 70551 $false
.sym 70552 $false
.sym 70553 soc.cpu.mem_wordsize[1]
.sym 70554 soc.cpu.mem_wordsize[0]
.sym 70557 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 70558 soc.cpu.reg_op1[1]
.sym 70559 soc.cpu.mem_rdata[28]
.sym 70560 $abc$61060$soc.cpu.mem_rdata[12]_new_inv_
.sym 70563 soc.cpu.mem_wordsize[1]
.sym 70564 soc.cpu.mem_wordsize[0]
.sym 70565 soc.cpu.reg_op1[1]
.sym 70566 soc.cpu.reg_op1[0]
.sym 70569 $false
.sym 70570 $false
.sym 70571 soc.cpu.mem_la_secondword
.sym 70572 $abc$61060$new_n4074_
.sym 70575 $false
.sym 70576 soc.cpu.reg_op1[1]
.sym 70577 soc.cpu.mem_wordsize[0]
.sym 70578 soc.cpu.mem_wordsize[1]
.sym 70581 $false
.sym 70582 $false
.sym 70583 soc.cpu.mem_wordsize[1]
.sym 70584 soc.cpu.mem_wordsize[0]
.sym 70588 $abc$61060$soc.cpu.mem_rdata_word[9]_new_
.sym 70589 $abc$61060$soc.cpu.mem_rdata_word[8]_new_inv_
.sym 70590 soc.cpu.irq_mask[22]
.sym 70591 soc.cpu.irq_mask[13]
.sym 70592 soc.cpu.irq_mask[21]
.sym 70593 soc.cpu.irq_mask[28]
.sym 70594 soc.cpu.irq_mask[6]
.sym 70595 soc.cpu.irq_mask[10]
.sym 70662 $abc$61060$new_n7271_
.sym 70663 $abc$61060$new_n7341_
.sym 70664 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_
.sym 70665 soc.cpu.mem_rdata[30]
.sym 70668 soc.cpu.cpu_state[5]
.sym 70669 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_
.sym 70670 $abc$61060$new_n7271_
.sym 70671 $abc$61060$soc.cpu.mem_rdata_word[8]_new_inv_
.sym 70674 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_
.sym 70675 soc.cpu.mem_rdata[29]
.sym 70676 $abc$61060$soc.cpu.mem_rdata[13]_new_inv_
.sym 70677 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 70680 soc.cpu.cpu_state[5]
.sym 70681 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_
.sym 70682 $abc$61060$soc.cpu.mem_rdata_word[11]_new_
.sym 70683 $abc$61060$new_n7271_
.sym 70686 $false
.sym 70687 $false
.sym 70688 $abc$61060$new_n5573_
.sym 70689 $abc$61060$soc.cpu.mem_rdata[14]_new_inv_
.sym 70692 $false
.sym 70693 $false
.sym 70694 $abc$61060$new_n5573_
.sym 70695 $abc$61060$soc.cpu.mem_rdata[12]_new_inv_
.sym 70698 $abc$61060$new_n7271_
.sym 70699 $abc$61060$new_n7318_
.sym 70700 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_
.sym 70701 soc.cpu.mem_rdata[28]
.sym 70704 $abc$61060$new_n7319_
.sym 70705 soc.cpu.cpu_state[5]
.sym 70706 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_
.sym 70707 $abc$61060$new_n7317_
.sym 70708 $true
.sym 70709 clk_16mhz$2$2
.sym 70710 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 70711 $abc$61060$new_n7218_
.sym 70712 $abc$61060$new_n7224_
.sym 70713 soc.cpu.irq_pending[5]
.sym 70714 soc.cpu.irq_pending[10]
.sym 70715 soc.cpu.irq_pending[18]
.sym 70716 soc.cpu.irq_pending[3]
.sym 70717 soc.cpu.irq_pending[11]
.sym 70718 soc.cpu.irq_pending[12]
.sym 70785 soc.cpu.cpuregs_rs1[17]
.sym 70786 $false
.sym 70787 $false
.sym 70788 $false
.sym 70791 soc.cpu.cpuregs_rs1[27]
.sym 70792 $false
.sym 70793 $false
.sym 70794 $false
.sym 70797 soc.cpu.cpuregs_rs1[4]
.sym 70798 $false
.sym 70799 $false
.sym 70800 $false
.sym 70803 soc.cpu.cpuregs_rs1[18]
.sym 70804 $false
.sym 70805 $false
.sym 70806 $false
.sym 70809 soc.cpu.cpuregs_rs1[31]
.sym 70810 $false
.sym 70811 $false
.sym 70812 $false
.sym 70815 soc.cpu.cpuregs_rs1[16]
.sym 70816 $false
.sym 70817 $false
.sym 70818 $false
.sym 70821 soc.cpu.cpuregs_rs1[5]
.sym 70822 $false
.sym 70823 $false
.sym 70824 $false
.sym 70827 soc.cpu.cpuregs_rs1[12]
.sym 70828 $false
.sym 70829 $false
.sym 70830 $false
.sym 70831 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287
.sym 70832 clk_16mhz$2$2
.sym 70833 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 70834 $abc$61060$new_n7212_
.sym 70835 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[11]_new_
.sym 70836 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[24]_new_
.sym 70837 soc.cpu.reg_out[1]
.sym 70838 soc.cpu.reg_out[17]
.sym 70839 soc.cpu.reg_out[24]
.sym 70840 soc.cpu.reg_out[6]
.sym 70841 soc.cpu.reg_out[3]
.sym 70908 $false
.sym 70909 $false
.sym 70910 soc.cpu.irq_pending[15]
.sym 70911 soc.cpu.irq_mask[15]
.sym 70914 soc.cpu.irq_pending[11]
.sym 70915 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 70916 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[11]
.sym 70917 soc.cpu.cpu_state[3]
.sym 70920 $false
.sym 70921 $false
.sym 70922 soc.cpu.irq_pending[18]
.sym 70923 soc.cpu.irq_mask[18]
.sym 70926 soc.cpu.irq_pending[11]
.sym 70927 soc.cpu.irq_pending[10]
.sym 70928 soc.cpu.irq_pending[9]
.sym 70929 soc.cpu.irq_pending[8]
.sym 70932 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[11]_new_inv_
.sym 70933 $abc$61060$new_n7308_
.sym 70934 soc.cpu.cpu_state[2]
.sym 70935 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[11]_new_inv_
.sym 70938 $abc$61060$new_n7272_
.sym 70939 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[8]_new_
.sym 70940 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 70941 soc.cpu.irq_pending[8]
.sym 70944 $abc$61060$new_n7342_
.sym 70945 soc.cpu.cpu_state[5]
.sym 70946 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$and$/usr/local/bin/../share/yosys/techmap.v:434$13617_Y[23]_new_
.sym 70947 $abc$61060$new_n7340_
.sym 70950 $abc$61060$new_n5068_
.sym 70951 soc.cpu.irq_mask[0]
.sym 70952 $abc$61060$new_n5832_
.sym 70953 soc.cpu.irq_pending[0]
.sym 70954 $true
.sym 70955 clk_16mhz$2$2
.sym 70956 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 70957 $abc$61060$new_n7432_
.sym 70958 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[18]_new_
.sym 70959 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[22]_new_
.sym 70960 $abc$61060$new_n7474_
.sym 70961 soc.cpu.reg_out[2]
.sym 70962 soc.cpu.reg_out[18]
.sym 70963 soc.cpu.reg_out[22]
.sym 70964 soc.cpu.reg_out[27]
.sym 71031 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10591[3]_new_inv_
.sym 71032 $abc$61060$techmap\soc.cpu.$procmux$4245_Y_new_
.sym 71033 soc.cpu.irq_active
.sym 71034 soc.cpu.irq_mask[1]
.sym 71037 $abc$61060$new_n4201_
.sym 71038 $abc$61060$new_n4200_
.sym 71039 soc.cpu.irq_pending[0]
.sym 71040 soc.cpu.irq_mask[0]
.sym 71043 soc.cpu.irq_pending[5]
.sym 71044 soc.cpu.irq_mask[5]
.sym 71045 soc.cpu.irq_pending[6]
.sym 71046 soc.cpu.irq_mask[6]
.sym 71049 soc.cpu.cpu_state[2]
.sym 71050 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[8]_new_inv_
.sym 71051 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[8]
.sym 71052 soc.cpu.cpu_state[3]
.sym 71055 soc.cpu.irq_pending[24]
.sym 71056 soc.cpu.irq_mask[24]
.sym 71057 soc.cpu.irq_pending[27]
.sym 71058 soc.cpu.irq_mask[27]
.sym 71061 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10591[3]_new_inv_
.sym 71062 soc.cpu.irq_mask[1]
.sym 71063 soc.cpu.irq_active
.sym 71064 $abc$61060$techmap\soc.cpu.$procmux$4245_Y_new_
.sym 71067 soc.cpu.irq_pending[6]
.sym 71068 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 71069 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[6]
.sym 71070 soc.cpu.cpu_state[3]
.sym 71073 $false
.sym 71074 $false
.sym 71075 soc.cpu.irq_mask[27]
.sym 71076 soc.cpu.irq_pending[27]
.sym 71077 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562
.sym 71078 clk_16mhz$2$2
.sym 71079 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 71080 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[20]_new_
.sym 71081 $abc$61060$new_n7454_
.sym 71082 $abc$61060$new_n7455_
.sym 71083 $abc$61060$new_n7421_
.sym 71084 $abc$61060$new_n7475_
.sym 71085 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[21]_new_
.sym 71086 soc.cpu.reg_out[20]
.sym 71087 soc.cpu.reg_out[21]
.sym 71154 soc.cpu.cpu_state[5]
.sym 71155 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 71156 $abc$61060$new_n7364_
.sym 71157 soc.cpu.mem_rdata[29]
.sym 71160 soc.cpu.cpu_state[5]
.sym 71161 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 71162 $abc$61060$new_n7364_
.sym 71163 soc.cpu.mem_rdata[30]
.sym 71166 soc.cpu.irq_pending[0]
.sym 71167 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 71168 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[0]
.sym 71169 soc.cpu.cpu_state[3]
.sym 71172 soc.cpu.irq_pending[27]
.sym 71173 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 71174 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[27]
.sym 71175 soc.cpu.cpu_state[3]
.sym 71178 soc.cpu.irq_pending[7]
.sym 71179 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 71180 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[7]
.sym 71181 soc.cpu.cpu_state[3]
.sym 71184 $abc$61060$new_n7502_
.sym 71185 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[29]_new_
.sym 71186 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[29]_new_inv_
.sym 71187 soc.cpu.cpu_state[2]
.sym 71190 $false
.sym 71191 $abc$61060$new_n7512_
.sym 71192 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[30]_new_
.sym 71193 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[30]_new_
.sym 71196 $abc$61060$new_n7266_
.sym 71197 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[7]_new_
.sym 71198 $abc$61060$soc.cpu.mem_rdata_word[7]_new_inv_
.sym 71199 soc.cpu.cpu_state[5]
.sym 71200 $true
.sym 71201 clk_16mhz$2$2
.sym 71202 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 71203 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[23]_new_
.sym 71204 $abc$61060$new_n7422_
.sym 71205 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[5]_new_inv_
.sym 71206 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[21]_new_
.sym 71207 $abc$61060$new_n7412_
.sym 71208 soc.cpu.irq_pending[23]
.sym 71209 soc.cpu.irq_pending[19]
.sym 71210 soc.cpu.irq_pending[21]
.sym 71277 $false
.sym 71278 $false
.sym 71279 $abc$61060$new_n4164_
.sym 71280 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$37343[0]
.sym 71283 $abc$61060$new_n4214_
.sym 71284 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$12816[4]_new_inv_
.sym 71285 soc.cpu.mem_do_rinst
.sym 71286 $abc$61060$new_n4160_
.sym 71289 $false
.sym 71290 soc.cpu.cpu_state[2]
.sym 71291 $abc$61060$new_n8229_
.sym 71292 $abc$61060$new_n8228_
.sym 71295 soc.cpu.irq_pending[25]
.sym 71296 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 71297 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[25]
.sym 71298 soc.cpu.cpu_state[3]
.sym 71301 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[4]_new_inv_
.sym 71302 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[5]_new_inv_
.sym 71303 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[6]_new_inv_
.sym 71304 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17819[7]_new_inv_
.sym 71307 $false
.sym 71308 $false
.sym 71309 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 71310 $abc$61060$auto$simplemap.cc:168:logic_reduce$19497_new_inv_
.sym 71313 soc.cpu.irq_pending[27]
.sym 71314 soc.cpu.irq_pending[26]
.sym 71315 soc.cpu.irq_pending[25]
.sym 71316 soc.cpu.irq_pending[24]
.sym 71319 $false
.sym 71320 $false
.sym 71321 soc.cpu.instr_retirq
.sym 71322 soc.cpu.instr_jalr
.sym 71323 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37481
.sym 71324 clk_16mhz$2$2
.sym 71325 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$37343[0]
.sym 71326 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[19]_new_
.sym 71327 $abc$61060$new_n7402_
.sym 71328 $abc$61060$new_n8119_
.sym 71329 $abc$61060$new_n4596_
.sym 71330 $abc$61060$new_n7442_
.sym 71331 $abc$61060$new_n7392_
.sym 71332 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[26]_new_
.sym 71333 soc.cpu.irq_mask[14]
.sym 71400 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 71401 soc.cpu.mem_do_prefetch
.sym 71402 soc.cpu.is_sb_sh_sw
.sym 71403 $abc$61060$new_n4160_
.sym 71406 soc.cpu.irq_pending[17]
.sym 71407 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 71408 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[17]
.sym 71409 soc.cpu.cpu_state[3]
.sym 71412 soc.cpu.irq_pending[19]
.sym 71413 soc.cpu.irq_pending[18]
.sym 71414 soc.cpu.irq_pending[17]
.sym 71415 soc.cpu.irq_pending[16]
.sym 71418 $false
.sym 71419 $false
.sym 71420 soc.cpu.irq_pending[16]
.sym 71421 soc.cpu.irq_mask[16]
.sym 71424 $false
.sym 71425 $false
.sym 71426 soc.cpu.irq_pending[17]
.sym 71427 soc.cpu.irq_mask[17]
.sym 71430 $false
.sym 71431 $false
.sym 71432 soc.cpu.irq_mask[17]
.sym 71433 soc.cpu.irq_pending[17]
.sym 71436 $false
.sym 71437 $false
.sym 71438 soc.cpu.irq_mask[7]
.sym 71439 soc.cpu.irq_pending[7]
.sym 71442 $false
.sym 71443 $false
.sym 71444 soc.cpu.irq_mask[16]
.sym 71445 soc.cpu.irq_pending[16]
.sym 71446 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562
.sym 71447 clk_16mhz$2$2
.sym 71448 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 71449 $abc$61060$new_n4109_
.sym 71450 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 71451 $abc$61060$new_n5435_
.sym 71452 $abc$61060$new_n8183_
.sym 71453 $abc$61060$new_n4629_
.sym 71454 $abc$61060$soc.cpu.mem_rdata_latched[25]_new_inv_
.sym 71455 $abc$61060$new_n5429_
.sym 71456 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:360$1999_Y_new_inv_
.sym 71523 $false
.sym 71524 soc.cpu.reg_op1[0]
.sym 71525 soc.cpu.decoded_imm[0]
.sym 71526 $false
.sym 71529 $false
.sym 71530 soc.cpu.reg_pc[0]
.sym 71531 soc.cpu.decoded_imm[0]
.sym 71532 $false
.sym 71535 soc.cpu.is_lui_auipc_jal
.sym 71536 soc.cpu.cpuregs_rs1[0]
.sym 71537 soc.cpu.reg_pc[0]
.sym 71538 soc.cpu.instr_lui
.sym 71541 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[0]
.sym 71542 $abc$61060$new_n4663_
.sym 71543 soc.cpu.cpu_state[2]
.sym 71544 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[0]_new_inv_
.sym 71547 $false
.sym 71548 $abc$61060$new_n4809_
.sym 71549 soc.cpu.reg_op1[0]
.sym 71550 $abc$61060$new_n4670_
.sym 71559 $false
.sym 71560 $abc$61060$new_n4700_
.sym 71561 soc.cpu.reg_op1[17]
.sym 71562 $abc$61060$new_n4670_
.sym 71565 $false
.sym 71566 $abc$61060$new_n4744_
.sym 71567 soc.cpu.reg_op1[10]
.sym 71568 $abc$61060$new_n4670_
.sym 71569 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 71570 clk_16mhz$2$2
.sym 71571 $false
.sym 71572 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[26]_new_inv_
.sym 71573 $abc$61060$new_n8162_
.sym 71574 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 71575 $abc$61060$new_n4485_
.sym 71576 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$19285[1]_new_
.sym 71577 $abc$61060$soc.cpu.mem_rdata_latched[24]_new_inv_
.sym 71578 soc.cpu.reg_op2[8]
.sym 71579 soc.cpu.reg_op2[11]
.sym 71646 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 71647 soc.cpu.mem_xfer
.sym 71648 soc.cpu.mem_rdata[26]
.sym 71649 soc.cpu.mem_rdata_q[26]
.sym 71652 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 71653 soc.cpu.mem_xfer
.sym 71654 soc.cpu.mem_rdata[28]
.sym 71655 soc.cpu.mem_rdata_q[28]
.sym 71658 $abc$61060$new_n4073_
.sym 71659 soc.cpu.mem_16bit_buffer[12]
.sym 71660 $abc$61060$new_n4249_
.sym 71661 $abc$61060$new_n4283_
.sym 71664 soc.cpu.mem_xfer
.sym 71665 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 71666 $abc$61060$soc.cpu.mem_rdata[12]_new_inv_
.sym 71667 soc.cpu.mem_rdata_q[12]
.sym 71670 $false
.sym 71671 soc.cpu.mem_xfer
.sym 71672 soc.cpu.mem_rdata[28]
.sym 71673 soc.cpu.mem_rdata_q[28]
.sym 71676 $false
.sym 71677 soc.cpu.mem_la_secondword
.sym 71678 $abc$61060$new_n4249_
.sym 71679 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[28]_new_inv_
.sym 71682 $abc$61060$new_n4073_
.sym 71683 soc.cpu.mem_16bit_buffer[10]
.sym 71684 $abc$61060$new_n4485_
.sym 71685 $abc$61060$new_n4494_
.sym 71688 $abc$61060$techmap\soc.cpu.$0\instr_srai[0:0]
.sym 71689 soc.cpu.mem_rdata_q[12]
.sym 71690 $abc$61060$new_n5310_
.sym 71691 soc.cpu.mem_rdata_q[13]
.sym 71692 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 71693 clk_16mhz$2$2
.sym 71694 $false
.sym 71695 $abc$61060$new_n4598_
.sym 71696 $abc$61060$new_n4594_
.sym 71697 $abc$61060$soc.cpu.mem_rdata_latched[31]_new_inv_
.sym 71698 $abc$61060$new_n4595_
.sym 71699 $abc$61060$soc.cpu.mem_rdata_latched[30]_new_inv_
.sym 71701 $abc$61060$new_n4597_
.sym 71702 soc.cpu.compressed_instr
.sym 71769 $false
.sym 71770 soc.cpu.is_lui_auipc_jal
.sym 71771 soc.cpu.is_slli_srli_srai
.sym 71772 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 71775 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[10]
.sym 71776 $abc$61060$new_n4663_
.sym 71777 soc.cpu.cpu_state[2]
.sym 71778 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[10]_new_inv_
.sym 71781 soc.cpu.is_lui_auipc_jal
.sym 71782 soc.cpu.cpuregs_rs1[8]
.sym 71783 soc.cpu.reg_pc[8]
.sym 71784 soc.cpu.instr_lui
.sym 71787 $false
.sym 71788 soc.cpu.is_lui_auipc_jal
.sym 71789 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 71790 soc.cpu.is_slli_srli_srai
.sym 71793 soc.cpu.is_lui_auipc_jal
.sym 71794 soc.cpu.cpuregs_rs1[10]
.sym 71795 soc.cpu.reg_pc[10]
.sym 71796 soc.cpu.instr_lui
.sym 71799 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[8]
.sym 71800 $abc$61060$new_n4663_
.sym 71801 soc.cpu.cpu_state[2]
.sym 71802 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[8]_new_inv_
.sym 71805 soc.cpu.instr_jalr
.sym 71806 soc.cpu.is_alu_reg_imm
.sym 71807 soc.cpu.mem_rdata_q[12]
.sym 71808 soc.cpu.mem_rdata_q[13]
.sym 71815 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 71816 clk_16mhz$2$2
.sym 71817 $false
.sym 71818 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25286[0]_new_
.sym 71819 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[4]
.sym 71820 $abc$61060$new_n4587_
.sym 71821 $abc$61060$new_n5382_
.sym 71822 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25289_new_inv_
.sym 71823 $abc$61060$new_n4634_
.sym 71824 soc.cpu.instr_waitirq
.sym 71825 soc.cpu.decoded_imm_uj[4]
.sym 71892 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 71893 soc.cpu.mem_rdata_q[23]
.sym 71894 soc.cpu.instr_auipc
.sym 71895 soc.cpu.instr_lui
.sym 71898 soc.cpu.mem_rdata_q[7]
.sym 71899 soc.cpu.is_sb_sh_sw
.sym 71900 soc.cpu.decoded_imm_uj[0]
.sym 71901 soc.cpu.instr_jal
.sym 71904 $false
.sym 71905 soc.cpu.mem_rdata_q[9]
.sym 71906 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 71907 soc.cpu.is_sb_sh_sw
.sym 71910 soc.cpu.is_lui_auipc_jal
.sym 71911 soc.cpu.cpuregs_rs1[6]
.sym 71912 soc.cpu.reg_pc[6]
.sym 71913 soc.cpu.instr_lui
.sym 71916 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[6]
.sym 71917 $abc$61060$new_n4663_
.sym 71918 soc.cpu.cpu_state[2]
.sym 71919 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[6]_new_inv_
.sym 71922 $false
.sym 71923 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25304[0]_new_
.sym 71924 $abc$61060$techmap\soc.cpu.$procmux$4589_CMP_new_inv_
.sym 71925 soc.cpu.mem_rdata_q[22]
.sym 71928 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 71929 soc.cpu.mem_rdata_q[20]
.sym 71930 soc.cpu.instr_auipc
.sym 71931 soc.cpu.instr_lui
.sym 71934 $false
.sym 71935 $abc$61060$new_n4815_
.sym 71936 soc.cpu.mem_rdata_q[20]
.sym 71937 $abc$61060$techmap\soc.cpu.$procmux$4589_CMP_new_inv_
.sym 71938 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 71939 clk_16mhz$2$2
.sym 71940 $false
.sym 71941 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19322[0]_new_inv_
.sym 71942 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25300_new_inv_
.sym 71943 $abc$61060$techmap\soc.cpu.$0\instr_retirq[0:0]
.sym 71944 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25297[0]_new_
.sym 71945 $abc$61060$new_n5381_
.sym 71946 $abc$61060$new_n4583_
.sym 71947 soc.cpu.decoded_imm[6]
.sym 71948 soc.cpu.decoded_imm[3]
.sym 72015 soc.cpu.is_lui_auipc_jal
.sym 72016 soc.cpu.cpuregs_rs1[11]
.sym 72017 soc.cpu.reg_pc[11]
.sym 72018 soc.cpu.instr_lui
.sym 72021 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[13]
.sym 72022 $abc$61060$new_n4663_
.sym 72023 soc.cpu.cpu_state[2]
.sym 72024 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[13]_new_inv_
.sym 72027 soc.cpu.is_lui_auipc_jal
.sym 72028 soc.cpu.cpuregs_rs1[14]
.sym 72029 soc.cpu.reg_pc[14]
.sym 72030 soc.cpu.instr_lui
.sym 72033 soc.cpu.is_lui_auipc_jal
.sym 72034 soc.cpu.cpuregs_rs1[13]
.sym 72035 soc.cpu.reg_pc[13]
.sym 72036 soc.cpu.instr_lui
.sym 72039 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[14]
.sym 72040 $abc$61060$new_n4663_
.sym 72041 soc.cpu.cpu_state[2]
.sym 72042 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[14]_new_inv_
.sym 72045 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[11]
.sym 72046 $abc$61060$new_n4663_
.sym 72047 soc.cpu.cpu_state[2]
.sym 72048 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[11]_new_inv_
.sym 72051 $false
.sym 72052 $false
.sym 72053 $abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_
.sym 72054 $abc$61060$new_n5605_
.sym 72057 $false
.sym 72058 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 72059 $abc$61060$soc.cpu.mem_rdata_latched[25]_new_inv_
.sym 72060 soc.cpu.mem_rdata_latched[2]
.sym 72061 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 72062 clk_16mhz$2$2
.sym 72063 $false
.sym 72064 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[0]_new_inv_
.sym 72065 $abc$61060$new_n4447_
.sym 72066 $abc$61060$new_n4550_
.sym 72067 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19842_new_
.sym 72069 $abc$61060$auto$simplemap.cc:168:logic_reduce$14816_new_inv_
.sym 72070 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12402
.sym 72071 soc.cpu.decoded_rs1[5]
.sym 72138 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[21]
.sym 72139 $abc$61060$new_n4663_
.sym 72140 soc.cpu.cpu_state[2]
.sym 72141 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[21]_new_inv_
.sym 72144 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[20]
.sym 72145 $abc$61060$new_n4663_
.sym 72146 soc.cpu.cpu_state[2]
.sym 72147 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[20]_new_inv_
.sym 72150 soc.cpu.is_lui_auipc_jal
.sym 72151 soc.cpu.cpuregs_rs1[20]
.sym 72152 soc.cpu.reg_pc[20]
.sym 72153 soc.cpu.instr_lui
.sym 72156 soc.cpu.is_lui_auipc_jal
.sym 72157 soc.cpu.cpuregs_rs1[21]
.sym 72158 soc.cpu.reg_pc[21]
.sym 72159 soc.cpu.instr_lui
.sym 72162 $false
.sym 72163 $abc$61060$new_n4736_
.sym 72164 soc.cpu.reg_op1[11]
.sym 72165 $abc$61060$new_n4670_
.sym 72168 $false
.sym 72169 $abc$61060$new_n4672_
.sym 72170 soc.cpu.reg_op1[21]
.sym 72171 $abc$61060$new_n4670_
.sym 72174 $false
.sym 72175 $abc$61060$new_n4841_
.sym 72176 soc.cpu.reg_op1[22]
.sym 72177 $abc$61060$new_n4670_
.sym 72180 $false
.sym 72181 $abc$61060$new_n4678_
.sym 72182 soc.cpu.reg_op1[20]
.sym 72183 $abc$61060$new_n4670_
.sym 72184 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 72185 clk_16mhz$2$2
.sym 72186 $false
.sym 72187 $abc$61060$techmap\soc.cpu.$procmux$5207_Y_new_inv_
.sym 72188 $abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14035_Y[4]_new_
.sym 72189 $abc$61060$new_n5599_
.sym 72190 $abc$61060$new_n4632_
.sym 72191 $abc$61060$new_n5437_
.sym 72192 soc.cpu.reg_op1[25]
.sym 72193 soc.cpu.reg_op1[30]
.sym 72194 soc.cpu.reg_op1[31]
.sym 72261 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[30]
.sym 72262 $abc$61060$new_n4663_
.sym 72263 soc.cpu.cpu_state[2]
.sym 72264 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[30]_new_inv_
.sym 72267 soc.cpu.is_lui_auipc_jal
.sym 72268 soc.cpu.cpuregs_rs1[25]
.sym 72269 soc.cpu.reg_pc[25]
.sym 72270 soc.cpu.instr_lui
.sym 72273 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[31]
.sym 72274 $abc$61060$new_n4663_
.sym 72275 soc.cpu.cpu_state[2]
.sym 72276 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[31]_new_inv_
.sym 72279 soc.cpu.is_lui_auipc_jal
.sym 72280 soc.cpu.cpuregs_rs1[31]
.sym 72281 soc.cpu.reg_pc[31]
.sym 72282 soc.cpu.instr_lui
.sym 72285 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1847$2584_Y[25]
.sym 72286 $abc$61060$new_n4663_
.sym 72287 soc.cpu.cpu_state[2]
.sym 72288 $abc$61060$techmap\soc.cpu.$procmux$4143_Y[25]_new_inv_
.sym 72291 $false
.sym 72292 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 72293 $abc$61060$soc.cpu.mem_rdata_latched[30]_new_inv_
.sym 72294 $abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_
.sym 72297 $false
.sym 72298 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 72299 $abc$61060$soc.cpu.mem_rdata_latched[29]_new_inv_
.sym 72300 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 72303 $false
.sym 72304 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 72305 $abc$61060$soc.cpu.mem_rdata_latched[27]_new_inv_
.sym 72306 soc.cpu.mem_rdata_latched[6]
.sym 72307 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 72308 clk_16mhz$2$2
.sym 72309 $false
.sym 72310 $abc$61060$new_n5605_
.sym 72311 $abc$61060$new_n5606_
.sym 72312 $abc$61060$new_n4633_
.sym 72313 $abc$61060$new_n5598_
.sym 72314 $abc$61060$new_n5602_
.sym 72315 $abc$61060$new_n5596_
.sym 72316 $abc$61060$new_n5597_
.sym 72317 soc.cpu.decoded_rd[0]
.sym 72384 $false
.sym 72385 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 72386 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 72387 $abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 72390 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 72391 soc.cpu.mem_rdata_q[13]
.sym 72392 soc.cpu.instr_auipc
.sym 72393 soc.cpu.instr_lui
.sym 72396 $false
.sym 72397 $false
.sym 72398 $abc$61060$new_n5605_
.sym 72399 $abc$61060$new_n5600_
.sym 72402 $abc$61060$auto$wreduce.cc:454:run$7006[2]_new_inv_
.sym 72403 $abc$61060$new_n5604_
.sym 72404 $abc$61060$techmap$techmap\soc.cpu.$procmux$4643.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_
.sym 72405 soc.cpu.mem_rdata_latched[4]
.sym 72408 $false
.sym 72409 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 72410 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 72411 soc.cpu.mem_rdata_latched[12]
.sym 72414 $abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_
.sym 72415 $abc$61060$new_n5604_
.sym 72416 soc.cpu.mem_rdata_latched[3]
.sym 72417 $abc$61060$techmap$techmap\soc.cpu.$procmux$4643.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_
.sym 72420 $false
.sym 72421 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 72422 $abc$61060$soc.cpu.mem_rdata_latched[28]_new_inv_
.sym 72423 $abc$61060$auto$wreduce.cc:454:run$7006[2]_new_inv_
.sym 72426 $abc$61060$new_n5600_
.sym 72427 $abc$61060$techmap$techmap\soc.cpu.$procmux$4643.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_
.sym 72428 $abc$61060$new_n5605_
.sym 72429 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 72430 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 72431 clk_16mhz$2$2
.sym 72432 $false
.sym 72433 $abc$61060$new_n5588_
.sym 72434 $abc$61060$new_n5594_
.sym 72435 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19824[1]_new_
.sym 72436 soc.cpu.instr_jal
.sym 72437 soc.cpu.instr_jalr
.sym 72438 soc.cpu.instr_lui
.sym 72439 soc.cpu.is_alu_reg_imm
.sym 72440 soc.cpu.is_alu_reg_reg
.sym 72513 $false
.sym 72514 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 72515 $abc$61060$soc.cpu.mem_rdata_latched[31]_new_inv_
.sym 72516 soc.cpu.mem_rdata_latched[12]
.sym 72519 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$24458[0]_new_
.sym 72520 soc.cpu.mem_rdata_q[24]
.sym 72521 soc.cpu.instr_auipc
.sym 72522 soc.cpu.instr_lui
.sym 72525 $false
.sym 72526 $false
.sym 72527 soc.cpu.mem_rdata_latched[2]
.sym 72528 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 72531 $false
.sym 72532 $false
.sym 72533 $abc$61060$new_n5297_
.sym 72534 soc.cpu.mem_rdata_latched[3]
.sym 72543 $false
.sym 72544 soc.cpu.mem_rdata_latched[4]
.sym 72545 $abc$61060$techmap\soc.cpu.$procmux$5345_Y[2]_new_inv_
.sym 72546 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19350[0]_new_inv_
.sym 72553 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 72554 clk_16mhz$2$2
.sym 72555 $false
.sym 72556 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19166[1]_new_inv_
.sym 72723 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211
.sym 72883 soc.spimemio.xfer.xfer_ddr
.sym 72884 $false
.sym 72885 $false
.sym 72886 $false
.sym 72899 $true
.sym 72900 clk_16mhz$2$2
.sym 72901 $false
.sym 72906 $abc$61060$new_n6409_
.sym 72912 soc.spimemio.config_do[1]
.sym 73016 soc.spimemio.xfer.ibuffer[1]
.sym 73017 $false
.sym 73018 $false
.sym 73019 $false
.sym 73028 soc.spimemio.buffer[4]
.sym 73029 $false
.sym 73030 $false
.sym 73031 $false
.sym 73062 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 73063 clk_16mhz$2$2
.sym 73064 $false
.sym 73065 soc.spimemio.xfer_io2_90
.sym 73068 soc.spimemio.xfer_io0_90
.sym 73069 soc.spimemio.xfer_io3_90
.sym 73070 soc.spimemio.xfer_io1_90
.sym 73139 soc.spimemio.config_ddr
.sym 73140 soc.spimemio.xfer_io2_90
.sym 73141 $abc$61060$techmap\soc.spimemio.xfer.$2\flash_io2_do[0:0]
.sym 73142 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 73145 $false
.sym 73146 $false
.sym 73147 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 73148 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6008.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14080_Y_new_inv_
.sym 73169 $false
.sym 73170 soc.spimemio.config_en
.sym 73171 $abc$61060$techmap\soc.spimemio.$ternary$spimemio.v:168$58_Y_new_inv_
.sym 73172 soc.spimemio.config_do[2]
.sym 73181 soc.spimemio.xfer.ibuffer[1]
.sym 73182 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 73183 $abc$61060$new_n6402_
.sym 73184 $abc$61060$new_n6398_
.sym 73185 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54376
.sym 73186 clk_16mhz$2$2
.sym 73187 $false
.sym 73189 $auto$alumacc.cc:474:replace_alu$7329.C[1]
.sym 73190 $auto$alumacc.cc:474:replace_alu$7329.C[2]
.sym 73191 $abc$61060$techmap\soc.spimemio.xfer.$procmux$5836_Y[3]
.sym 73192 $abc$61060$auto$alumacc.cc:474:replace_alu$7329.BB[0]
.sym 73193 soc.spimemio.buffer[23]
.sym 73194 soc.spimemio.buffer[16]
.sym 73195 soc.spimemio.buffer[21]
.sym 73262 $false
.sym 73263 $abc$61060$new_n4257_
.sym 73264 $abc$61060$new_n4031_
.sym 73265 $abc$61060$new_n8297_
.sym 73268 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 73269 $abc$61060$new_n4016_
.sym 73270 soc.spimemio.valid
.sym 73271 soc.spimemio.rdata[0]
.sym 73274 $false
.sym 73275 $abc$61060$new_n8297_
.sym 73276 $abc$61060$new_n4031_
.sym 73277 $abc$61060$new_n4257_
.sym 73292 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 73293 $abc$61060$new_n4016_
.sym 73294 soc.spimemio.valid
.sym 73295 soc.spimemio.rdata[4]
.sym 73304 soc.cpu.mem_wdata[2]
.sym 73305 $false
.sym 73306 $false
.sym 73307 $false
.sym 73308 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45671
.sym 73309 clk_16mhz$2$2
.sym 73310 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 73311 $abc$61060$techmap\soc.spimemio.xfer.$procmux$5836_Y[0]
.sym 73312 $abc$61060$techmap\soc.spimemio.xfer.$procmux$5836_Y[2]
.sym 73313 $abc$61060$techmap\soc.spimemio.xfer.$procmux$5836_Y[1]
.sym 73314 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 73315 soc.spimemio.xfer.dummy_count[3]
.sym 73316 soc.spimemio.xfer.dummy_count[0]
.sym 73317 soc.spimemio.xfer.dummy_count[1]
.sym 73318 soc.spimemio.xfer.dummy_count[2]
.sym 73385 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20883_Y[4]_new_inv_
.sym 73386 $abc$61060$new_n4995_
.sym 73387 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_
.sym 73388 soc.cpu.mem_addr[4]
.sym 73391 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21104_Y[2]_new_
.sym 73392 $abc$61060$techmap\soc.spimemio.$logic_and$spimemio.v:282$80_Y_new_
.sym 73393 soc.cpu.mem_addr[16]
.sym 73394 soc.spimemio.din_data[0]
.sym 73403 $false
.sym 73404 $false
.sym 73405 soc.spimemio.valid
.sym 73406 $abc$61060$new_n4016_
.sym 73415 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21104_Y[2]_new_
.sym 73416 $abc$61060$techmap\soc.spimemio.$logic_and$spimemio.v:282$80_Y_new_
.sym 73417 soc.cpu.mem_addr[20]
.sym 73418 soc.spimemio.din_data[4]
.sym 73421 $abc$61060$new_n5013_
.sym 73422 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6392.$and$/usr/local/bin/../share/yosys/techmap.v:434$20883_Y[0]_new_inv_
.sym 73423 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_
.sym 73424 soc.cpu.mem_addr[0]
.sym 73427 $false
.sym 73428 $false
.sym 73429 $abc$61060$new_n4993_
.sym 73430 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31645[0]_new_
.sym 73431 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46960
.sym 73432 clk_16mhz$2$2
.sym 73433 $false
.sym 73434 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54082
.sym 73436 $abc$61060$new_n4318_
.sym 73437 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44727
.sym 73438 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54028
.sym 73440 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45671
.sym 73441 soc.spimemio.buffer[17]
.sym 73508 $abc$61060$new_n5014_
.sym 73509 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31635[0]_new_
.sym 73510 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21103_Y[1]_new_
.sym 73511 soc.cpu.mem_addr[8]
.sym 73514 $abc$61060$new_n4971_
.sym 73515 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31645[0]_new_
.sym 73516 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21103_Y[1]_new_
.sym 73517 soc.cpu.mem_addr[11]
.sym 73520 $abc$61060$new_n4971_
.sym 73521 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31635[0]_new_
.sym 73522 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21103_Y[1]_new_
.sym 73523 soc.cpu.mem_addr[13]
.sym 73526 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31645[1]_new_inv_
.sym 73527 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31645[0]_new_
.sym 73528 $abc$61060$new_n4985_
.sym 73529 soc.spimemio.din_data[6]
.sym 73532 soc.cpu.mem_addr[3]
.sym 73533 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$31909[2]_new_
.sym 73534 soc.spimemio.din_data[3]
.sym 73535 $abc$61060$new_n4985_
.sym 73538 $abc$61060$new_n4982_
.sym 73539 $abc$61060$new_n4987_
.sym 73540 $abc$61060$new_n4986_
.sym 73541 soc.cpu.mem_addr[22]
.sym 73544 $abc$61060$new_n4991_
.sym 73545 $abc$61060$new_n4990_
.sym 73546 $abc$61060$new_n4985_
.sym 73547 soc.spimemio.din_data[5]
.sym 73550 $false
.sym 73551 $abc$61060$new_n5001_
.sym 73552 $abc$61060$new_n4999_
.sym 73553 $abc$61060$new_n4998_
.sym 73554 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46960
.sym 73555 clk_16mhz$2$2
.sym 73556 $false
.sym 73558 $auto$alumacc.cc:474:replace_alu$7332.C[1]
.sym 73559 $abc$61060$techmap\soc.spimemio.xfer.$5\next_count[3:0][3]_new_inv_
.sym 73560 $abc$61060$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$117_Y[2]
.sym 73561 soc.spimemio.xfer.xfer_rd
.sym 73562 soc.spimemio.xfer.xfer_dspi
.sym 73563 soc.spimemio.xfer.xfer_ddr
.sym 73564 soc.spimemio.xfer.xfer_qspi
.sym 73631 $abc$61060$techmap\soc.spimemio.$procmux$6250_Y
.sym 73632 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17524[2]_new_
.sym 73633 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$46893[0]_new_inv_
.sym 73634 soc.spimemio.config_dummy[0]
.sym 73637 $abc$61060$new_n4996_
.sym 73638 soc.spimemio.config_ddr
.sym 73639 soc.spimemio.config_qspi
.sym 73640 $abc$61060$techmap\soc.spimemio.$procmux$6250_Y
.sym 73643 soc.spimemio.din_valid
.sym 73644 soc.spimemio.xfer_resetn
.sym 73645 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 73646 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6008.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14080_Y_new_inv_
.sym 73649 $false
.sym 73650 $abc$61060$auto$simplemap.cc:168:logic_reduce$21006_new_inv_
.sym 73651 $abc$61060$techmap$techmap\soc.spimemio.$procmux$6192.$and$/usr/local/bin/../share/yosys/techmap.v:434$21103_Y[1]_new_
.sym 73652 soc.cpu.mem_addr[12]
.sym 73655 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$17524[2]_new_
.sym 73656 $abc$61060$techmap\soc.spimemio.$procmux$6250_Y
.sym 73657 soc.spimemio.config_ddr
.sym 73658 soc.spimemio.config_qspi
.sym 73661 $false
.sym 73662 $false
.sym 73663 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$46893[0]_new_inv_
.sym 73664 $abc$61060$new_n4957_
.sym 73667 $false
.sym 73668 $abc$61060$auto$simplemap.cc:168:logic_reduce$21006_new_inv_
.sym 73669 $abc$61060$techmap\soc.spimemio.$procmux$6250_Y
.sym 73670 soc.spimemio.config_qspi
.sym 73673 soc.cpu.mem_wdata[4]
.sym 73674 $false
.sym 73675 $false
.sym 73676 $false
.sym 73677 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44727
.sym 73678 clk_16mhz$2$2
.sym 73679 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 73680 $abc$61060$new_n4465_
.sym 73681 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45725
.sym 73682 $abc$61060$new_n4435_
.sym 73684 $abc$61060$new_n4255_
.sym 73685 soc.memory.wen[0]
.sym 73686 soc.spimemio.rdata[30]
.sym 73687 soc.spimemio.rdata[21]
.sym 73754 $false
.sym 73755 soc.cpu.mem_valid
.sym 73756 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$21069[1]_new_
.sym 73757 $abc$61060$new_n3985_
.sym 73784 $false
.sym 73785 $abc$61060$new_n4435_
.sym 73786 soc.spimemio.config_oe[2]
.sym 73787 soc.spimemio.config_en
.sym 73790 $abc$61060$new_n8181_
.sym 73791 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 73792 soc.spimemio.rdata[25]
.sym 73793 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[25]_new_
.sym 73796 soc.cpu.mem_wdata[10]
.sym 73797 $false
.sym 73798 $false
.sym 73799 $false
.sym 73800 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45725
.sym 73801 clk_16mhz$2$2
.sym 73802 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 73803 $abc$61060$new_n4294_
.sym 73804 $abc$61060$new_n4433_
.sym 73805 soc.spimemio.buffer[19]
.sym 73808 soc.spimemio.buffer[20]
.sym 73809 soc.spimemio.buffer[22]
.sym 73810 soc.spimemio.buffer[18]
.sym 73889 soc.spimemio.config_dummy[1]
.sym 73890 soc.cpu.mem_valid
.sym 73891 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$21069[1]_new_
.sym 73892 $abc$61060$new_n3985_
.sym 73895 soc.spimemio.config_dummy[0]
.sym 73896 soc.cpu.mem_valid
.sym 73897 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$21069[1]_new_
.sym 73898 $abc$61060$new_n3985_
.sym 73901 soc.cpu.mem_wdata[16]
.sym 73902 $false
.sym 73903 $false
.sym 73904 $false
.sym 73907 soc.cpu.mem_wdata[17]
.sym 73908 $false
.sym 73909 $false
.sym 73910 $false
.sym 73919 soc.cpu.mem_wdata[21]
.sym 73920 $false
.sym 73921 $false
.sym 73922 $false
.sym 73923 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45761
.sym 73924 clk_16mhz$2$2
.sym 73925 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 73926 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1184_Y[24]_new_
.sym 73927 soc.spimemio.rdata[17]
.sym 73928 soc.spimemio.rdata[27]
.sym 73929 soc.spimemio.rdata[24]
.sym 73930 soc.spimemio.rdata[19]
.sym 73931 soc.spimemio.rdata[16]
.sym 73932 soc.spimemio.rdata[18]
.sym 73933 soc.spimemio.rdata[20]
.sym 74000 $false
.sym 74001 $false
.sym 74002 $abc$61060$new_n4016_
.sym 74003 soc.spimemio.valid
.sym 74012 $false
.sym 74013 $false
.sym 74014 soc.cpu.mem_wstrb[1]
.sym 74015 $abc$61060$techmap\soc.$0\ram_ready[0:0]
.sym 74024 $abc$61060$new_n8173_
.sym 74025 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 74026 soc.spimemio.rdata[26]
.sym 74027 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[26]_new_
.sym 74030 soc.spimemio.xfer.ibuffer[2]
.sym 74031 $false
.sym 74032 $false
.sym 74033 $false
.sym 74046 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 74047 clk_16mhz$2$2
.sym 74048 $false
.sym 74049 soc.cpu.mem_rdata[20]
.sym 74050 soc.cpu.mem_rdata[30]
.sym 74051 soc.cpu.mem_rdata[18]
.sym 74052 soc.cpu.mem_rdata[19]
.sym 74053 soc.cpu.mem_rdata[21]
.sym 74055 $abc$61060$new_n8156_
.sym 74123 $abc$61060$new_n4087_
.sym 74124 $abc$61060$new_n4058_
.sym 74125 $abc$61060$new_n4086_
.sym 74126 $abc$61060$new_n4085_
.sym 74135 $false
.sym 74136 $false
.sym 74137 soc.ram_ready
.sym 74138 soc.memory.rdata[16]
.sym 74147 $abc$61060$soc.cpu.mem_la_write_new_
.sym 74148 $abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 74149 soc.cpu.mem_wstrb[0]
.sym 74150 soc.cpu.mem_la_read
.sym 74153 $abc$61060$new_n8171_
.sym 74154 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 74155 soc.spimemio.rdata[10]
.sym 74156 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[10]_new_
.sym 74159 $false
.sym 74160 $false
.sym 74161 $abc$61060$new_n4870_
.sym 74162 $abc$61060$techmap\soc.cpu.$procmux$5152_Y[0]_new_inv_
.sym 74165 $abc$61060$new_n4870_
.sym 74166 $abc$61060$techmap\soc.cpu.$and$picorv32.v:559$2086_Y[1]_new_
.sym 74167 soc.cpu.mem_wstrb[1]
.sym 74168 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$35556[0]_new_inv_
.sym 74169 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$33418
.sym 74170 clk_16mhz$2$2
.sym 74171 $false
.sym 74174 $abc$61060$new_n8140_
.sym 74175 $abc$61060$new_n8142_
.sym 74176 soc.cpu.mem_rdata[16]
.sym 74177 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[17]_new_
.sym 74179 soc.simpleuart.cfg_divider[15]
.sym 74246 $false
.sym 74247 $abc$61060$soc.cpu.mem_la_write_new_
.sym 74248 $abc$61060$new_n5573_
.sym 74249 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10151_new_
.sym 74252 $false
.sym 74253 $false
.sym 74254 $abc$61060$soc.cpu.mem_la_write_new_
.sym 74255 soc.cpu.trap
.sym 74258 $false
.sym 74259 $false
.sym 74260 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 74261 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_
.sym 74264 $false
.sym 74265 $abc$61060$new_n5573_
.sym 74266 soc.cpu.reg_op1[0]
.sym 74267 soc.cpu.reg_op1[1]
.sym 74270 $false
.sym 74271 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 74272 soc.cpu.reg_op2[16]
.sym 74273 soc.cpu.reg_op2[0]
.sym 74276 $false
.sym 74277 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 74278 soc.cpu.reg_op2[23]
.sym 74279 soc.cpu.reg_op2[7]
.sym 74282 $false
.sym 74283 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 74284 soc.cpu.mem_la_wdata[9]
.sym 74285 soc.cpu.reg_op2[25]
.sym 74292 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 74293 clk_16mhz$2$2
.sym 74294 $false
.sym 74298 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10151_new_
.sym 74301 soc.cpu.mem_rdata[27]
.sym 74369 soc.cpu.mem_xfer
.sym 74370 $abc$61060$auto$simplemap.cc:168:logic_reduce$19725_new_inv_
.sym 74371 $abc$61060$auto$wreduce.cc:454:run$7015[1]_new_
.sym 74372 soc.cpu.mem_do_wdata
.sym 74375 $false
.sym 74376 soc.cpu.mem_do_wdata
.sym 74377 $abc$61060$auto$simplemap.cc:168:logic_reduce$19725_new_inv_
.sym 74378 resetn$2
.sym 74381 $abc$61060$new_n4870_
.sym 74382 soc.cpu.mem_do_wdata
.sym 74383 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$36164[0]_new_inv_
.sym 74384 soc.cpu.mem_do_rinst
.sym 74387 $false
.sym 74388 $false
.sym 74389 soc.cpu.mem_state[0]
.sym 74390 soc.cpu.mem_state[1]
.sym 74393 resetn$2
.sym 74394 soc.cpu.trap
.sym 74395 $abc$61060$techmap\soc.$logic_not$picosoc.v:189$1196_Y_new_
.sym 74396 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$36164[0]_new_inv_
.sym 74399 $false
.sym 74400 $false
.sym 74401 soc.cpu.mem_state[0]
.sym 74402 soc.cpu.mem_state[1]
.sym 74405 $false
.sym 74406 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:359$1990_Y_new_
.sym 74407 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$36164[0]_new_inv_
.sym 74408 soc.cpu.mem_do_rinst
.sym 74411 $false
.sym 74412 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26582_new_inv_
.sym 74413 $abc$61060$auto$simplemap.cc:168:logic_reduce$19725_new_inv_
.sym 74414 $abc$61060$techmap\soc.cpu.$procmux$5199_Y_new_inv_
.sym 74415 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$36180
.sym 74416 clk_16mhz$2$2
.sym 74417 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[1]
.sym 74418 soc.cpu.mem_rdata[17]
.sym 74419 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12042_new_
.sym 74420 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$33346[0]_new_inv_
.sym 74421 $abc$61060$techmap$techmap\soc.cpu.$procmux$5425.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[5]_new_
.sym 74422 $abc$61060$techmap$techmap\soc.cpu.$procmux$5425.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[1]_new_
.sym 74423 $abc$61060$new_n7228_
.sym 74424 $abc$61060$new_n8173_
.sym 74425 $abc$61060$new_n7176_
.sym 74492 $false
.sym 74493 $false
.sym 74494 $false
.sym 74495 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$33418
.sym 74498 $false
.sym 74499 $false
.sym 74500 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10151_new_
.sym 74501 $abc$61060$soc.cpu.mem_rdata[10]_new_inv_
.sym 74516 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 74517 iomem_rdata[28]
.sym 74518 $abc$61060$new_n4016_
.sym 74519 soc.spimemio.valid
.sym 74522 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 74523 $abc$61060$techmap$techmap\soc.cpu.$procmux$5425.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[2]_new_
.sym 74524 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12042_new_
.sym 74525 soc.cpu.mem_rdata[26]
.sym 74541 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[5]_new_
.sym 74542 $abc$61060$new_n7231_
.sym 74543 $abc$61060$new_n7244_
.sym 74544 $abc$61060$soc.cpu.mem_rdata_word[1]_new_inv_
.sym 74545 $abc$61060$soc.cpu.mem_rdata_word[6]_new_
.sym 74546 $abc$61060$new_n8276_
.sym 74547 $abc$61060$new_n7217_
.sym 74548 $abc$61060$new_n7178_
.sym 74627 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_
.sym 74628 soc.cpu.mem_rdata[31]
.sym 74629 $abc$61060$new_n5573_
.sym 74630 $abc$61060$soc.cpu.mem_rdata[15]_new_inv_
.sym 74633 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_
.sym 74634 soc.cpu.mem_rdata[27]
.sym 74635 $abc$61060$soc.cpu.mem_rdata[11]_new_inv_
.sym 74636 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 74639 $abc$61060$new_n7191_
.sym 74640 $abc$61060$new_n7189_
.sym 74641 soc.cpu.mem_rdata[18]
.sym 74642 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13687_Y_new_
.sym 74651 $abc$61060$new_n8273_
.sym 74652 soc.cpu.reg_op1[0]
.sym 74653 soc.cpu.mem_rdata[20]
.sym 74654 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13687_Y_new_
.sym 74657 $abc$61060$new_n7218_
.sym 74658 soc.cpu.cpu_state[5]
.sym 74659 $abc$61060$new_n8274_
.sym 74660 $abc$61060$new_n7217_
.sym 74661 $true
.sym 74662 clk_16mhz$2$2
.sym 74663 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 74664 $abc$61060$new_n7162_
.sym 74665 $abc$61060$new_n7163_
.sym 74666 $abc$61060$new_n8269_
.sym 74667 $abc$61060$new_n8270_
.sym 74668 $abc$61060$soc.cpu.mem_rdata_word[0]_new_inv_
.sym 74669 $abc$61060$new_n7161_
.sym 74670 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[3]_new_inv_
.sym 74671 soc.cpu.mem_16bit_buffer[3]
.sym 74738 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_
.sym 74739 soc.cpu.mem_rdata[25]
.sym 74740 $abc$61060$soc.cpu.mem_rdata[9]_new_inv_
.sym 74741 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 74744 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$and$/usr/local/bin/../share/yosys/techmap.v:434$13684_Y[3]_new_
.sym 74745 soc.cpu.mem_rdata[24]
.sym 74746 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 74747 $abc$61060$soc.cpu.mem_rdata[8]_new_inv_
.sym 74750 soc.cpu.cpuregs_rs1[22]
.sym 74751 $false
.sym 74752 $false
.sym 74753 $false
.sym 74756 soc.cpu.cpuregs_rs1[13]
.sym 74757 $false
.sym 74758 $false
.sym 74759 $false
.sym 74762 soc.cpu.cpuregs_rs1[21]
.sym 74763 $false
.sym 74764 $false
.sym 74765 $false
.sym 74768 soc.cpu.cpuregs_rs1[28]
.sym 74769 $false
.sym 74770 $false
.sym 74771 $false
.sym 74774 soc.cpu.cpuregs_rs1[6]
.sym 74775 $false
.sym 74776 $false
.sym 74777 $false
.sym 74780 soc.cpu.cpuregs_rs1[10]
.sym 74781 $false
.sym 74782 $false
.sym 74783 $false
.sym 74784 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287
.sym 74785 clk_16mhz$2$2
.sym 74786 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 74787 soc.cpu.mem_rdata_latched[3]
.sym 74788 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[9]_new_
.sym 74790 $abc$61060$new_n4360_
.sym 74791 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[31]_new_
.sym 74792 soc.cpu.irq_pending[8]
.sym 74793 soc.cpu.irq_pending[9]
.sym 74861 $abc$61060$new_n7225_
.sym 74862 soc.cpu.cpu_state[2]
.sym 74863 $abc$61060$new_n7219_
.sym 74864 $abc$61060$new_n7224_
.sym 74867 soc.cpu.cpuregs_rs1[4]
.sym 74868 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 74869 soc.cpu.irq_mask[4]
.sym 74870 soc.cpu.instr_maskirq
.sym 74873 $false
.sym 74874 $false
.sym 74875 soc.cpu.irq_mask[5]
.sym 74876 soc.cpu.irq_pending[5]
.sym 74879 $false
.sym 74880 $false
.sym 74881 soc.cpu.irq_mask[10]
.sym 74882 soc.cpu.irq_pending[10]
.sym 74885 $false
.sym 74886 $false
.sym 74887 soc.cpu.irq_mask[18]
.sym 74888 soc.cpu.irq_pending[18]
.sym 74891 $false
.sym 74892 $false
.sym 74893 soc.cpu.irq_mask[3]
.sym 74894 soc.cpu.irq_pending[3]
.sym 74897 $false
.sym 74898 $false
.sym 74899 soc.cpu.irq_mask[11]
.sym 74900 soc.cpu.irq_pending[11]
.sym 74903 $false
.sym 74904 $false
.sym 74905 soc.cpu.irq_mask[12]
.sym 74906 soc.cpu.irq_pending[12]
.sym 74907 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562
.sym 74908 clk_16mhz$2$2
.sym 74909 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 74910 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[8]_new_
.sym 74911 $abc$61060$soc.cpu.mem_rdata_latched[19]_new_inv_
.sym 74912 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[19]_new_inv_
.sym 74913 $abc$61060$new_n7284_
.sym 74914 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[17]_new_
.sym 74915 soc.cpu.irq_mask[0]
.sym 74916 soc.cpu.irq_mask[1]
.sym 74917 soc.cpu.irq_mask[15]
.sym 74984 soc.cpu.irq_pending[3]
.sym 74985 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 74986 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[3]
.sym 74987 soc.cpu.cpu_state[3]
.sym 74990 $false
.sym 74991 $false
.sym 74992 soc.cpu.irq_pending[11]
.sym 74993 soc.cpu.irq_mask[11]
.sym 74996 soc.cpu.cpu_state[5]
.sym 74997 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 74998 $abc$61060$new_n7364_
.sym 74999 soc.cpu.mem_rdata[24]
.sym 75002 $abc$61060$new_n7186_
.sym 75003 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[1]_new_
.sym 75004 $abc$61060$soc.cpu.mem_rdata_word[1]_new_inv_
.sym 75005 soc.cpu.cpu_state[5]
.sym 75008 $false
.sym 75009 $abc$61060$new_n7382_
.sym 75010 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[17]_new_
.sym 75011 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[17]_new_
.sym 75014 $false
.sym 75015 $abc$61060$new_n7452_
.sym 75016 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[24]_new_
.sym 75017 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[24]_new_
.sym 75020 $abc$61060$new_n7253_
.sym 75021 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[6]_new_
.sym 75022 $abc$61060$soc.cpu.mem_rdata_word[6]_new_
.sym 75023 soc.cpu.cpu_state[5]
.sym 75026 $false
.sym 75027 $abc$61060$new_n7212_
.sym 75028 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[3]_new_inv_
.sym 75029 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[3]_new_
.sym 75030 $true
.sym 75031 clk_16mhz$2$2
.sym 75032 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 75033 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[22]_new_
.sym 75034 $abc$61060$new_n7342_
.sym 75035 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[19]_new_
.sym 75036 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14716_Y_new_inv_
.sym 75037 $abc$61060$new_n7349_
.sym 75038 soc.cpu.irq_pending[22]
.sym 75039 soc.cpu.irq_pending[14]
.sym 75040 soc.cpu.irq_pending[24]
.sym 75107 soc.cpu.irq_pending[22]
.sym 75108 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 75109 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[22]
.sym 75110 soc.cpu.cpu_state[3]
.sym 75113 soc.cpu.cpu_state[5]
.sym 75114 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 75115 $abc$61060$new_n7364_
.sym 75116 soc.cpu.mem_rdata[18]
.sym 75119 $false
.sym 75120 $false
.sym 75121 soc.cpu.irq_pending[22]
.sym 75122 soc.cpu.irq_mask[22]
.sym 75125 $false
.sym 75126 $false
.sym 75127 $abc$61060$new_n7364_
.sym 75128 soc.cpu.mem_rdata[27]
.sym 75131 $abc$61060$new_n7199_
.sym 75132 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[2]_new_
.sym 75133 $abc$61060$soc.cpu.mem_rdata_word[2]_new_inv_
.sym 75134 soc.cpu.cpu_state[5]
.sym 75137 $false
.sym 75138 $abc$61060$new_n7392_
.sym 75139 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[18]_new_
.sym 75140 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[18]_new_
.sym 75143 $abc$61060$new_n7432_
.sym 75144 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[22]_new_
.sym 75145 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[22]_new_inv_
.sym 75146 soc.cpu.cpu_state[2]
.sym 75149 $abc$61060$new_n7475_
.sym 75150 soc.cpu.cpu_state[5]
.sym 75151 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 75152 $abc$61060$new_n7474_
.sym 75153 $true
.sym 75154 clk_16mhz$2$2
.sym 75155 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 75156 $abc$61060$new_n7363_
.sym 75157 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[21]_new_
.sym 75158 $abc$61060$new_n7434_
.sym 75159 soc.cpu.reg_out[0]
.sym 75160 soc.cpu.reg_out[25]
.sym 75161 soc.cpu.reg_out[16]
.sym 75162 soc.cpu.reg_out[23]
.sym 75163 soc.cpu.reg_out[19]
.sym 75230 soc.cpu.cpu_state[5]
.sym 75231 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 75232 $abc$61060$new_n7364_
.sym 75233 soc.cpu.mem_rdata[20]
.sym 75236 $abc$61060$new_n7456_
.sym 75237 soc.cpu.cpu_state[5]
.sym 75238 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 75239 $abc$61060$new_n7455_
.sym 75242 $false
.sym 75243 $false
.sym 75244 $abc$61060$new_n7364_
.sym 75245 soc.cpu.mem_rdata[25]
.sym 75248 soc.cpu.cpuregs_rs1[21]
.sym 75249 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 75250 soc.cpu.irq_mask[21]
.sym 75251 soc.cpu.instr_maskirq
.sym 75254 $abc$61060$new_n7482_
.sym 75255 soc.cpu.cpu_state[2]
.sym 75256 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14729_Y_new_inv_
.sym 75257 $abc$61060$new_n7476_
.sym 75260 $false
.sym 75261 soc.cpu.cpu_state[2]
.sym 75262 $abc$61060$new_n7416_
.sym 75263 $abc$61060$new_n7421_
.sym 75266 $false
.sym 75267 $abc$61060$new_n7412_
.sym 75268 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[20]_new_
.sym 75269 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[20]_new_
.sym 75272 $false
.sym 75273 $abc$61060$new_n7422_
.sym 75274 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[21]_new_
.sym 75275 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[21]_new_
.sym 75276 $true
.sym 75277 clk_16mhz$2$2
.sym 75278 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 75279 $abc$61060$new_n4082_
.sym 75280 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$12816[4]_new_inv_
.sym 75281 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1]
.sym 75282 $abc$61060$new_n4090_
.sym 75283 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[16]_new_inv_
.sym 75284 $abc$61060$soc.cpu.mem_rdata_latched[16]_new_inv_
.sym 75285 soc.cpu.mem_16bit_buffer[0]
.sym 75286 soc.cpu.mem_16bit_buffer[9]
.sym 75353 $false
.sym 75354 $false
.sym 75355 soc.cpu.irq_pending[23]
.sym 75356 soc.cpu.irq_mask[23]
.sym 75359 soc.cpu.irq_pending[21]
.sym 75360 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 75361 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[21]
.sym 75362 soc.cpu.cpu_state[3]
.sym 75365 soc.cpu.irq_pending[23]
.sym 75366 soc.cpu.irq_pending[22]
.sym 75367 soc.cpu.irq_pending[21]
.sym 75368 soc.cpu.irq_pending[20]
.sym 75371 $false
.sym 75372 $false
.sym 75373 soc.cpu.irq_pending[21]
.sym 75374 soc.cpu.irq_mask[21]
.sym 75377 soc.cpu.irq_pending[20]
.sym 75378 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 75379 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[20]
.sym 75380 soc.cpu.cpu_state[3]
.sym 75383 $false
.sym 75384 $false
.sym 75385 soc.cpu.irq_mask[23]
.sym 75386 soc.cpu.irq_pending[23]
.sym 75389 $false
.sym 75390 $false
.sym 75391 soc.cpu.irq_mask[19]
.sym 75392 soc.cpu.irq_pending[19]
.sym 75395 $false
.sym 75396 $false
.sym 75397 soc.cpu.irq_mask[21]
.sym 75398 soc.cpu.irq_pending[21]
.sym 75399 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562
.sym 75400 clk_16mhz$2$2
.sym 75401 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 75402 $abc$61060$new_n8120_
.sym 75403 $abc$61060$techmap\soc.cpu.$procmux$5296_Y[0]_new_inv_
.sym 75404 $abc$61060$new_n4136_
.sym 75405 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 75406 soc.cpu.cpu_state[5]
.sym 75407 soc.cpu.cpu_state[3]
.sym 75408 soc.cpu.cpu_state[4]
.sym 75409 soc.cpu.mem_rdata_q[15]
.sym 75476 $false
.sym 75477 $false
.sym 75478 soc.cpu.irq_pending[19]
.sym 75479 soc.cpu.irq_mask[19]
.sym 75482 soc.cpu.irq_pending[19]
.sym 75483 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 75484 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[19]
.sym 75485 soc.cpu.cpu_state[3]
.sym 75488 $false
.sym 75489 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 75490 soc.cpu.cpu_state[3]
.sym 75491 $abc$61060$new_n4109_
.sym 75494 soc.cpu.mem_la_secondword
.sym 75495 soc.cpu.mem_xfer
.sym 75496 $abc$61060$soc.cpu.mem_rdata[15]_new_inv_
.sym 75497 soc.cpu.mem_rdata_q[15]
.sym 75500 soc.cpu.irq_pending[23]
.sym 75501 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 75502 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[23]
.sym 75503 soc.cpu.cpu_state[3]
.sym 75506 soc.cpu.irq_pending[18]
.sym 75507 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 75508 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[18]
.sym 75509 soc.cpu.cpu_state[3]
.sym 75512 $false
.sym 75513 $false
.sym 75514 soc.cpu.irq_pending[26]
.sym 75515 soc.cpu.irq_mask[26]
.sym 75518 soc.cpu.cpuregs_rs1[14]
.sym 75519 $false
.sym 75520 $false
.sym 75521 $false
.sym 75522 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287
.sym 75523 clk_16mhz$2$2
.sym 75524 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 75525 $abc$61060$auto$wreduce.cc:454:run$7006[2]_new_inv_
.sym 75526 soc.cpu.mem_rdata_latched[4]
.sym 75527 $abc$61060$new_n4573_
.sym 75528 $abc$61060$new_n4564_
.sym 75529 $abc$61060$new_n5531_
.sym 75530 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[20]_new_inv_
.sym 75531 $abc$61060$new_n4324_
.sym 75532 soc.cpu.mem_16bit_buffer[4]
.sym 75599 $false
.sym 75600 resetn$2
.sym 75601 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:359$1993_Y_new_inv_
.sym 75602 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:360$1999_Y_new_inv_
.sym 75605 soc.cpu.mem_do_rinst
.sym 75606 resetn$2
.sym 75607 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:359$1993_Y_new_inv_
.sym 75608 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:360$1999_Y_new_inv_
.sym 75611 $false
.sym 75612 $false
.sym 75613 $abc$61060$new_n4109_
.sym 75614 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 75617 soc.cpu.mem_xfer
.sym 75618 soc.cpu.mem_la_secondword
.sym 75619 $abc$61060$soc.cpu.mem_rdata[9]_new_inv_
.sym 75620 soc.cpu.mem_rdata_q[9]
.sym 75623 soc.cpu.mem_do_rinst
.sym 75624 resetn$2
.sym 75625 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:359$1993_Y_new_inv_
.sym 75626 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:360$1999_Y_new_inv_
.sym 75629 $abc$61060$new_n8183_
.sym 75630 soc.cpu.mem_la_secondword
.sym 75631 soc.cpu.mem_rdata[25]
.sym 75632 soc.cpu.mem_rdata_q[25]
.sym 75635 resetn$2
.sym 75636 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:345$1970_Y_new_inv_
.sym 75637 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:359$1993_Y_new_inv_
.sym 75638 $abc$61060$techmap\soc.cpu.$logic_or$picorv32.v:360$1999_Y_new_inv_
.sym 75641 $false
.sym 75642 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 75643 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 75644 soc.cpu.mem_xfer
.sym 75648 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 75649 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13706_Y_new_inv_
.sym 75650 $abc$61060$new_n4641_
.sym 75651 $abc$61060$new_n4547_
.sym 75652 $abc$61060$new_n4644_
.sym 75653 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[0]
.sym 75654 soc.cpu.decoded_rs1[0]
.sym 75655 soc.cpu.decoded_rs1[1]
.sym 75722 $false
.sym 75723 soc.cpu.mem_xfer
.sym 75724 soc.cpu.mem_rdata[26]
.sym 75725 soc.cpu.mem_rdata_q[26]
.sym 75728 soc.cpu.mem_xfer
.sym 75729 soc.cpu.mem_la_secondword
.sym 75730 $abc$61060$soc.cpu.mem_rdata[8]_new_inv_
.sym 75731 soc.cpu.mem_rdata_q[8]
.sym 75734 $false
.sym 75735 $false
.sym 75736 $false
.sym 75737 soc.cpu.cpuregs.wen
.sym 75740 soc.cpu.mem_xfer
.sym 75741 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 75742 $abc$61060$soc.cpu.mem_rdata[10]_new_inv_
.sym 75743 soc.cpu.mem_rdata_q[10]
.sym 75746 $false
.sym 75747 soc.cpu.mem_la_secondword
.sym 75748 $abc$61060$new_n4485_
.sym 75749 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[26]_new_inv_
.sym 75752 $abc$61060$new_n8162_
.sym 75753 soc.cpu.mem_la_secondword
.sym 75754 soc.cpu.mem_rdata[24]
.sym 75755 soc.cpu.mem_rdata_q[24]
.sym 75758 $false
.sym 75759 $abc$61060$new_n7004_
.sym 75760 soc.cpu.decoded_imm[8]
.sym 75761 $abc$61060$new_n6983_
.sym 75764 $false
.sym 75765 $abc$61060$new_n7010_
.sym 75766 soc.cpu.decoded_imm[11]
.sym 75767 $abc$61060$new_n6983_
.sym 75768 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149
.sym 75769 clk_16mhz$2$2
.sym 75770 $false
.sym 75771 $abc$61060$new_n4635_
.sym 75772 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13709_Y_new_inv_
.sym 75773 $abc$61060$new_n6980_
.sym 75774 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[1]
.sym 75775 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13707_Y_new_inv_
.sym 75777 soc.cpu.decoded_rs2[3]
.sym 75778 soc.cpu.decoded_rs2[1]
.sym 75845 soc.cpu.mem_la_secondword
.sym 75846 soc.cpu.mem_xfer
.sym 75847 $abc$61060$soc.cpu.mem_rdata[14]_new_inv_
.sym 75848 soc.cpu.mem_rdata_q[14]
.sym 75851 $abc$61060$new_n4598_
.sym 75852 $abc$61060$new_n4597_
.sym 75853 $abc$61060$new_n4596_
.sym 75854 $abc$61060$new_n4595_
.sym 75857 $false
.sym 75858 $false
.sym 75859 $abc$61060$new_n4596_
.sym 75860 $abc$61060$new_n4595_
.sym 75863 soc.cpu.mem_xfer
.sym 75864 soc.cpu.mem_la_secondword
.sym 75865 soc.cpu.mem_rdata[31]
.sym 75866 soc.cpu.mem_rdata_q[31]
.sym 75869 $false
.sym 75870 $false
.sym 75871 $abc$61060$new_n4598_
.sym 75872 $abc$61060$new_n4597_
.sym 75881 soc.cpu.mem_xfer
.sym 75882 soc.cpu.mem_la_secondword
.sym 75883 soc.cpu.mem_rdata[30]
.sym 75884 soc.cpu.mem_rdata_q[30]
.sym 75887 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1]
.sym 75888 $false
.sym 75889 $false
.sym 75890 $false
.sym 75891 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 75892 clk_16mhz$2$2
.sym 75893 $abc$61060$auto$rtlil.cc:1981:NotGate$59768
.sym 75894 $abc$61060$new_n4669_
.sym 75895 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[3]
.sym 75896 $abc$61060$techmap\soc.cpu.$procmux$5296_Y[1]_new_inv_
.sym 75897 $abc$61060$new_n4648_
.sym 75898 soc.cpu.decoded_rs1[4]
.sym 75899 soc.cpu.mem_rdata_q[16]
.sym 75901 soc.cpu.decoded_rs1[3]
.sym 75968 $false
.sym 75969 soc.cpu.mem_rdata_q[11]
.sym 75970 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 75971 soc.cpu.is_sb_sh_sw
.sym 75974 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 75975 soc.cpu.decoded_rs1[4]
.sym 75976 $abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14035_Y[4]_new_
.sym 75977 $abc$61060$new_n4634_
.sym 75980 $abc$61060$soc.cpu.mem_rdata_latched[27]_new_inv_
.sym 75981 $abc$61060$new_n4594_
.sym 75982 $abc$61060$soc.cpu.mem_rdata_latched[29]_new_inv_
.sym 75983 $abc$61060$soc.cpu.mem_rdata_latched[28]_new_inv_
.sym 75986 $false
.sym 75987 $abc$61060$new_n4594_
.sym 75988 $abc$61060$soc.cpu.mem_rdata_latched[29]_new_inv_
.sym 75989 $abc$61060$soc.cpu.mem_rdata_latched[28]_new_inv_
.sym 75992 $false
.sym 75993 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25286[0]_new_
.sym 75994 $abc$61060$techmap\soc.cpu.$procmux$4589_CMP_new_inv_
.sym 75995 soc.cpu.mem_rdata_q[24]
.sym 75998 $false
.sym 75999 $false
.sym 76000 $abc$61060$new_n4635_
.sym 76001 $abc$61060$techmap\soc.cpu.$0\instr_retirq[0:0]
.sym 76004 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$19285[1]_new_
.sym 76005 $abc$61060$new_n5381_
.sym 76006 $abc$61060$new_n5382_
.sym 76007 $abc$61060$soc.cpu.mem_rdata_latched[27]_new_inv_
.sym 76010 $false
.sym 76011 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 76012 $abc$61060$soc.cpu.mem_rdata_latched[24]_new_inv_
.sym 76013 $abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_
.sym 76014 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 76015 clk_16mhz$2$2
.sym 76016 $false
.sym 76017 $abc$61060$new_n4649_
.sym 76018 $abc$61060$new_n4650_
.sym 76019 $abc$61060$new_n4623_
.sym 76020 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[2]
.sym 76021 soc.cpu.decoded_imm_uj[3]
.sym 76022 soc.cpu.decoded_imm_uj[6]
.sym 76023 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 76024 soc.cpu.decoded_imm_uj[1]
.sym 76091 soc.cpu.mem_rdata_latched[3]
.sym 76092 soc.cpu.mem_rdata_latched[2]
.sym 76093 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1]
.sym 76094 $abc$61060$auto$rtlil.cc:1981:NotGate$59768
.sym 76097 $false
.sym 76098 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25297[0]_new_
.sym 76099 $abc$61060$techmap\soc.cpu.$procmux$4589_CMP_new_inv_
.sym 76100 soc.cpu.mem_rdata_q[23]
.sym 76103 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19322[0]_new_inv_
.sym 76104 $abc$61060$new_n4587_
.sym 76105 $abc$61060$new_n4583_
.sym 76106 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$19285[1]_new_
.sym 76109 $false
.sym 76110 soc.cpu.mem_rdata_q[10]
.sym 76111 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 76112 soc.cpu.is_sb_sh_sw
.sym 76115 $false
.sym 76116 $false
.sym 76117 $abc$61060$new_n4583_
.sym 76118 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19322[0]_new_inv_
.sym 76121 $abc$61060$soc.cpu.mem_rdata_latched[25]_new_inv_
.sym 76122 soc.cpu.mem_rdata_latched[5]
.sym 76123 soc.cpu.mem_rdata_latched[4]
.sym 76124 soc.cpu.mem_rdata_latched[6]
.sym 76127 soc.cpu.mem_rdata_q[26]
.sym 76128 $abc$61060$new_n4076_
.sym 76129 soc.cpu.decoded_imm_uj[6]
.sym 76130 soc.cpu.instr_jal
.sym 76133 $false
.sym 76134 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25300_new_inv_
.sym 76135 soc.cpu.decoded_imm_uj[3]
.sym 76136 soc.cpu.instr_jal
.sym 76137 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 76138 clk_16mhz$2$2
.sym 76139 $abc$61060$auto$rtlil.cc:1981:NotGate$59804
.sym 76140 $abc$61060$new_n4643_
.sym 76141 $abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14036_Y[2]_new_
.sym 76142 $abc$61060$new_n4624_
.sym 76143 $abc$61060$new_n4605_
.sym 76144 $abc$61060$new_n4642_
.sym 76145 $abc$61060$new_n4549_
.sym 76146 $abc$61060$new_n4548_
.sym 76147 $abc$61060$new_n4647_
.sym 76214 $false
.sym 76215 soc.cpu.mem_xfer
.sym 76216 $abc$61060$soc.cpu.mem_rdata_latched[25]_new_inv_
.sym 76217 soc.cpu.mem_rdata_q[25]
.sym 76220 $false
.sym 76221 $false
.sym 76222 $abc$61060$auto$simplemap.cc:168:logic_reduce$14816_new_inv_
.sym 76223 soc.cpu.mem_rdata_latched[12]
.sym 76226 $false
.sym 76227 $false
.sym 76228 $abc$61060$auto$simplemap.cc:168:logic_reduce$14816_new_inv_
.sym 76229 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 76232 $false
.sym 76233 $abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 76234 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 76235 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 76244 $false
.sym 76245 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 76246 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 76247 $abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 76250 $false
.sym 76251 $false
.sym 76252 $false
.sym 76253 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 76256 $false
.sym 76257 $false
.sym 76258 $abc$61060$new_n4587_
.sym 76259 $abc$61060$new_n5381_
.sym 76260 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 76261 clk_16mhz$2$2
.sym 76262 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12402
.sym 76263 $abc$61060$new_n4579_
.sym 76264 $abc$61060$new_n4554_
.sym 76265 $abc$61060$new_n4613_
.sym 76267 $abc$61060$new_n5621_
.sym 76268 $abc$61060$techmap$techmap\soc.cpu.$procmux$4503.$and$/usr/local/bin/../share/yosys/techmap.v:434$14081_Y_new_
.sym 76269 $abc$61060$new_n4616_
.sym 76270 $abc$61060$new_n4580_
.sym 76337 $false
.sym 76338 soc.cpu.mem_xfer
.sym 76339 $abc$61060$soc.cpu.mem_rdata_latched[31]_new_inv_
.sym 76340 soc.cpu.mem_rdata_q[31]
.sym 76343 $abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_
.sym 76344 $abc$61060$new_n4633_
.sym 76345 $abc$61060$new_n4550_
.sym 76346 $abc$61060$new_n4632_
.sym 76349 $false
.sym 76350 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1]
.sym 76351 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19842_new_
.sym 76352 $abc$61060$new_n4447_
.sym 76355 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 76356 $abc$61060$new_n4447_
.sym 76357 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 76358 $abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_
.sym 76361 $false
.sym 76362 $abc$61060$new_n4633_
.sym 76363 $abc$61060$auto$wreduce.cc:454:run$7002[1]_new_inv_
.sym 76364 $abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_
.sym 76367 $false
.sym 76368 $abc$61060$new_n4829_
.sym 76369 soc.cpu.reg_op1[25]
.sym 76370 $abc$61060$new_n4670_
.sym 76373 $false
.sym 76374 $abc$61060$new_n4860_
.sym 76375 soc.cpu.reg_op1[30]
.sym 76376 $abc$61060$new_n4670_
.sym 76379 $false
.sym 76380 $abc$61060$new_n4856_
.sym 76381 soc.cpu.reg_op1[31]
.sym 76382 $abc$61060$new_n4670_
.sym 76383 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 76384 clk_16mhz$2$2
.sym 76385 $false
.sym 76386 $abc$61060$new_n5600_
.sym 76387 $abc$61060$new_n5421_
.sym 76388 $abc$61060$techmap\soc.cpu.$procmux$4453_Y[3]_new_inv_
.sym 76389 $abc$61060$auto$wreduce.cc:454:run$7002[1]_new_inv_
.sym 76390 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19787_new_
.sym 76391 $abc$61060$new_n5601_
.sym 76392 $abc$61060$new_n4551_
.sym 76393 $abc$61060$new_n4610_
.sym 76460 $false
.sym 76461 $false
.sym 76462 $abc$61060$new_n5601_
.sym 76463 $abc$61060$new_n5606_
.sym 76466 $abc$61060$auto$rtlil.cc:1981:NotGate$59768
.sym 76467 $abc$61060$new_n5599_
.sym 76468 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 76469 $abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_
.sym 76472 $false
.sym 76473 soc.cpu.mem_rdata_latched[12]
.sym 76474 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 76475 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 76478 $false
.sym 76479 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 76480 $abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_
.sym 76481 $abc$61060$auto$wreduce.cc:454:run$7002[1]_new_inv_
.sym 76484 soc.cpu.mem_rdata_latched[2]
.sym 76485 $abc$61060$techmap$techmap\soc.cpu.$procmux$4643.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_
.sym 76486 $abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 76487 $abc$61060$new_n5463_
.sym 76490 $abc$61060$auto$wreduce.cc:454:run$7006[0]_new_inv_
.sym 76491 $abc$61060$new_n5601_
.sym 76492 $abc$61060$new_n5600_
.sym 76493 $abc$61060$new_n5597_
.sym 76496 $abc$61060$auto$rtlil.cc:1981:NotGate$59768
.sym 76497 $abc$61060$new_n5599_
.sym 76498 $abc$61060$new_n5598_
.sym 76499 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:502$2058_Y_new_
.sym 76502 $abc$61060$new_n5602_
.sym 76503 $abc$61060$new_n5596_
.sym 76504 $abc$61060$new_n5411_
.sym 76505 $abc$61060$new_n4633_
.sym 76506 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 76507 clk_16mhz$2$2
.sym 76508 $false
.sym 76509 $abc$61060$new_n5411_
.sym 76510 $abc$61060$techmap$techmap\soc.cpu.$procmux$4503.$and$/usr/local/bin/../share/yosys/techmap.v:434$14083_Y_new_
.sym 76511 $abc$61060$new_n4609_
.sym 76512 $abc$61060$new_n5627_
.sym 76513 $abc$61060$new_n4562_
.sym 76514 $abc$61060$new_n5626_
.sym 76515 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36196
.sym 76516 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 76583 $false
.sym 76584 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 76585 $abc$61060$new_n5421_
.sym 76586 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:502$2058_Y_new_
.sym 76589 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19350[0]_new_inv_
.sym 76590 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19824[1]_new_
.sym 76591 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19254[1]_new_inv_
.sym 76592 soc.cpu.mem_rdata_latched[12]
.sym 76595 $false
.sym 76596 $false
.sym 76597 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 76598 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 76601 $abc$61060$new_n5463_
.sym 76602 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19254[1]_new_inv_
.sym 76603 $abc$61060$new_n5297_
.sym 76604 soc.cpu.mem_rdata_latched[3]
.sym 76607 $abc$61060$new_n5594_
.sym 76608 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 76609 $abc$61060$new_n5411_
.sym 76610 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 76613 $false
.sym 76614 $abc$61060$new_n5588_
.sym 76615 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19166[1]_new_inv_
.sym 76616 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19350[0]_new_inv_
.sym 76619 $false
.sym 76620 $abc$61060$new_n5626_
.sym 76621 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 76622 $abc$61060$new_n5629_
.sym 76625 $abc$61060$new_n5631_
.sym 76626 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 76627 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 76628 $abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_
.sym 76629 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 76630 clk_16mhz$2$2
.sym 76631 $false
.sym 76632 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19206[2]_new_inv_
.sym 76633 $abc$61060$new_n5476_
.sym 76635 $abc$61060$techmap\soc.cpu.$procmux$5345_Y[2]_new_inv_
.sym 76636 $abc$61060$new_n5631_
.sym 76637 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19254[1]_new_inv_
.sym 76706 $false
.sym 76707 soc.cpu.mem_rdata_latched[5]
.sym 76708 soc.cpu.mem_rdata_latched[4]
.sym 76709 soc.cpu.mem_rdata_latched[6]
.sym 76983 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$32572_new_inv_
.sym 76984 $abc$61060$new_n6408_
.sym 76985 flash_io1_do
.sym 76986 $abc$61060$techmap\soc.spimemio.xfer.$4\next_ibuffer[7:0][7]_new_inv_
.sym 76987 $abc$61060$new_n6432_
.sym 76989 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[7]_new_
.sym 76990 soc.spimemio.xfer.ibuffer[7]
.sym 77093 flash_io2_di
.sym 77094 soc.spimemio.xfer.xfer_qspi
.sym 77095 soc.spimemio.xfer.flash_clk
.sym 77096 soc.spimemio.xfer.xfer_ddr
.sym 77129 soc.cpu.mem_wdata[1]
.sym 77130 $false
.sym 77131 $false
.sym 77132 $false
.sym 77139 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45671
.sym 77140 clk_16mhz$2$2
.sym 77141 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 77142 $abc$61060$new_n6398_
.sym 77143 $abc$61060$techmap\soc.spimemio.$ternary$spimemio.v:169$60_Y_new_inv_
.sym 77144 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54497
.sym 77145 $abc$61060$new_n6397_
.sym 77146 $abc$61060$techmap\soc.spimemio.xfer.$2\flash_io2_do[0:0]
.sym 77147 $abc$61060$techmap\soc.spimemio.$ternary$spimemio.v:166$54_Y_new_inv_
.sym 77148 $abc$61060$techmap\soc.spimemio.$ternary$spimemio.v:167$56_Y_new_inv_
.sym 77149 soc.spimemio.xfer.ibuffer[0]
.sym 77216 $abc$61060$techmap\soc.spimemio.xfer.$2\flash_io2_do[0:0]
.sym 77217 $false
.sym 77218 $false
.sym 77219 $false
.sym 77234 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6048.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y
.sym 77235 $false
.sym 77236 $false
.sym 77237 $false
.sym 77240 $abc$61060$techmap\soc.spimemio.xfer.$2\flash_io3_do[0:0]
.sym 77241 $false
.sym 77242 $false
.sym 77243 $false
.sym 77246 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6100.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y
.sym 77247 $false
.sym 77248 $false
.sym 77249 $false
.sym 77262 $true
.sym 77263 clk_16mhz$2$2
.sym 77264 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 77265 $abc$61060$new_n6411_
.sym 77267 $abc$61060$techmap\soc.spimemio.xfer.$2\flash_io3_do[0:0]
.sym 77269 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 77270 soc.spimemio.rdata[23]
.sym 77271 soc.spimemio.rdata[15]
.sym 77301 $true
.sym 77338 $auto$alumacc.cc:474:replace_alu$7329.C[1]$2
.sym 77340 soc.spimemio.xfer.dummy_count[0]
.sym 77341 $abc$61060$auto$alumacc.cc:474:replace_alu$7329.BB[0]
.sym 77344 $auto$alumacc.cc:474:replace_alu$7329.C[2]$2
.sym 77346 soc.spimemio.xfer.dummy_count[1]
.sym 77347 $true$2
.sym 77348 $auto$alumacc.cc:474:replace_alu$7329.C[1]$2
.sym 77350 $auto$alumacc.cc:474:replace_alu$7329.C[3]
.sym 77352 soc.spimemio.xfer.dummy_count[2]
.sym 77353 $true$2
.sym 77354 $auto$alumacc.cc:474:replace_alu$7329.C[2]$2
.sym 77357 $false
.sym 77358 soc.spimemio.xfer.dummy_count[3]
.sym 77359 $false
.sym 77360 $auto$alumacc.cc:474:replace_alu$7329.C[3]
.sym 77363 $false
.sym 77364 $false
.sym 77365 $false
.sym 77366 soc.spimemio.xfer.flash_clk
.sym 77369 soc.spimemio.xfer.ibuffer[7]
.sym 77370 $false
.sym 77371 $false
.sym 77372 $false
.sym 77375 soc.spimemio.xfer.ibuffer[0]
.sym 77376 $false
.sym 77377 $false
.sym 77378 $false
.sym 77381 soc.spimemio.xfer.ibuffer[5]
.sym 77382 $false
.sym 77383 $false
.sym 77384 $false
.sym 77385 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46742
.sym 77386 clk_16mhz$2$2
.sym 77387 $false
.sym 77388 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6100.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y
.sym 77389 $abc$61060$new_n6458_
.sym 77390 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[5]_new_
.sym 77391 $abc$61060$soc.cpu.mem_rdata[0]_new_inv_
.sym 77392 $abc$61060$new_n4093_
.sym 77393 soc.spimemio.buffer[15]
.sym 77394 soc.spimemio.buffer[12]
.sym 77395 soc.spimemio.buffer[10]
.sym 77462 $false
.sym 77463 soc.spimemio.xfer.dummy_count[0]
.sym 77464 $abc$61060$auto$alumacc.cc:474:replace_alu$7329.BB[0]
.sym 77465 $false
.sym 77468 $false
.sym 77469 soc.spimemio.xfer.dummy_count[2]
.sym 77470 $false
.sym 77471 $auto$alumacc.cc:474:replace_alu$7329.C[2]
.sym 77474 $false
.sym 77475 soc.spimemio.xfer.dummy_count[1]
.sym 77476 $false
.sym 77477 $auto$alumacc.cc:474:replace_alu$7329.C[1]
.sym 77480 soc.spimemio.xfer.dummy_count[3]
.sym 77481 soc.spimemio.xfer.dummy_count[2]
.sym 77482 soc.spimemio.xfer.dummy_count[1]
.sym 77483 soc.spimemio.xfer.dummy_count[0]
.sym 77486 $abc$61060$new_n4957_
.sym 77487 $abc$61060$techmap\soc.spimemio.xfer.$procmux$5836_Y[3]
.sym 77488 soc.spimemio.din_rd
.sym 77489 soc.spimemio.din_data[3]
.sym 77492 $abc$61060$new_n4957_
.sym 77493 $abc$61060$techmap\soc.spimemio.xfer.$procmux$5836_Y[0]
.sym 77494 soc.spimemio.din_rd
.sym 77495 soc.spimemio.din_data[0]
.sym 77498 $abc$61060$new_n4957_
.sym 77499 $abc$61060$techmap\soc.spimemio.xfer.$procmux$5836_Y[1]
.sym 77500 soc.spimemio.din_rd
.sym 77501 soc.spimemio.din_data[1]
.sym 77504 $abc$61060$new_n4957_
.sym 77505 $abc$61060$techmap\soc.spimemio.xfer.$procmux$5836_Y[2]
.sym 77506 soc.spimemio.din_rd
.sym 77507 soc.spimemio.din_data[2]
.sym 77508 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54082
.sym 77509 clk_16mhz$2$2
.sym 77510 $abc$61060$auto$rtlil.cc:1981:NotGate$60892
.sym 77511 $abc$61060$new_n6470_
.sym 77512 $abc$61060$new_n6449_
.sym 77513 $abc$61060$new_n6448_
.sym 77514 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[7]_new_
.sym 77515 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[7]_new_
.sym 77516 $abc$61060$soc.spimemio.xfer.next_obuffer[7]_new_
.sym 77517 $abc$61060$new_n6472_
.sym 77518 soc.spimemio.xfer.flash_csb
.sym 77585 $false
.sym 77586 $false
.sym 77587 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 77588 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54028
.sym 77597 soc.ram_ready
.sym 77598 $abc$61060$new_n4319_
.sym 77599 flash_io2_di
.sym 77600 $abc$61060$new_n3984_
.sym 77603 $false
.sym 77604 resetn$2
.sym 77605 soc.cpu.mem_wstrb[0]
.sym 77606 $abc$61060$new_n4001_
.sym 77609 $false
.sym 77610 $false
.sym 77611 soc.spimemio.xfer_resetn
.sym 77612 $abc$61060$new_n4957_
.sym 77621 $false
.sym 77622 resetn$2
.sym 77623 soc.cpu.mem_wstrb[0]
.sym 77624 $abc$61060$new_n3984_
.sym 77627 soc.spimemio.xfer.ibuffer[1]
.sym 77628 $false
.sym 77629 $false
.sym 77630 $false
.sym 77631 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46742
.sym 77632 clk_16mhz$2$2
.sym 77633 $false
.sym 77634 $abc$61060$new_n6483_
.sym 77635 $abc$61060$new_n4964_
.sym 77636 $abc$61060$new_n4969_
.sym 77637 $abc$61060$new_n6485_
.sym 77638 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6008.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14080_Y_new_inv_
.sym 77639 $abc$61060$auto$simplemap.cc:168:logic_reduce$24219[1]_new_inv_
.sym 77640 $abc$61060$new_n4968_
.sym 77641 $abc$61060$new_n8237_
.sym 77670 $true
.sym 77707 $auto$alumacc.cc:474:replace_alu$7332.C[1]$2
.sym 77709 soc.spimemio.xfer.count[1]
.sym 77710 $abc$61060$auto$alumacc.cc:474:replace_alu$7332.BB[0]
.sym 77713 $auto$alumacc.cc:474:replace_alu$7332.C[2]
.sym 77715 soc.spimemio.xfer.count[2]
.sym 77716 $true$2
.sym 77717 $auto$alumacc.cc:474:replace_alu$7332.C[1]$2
.sym 77720 $false
.sym 77721 soc.spimemio.xfer.count[3]
.sym 77722 soc.spimemio.xfer.flash_clk
.sym 77723 $auto$alumacc.cc:474:replace_alu$7332.C[2]
.sym 77726 $false
.sym 77727 soc.spimemio.xfer.count[2]
.sym 77728 $false
.sym 77729 $auto$alumacc.cc:474:replace_alu$7332.C[1]
.sym 77732 soc.spimemio.din_rd
.sym 77733 $false
.sym 77734 $false
.sym 77735 $false
.sym 77738 $false
.sym 77739 $false
.sym 77740 soc.spimemio.din_ddr
.sym 77741 soc.spimemio.din_qspi
.sym 77744 $false
.sym 77745 $false
.sym 77746 soc.spimemio.din_ddr
.sym 77747 soc.spimemio.din_qspi
.sym 77750 soc.spimemio.din_qspi
.sym 77751 $false
.sym 77752 $false
.sym 77753 $false
.sym 77754 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54028
.sym 77755 clk_16mhz$2$2
.sym 77756 $abc$61060$auto$rtlil.cc:1981:NotGate$60892
.sym 77757 $abc$61060$auto$alumacc.cc:474:replace_alu$7332.BB[0]
.sym 77758 flash_io3_oe
.sym 77759 $abc$61060$new_n4300_
.sym 77760 $abc$61060$new_n4510_
.sym 77761 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[7]_new_inv_
.sym 77762 $abc$61060$techmap\soc.spimemio.xfer.$5\next_count[3:0][1]_new_inv_
.sym 77763 $abc$61060$auto$alumacc.cc:474:replace_alu$7335.lcu.g[0]_new_inv_
.sym 77764 soc.spimemio.config_oe[3]
.sym 77831 $false
.sym 77832 $false
.sym 77833 soc.simpleuart.cfg_divider[8]
.sym 77834 $abc$61060$new_n4001_
.sym 77837 $false
.sym 77838 resetn$2
.sym 77839 soc.cpu.mem_wstrb[1]
.sym 77840 $abc$61060$new_n3984_
.sym 77843 soc.spimemio.xfer.xfer_qspi
.sym 77844 soc.spimemio.config_en
.sym 77845 soc.spimemio.xfer.xfer_rd
.sym 77846 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 77855 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 77856 $abc$61060$new_n4256_
.sym 77857 soc.spimemio.valid
.sym 77858 soc.spimemio.rdata[12]
.sym 77861 $false
.sym 77862 $false
.sym 77863 soc.cpu.mem_wstrb[0]
.sym 77864 $abc$61060$techmap\soc.$0\ram_ready[0:0]
.sym 77867 soc.spimemio.xfer.ibuffer[6]
.sym 77868 $false
.sym 77869 $false
.sym 77870 $false
.sym 77873 soc.spimemio.buffer[21]
.sym 77874 $false
.sym 77875 $false
.sym 77876 $false
.sym 77877 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 77878 clk_16mhz$2$2
.sym 77879 $false
.sym 77882 $abc$61060$new_n4293_
.sym 77883 $abc$61060$new_n4567_
.sym 77884 soc.spimemio.config_dummy[2]
.sym 77886 soc.spimemio.config_ddr
.sym 77954 $false
.sym 77955 $false
.sym 77956 soc.simpleuart.cfg_divider[22]
.sym 77957 $abc$61060$new_n4001_
.sym 77960 soc.cpu.mem_valid
.sym 77961 flash_io3_oe
.sym 77962 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$21069[1]_new_
.sym 77963 $abc$61060$new_n3985_
.sym 77966 soc.spimemio.xfer.ibuffer[3]
.sym 77967 $false
.sym 77968 $false
.sym 77969 $false
.sym 77984 soc.spimemio.xfer.ibuffer[4]
.sym 77985 $false
.sym 77986 $false
.sym 77987 $false
.sym 77990 soc.spimemio.xfer.ibuffer[6]
.sym 77991 $false
.sym 77992 $false
.sym 77993 $false
.sym 77996 soc.spimemio.xfer.ibuffer[2]
.sym 77997 $false
.sym 77998 $false
.sym 77999 $false
.sym 78000 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46742
.sym 78001 clk_16mhz$2$2
.sym 78002 $false
.sym 78004 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[22]_new_
.sym 78005 $abc$61060$new_n4295_
.sym 78006 soc.spimemio.rdata[22]
.sym 78009 soc.spimemio.rdata[29]
.sym 78010 soc.spimemio.rdata[10]
.sym 78077 $false
.sym 78078 $abc$61060$new_n4009_
.sym 78079 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[24]_new_
.sym 78080 soc.spimemio.rdata[24]
.sym 78083 soc.spimemio.buffer[17]
.sym 78084 $false
.sym 78085 $false
.sym 78086 $false
.sym 78089 soc.spimemio.xfer.ibuffer[3]
.sym 78090 $false
.sym 78091 $false
.sym 78092 $false
.sym 78095 soc.spimemio.xfer.ibuffer[0]
.sym 78096 $false
.sym 78097 $false
.sym 78098 $false
.sym 78101 soc.spimemio.buffer[19]
.sym 78102 $false
.sym 78103 $false
.sym 78104 $false
.sym 78107 soc.spimemio.buffer[16]
.sym 78108 $false
.sym 78109 $false
.sym 78110 $false
.sym 78113 soc.spimemio.buffer[18]
.sym 78114 $false
.sym 78115 $false
.sym 78116 $false
.sym 78119 soc.spimemio.buffer[20]
.sym 78120 $false
.sym 78121 $false
.sym 78122 $false
.sym 78123 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 78124 clk_16mhz$2$2
.sym 78125 $false
.sym 78127 $abc$61060$new_n5280_
.sym 78128 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56992
.sym 78129 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56792
.sym 78130 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730
.sym 78131 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56592
.sym 78132 $abc$61060$new_n5286_
.sym 78133 $abc$61060$new_n5279_
.sym 78200 $abc$61060$new_n8140_
.sym 78201 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 78202 soc.spimemio.rdata[20]
.sym 78203 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[20]_new_
.sym 78206 $abc$61060$new_n8156_
.sym 78207 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 78208 soc.spimemio.rdata[30]
.sym 78209 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[30]_new_
.sym 78212 $abc$61060$new_n8138_
.sym 78213 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 78214 soc.spimemio.rdata[18]
.sym 78215 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[18]_new_
.sym 78218 $abc$61060$new_n8144_
.sym 78219 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 78220 soc.spimemio.rdata[19]
.sym 78221 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[19]_new_
.sym 78224 $abc$61060$new_n8142_
.sym 78225 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 78226 soc.spimemio.rdata[21]
.sym 78227 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[21]_new_
.sym 78236 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 78237 iomem_rdata[30]
.sym 78238 $abc$61060$new_n4016_
.sym 78239 soc.spimemio.valid
.sym 78252 $abc$61060$soc.cpu.mem_rdata[11]_new_inv_
.sym 78253 $abc$61060$soc.cpu.mem_rdata[15]_new_inv_
.sym 78254 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[15]_new_
.sym 78256 iomem_rdata[30]
.sym 78335 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 78336 iomem_rdata[20]
.sym 78337 $abc$61060$new_n4016_
.sym 78338 soc.spimemio.valid
.sym 78341 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 78342 iomem_rdata[21]
.sym 78343 $abc$61060$new_n4016_
.sym 78344 soc.spimemio.valid
.sym 78347 $abc$61060$new_n8117_
.sym 78348 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 78349 soc.spimemio.rdata[16]
.sym 78350 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[16]_new_
.sym 78353 $abc$61060$new_n4062_
.sym 78354 $abc$61060$new_n4058_
.sym 78355 $abc$61060$new_n4057_
.sym 78356 $abc$61060$new_n4061_
.sym 78365 soc.cpu.mem_wdata[15]
.sym 78366 $false
.sym 78367 $false
.sym 78368 $false
.sym 78369 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44799
.sym 78370 clk_16mhz$2$2
.sym 78371 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 78375 soc.cpu.mem_rdata[22]
.sym 78379 soc.cpu.mem_rdata[29]
.sym 78464 $false
.sym 78465 $false
.sym 78466 soc.cpu.reg_op1[0]
.sym 78467 soc.cpu.reg_op1[1]
.sym 78482 $abc$61060$new_n8160_
.sym 78483 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 78484 soc.spimemio.rdata[27]
.sym 78485 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[27]_new_
.sym 78497 soc.cpu.mem_la_wdata[15]
.sym 78498 $abc$61060$soc.cpu.mem_rdata[13]_new_inv_
.sym 78501 gpio[29]
.sym 78569 $abc$61060$new_n8115_
.sym 78570 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 78571 soc.spimemio.rdata[17]
.sym 78572 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[17]_new_
.sym 78575 $false
.sym 78576 $false
.sym 78577 soc.cpu.reg_op1[1]
.sym 78578 soc.cpu.reg_op1[0]
.sym 78581 $false
.sym 78582 soc.cpu.mem_la_secondword
.sym 78583 $abc$61060$soc.cpu.mem_rdata[0]_new_inv_
.sym 78584 $abc$61060$soc.cpu.mem_rdata[1]_new_inv_
.sym 78587 $false
.sym 78588 $false
.sym 78589 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10151_new_
.sym 78590 $abc$61060$soc.cpu.mem_rdata[13]_new_inv_
.sym 78593 $false
.sym 78594 $false
.sym 78595 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10151_new_
.sym 78596 $abc$61060$soc.cpu.mem_rdata[9]_new_inv_
.sym 78599 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 78600 $abc$61060$techmap$techmap\soc.cpu.$procmux$5425.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[5]_new_
.sym 78601 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12042_new_
.sym 78602 soc.cpu.mem_rdata[29]
.sym 78605 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 78606 iomem_rdata[26]
.sym 78607 $abc$61060$new_n4016_
.sym 78608 soc.spimemio.valid
.sym 78611 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 78612 $abc$61060$techmap$techmap\soc.cpu.$procmux$5425.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[1]_new_
.sym 78613 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12042_new_
.sym 78614 soc.cpu.mem_rdata[25]
.sym 78618 $abc$61060$new_n7245_
.sym 78621 $abc$61060$new_n8158_
.sym 78622 $abc$61060$new_n7191_
.sym 78623 $abc$61060$new_n7230_
.sym 78624 soc.cpu.mem_wdata[19]
.sym 78692 soc.cpu.cpu_state[5]
.sym 78693 $abc$61060$new_n7231_
.sym 78694 $abc$61060$new_n7230_
.sym 78695 $abc$61060$new_n7228_
.sym 78698 $false
.sym 78699 $false
.sym 78700 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13687_Y_new_
.sym 78701 soc.cpu.mem_rdata[21]
.sym 78704 $false
.sym 78705 $false
.sym 78706 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13687_Y_new_
.sym 78707 soc.cpu.mem_rdata[22]
.sym 78710 $abc$61060$new_n7178_
.sym 78711 $abc$61060$new_n7176_
.sym 78712 soc.cpu.mem_rdata[17]
.sym 78713 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13687_Y_new_
.sym 78716 $abc$61060$new_n7245_
.sym 78717 $abc$61060$new_n7244_
.sym 78718 soc.cpu.reg_op1[0]
.sym 78719 $abc$61060$new_n8276_
.sym 78722 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 78723 soc.cpu.reg_op1[1]
.sym 78724 soc.cpu.mem_rdata[30]
.sym 78725 $abc$61060$soc.cpu.mem_rdata[14]_new_inv_
.sym 78728 $false
.sym 78729 $false
.sym 78730 $abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 78731 $abc$61060$soc.cpu.mem_rdata[4]_new_inv_
.sym 78734 $false
.sym 78735 $false
.sym 78736 $abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 78737 $abc$61060$soc.cpu.mem_rdata[1]_new_inv_
.sym 78741 $abc$61060$soc.cpu.mem_rdata_word[7]_new_inv_
.sym 78742 $abc$61060$new_n8280_
.sym 78743 $abc$61060$new_n4368_
.sym 78744 soc.cpu.mem_rdata[24]
.sym 78745 $abc$61060$new_n8279_
.sym 78746 $abc$61060$new_n4408_
.sym 78748 soc.cpu.irq_mask[11]
.sym 78815 soc.cpu.reg_op1[0]
.sym 78816 soc.cpu.reg_op1[1]
.sym 78817 soc.cpu.mem_rdata[24]
.sym 78818 $abc$61060$soc.cpu.mem_rdata[8]_new_inv_
.sym 78821 $false
.sym 78822 $false
.sym 78823 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13687_Y_new_
.sym 78824 soc.cpu.mem_rdata[16]
.sym 78827 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 78828 soc.cpu.reg_op1[1]
.sym 78829 soc.cpu.mem_rdata[27]
.sym 78830 $abc$61060$soc.cpu.mem_rdata[11]_new_inv_
.sym 78833 $abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 78834 $abc$61060$soc.cpu.mem_rdata[3]_new_inv_
.sym 78835 soc.cpu.mem_rdata[19]
.sym 78836 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13687_Y_new_
.sym 78839 $false
.sym 78840 $abc$61060$new_n7161_
.sym 78841 $abc$61060$soc.cpu.mem_rdata[0]_new_inv_
.sym 78842 $abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 78845 $false
.sym 78846 $abc$61060$new_n7163_
.sym 78847 $abc$61060$new_n7162_
.sym 78848 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 78851 soc.cpu.cpu_state[5]
.sym 78852 $abc$61060$new_n8270_
.sym 78853 soc.cpu.reg_op1[0]
.sym 78854 $abc$61060$new_n8269_
.sym 78857 soc.cpu.mem_rdata[19]
.sym 78858 $false
.sym 78859 $false
.sym 78860 $false
.sym 78861 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424
.sym 78862 clk_16mhz$2$2
.sym 78863 $false
.sym 78864 $abc$61060$new_n7252_
.sym 78865 $abc$61060$new_n7319_
.sym 78866 $abc$61060$new_n7344_
.sym 78867 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27109[0]_new_inv_
.sym 78868 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[6]_new_
.sym 78869 $abc$61060$new_n7366_
.sym 78871 soc.cpu.reg_out[31]
.sym 78938 $abc$61060$new_n4073_
.sym 78939 soc.cpu.mem_16bit_buffer[3]
.sym 78940 $abc$61060$new_n4360_
.sym 78941 $abc$61060$new_n4368_
.sym 78944 $false
.sym 78945 $false
.sym 78946 soc.cpu.irq_pending[9]
.sym 78947 soc.cpu.irq_mask[9]
.sym 78956 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 78957 soc.cpu.mem_xfer
.sym 78958 soc.cpu.mem_rdata[19]
.sym 78959 soc.cpu.mem_rdata_q[19]
.sym 78962 soc.cpu.cpu_state[5]
.sym 78963 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 78964 $abc$61060$new_n7364_
.sym 78965 soc.cpu.mem_rdata[31]
.sym 78968 $false
.sym 78969 $false
.sym 78970 soc.cpu.irq_mask[8]
.sym 78971 soc.cpu.irq_pending[8]
.sym 78974 $false
.sym 78975 $false
.sym 78976 soc.cpu.irq_mask[9]
.sym 78977 soc.cpu.irq_pending[9]
.sym 78984 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562
.sym 78985 clk_16mhz$2$2
.sym 78986 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 78987 $abc$61060$new_n7487_
.sym 78988 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27032[0]_new_inv_
.sym 78989 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27067[0]_new_inv_
.sym 78991 $abc$61060$new_n4350_
.sym 78992 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287
.sym 78993 $abc$61060$new_n4065_
.sym 78994 soc.cpu.irq_pending[15]
.sym 79061 $false
.sym 79062 $false
.sym 79063 soc.cpu.irq_pending[8]
.sym 79064 soc.cpu.irq_mask[8]
.sym 79067 $false
.sym 79068 soc.cpu.mem_la_secondword
.sym 79069 $abc$61060$new_n4368_
.sym 79070 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[19]_new_inv_
.sym 79073 $false
.sym 79074 soc.cpu.mem_xfer
.sym 79075 soc.cpu.mem_rdata[19]
.sym 79076 soc.cpu.mem_rdata_q[19]
.sym 79079 $false
.sym 79080 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[9]_new_
.sym 79081 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 79082 soc.cpu.irq_pending[9]
.sym 79085 soc.cpu.cpu_state[5]
.sym 79086 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 79087 $abc$61060$new_n7364_
.sym 79088 soc.cpu.mem_rdata[17]
.sym 79091 soc.cpu.cpuregs_rs1[0]
.sym 79092 $false
.sym 79093 $false
.sym 79094 $false
.sym 79097 soc.cpu.cpuregs_rs1[1]
.sym 79098 $false
.sym 79099 $false
.sym 79100 $false
.sym 79103 soc.cpu.cpuregs_rs1[15]
.sym 79104 $false
.sym 79105 $false
.sym 79106 $false
.sym 79107 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287
.sym 79108 clk_16mhz$2$2
.sym 79109 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 79110 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[17]_new_inv_
.sym 79111 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[18]_new_
.sym 79112 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27067[1]_new_
.sym 79113 $abc$61060$auto$rtlil.cc:1981:NotGate$59768
.sym 79114 $abc$61060$soc.cpu.mem_rdata_latched[17]_new_inv_
.sym 79115 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[22]_new_inv_
.sym 79116 $abc$61060$new_n3981_
.sym 79117 soc.cpu.mem_16bit_buffer[1]
.sym 79184 soc.cpu.cpu_state[5]
.sym 79185 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 79186 $abc$61060$new_n7364_
.sym 79187 soc.cpu.mem_rdata[22]
.sym 79190 $abc$61060$new_n7349_
.sym 79191 soc.cpu.cpu_state[2]
.sym 79192 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14716_Y_new_inv_
.sym 79193 $abc$61060$new_n7348_
.sym 79196 soc.cpu.cpu_state[5]
.sym 79197 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 79198 $abc$61060$new_n7364_
.sym 79199 soc.cpu.mem_rdata[19]
.sym 79202 $abc$61060$new_n7344_
.sym 79203 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[14]_new_
.sym 79204 soc.cpu.instr_maskirq
.sym 79205 soc.cpu.irq_mask[14]
.sym 79208 soc.cpu.irq_pending[14]
.sym 79209 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 79210 $abc$61060$techmap\soc.cpu.$add$picorv32.v:1784$2556_Y[14]
.sym 79211 soc.cpu.cpu_state[3]
.sym 79214 $false
.sym 79215 $false
.sym 79216 soc.cpu.irq_mask[22]
.sym 79217 soc.cpu.irq_pending[22]
.sym 79220 $false
.sym 79221 $false
.sym 79222 soc.cpu.irq_mask[14]
.sym 79223 soc.cpu.irq_pending[14]
.sym 79226 $false
.sym 79227 $false
.sym 79228 soc.cpu.irq_mask[24]
.sym 79229 soc.cpu.irq_pending[24]
.sym 79230 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562
.sym 79231 clk_16mhz$2$2
.sym 79232 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 79233 $abc$61060$new_n4342_
.sym 79234 $abc$61060$soc.cpu.mem_rdata_latched[21]_new_inv_
.sym 79235 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[21]_new_inv_
.sym 79236 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14729_Y_new_inv_
.sym 79237 soc.cpu.mem_rdata_latched[5]
.sym 79238 $abc$61060$new_n7365_
.sym 79239 soc.cpu.mem_16bit_buffer[5]
.sym 79240 soc.cpu.mem_16bit_buffer[8]
.sym 79307 $false
.sym 79308 $false
.sym 79309 $abc$61060$new_n7364_
.sym 79310 soc.cpu.mem_rdata[16]
.sym 79313 soc.cpu.cpu_state[5]
.sym 79314 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 79315 $abc$61060$new_n7364_
.sym 79316 soc.cpu.mem_rdata[21]
.sym 79319 $false
.sym 79320 $false
.sym 79321 $abc$61060$new_n7364_
.sym 79322 soc.cpu.mem_rdata[23]
.sym 79325 $abc$61060$new_n7173_
.sym 79326 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[0]_new_
.sym 79327 $abc$61060$soc.cpu.mem_rdata_word[0]_new_inv_
.sym 79328 soc.cpu.cpu_state[5]
.sym 79331 $abc$61060$new_n7454_
.sym 79332 soc.cpu.cpu_state[2]
.sym 79333 $abc$61060$new_n7462_
.sym 79334 $abc$61060$new_n7457_
.sym 79337 $abc$61060$new_n7365_
.sym 79338 soc.cpu.cpu_state[5]
.sym 79339 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 79340 $abc$61060$new_n7363_
.sym 79343 $abc$61060$new_n7435_
.sym 79344 soc.cpu.cpu_state[5]
.sym 79345 $abc$61060$techmap$techmap\soc.cpu.$procmux$3343.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13626_Y_new_inv_
.sym 79346 $abc$61060$new_n7434_
.sym 79349 $false
.sym 79350 $abc$61060$new_n7402_
.sym 79351 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[19]_new_
.sym 79352 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[19]_new_
.sym 79353 $true
.sym 79354 clk_16mhz$2$2
.sym 79355 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 79356 $abc$61060$new_n7507_
.sym 79357 $abc$61060$new_n5332_
.sym 79358 $abc$61060$new_n4332_
.sym 79359 $abc$61060$new_n4395_
.sym 79360 $abc$61060$auto$simplemap.cc:168:logic_reduce$18649[1]_new_inv_
.sym 79361 $abc$61060$new_n5325_
.sym 79363 soc.cpu.reg_op2[3]
.sym 79430 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 79431 soc.cpu.mem_xfer
.sym 79432 soc.cpu.mem_rdata[16]
.sym 79433 soc.cpu.mem_rdata_q[16]
.sym 79436 $false
.sym 79437 $false
.sym 79438 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 79439 $abc$61060$auto$simplemap.cc:168:logic_reduce$19497_new_inv_
.sym 79442 $abc$61060$new_n4073_
.sym 79443 soc.cpu.mem_16bit_buffer[0]
.sym 79444 $abc$61060$new_n4082_
.sym 79445 $abc$61060$new_n4090_
.sym 79448 soc.cpu.mem_xfer
.sym 79449 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 79450 $abc$61060$soc.cpu.mem_rdata[0]_new_inv_
.sym 79451 soc.cpu.mem_rdata_q[0]
.sym 79454 $false
.sym 79455 soc.cpu.mem_xfer
.sym 79456 soc.cpu.mem_rdata[16]
.sym 79457 soc.cpu.mem_rdata_q[16]
.sym 79460 $false
.sym 79461 soc.cpu.mem_la_secondword
.sym 79462 $abc$61060$new_n4090_
.sym 79463 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[16]_new_inv_
.sym 79466 soc.cpu.mem_rdata[16]
.sym 79467 $false
.sym 79468 $false
.sym 79469 $false
.sym 79472 soc.cpu.mem_rdata[25]
.sym 79473 $false
.sym 79474 $false
.sym 79475 $false
.sym 79476 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424
.sym 79477 clk_16mhz$2$2
.sym 79478 $false
.sym 79479 $abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 79480 $abc$61060$soc.cpu.mem_rdata_latched[18]_new_inv_
.sym 79481 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[18]_new_inv_
.sym 79482 $abc$61060$new_n4386_
.sym 79483 soc.cpu.irq_mask[30]
.sym 79484 soc.cpu.irq_mask[19]
.sym 79485 soc.cpu.irq_mask[29]
.sym 79486 soc.cpu.irq_mask[26]
.sym 79553 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 79554 $abc$61060$new_n4160_
.sym 79555 soc.cpu.is_sb_sh_sw
.sym 79556 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 79559 $false
.sym 79560 soc.cpu.mem_xfer
.sym 79561 $abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 79562 soc.cpu.mem_rdata_q[15]
.sym 79565 soc.cpu.is_sb_sh_sw
.sym 79566 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 79567 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 79568 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$12816[4]_new_inv_
.sym 79571 $false
.sym 79572 soc.cpu.cpu_state[2]
.sym 79573 soc.cpu.cpu_state[5]
.sym 79574 soc.cpu.cpu_state[3]
.sym 79577 soc.cpu.cpu_state[5]
.sym 79578 $abc$61060$new_n4107_
.sym 79579 $abc$61060$new_n4134_
.sym 79580 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$12816[4]_new_inv_
.sym 79583 $abc$61060$new_n8121_
.sym 79584 $abc$61060$new_n8119_
.sym 79585 soc.cpu.cpu_state[2]
.sym 79586 $abc$61060$new_n8120_
.sym 79589 soc.cpu.cpu_state[4]
.sym 79590 $abc$61060$new_n4107_
.sym 79591 $abc$61060$new_n4134_
.sym 79592 $abc$61060$new_n4136_
.sym 79595 $false
.sym 79596 $abc$61060$new_n5512_
.sym 79597 soc.cpu.mem_rdata_latched[5]
.sym 79598 $abc$61060$techmap\soc.cpu.$procmux$5296_Y[0]_new_inv_
.sym 79599 $true
.sym 79600 clk_16mhz$2$2
.sym 79601 $false
.sym 79602 $abc$61060$new_n5525_
.sym 79603 $abc$61060$soc.cpu.mem_rdata_latched[20]_new_inv_
.sym 79604 $abc$61060$soc.cpu.mem_rdata_latched[29]_new_inv_
.sym 79605 $abc$61060$new_n5529_
.sym 79606 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[29]_new_inv_
.sym 79607 soc.cpu.mem_rdata_q[17]
.sym 79608 soc.cpu.mem_rdata_q[19]
.sym 79609 soc.cpu.mem_rdata_q[18]
.sym 79676 $abc$61060$new_n4073_
.sym 79677 soc.cpu.mem_16bit_buffer[9]
.sym 79678 $abc$61060$new_n4564_
.sym 79679 $abc$61060$new_n4573_
.sym 79682 $abc$61060$new_n4073_
.sym 79683 soc.cpu.mem_16bit_buffer[4]
.sym 79684 $abc$61060$new_n4324_
.sym 79685 $abc$61060$new_n4332_
.sym 79688 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 79689 soc.cpu.mem_xfer
.sym 79690 soc.cpu.mem_rdata[25]
.sym 79691 soc.cpu.mem_rdata_q[25]
.sym 79694 soc.cpu.mem_xfer
.sym 79695 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 79696 $abc$61060$soc.cpu.mem_rdata[9]_new_inv_
.sym 79697 soc.cpu.mem_rdata_q[9]
.sym 79700 soc.cpu.mem_xfer
.sym 79701 $abc$61060$new_n5512_
.sym 79702 $abc$61060$soc.cpu.mem_rdata_latched[19]_new_inv_
.sym 79703 soc.cpu.mem_rdata_q[19]
.sym 79706 $false
.sym 79707 soc.cpu.mem_xfer
.sym 79708 soc.cpu.mem_rdata[20]
.sym 79709 soc.cpu.mem_rdata_q[20]
.sym 79712 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 79713 soc.cpu.mem_xfer
.sym 79714 soc.cpu.mem_rdata[20]
.sym 79715 soc.cpu.mem_rdata_q[20]
.sym 79718 soc.cpu.mem_rdata[20]
.sym 79719 $false
.sym 79720 $false
.sym 79721 $false
.sym 79722 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424
.sym 79723 clk_16mhz$2$2
.sym 79724 $false
.sym 79725 $abc$61060$new_n4557_
.sym 79726 $abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_
.sym 79727 $abc$61060$new_n4558_
.sym 79728 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13708_Y_new_inv_
.sym 79729 soc.cpu.reg_op2[2]
.sym 79730 soc.cpu.reg_op2[9]
.sym 79731 soc.cpu.reg_op2[4]
.sym 79732 soc.cpu.reg_op2[7]
.sym 79799 $false
.sym 79800 $abc$61060$new_n4669_
.sym 79801 soc.cpu.decoded_rs1[1]
.sym 79802 soc.cpu.decoded_rs1[0]
.sym 79805 soc.cpu.decoded_imm[0]
.sym 79806 $abc$61060$new_n6983_
.sym 79807 soc.cpu.is_slli_srli_srai
.sym 79808 soc.cpu.decoded_rs2[0]
.sym 79811 $false
.sym 79812 $false
.sym 79813 soc.cpu.decoded_rs1[0]
.sym 79814 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 79817 $false
.sym 79818 $false
.sym 79819 soc.cpu.decoded_rs1[1]
.sym 79820 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 79823 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 79824 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 79825 $abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 79826 $abc$61060$techmap\soc.cpu.$0\instr_retirq[0:0]
.sym 79829 $abc$61060$new_n4641_
.sym 79830 $abc$61060$new_n4644_
.sym 79831 $abc$61060$auto$wreduce.cc:454:run$7006[0]_new_inv_
.sym 79832 $abc$61060$new_n4642_
.sym 79835 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[0]
.sym 79836 $false
.sym 79837 $false
.sym 79838 $false
.sym 79841 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[1]
.sym 79842 $false
.sym 79843 $false
.sym 79844 $false
.sym 79845 $true
.sym 79846 clk_16mhz$2$2
.sym 79847 $false
.sym 79848 $abc$61060$new_n6981_
.sym 79849 $abc$61060$new_n4453_
.sym 79850 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[4]
.sym 79851 $abc$61060$new_n4525_
.sym 79852 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13711_Y_new_inv_
.sym 79853 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13710_Y_new_inv_
.sym 79854 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[2]
.sym 79855 soc.cpu.decoded_rs2[5]
.sym 79922 $false
.sym 79923 $false
.sym 79924 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 79925 $abc$61060$soc.cpu.mem_rdata_latched[19]_new_inv_
.sym 79928 soc.cpu.decoded_imm[3]
.sym 79929 $abc$61060$new_n6983_
.sym 79930 soc.cpu.is_slli_srli_srai
.sym 79931 soc.cpu.decoded_rs2[3]
.sym 79934 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 79935 $abc$61060$new_n6981_
.sym 79936 soc.cpu.decoded_rs2[1]
.sym 79937 soc.cpu.decoded_rs2[0]
.sym 79940 $abc$61060$new_n4547_
.sym 79941 $abc$61060$new_n4579_
.sym 79942 $abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_
.sym 79943 $abc$61060$new_n4548_
.sym 79946 soc.cpu.decoded_imm[1]
.sym 79947 $abc$61060$new_n6983_
.sym 79948 soc.cpu.is_slli_srli_srai
.sym 79949 soc.cpu.decoded_rs2[1]
.sym 79958 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[3]
.sym 79959 $false
.sym 79960 $false
.sym 79961 $false
.sym 79964 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[1]
.sym 79965 $false
.sym 79966 $false
.sym 79967 $false
.sym 79968 $true
.sym 79969 clk_16mhz$2$2
.sym 79970 $false
.sym 79971 $abc$61060$new_n4537_
.sym 79972 $abc$61060$new_n4651_
.sym 79973 $abc$61060$new_n4531_
.sym 79974 $abc$61060$new_n4625_
.sym 79975 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[0]
.sym 79976 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[1]
.sym 79977 soc.cpu.instr_retirq
.sym 79978 soc.cpu.decoded_imm_uj[2]
.sym 80045 soc.cpu.decoded_rs1[5]
.sym 80046 soc.cpu.decoded_rs1[4]
.sym 80047 soc.cpu.decoded_rs1[3]
.sym 80048 soc.cpu.decoded_rs1[2]
.sym 80051 $abc$61060$new_n4648_
.sym 80052 $abc$61060$new_n4649_
.sym 80053 $abc$61060$new_n4647_
.sym 80054 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 80057 $false
.sym 80058 soc.cpu.mem_xfer
.sym 80059 $abc$61060$soc.cpu.mem_rdata_latched[16]_new_inv_
.sym 80060 soc.cpu.mem_rdata_q[16]
.sym 80063 $false
.sym 80064 $false
.sym 80065 soc.cpu.decoded_rs1[3]
.sym 80066 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 80069 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[4]
.sym 80070 $false
.sym 80071 $false
.sym 80072 $false
.sym 80075 $false
.sym 80076 $abc$61060$new_n5512_
.sym 80077 soc.cpu.mem_rdata_latched[6]
.sym 80078 $abc$61060$techmap\soc.cpu.$procmux$5296_Y[1]_new_inv_
.sym 80087 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[3]
.sym 80088 $false
.sym 80089 $false
.sym 80090 $false
.sym 80091 $true
.sym 80092 clk_16mhz$2$2
.sym 80093 $false
.sym 80094 $abc$61060$techmap\soc.cpu.$procmux$5264_Y[1]_new_inv_
.sym 80095 $abc$61060$new_n8169_
.sym 80096 $abc$61060$new_n8168_
.sym 80097 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[1]_new_inv_
.sym 80098 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[3]
.sym 80099 $abc$61060$new_n4480_
.sym 80100 soc.cpu.reg_op1[13]
.sym 80101 soc.cpu.reg_op1[14]
.sym 80168 $abc$61060$new_n4629_
.sym 80169 $abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_
.sym 80170 $abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14037_Y[3]_new_
.sym 80171 $abc$61060$new_n4650_
.sym 80174 $false
.sym 80175 $false
.sym 80176 $abc$61060$new_n4651_
.sym 80177 $abc$61060$techmap\soc.cpu.$0\instr_retirq[0:0]
.sym 80180 $false
.sym 80181 $abc$61060$new_n4624_
.sym 80182 $abc$61060$techmap\soc.cpu.$0\instr_retirq[0:0]
.sym 80183 $abc$61060$new_n4625_
.sym 80186 $abc$61060$new_n4629_
.sym 80187 soc.cpu.decoded_rs1[2]
.sym 80188 $abc$61060$new_n4623_
.sym 80189 $abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14036_Y[2]_new_
.sym 80192 $false
.sym 80193 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 80194 $abc$61060$soc.cpu.mem_rdata_latched[23]_new_inv_
.sym 80195 soc.cpu.mem_rdata_latched[5]
.sym 80198 $false
.sym 80199 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 80200 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$19285[1]_new_
.sym 80201 $abc$61060$auto$wreduce.cc:454:run$7006[0]_new_inv_
.sym 80204 $false
.sym 80205 $abc$61060$new_n5621_
.sym 80206 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19842_new_
.sym 80207 $abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_
.sym 80210 $false
.sym 80211 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 80212 $abc$61060$soc.cpu.mem_rdata_latched[21]_new_inv_
.sym 80213 soc.cpu.mem_rdata_latched[3]
.sym 80214 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 80215 clk_16mhz$2$2
.sym 80216 $false
.sym 80217 $abc$61060$new_n5487_
.sym 80218 $abc$61060$techmap$techmap\soc.cpu.$procmux$4604.$and$/usr/local/bin/../share/yosys/techmap.v:434$13849_Y[3]_new_
.sym 80219 $abc$61060$techmap$techmap\soc.cpu.$procmux$4604.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13848_Y[2]_new_
.sym 80220 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19884_new_
.sym 80221 $abc$61060$techmap$techmap\soc.cpu.$procmux$4604.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13848_Y[1]_new_
.sym 80222 $abc$61060$new_n4622_
.sym 80223 $abc$61060$techmap$techmap\soc.cpu.$procmux$4604.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13848_Y[0]_new_
.sym 80224 $abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14037_Y[3]_new_
.sym 80291 $false
.sym 80292 $abc$61060$new_n4551_
.sym 80293 $abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_
.sym 80294 $abc$61060$new_n4550_
.sym 80297 $false
.sym 80298 $abc$61060$new_n4622_
.sym 80299 $abc$61060$new_n4554_
.sym 80300 $abc$61060$new_n4447_
.sym 80303 $abc$61060$auto$wreduce.cc:454:run$7006[2]_new_inv_
.sym 80304 $abc$61060$new_n4551_
.sym 80305 $abc$61060$new_n4550_
.sym 80306 $abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_
.sym 80309 $false
.sym 80310 $false
.sym 80311 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 80312 $abc$61060$soc.cpu.mem_rdata_latched[16]_new_inv_
.sym 80315 $abc$61060$new_n4643_
.sym 80316 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 80317 $abc$61060$new_n4554_
.sym 80318 $abc$61060$new_n4447_
.sym 80321 $false
.sym 80322 $false
.sym 80323 $abc$61060$new_n4551_
.sym 80324 $abc$61060$new_n4550_
.sym 80327 $abc$61060$new_n4549_
.sym 80328 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 80329 $abc$61060$new_n4447_
.sym 80330 $abc$61060$new_n4554_
.sym 80333 $false
.sym 80334 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 80335 $abc$61060$new_n4554_
.sym 80336 $abc$61060$new_n4447_
.sym 80340 $abc$61060$techmap$techmap\soc.cpu.$procmux$4643.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_
.sym 80341 $abc$61060$techmap$techmap\soc.cpu.$procmux$4604.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13848_Y[4]_new_
.sym 80342 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6909_new_
.sym 80343 $abc$61060$new_n4450_
.sym 80344 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25786[0]_new_inv_
.sym 80345 $abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_
.sym 80346 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19839[0]_new_
.sym 80347 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25968[0]_new_
.sym 80414 $abc$61060$new_n4613_
.sym 80415 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 80416 $abc$61060$new_n4609_
.sym 80417 $abc$61060$new_n4580_
.sym 80420 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 80421 $abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_
.sym 80422 $abc$61060$auto$wreduce.cc:454:run$7002[1]_new_inv_
.sym 80423 soc.cpu.mem_rdata_latched[12]
.sym 80426 $abc$61060$new_n4618_
.sym 80427 $abc$61060$new_n4616_
.sym 80428 $abc$61060$auto$wreduce.cc:454:run$7002[1]_new_inv_
.sym 80429 $abc$61060$new_n4614_
.sym 80438 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 80439 $abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_
.sym 80440 $abc$61060$new_n4614_
.sym 80441 $abc$61060$auto$wreduce.cc:454:run$7002[1]_new_inv_
.sym 80444 $false
.sym 80445 $false
.sym 80446 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 80447 $abc$61060$new_n4447_
.sym 80450 $false
.sym 80451 $false
.sym 80452 $abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_
.sym 80453 $abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_
.sym 80456 $false
.sym 80457 $false
.sym 80458 $abc$61060$new_n4605_
.sym 80459 $abc$61060$techmap\soc.cpu.$0\instr_retirq[0:0]
.sym 80463 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_
.sym 80464 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 80465 $abc$61060$new_n5512_
.sym 80466 $abc$61060$techmap$techmap\soc.cpu.$procmux$5381.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13836_Y[0]_new_inv_
.sym 80467 $abc$61060$new_n5409_
.sym 80468 $abc$61060$new_n4481_
.sym 80469 $abc$61060$new_n5535_
.sym 80470 $abc$61060$new_n4382_
.sym 80537 $false
.sym 80538 $false
.sym 80539 $abc$61060$new_n4482_
.sym 80540 $abc$61060$techmap\soc.cpu.$procmux$4453_Y[3]_new_inv_
.sym 80543 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19787_new_
.sym 80544 $abc$61060$auto$wreduce.cc:454:run$7006[0]_new_inv_
.sym 80545 $abc$61060$new_n4562_
.sym 80546 $abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_
.sym 80549 $false
.sym 80550 soc.cpu.mem_rdata_latched[12]
.sym 80551 $abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_
.sym 80552 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 80555 $false
.sym 80556 $abc$61060$new_n4562_
.sym 80557 $abc$61060$auto$wreduce.cc:454:run$7006[0]_new_inv_
.sym 80558 $abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_
.sym 80561 $false
.sym 80562 $abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 80563 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 80564 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 80567 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 80568 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_
.sym 80569 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19787_new_
.sym 80570 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:502$2058_Y_new_
.sym 80573 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 80574 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6909_new_
.sym 80575 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 80576 $abc$61060$techmap\soc.cpu.$procmux$4453_Y[3]_new_inv_
.sym 80579 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19787_new_
.sym 80580 $abc$61060$new_n4562_
.sym 80581 $abc$61060$auto$wreduce.cc:454:run$7006[0]_new_inv_
.sym 80582 $abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_
.sym 80586 $abc$61060$new_n5629_
.sym 80587 $abc$61060$new_n4475_
.sym 80588 $abc$61060$new_n5482_
.sym 80589 $abc$61060$new_n4524_
.sym 80590 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19107[0]_new_inv_
.sym 80591 $abc$61060$new_n4522_
.sym 80592 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[5]_new_inv_
.sym 80593 soc.cpu.is_sb_sh_sw
.sym 80660 $false
.sym 80661 $false
.sym 80662 $abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_
.sym 80663 $abc$61060$auto$wreduce.cc:454:run$7002[1]_new_inv_
.sym 80666 $abc$61060$new_n5465_
.sym 80667 $abc$61060$auto$wreduce.cc:454:run$7002[1]_new_inv_
.sym 80668 $abc$61060$techmap\soc.cpu.$procmux$5345_Y[2]_new_inv_
.sym 80669 soc.cpu.mem_rdata_latched[12]
.sym 80672 $false
.sym 80673 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 80674 $abc$61060$new_n4610_
.sym 80675 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:502$2058_Y_new_
.sym 80678 $abc$61060$techmap$techmap\soc.cpu.$procmux$4503.$and$/usr/local/bin/../share/yosys/techmap.v:434$14081_Y_new_
.sym 80679 $abc$61060$techmap\soc.cpu.$procmux$5345_Y[2]_new_inv_
.sym 80680 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19166[0]_new_inv_
.sym 80681 soc.cpu.mem_rdata_latched[4]
.sym 80684 $false
.sym 80685 $abc$61060$auto$wreduce.cc:454:run$7006[2]_new_inv_
.sym 80686 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 80687 $abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_
.sym 80690 $false
.sym 80691 $abc$61060$new_n5627_
.sym 80692 $abc$61060$techmap$techmap\soc.cpu.$procmux$4503.$and$/usr/local/bin/../share/yosys/techmap.v:434$14083_Y_new_
.sym 80693 $abc$61060$new_n4609_
.sym 80696 $false
.sym 80697 $false
.sym 80698 resetn$2
.sym 80699 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 80702 $false
.sym 80703 $abc$61060$new_n5482_
.sym 80704 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19166[0]_new_inv_
.sym 80705 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19254[1]_new_inv_
.sym 80706 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36196
.sym 80707 clk_16mhz$2$2
.sym 80708 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 80709 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19166[0]_new_inv_
.sym 80710 $abc$61060$new_n4383_
.sym 80713 $abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_
.sym 80714 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:502$2058_Y_new_
.sym 80715 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19232[1]_new_inv_
.sym 80716 $abc$61060$new_n5410_
.sym 80783 $false
.sym 80784 $false
.sym 80785 soc.cpu.mem_rdata_latched[5]
.sym 80786 soc.cpu.mem_rdata_latched[4]
.sym 80789 $false
.sym 80790 $false
.sym 80791 $abc$61060$techmap\soc.cpu.$procmux$5345_Y[2]_new_inv_
.sym 80792 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12337_new_
.sym 80801 $false
.sym 80802 $false
.sym 80803 soc.cpu.mem_rdata_latched[5]
.sym 80804 soc.cpu.mem_rdata_latched[6]
.sym 80807 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12337_new_
.sym 80808 $abc$61060$new_n4482_
.sym 80809 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19166[1]_new_inv_
.sym 80810 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19166[0]_new_inv_
.sym 80813 $false
.sym 80814 $false
.sym 80815 soc.cpu.mem_rdata_latched[6]
.sym 80816 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19206[2]_new_inv_
.sym 81060 $abc$61060$new_n6407_
.sym 81061 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[5]_new_
.sym 81062 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[5]_new_
.sym 81063 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$32564_new_inv_
.sym 81064 $abc$61060$new_n6422_
.sym 81065 soc.spimemio.xfer.ibuffer[5]
.sym 81066 soc.spimemio.xfer.ibuffer[3]
.sym 81067 soc.spimemio.xfer.ibuffer[2]
.sym 81170 soc.spimemio.xfer.xfer_qspi
.sym 81171 soc.spimemio.xfer.xfer_ddr
.sym 81172 $abc$61060$techmap\soc.spimemio.xfer.$4\next_ibuffer[7:0][7]_new_inv_
.sym 81173 soc.spimemio.xfer.ibuffer[3]
.sym 81176 $abc$61060$new_n6409_
.sym 81177 soc.spimemio.xfer.ibuffer[1]
.sym 81178 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 81179 soc.spimemio.xfer.flash_clk
.sym 81182 $false
.sym 81183 soc.spimemio.config_en
.sym 81184 $abc$61060$techmap\soc.spimemio.$ternary$spimemio.v:167$56_Y_new_inv_
.sym 81185 soc.spimemio.config_do[1]
.sym 81188 $false
.sym 81189 soc.spimemio.xfer.flash_clk
.sym 81190 soc.spimemio.xfer.ibuffer[7]
.sym 81191 soc.spimemio.xfer.ibuffer[3]
.sym 81194 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$32572_new_inv_
.sym 81195 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 81196 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 81197 soc.spimemio.xfer.ibuffer[5]
.sym 81206 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 81207 soc.spimemio.xfer.flash_clk
.sym 81208 soc.spimemio.xfer.ibuffer[7]
.sym 81209 soc.spimemio.xfer.ibuffer[6]
.sym 81212 $abc$61060$new_n6432_
.sym 81213 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[7]_new_
.sym 81214 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 81215 soc.spimemio.xfer.ibuffer[7]
.sym 81216 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54497
.sym 81217 clk_16mhz$2$2
.sym 81218 $false
.sym 81219 $abc$61060$new_n6402_
.sym 81220 $abc$61060$new_n6403_
.sym 81221 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_
.sym 81222 $abc$61060$new_n6405_
.sym 81224 $abc$61060$new_n6400_
.sym 81225 $abc$61060$new_n6410_
.sym 81226 soc.spimemio.config_clk
.sym 81293 $false
.sym 81294 $false
.sym 81295 soc.spimemio.xfer.flash_clk
.sym 81296 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_
.sym 81299 soc.spimemio.config_ddr
.sym 81300 soc.spimemio.xfer_io3_90
.sym 81301 $abc$61060$techmap\soc.spimemio.xfer.$2\flash_io3_do[0:0]
.sym 81302 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 81305 $false
.sym 81306 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54376
.sym 81307 soc.spimemio.xfer.flash_clk
.sym 81308 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 81311 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 81312 $abc$61060$new_n6400_
.sym 81313 flash_io0_di
.sym 81314 $abc$61060$new_n6398_
.sym 81317 $false
.sym 81318 $false
.sym 81319 soc.spimemio.xfer.obuffer[6]
.sym 81320 soc.spimemio.xfer.xfer_qspi
.sym 81323 soc.spimemio.config_ddr
.sym 81324 soc.spimemio.xfer_io0_90
.sym 81325 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6048.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y
.sym 81326 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 81329 soc.spimemio.config_ddr
.sym 81330 soc.spimemio.xfer_io1_90
.sym 81331 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6100.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y
.sym 81332 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 81335 soc.spimemio.xfer.ibuffer[0]
.sym 81336 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 81337 $abc$61060$new_n6397_
.sym 81338 $abc$61060$new_n6398_
.sym 81339 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54376
.sym 81340 clk_16mhz$2$2
.sym 81341 $false
.sym 81342 $abc$61060$new_n6438_
.sym 81344 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6048.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14067_Y
.sym 81345 $abc$61060$new_n6441_
.sym 81346 $abc$61060$new_n6012_
.sym 81347 $abc$61060$new_n6440_
.sym 81348 soc.spimemio.xfer.obuffer[1]
.sym 81349 soc.spimemio.xfer.obuffer[0]
.sym 81416 $false
.sym 81417 soc.spimemio.xfer.xfer_ddr
.sym 81418 soc.spimemio.xfer.xfer_dspi
.sym 81419 soc.spimemio.xfer.xfer_qspi
.sym 81428 $false
.sym 81429 $false
.sym 81430 soc.spimemio.xfer.obuffer[7]
.sym 81431 soc.spimemio.xfer.xfer_qspi
.sym 81440 $false
.sym 81441 $false
.sym 81442 soc.spimemio.xfer.xfer_qspi
.sym 81443 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 81446 soc.spimemio.buffer[23]
.sym 81447 $false
.sym 81448 $false
.sym 81449 $false
.sym 81452 soc.spimemio.buffer[15]
.sym 81453 $false
.sym 81454 $false
.sym 81455 $false
.sym 81462 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 81463 clk_16mhz$2$2
.sym 81464 $false
.sym 81465 $abc$61060$new_n6444_
.sym 81466 $abc$61060$new_n6460_
.sym 81467 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[5]_new_
.sym 81468 $abc$61060$soc.spimemio.xfer.next_obuffer[5]_new_
.sym 81469 $abc$61060$new_n6445_
.sym 81470 $abc$61060$new_n6443_
.sym 81471 soc.spimemio.xfer.obuffer[2]
.sym 81472 soc.spimemio.xfer.obuffer[4]
.sym 81539 soc.spimemio.xfer.xfer_qspi
.sym 81540 soc.spimemio.xfer.obuffer[5]
.sym 81541 soc.spimemio.xfer.obuffer[7]
.sym 81542 soc.spimemio.xfer.xfer_dspi
.sym 81545 $false
.sym 81546 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[5]_new_
.sym 81547 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 81548 soc.spimemio.xfer.obuffer[3]
.sym 81551 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_
.sym 81552 soc.spimemio.xfer.flash_clk
.sym 81553 soc.spimemio.xfer.obuffer[1]
.sym 81554 soc.spimemio.xfer.obuffer[5]
.sym 81557 $abc$61060$new_n4097_
.sym 81558 $abc$61060$new_n4096_
.sym 81559 $abc$61060$new_n4092_
.sym 81560 $abc$61060$new_n4093_
.sym 81563 soc.ram_ready
.sym 81564 $abc$61060$new_n4094_
.sym 81565 flash_io0_di
.sym 81566 $abc$61060$new_n3984_
.sym 81569 soc.spimemio.xfer.ibuffer[7]
.sym 81570 $false
.sym 81571 $false
.sym 81572 $false
.sym 81575 soc.spimemio.xfer.ibuffer[4]
.sym 81576 $false
.sym 81577 $false
.sym 81578 $false
.sym 81581 soc.spimemio.xfer.ibuffer[2]
.sym 81582 $false
.sym 81583 $false
.sym 81584 $false
.sym 81585 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46590
.sym 81586 clk_16mhz$2$2
.sym 81587 $false
.sym 81588 $abc$61060$new_n6489_
.sym 81589 $abc$61060$new_n6447_
.sym 81590 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54917
.sym 81591 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55054
.sym 81592 soc.spimemio.xfer.obuffer[5]
.sym 81593 soc.spimemio.xfer.obuffer[7]
.sym 81594 soc.spimemio.xfer.obuffer[6]
.sym 81595 soc.spimemio.xfer.obuffer[3]
.sym 81662 $false
.sym 81663 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[7]_new_
.sym 81664 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 81665 soc.spimemio.xfer.obuffer[5]
.sym 81668 soc.spimemio.xfer.obuffer[3]
.sym 81669 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 81670 $abc$61060$new_n6411_
.sym 81671 soc.spimemio.xfer.flash_clk
.sym 81674 $abc$61060$new_n6449_
.sym 81675 soc.spimemio.xfer.obuffer[1]
.sym 81676 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 81677 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 81680 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_
.sym 81681 soc.spimemio.xfer.flash_clk
.sym 81682 soc.spimemio.xfer.obuffer[3]
.sym 81683 soc.spimemio.xfer.obuffer[7]
.sym 81686 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 81687 soc.spimemio.xfer.flash_clk
.sym 81688 soc.spimemio.xfer.obuffer[6]
.sym 81689 soc.spimemio.xfer.obuffer[7]
.sym 81692 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 81693 soc.spimemio.xfer.obuffer[7]
.sym 81694 $abc$61060$new_n6470_
.sym 81695 $abc$61060$new_n6472_
.sym 81698 $false
.sym 81699 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[7]_new_
.sym 81700 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_
.sym 81701 soc.spimemio.xfer.obuffer[3]
.sym 81704 $abc$61060$auto$rtlil.cc:1981:NotGate$60892
.sym 81705 $false
.sym 81706 $false
.sym 81707 $false
.sym 81708 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54028
.sym 81709 clk_16mhz$2$2
.sym 81710 $false
.sym 81711 $abc$61060$new_n6482_
.sym 81712 $abc$61060$new_n6480_
.sym 81713 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6008.$and$/usr/local/bin/../share/yosys/techmap.v:434$14083_Y_new_
.sym 81714 $abc$61060$new_n6481_
.sym 81715 $abc$61060$new_n6488_
.sym 81716 soc.spimemio.xfer.count[1]
.sym 81717 soc.spimemio.xfer.count[2]
.sym 81718 soc.spimemio.xfer.count[3]
.sym 81785 $false
.sym 81786 $false
.sym 81787 $abc$61060$auto$alumacc.cc:474:replace_alu$7335.lcu.g[0]_new_inv_
.sym 81788 $abc$61060$new_n6485_
.sym 81791 $abc$61060$auto$simplemap.cc:168:logic_reduce$24219[1]_new_inv_
.sym 81792 soc.spimemio.xfer.xfer_dspi
.sym 81793 $abc$61060$techmap\soc.spimemio.xfer.$5\next_count[3:0][1]_new_inv_
.sym 81794 soc.spimemio.xfer.xfer_qspi
.sym 81797 $false
.sym 81798 soc.spimemio.xfer.xfer_qspi
.sym 81799 soc.spimemio.xfer.count[1]
.sym 81800 soc.spimemio.xfer.count[3]
.sym 81803 $false
.sym 81804 soc.spimemio.xfer.xfer_qspi
.sym 81805 soc.spimemio.xfer.xfer_ddr
.sym 81806 soc.spimemio.xfer.flash_clk
.sym 81809 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6008.$and$/usr/local/bin/../share/yosys/techmap.v:434$14083_Y_new_
.sym 81810 soc.spimemio.xfer.count[0]
.sym 81811 $abc$61060$new_n4968_
.sym 81812 $abc$61060$new_n4964_
.sym 81815 $abc$61060$techmap\soc.spimemio.xfer.$5\next_count[3:0][3]_new_inv_
.sym 81816 soc.spimemio.xfer.flash_clk
.sym 81817 soc.spimemio.xfer.count[2]
.sym 81818 $abc$61060$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$117_Y[2]
.sym 81821 $abc$61060$new_n4969_
.sym 81822 soc.spimemio.xfer.count[2]
.sym 81823 soc.spimemio.xfer.xfer_ddr
.sym 81824 soc.spimemio.xfer.flash_clk
.sym 81827 soc.spimemio.xfer.count[3]
.sym 81828 $abc$61060$auto$alumacc.cc:474:replace_alu$7335.lcu.g[0]_new_inv_
.sym 81829 $abc$61060$new_n6485_
.sym 81830 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 81834 $abc$61060$new_n4464_
.sym 81835 $abc$61060$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$98_Y[1]
.sym 81836 $abc$61060$new_n4961_
.sym 81837 $abc$61060$new_n4303_
.sym 81838 $abc$61060$new_n6478_
.sym 81839 $abc$61060$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$98_Y[0]
.sym 81840 $abc$61060$new_n4960_
.sym 81841 $abc$61060$new_n6477_
.sym 81908 soc.spimemio.xfer.count[0]
.sym 81909 soc.spimemio.xfer.count[1]
.sym 81910 soc.spimemio.xfer.count[2]
.sym 81911 soc.spimemio.xfer.count[3]
.sym 81914 $false
.sym 81915 $abc$61060$new_n4435_
.sym 81916 soc.spimemio.config_oe[3]
.sym 81917 soc.spimemio.config_en
.sym 81920 $false
.sym 81921 $false
.sym 81922 $abc$61060$new_n4256_
.sym 81923 soc.spimemio.valid
.sym 81926 $abc$61060$new_n4300_
.sym 81927 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 81928 soc.spimemio.rdata[7]
.sym 81929 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[7]_new_inv_
.sym 81932 $false
.sym 81933 soc.ram_ready
.sym 81934 $abc$61060$new_n4512_
.sym 81935 soc.memory.rdata[7]
.sym 81938 soc.spimemio.xfer.flash_clk
.sym 81939 soc.spimemio.xfer.count[1]
.sym 81940 $abc$61060$auto$alumacc.cc:474:replace_alu$7332.BB[0]
.sym 81941 $false
.sym 81944 soc.spimemio.xfer.count[2]
.sym 81945 soc.spimemio.xfer.count[1]
.sym 81946 soc.spimemio.xfer.count[3]
.sym 81947 soc.spimemio.xfer.count[0]
.sym 81950 soc.cpu.mem_wdata[11]
.sym 81951 $false
.sym 81952 $false
.sym 81953 $false
.sym 81954 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45725
.sym 81955 clk_16mhz$2$2
.sym 81956 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 81958 $auto$alumacc.cc:474:replace_alu$7338.C[1]
.sym 81959 $auto$alumacc.cc:474:replace_alu$7338.C[2]
.sym 81960 $abc$61060$techmap\soc.spimemio.xfer.$3\next_count[3:0][3]_new_inv_
.sym 81961 $abc$61060$techmap\soc.spimemio.xfer.$3\next_count[3:0][2]_new_inv_
.sym 81964 soc.spimemio.buffer[14]
.sym 82043 soc.cpu.mem_valid
.sym 82044 soc.spimemio.config_ddr
.sym 82045 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$21069[1]_new_
.sym 82046 $abc$61060$new_n3985_
.sym 82049 soc.cpu.mem_valid
.sym 82050 flash_io1_oe
.sym 82051 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$21069[1]_new_
.sym 82052 $abc$61060$new_n3985_
.sym 82055 soc.cpu.mem_wdata[18]
.sym 82056 $false
.sym 82057 $false
.sym 82058 $false
.sym 82067 soc.cpu.mem_wdata[22]
.sym 82068 $false
.sym 82069 $false
.sym 82070 $false
.sym 82077 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45761
.sym 82078 clk_16mhz$2$2
.sym 82079 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 82080 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1184_Y[23]_new_
.sym 82081 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[23]_new_
.sym 82082 soc.spimemio.rdata[11]
.sym 82085 soc.spimemio.rdata[14]
.sym 82086 soc.spimemio.rdata[13]
.sym 82087 soc.spimemio.rdata[8]
.sym 82160 $abc$61060$new_n4295_
.sym 82161 $abc$61060$new_n4058_
.sym 82162 $abc$61060$new_n4294_
.sym 82163 $abc$61060$new_n4293_
.sym 82166 $false
.sym 82167 $false
.sym 82168 soc.ram_ready
.sym 82169 soc.memory.rdata[22]
.sym 82172 soc.spimemio.buffer[22]
.sym 82173 $false
.sym 82174 $false
.sym 82175 $false
.sym 82190 soc.spimemio.xfer.ibuffer[5]
.sym 82191 $false
.sym 82192 $false
.sym 82193 $false
.sym 82196 soc.spimemio.buffer[10]
.sym 82197 $false
.sym 82198 $false
.sym 82199 $false
.sym 82200 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 82201 clk_16mhz$2$2
.sym 82202 $false
.sym 82204 $abc$61060$soc.cpu.mem_rdata[9]_new_inv_
.sym 82205 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[9]_new_
.sym 82206 $abc$61060$new_n4463_
.sym 82209 $abc$61060$soc.cpu.mem_rdata[8]_new_inv_
.sym 82210 $abc$61060$new_n4471_
.sym 82283 $false
.sym 82284 $abc$61060$new_n5281_
.sym 82285 soc.cpu.mem_addr[8]
.sym 82286 soc.cpu.mem_addr[9]
.sym 82289 $false
.sym 82290 resetn$2
.sym 82291 soc.cpu.mem_wstrb[2]
.sym 82292 $abc$61060$new_n5287_
.sym 82295 $false
.sym 82296 resetn$2
.sym 82297 soc.cpu.mem_wstrb[1]
.sym 82298 $abc$61060$new_n5287_
.sym 82301 resetn$2
.sym 82302 $abc$61060$new_n5279_
.sym 82303 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.sym 82304 $abc$61060$new_n5287_
.sym 82307 $false
.sym 82308 resetn$2
.sym 82309 soc.cpu.mem_wstrb[0]
.sym 82310 $abc$61060$new_n5287_
.sym 82313 $false
.sym 82314 soc.cpu.mem_addr[9]
.sym 82315 $abc$61060$new_n5281_
.sym 82316 soc.cpu.mem_addr[8]
.sym 82319 $false
.sym 82320 $false
.sym 82321 $abc$61060$new_n5286_
.sym 82322 $abc$61060$new_n5280_
.sym 82326 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[14]
.sym 82327 $abc$61060$soc.cpu.mem_rdata[14]_new_inv_
.sym 82329 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[15]
.sym 82330 $abc$61060$new_n4398_
.sym 82331 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[8]
.sym 82332 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[9]
.sym 82333 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[14]_new_
.sym 82418 $abc$61060$new_n8158_
.sym 82419 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 82420 soc.spimemio.rdata[11]
.sym 82421 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[11]_new_
.sym 82424 $abc$61060$new_n8148_
.sym 82425 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 82426 soc.spimemio.rdata[15]
.sym 82427 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[15]_new_
.sym 82430 $abc$61060$new_n4398_
.sym 82431 $abc$61060$new_n4058_
.sym 82432 soc.simpleuart.cfg_divider[15]
.sym 82433 $abc$61060$new_n4001_
.sym 82442 $abc$61060$new_n5286_
.sym 82443 clock.counterO[30]
.sym 82444 gpio[30]
.sym 82445 $abc$61060$new_n5280_
.sym 82446 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730
.sym 82447 clk_16mhz$2$2
.sym 82448 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.sym 82449 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[10]
.sym 82450 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[12]
.sym 82451 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[17]
.sym 82452 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[16]
.sym 82453 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[22]
.sym 82454 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[19]
.sym 82455 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[21]
.sym 82456 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[18]
.sym 82541 $abc$61060$new_n8134_
.sym 82542 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 82543 soc.spimemio.rdata[22]
.sym 82544 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[22]_new_
.sym 82565 $abc$61060$new_n8150_
.sym 82566 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 82567 soc.spimemio.rdata[29]
.sym 82568 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[29]_new_
.sym 82572 $abc$61060$new_n5842_
.sym 82573 $abc$61060$new_n5832_
.sym 82574 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[25]
.sym 82575 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[27]
.sym 82576 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[28]
.sym 82577 $abc$61060$new_n5841_
.sym 82578 soc.cpu.timer[8]
.sym 82579 soc.cpu.timer[16]
.sym 82658 $false
.sym 82659 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 82660 soc.cpu.reg_op2[7]
.sym 82661 soc.cpu.reg_op2[15]
.sym 82664 $abc$61060$new_n8152_
.sym 82665 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 82666 soc.spimemio.rdata[13]
.sym 82667 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[13]_new_
.sym 82682 soc.cpu.mem_wdata[29]
.sym 82683 $false
.sym 82684 $false
.sym 82685 $false
.sym 82692 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$57192
.sym 82693 clk_16mhz$2$2
.sym 82694 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 82695 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[26]
.sym 82696 $abc$61060$new_n5835_
.sym 82697 $abc$61060$new_n5837_
.sym 82698 $abc$61060$new_n5833_
.sym 82699 $abc$61060$new_n5834_
.sym 82700 soc.cpu.timer[21]
.sym 82701 soc.cpu.timer[17]
.sym 82702 soc.cpu.timer[18]
.sym 82769 $false
.sym 82770 $false
.sym 82771 $abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 82772 $abc$61060$soc.cpu.mem_rdata[6]_new_inv_
.sym 82787 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 82788 iomem_rdata[11]
.sym 82789 $abc$61060$new_n4016_
.sym 82790 soc.spimemio.valid
.sym 82793 $false
.sym 82794 $false
.sym 82795 $abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 82796 $abc$61060$soc.cpu.mem_rdata[2]_new_inv_
.sym 82799 $false
.sym 82800 $false
.sym 82801 $abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 82802 $abc$61060$soc.cpu.mem_rdata[5]_new_inv_
.sym 82805 $false
.sym 82806 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 82807 soc.cpu.reg_op2[19]
.sym 82808 soc.cpu.reg_op2[3]
.sym 82815 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 82816 clk_16mhz$2$2
.sym 82817 $false
.sym 82818 soc.cpu.timer[9]
.sym 82819 soc.cpu.timer[26]
.sym 82820 soc.cpu.timer[25]
.sym 82821 soc.cpu.timer[10]
.sym 82822 soc.cpu.timer[28]
.sym 82823 soc.cpu.timer[19]
.sym 82824 soc.cpu.timer[22]
.sym 82825 soc.cpu.timer[27]
.sym 82892 $abc$61060$new_n8280_
.sym 82893 $abc$61060$soc.cpu.mem_la_wstrb[0]_new_inv_
.sym 82894 $abc$61060$new_n4516_
.sym 82895 $abc$61060$new_n4510_
.sym 82898 $abc$61060$new_n8279_
.sym 82899 soc.cpu.reg_op1[0]
.sym 82900 soc.cpu.mem_rdata[23]
.sym 82901 $abc$61060$techmap$techmap\soc.cpu.$procmux$5445.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13687_Y_new_
.sym 82904 soc.cpu.mem_xfer
.sym 82905 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 82906 $abc$61060$soc.cpu.mem_rdata[3]_new_inv_
.sym 82907 soc.cpu.mem_rdata_q[3]
.sym 82910 $false
.sym 82911 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 82912 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1184_Y[24]_new_
.sym 82913 iomem_rdata[24]
.sym 82916 $abc$61060$auto$simplemap.cc:309:simplemap_lut$10703_new_
.sym 82917 soc.cpu.reg_op1[1]
.sym 82918 soc.cpu.mem_rdata[31]
.sym 82919 $abc$61060$soc.cpu.mem_rdata[15]_new_inv_
.sym 82922 soc.cpu.mem_xfer
.sym 82923 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 82924 $abc$61060$soc.cpu.mem_rdata[13]_new_inv_
.sym 82925 soc.cpu.mem_rdata_q[13]
.sym 82934 soc.cpu.cpuregs_rs1[11]
.sym 82935 $false
.sym 82936 $false
.sym 82937 $false
.sym 82938 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287
.sym 82939 clk_16mhz$2$2
.sym 82940 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 82941 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14714_Y_new_inv_
.sym 82942 $abc$61060$new_n7359_
.sym 82943 $abc$61060$new_n7300_
.sym 82944 $abc$61060$new_n7321_
.sym 82946 soc.cpu.timer[14]
.sym 82947 soc.cpu.timer[12]
.sym 82948 soc.cpu.timer[15]
.sym 83015 soc.cpu.cpuregs_rs1[6]
.sym 83016 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 83017 soc.cpu.irq_mask[6]
.sym 83018 soc.cpu.instr_maskirq
.sym 83021 $abc$61060$new_n7326_
.sym 83022 soc.cpu.cpu_state[2]
.sym 83023 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14714_Y_new_inv_
.sym 83024 $abc$61060$new_n7325_
.sym 83027 soc.cpu.cpuregs_rs1[14]
.sym 83028 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 83029 soc.cpu.timer[14]
.sym 83030 soc.cpu.instr_timer
.sym 83033 soc.cpu.timer[16]
.sym 83034 soc.cpu.instr_timer
.sym 83035 soc.cpu.irq_mask[16]
.sym 83036 soc.cpu.instr_maskirq
.sym 83039 $false
.sym 83040 soc.cpu.cpu_state[2]
.sym 83041 $abc$61060$new_n7247_
.sym 83042 $abc$61060$new_n7252_
.sym 83045 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27109[0]_new_inv_
.sym 83046 $abc$61060$new_n7367_
.sym 83047 soc.cpu.cpuregs_rs1[16]
.sym 83048 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 83057 $false
.sym 83058 $abc$61060$new_n7522_
.sym 83059 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[31]_new_
.sym 83060 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15965_Y[31]_new_
.sym 83061 $true
.sym 83062 clk_16mhz$2$2
.sym 83063 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 83064 $abc$61060$new_n4298_
.sym 83065 soc.cpu.mem_rdata_latched[6]
.sym 83066 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14719_Y_new_inv_
.sym 83067 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27095[0]_new_inv_
.sym 83068 $abc$61060$new_n7377_
.sym 83069 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[15]_new_
.sym 83070 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[17]_new_
.sym 83071 soc.cpu.mem_16bit_buffer[6]
.sym 83138 soc.cpu.cpuregs_rs1[28]
.sym 83139 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 83140 soc.cpu.irq_mask[28]
.sym 83141 soc.cpu.instr_maskirq
.sym 83144 soc.cpu.timer[27]
.sym 83145 soc.cpu.instr_timer
.sym 83146 soc.cpu.irq_mask[27]
.sym 83147 soc.cpu.instr_maskirq
.sym 83150 soc.cpu.timer[22]
.sym 83151 soc.cpu.instr_timer
.sym 83152 soc.cpu.irq_mask[22]
.sym 83153 soc.cpu.instr_maskirq
.sym 83162 soc.cpu.mem_xfer
.sym 83163 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 83164 $abc$61060$soc.cpu.mem_rdata[5]_new_inv_
.sym 83165 soc.cpu.mem_rdata_q[5]
.sym 83168 $false
.sym 83169 resetn$2
.sym 83170 soc.cpu.instr_maskirq
.sym 83171 soc.cpu.cpu_state[2]
.sym 83174 soc.cpu.mem_xfer
.sym 83175 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 83176 $abc$61060$soc.cpu.mem_rdata[1]_new_inv_
.sym 83177 soc.cpu.mem_rdata_q[1]
.sym 83180 $false
.sym 83181 $false
.sym 83182 soc.cpu.irq_mask[15]
.sym 83183 soc.cpu.irq_pending[15]
.sym 83184 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562
.sym 83185 clk_16mhz$2$2
.sym 83186 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 83187 soc.cpu.mem_rdata[23]
.sym 83188 $abc$61060$new_n4214_
.sym 83189 $abc$61060$new_n7462_
.sym 83190 $abc$61060$soc.cpu.mem_rdata_latched[22]_new_inv_
.sym 83191 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$10591[3]_new_inv_
.sym 83192 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[22]_new_inv_
.sym 83193 $abc$61060$new_n4290_
.sym 83194 soc.cpu.irq_pending[20]
.sym 83261 $false
.sym 83262 soc.cpu.mem_xfer
.sym 83263 soc.cpu.mem_rdata[17]
.sym 83264 soc.cpu.mem_rdata_q[17]
.sym 83267 soc.cpu.cpu_state[2]
.sym 83268 $abc$61060$new_n7386_
.sym 83269 soc.cpu.cpuregs_rs1[18]
.sym 83270 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 83273 $false
.sym 83274 $false
.sym 83275 soc.cpu.cpuregs_rs1[22]
.sym 83276 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 83279 $abc$61060$new_n4073_
.sym 83280 soc.cpu.mem_16bit_buffer[1]
.sym 83281 $abc$61060$new_n3981_
.sym 83282 $abc$61060$new_n4065_
.sym 83285 $false
.sym 83286 soc.cpu.mem_la_secondword
.sym 83287 $abc$61060$new_n4065_
.sym 83288 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[17]_new_inv_
.sym 83291 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27067[0]_new_inv_
.sym 83292 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[22]_new_
.sym 83293 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27067[1]_new_
.sym 83294 $abc$61060$new_n7426_
.sym 83297 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 83298 soc.cpu.mem_xfer
.sym 83299 soc.cpu.mem_rdata[17]
.sym 83300 soc.cpu.mem_rdata_q[17]
.sym 83303 soc.cpu.mem_rdata[17]
.sym 83304 $false
.sym 83305 $false
.sym 83306 $false
.sym 83307 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424
.sym 83308 clk_16mhz$2$2
.sym 83309 $false
.sym 83310 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27088[0]_new_inv_
.sym 83311 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[20]_new_
.sym 83312 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 83313 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27091_new_inv_
.sym 83314 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[0]_new_
.sym 83315 soc.cpu.irq_mask[25]
.sym 83316 soc.cpu.irq_mask[20]
.sym 83317 soc.cpu.irq_mask[24]
.sym 83384 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 83385 soc.cpu.mem_xfer
.sym 83386 soc.cpu.mem_rdata[21]
.sym 83387 soc.cpu.mem_rdata_q[21]
.sym 83390 $false
.sym 83391 soc.cpu.mem_la_secondword
.sym 83392 $abc$61060$new_n4350_
.sym 83393 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[21]_new_inv_
.sym 83396 $false
.sym 83397 soc.cpu.mem_xfer
.sym 83398 soc.cpu.mem_rdata[21]
.sym 83399 soc.cpu.mem_rdata_q[21]
.sym 83402 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27032[0]_new_inv_
.sym 83403 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[27]_new_
.sym 83404 soc.cpu.cpuregs_rs1[27]
.sym 83405 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 83408 $abc$61060$new_n4073_
.sym 83409 soc.cpu.mem_16bit_buffer[5]
.sym 83410 $abc$61060$new_n4342_
.sym 83411 $abc$61060$new_n4350_
.sym 83414 $abc$61060$new_n7372_
.sym 83415 soc.cpu.cpu_state[2]
.sym 83416 $abc$61060$new_n7366_
.sym 83417 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[16]_new_
.sym 83420 soc.cpu.mem_rdata[21]
.sym 83421 $false
.sym 83422 $false
.sym 83423 $false
.sym 83426 soc.cpu.mem_rdata[24]
.sym 83427 $false
.sym 83428 $false
.sym 83429 $false
.sym 83430 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424
.sym 83431 clk_16mhz$2$2
.sym 83432 $false
.sym 83433 $abc$61060$techmap\soc.cpu.$and$picorv32.v:1307$2422_Y[25]_new_
.sym 83434 $abc$61060$new_n7457_
.sym 83435 $abc$61060$new_n4315_
.sym 83436 $abc$61060$new_n7468_
.sym 83437 soc.cpu.irq_pending[26]
.sym 83438 soc.cpu.irq_pending[6]
.sym 83439 soc.cpu.irq_pending[29]
.sym 83440 soc.cpu.irq_pending[25]
.sym 83507 soc.cpu.cpuregs_rs1[30]
.sym 83508 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 83509 soc.cpu.irq_mask[30]
.sym 83510 soc.cpu.instr_maskirq
.sym 83513 $false
.sym 83514 soc.cpu.mem_rdata_q[19]
.sym 83515 soc.cpu.mem_rdata_q[18]
.sym 83516 soc.cpu.mem_rdata_q[17]
.sym 83519 soc.cpu.mem_xfer
.sym 83520 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 83521 $abc$61060$soc.cpu.mem_rdata[4]_new_inv_
.sym 83522 soc.cpu.mem_rdata_q[4]
.sym 83525 soc.cpu.mem_xfer
.sym 83526 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 83527 $abc$61060$soc.cpu.mem_rdata[15]_new_inv_
.sym 83528 soc.cpu.mem_rdata_q[15]
.sym 83531 $false
.sym 83532 $abc$61060$new_n5332_
.sym 83533 soc.cpu.mem_rdata_q[16]
.sym 83534 soc.cpu.mem_rdata_q[15]
.sym 83537 soc.cpu.mem_rdata_q[1]
.sym 83538 soc.cpu.mem_rdata_q[15]
.sym 83539 soc.cpu.mem_rdata_q[11]
.sym 83540 soc.cpu.mem_rdata_q[0]
.sym 83549 $false
.sym 83550 $false
.sym 83551 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13709_Y_new_inv_
.sym 83552 $abc$61060$new_n6991_
.sym 83553 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149
.sym 83554 clk_16mhz$2$2
.sym 83555 $false
.sym 83556 soc.cpu.mem_rdata_latched[2]
.sym 83557 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 83558 $abc$61060$new_n4402_
.sym 83559 $abc$61060$new_n4307_
.sym 83560 soc.cpu.mem_16bit_buffer[13]
.sym 83561 soc.cpu.mem_16bit_buffer[2]
.sym 83562 soc.cpu.mem_16bit_buffer[15]
.sym 83563 soc.cpu.mem_16bit_buffer[11]
.sym 83630 $abc$61060$new_n4073_
.sym 83631 soc.cpu.mem_16bit_buffer[15]
.sym 83632 $abc$61060$new_n4386_
.sym 83633 $abc$61060$new_n4395_
.sym 83636 $false
.sym 83637 soc.cpu.mem_la_secondword
.sym 83638 $abc$61060$new_n4315_
.sym 83639 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[18]_new_inv_
.sym 83642 $false
.sym 83643 soc.cpu.mem_xfer
.sym 83644 soc.cpu.mem_rdata[18]
.sym 83645 soc.cpu.mem_rdata_q[18]
.sym 83648 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 83649 soc.cpu.mem_xfer
.sym 83650 soc.cpu.mem_rdata[31]
.sym 83651 soc.cpu.mem_rdata_q[31]
.sym 83654 soc.cpu.cpuregs_rs1[30]
.sym 83655 $false
.sym 83656 $false
.sym 83657 $false
.sym 83660 soc.cpu.cpuregs_rs1[19]
.sym 83661 $false
.sym 83662 $false
.sym 83663 $false
.sym 83666 soc.cpu.cpuregs_rs1[29]
.sym 83667 $false
.sym 83668 $false
.sym 83669 $false
.sym 83672 soc.cpu.cpuregs_rs1[26]
.sym 83673 $false
.sym 83674 $false
.sym 83675 $false
.sym 83676 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287
.sym 83677 clk_16mhz$2$2
.sym 83678 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 83679 $abc$61060$soc.cpu.mem_rdata_latched[27]_new_inv_
.sym 83680 $abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_
.sym 83681 soc.cpu.cpuregs_rs1[15]
.sym 83682 $abc$61060$new_n4429_
.sym 83683 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[7]_new_inv_
.sym 83684 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[27]_new_inv_
.sym 83685 $abc$61060$new_n4440_
.sym 83686 soc.cpu.mem_16bit_buffer[7]
.sym 83753 soc.cpu.mem_xfer
.sym 83754 $abc$61060$new_n5512_
.sym 83755 $abc$61060$soc.cpu.mem_rdata_latched[17]_new_inv_
.sym 83756 soc.cpu.mem_rdata_q[17]
.sym 83759 $false
.sym 83760 soc.cpu.mem_la_secondword
.sym 83761 $abc$61060$new_n4332_
.sym 83762 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[20]_new_inv_
.sym 83765 $false
.sym 83766 soc.cpu.mem_la_secondword
.sym 83767 $abc$61060$new_n4408_
.sym 83768 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[29]_new_inv_
.sym 83771 soc.cpu.mem_xfer
.sym 83772 $abc$61060$new_n5512_
.sym 83773 $abc$61060$soc.cpu.mem_rdata_latched[18]_new_inv_
.sym 83774 soc.cpu.mem_rdata_q[18]
.sym 83777 $false
.sym 83778 soc.cpu.mem_xfer
.sym 83779 soc.cpu.mem_rdata[29]
.sym 83780 soc.cpu.mem_rdata_q[29]
.sym 83783 $false
.sym 83784 $false
.sym 83785 $abc$61060$new_n5526_
.sym 83786 $abc$61060$new_n5525_
.sym 83789 $false
.sym 83790 $false
.sym 83791 $abc$61060$new_n5526_
.sym 83792 $abc$61060$new_n5531_
.sym 83795 $false
.sym 83796 $false
.sym 83797 $abc$61060$new_n5526_
.sym 83798 $abc$61060$new_n5529_
.sym 83799 $true
.sym 83800 clk_16mhz$2$2
.sym 83801 $false
.sym 83802 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[23]_new_inv_
.sym 83803 $abc$61060$new_n7018_
.sym 83804 $abc$61060$new_n4561_
.sym 83805 $abc$61060$soc.cpu.mem_rdata_latched[23]_new_inv_
.sym 83806 $abc$61060$auto$wreduce.cc:454:run$7006[0]_new_inv_
.sym 83807 $abc$61060$new_n4560_
.sym 83808 soc.cpu.decoded_rs2[2]
.sym 83809 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[15]
.sym 83876 soc.cpu.mem_xfer
.sym 83877 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 83878 $abc$61060$soc.cpu.mem_rdata[8]_new_inv_
.sym 83879 soc.cpu.mem_rdata_q[8]
.sym 83882 $abc$61060$new_n4073_
.sym 83883 soc.cpu.mem_16bit_buffer[8]
.sym 83884 $abc$61060$new_n4557_
.sym 83885 $abc$61060$new_n4558_
.sym 83888 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 83889 soc.cpu.mem_xfer
.sym 83890 soc.cpu.mem_rdata[24]
.sym 83891 soc.cpu.mem_rdata_q[24]
.sym 83894 soc.cpu.decoded_imm[2]
.sym 83895 $abc$61060$new_n6983_
.sym 83896 soc.cpu.is_slli_srli_srai
.sym 83897 soc.cpu.decoded_rs2[2]
.sym 83900 $false
.sym 83901 $false
.sym 83902 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13708_Y_new_inv_
.sym 83903 $abc$61060$new_n6988_
.sym 83906 $false
.sym 83907 $abc$61060$new_n7006_
.sym 83908 soc.cpu.decoded_imm[9]
.sym 83909 $abc$61060$new_n6983_
.sym 83912 $false
.sym 83913 $false
.sym 83914 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13710_Y_new_inv_
.sym 83915 $abc$61060$new_n6994_
.sym 83918 $false
.sym 83919 $abc$61060$new_n7002_
.sym 83920 soc.cpu.decoded_imm[7]
.sym 83921 $abc$61060$new_n6983_
.sym 83922 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149
.sym 83923 clk_16mhz$2$2
.sym 83924 $false
.sym 83925 $abc$61060$new_n4421_
.sym 83927 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 83928 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18696[5]_new_inv_
.sym 83929 $abc$61060$new_n4415_
.sym 83931 $abc$61060$new_n5526_
.sym 83932 soc.cpu.mem_16bit_buffer[14]
.sym 83999 soc.cpu.decoded_rs2[5]
.sym 84000 soc.cpu.decoded_rs2[4]
.sym 84001 soc.cpu.decoded_rs2[3]
.sym 84002 soc.cpu.decoded_rs2[2]
.sym 84005 $false
.sym 84006 $false
.sym 84007 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 84008 $abc$61060$soc.cpu.mem_rdata_latched[24]_new_inv_
.sym 84011 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 84012 soc.cpu.decoded_rs2[4]
.sym 84013 $abc$61060$techmap$techmap\soc.cpu.$procmux$4604.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13848_Y[4]_new_
.sym 84014 $abc$61060$new_n4453_
.sym 84017 $false
.sym 84018 $false
.sym 84019 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 84020 $abc$61060$soc.cpu.mem_rdata_latched[22]_new_inv_
.sym 84023 soc.cpu.decoded_imm[5]
.sym 84024 $abc$61060$new_n6983_
.sym 84025 soc.cpu.is_slli_srli_srai
.sym 84026 soc.cpu.decoded_rs2[5]
.sym 84029 soc.cpu.decoded_imm[4]
.sym 84030 $abc$61060$new_n6983_
.sym 84031 soc.cpu.is_slli_srli_srai
.sym 84032 soc.cpu.decoded_rs2[4]
.sym 84035 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 84036 soc.cpu.decoded_rs2[2]
.sym 84037 $abc$61060$techmap$techmap\soc.cpu.$procmux$4604.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13848_Y[2]_new_
.sym 84038 $abc$61060$new_n4525_
.sym 84041 $false
.sym 84042 $false
.sym 84043 $false
.sym 84044 $false
.sym 84045 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 84046 clk_16mhz$2$2
.sym 84047 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 84048 $abc$61060$new_n5538_
.sym 84049 $abc$61060$techmap$techmap\soc.cpu.$procmux$5274.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14041_Y_new_inv_
.sym 84050 $abc$61060$techmap\soc.cpu.$procmux$5264_Y[0]_new_inv_
.sym 84051 $abc$61060$new_n5434_
.sym 84052 $abc$61060$techmap\soc.cpu.$procmux$5264_Y[2]_new_inv_
.sym 84053 $abc$61060$new_n5533_
.sym 84054 soc.cpu.mem_rdata_q[22]
.sym 84055 soc.cpu.mem_rdata_q[20]
.sym 84122 $false
.sym 84123 $false
.sym 84124 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 84125 $abc$61060$soc.cpu.mem_rdata_latched[20]_new_inv_
.sym 84128 $false
.sym 84129 $false
.sym 84130 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 84131 $abc$61060$soc.cpu.mem_rdata_latched[18]_new_inv_
.sym 84134 $false
.sym 84135 $false
.sym 84136 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 84137 $abc$61060$soc.cpu.mem_rdata_latched[21]_new_inv_
.sym 84140 $false
.sym 84141 $false
.sym 84142 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 84143 $abc$61060$soc.cpu.mem_rdata_latched[17]_new_inv_
.sym 84146 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 84147 soc.cpu.decoded_rs2[0]
.sym 84148 $abc$61060$techmap$techmap\soc.cpu.$procmux$4604.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13848_Y[0]_new_
.sym 84149 $abc$61060$new_n4537_
.sym 84152 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 84153 soc.cpu.decoded_rs2[1]
.sym 84154 $abc$61060$techmap$techmap\soc.cpu.$procmux$4604.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13848_Y[1]_new_
.sym 84155 $abc$61060$new_n4531_
.sym 84158 $abc$61060$techmap\soc.cpu.$0\instr_retirq[0:0]
.sym 84159 $false
.sym 84160 $false
.sym 84161 $false
.sym 84164 $false
.sym 84165 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 84166 $abc$61060$soc.cpu.mem_rdata_latched[22]_new_inv_
.sym 84167 soc.cpu.mem_rdata_latched[4]
.sym 84168 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 84169 clk_16mhz$2$2
.sym 84170 $false
.sym 84171 $abc$61060$new_n5542_
.sym 84172 $abc$61060$new_n5552_
.sym 84173 $abc$61060$new_n5544_
.sym 84174 $abc$61060$new_n5547_
.sym 84175 $abc$61060$new_n5554_
.sym 84176 $abc$61060$techmap\soc.cpu.$procmux$5264_Y[3]_new_inv_
.sym 84177 soc.cpu.mem_rdata_q[23]
.sym 84178 soc.cpu.mem_rdata_q[21]
.sym 84245 $false
.sym 84246 soc.cpu.mem_xfer
.sym 84247 $abc$61060$soc.cpu.mem_rdata_latched[21]_new_inv_
.sym 84248 soc.cpu.mem_rdata_q[21]
.sym 84251 $false
.sym 84252 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 84253 soc.cpu.decoded_rs2[3]
.sym 84254 $abc$61060$new_n8168_
.sym 84257 $abc$61060$auto$rtlil.cc:1981:NotGate$59768
.sym 84258 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1]
.sym 84259 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19884_new_
.sym 84260 $abc$61060$soc.cpu.mem_rdata_latched[23]_new_inv_
.sym 84263 $false
.sym 84264 soc.cpu.mem_xfer
.sym 84265 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$19285[1]_new_
.sym 84266 soc.cpu.mem_rdata_q[26]
.sym 84269 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 84270 $abc$61060$new_n8169_
.sym 84271 $abc$61060$new_n4480_
.sym 84272 $abc$61060$techmap$techmap\soc.cpu.$procmux$4604.$and$/usr/local/bin/../share/yosys/techmap.v:434$13849_Y[3]_new_
.sym 84275 $abc$61060$new_n4481_
.sym 84276 soc.cpu.mem_rdata_latched[12]
.sym 84277 soc.cpu.mem_rdata_latched[5]
.sym 84278 $abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_
.sym 84281 $false
.sym 84282 $abc$61060$new_n4724_
.sym 84283 soc.cpu.reg_op1[13]
.sym 84284 $abc$61060$new_n4670_
.sym 84287 $false
.sym 84288 $abc$61060$new_n4718_
.sym 84289 soc.cpu.reg_op1[14]
.sym 84290 $abc$61060$new_n4670_
.sym 84291 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 84292 clk_16mhz$2$2
.sym 84293 $false
.sym 84294 $abc$61060$new_n5539_
.sym 84295 $abc$61060$new_n4618_
.sym 84296 $abc$61060$new_n5555_
.sym 84297 $abc$61060$new_n5527_
.sym 84298 $abc$61060$new_n4614_
.sym 84299 $abc$61060$new_n5559_
.sym 84300 $abc$61060$new_n5562_
.sym 84301 $abc$61060$new_n5548_
.sym 84368 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19884_new_
.sym 84369 $abc$61060$new_n4622_
.sym 84370 soc.cpu.mem_rdata_latched[6]
.sym 84371 $abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_
.sym 84374 soc.cpu.mem_rdata_latched[5]
.sym 84375 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 84376 $abc$61060$new_n4475_
.sym 84377 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25968[0]_new_
.sym 84380 soc.cpu.mem_rdata_latched[4]
.sym 84381 $abc$61060$new_n4522_
.sym 84382 $abc$61060$new_n4475_
.sym 84383 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25968[0]_new_
.sym 84386 $false
.sym 84387 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 84388 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 84389 $abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 84392 soc.cpu.mem_rdata_latched[3]
.sym 84393 $abc$61060$new_n4522_
.sym 84394 $abc$61060$new_n4475_
.sym 84395 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25968[0]_new_
.sym 84398 $false
.sym 84399 $false
.sym 84400 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 84401 $abc$61060$auto$wreduce.cc:454:run$7006[2]_new_inv_
.sym 84404 soc.cpu.mem_rdata_latched[2]
.sym 84405 $abc$61060$new_n4522_
.sym 84406 $abc$61060$new_n4475_
.sym 84407 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25968[0]_new_
.sym 84410 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 84411 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25786[0]_new_inv_
.sym 84412 $abc$61060$auto$simplemap.cc:168:logic_reduce$14816_new_inv_
.sym 84413 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 84417 $abc$61060$new_n5436_
.sym 84418 $abc$61060$techmap\soc.cpu.$procmux$5313_Y[1]_new_inv_
.sym 84419 $abc$61060$new_n5534_
.sym 84420 $abc$61060$new_n5465_
.sym 84421 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6927_new_inv_
.sym 84422 $abc$61060$new_n5509_
.sym 84423 $abc$61060$new_n5536_
.sym 84424 $abc$61060$new_n5508_
.sym 84491 $false
.sym 84492 $false
.sym 84493 $abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_
.sym 84494 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_
.sym 84497 soc.cpu.mem_rdata_latched[6]
.sym 84498 $abc$61060$new_n4450_
.sym 84499 $abc$61060$techmap$techmap\soc.cpu.$procmux$4503.$and$/usr/local/bin/../share/yosys/techmap.v:434$14081_Y_new_
.sym 84500 $abc$61060$new_n4382_
.sym 84503 $false
.sym 84504 $false
.sym 84505 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 84506 $abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 84509 $false
.sym 84510 $false
.sym 84511 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 84512 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$25968[0]_new_
.sym 84515 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6909_new_
.sym 84516 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 84517 soc.cpu.mem_rdata_latched[12]
.sym 84518 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12327_new_
.sym 84521 $abc$61060$auto$rtlil.cc:1981:NotGate$59768
.sym 84522 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 84523 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1]
.sym 84524 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 84527 $false
.sym 84528 $false
.sym 84529 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 84530 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 84533 $false
.sym 84534 $false
.sym 84535 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 84536 $abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 84540 $abc$61060$new_n5511_
.sym 84541 $abc$61060$techmap$techmap\soc.cpu.$procmux$5280.$and$/usr/local/bin/../share/yosys/techmap.v:434$14037_Y[3]_new_
.sym 84542 $abc$61060$new_n8227_
.sym 84543 $abc$61060$techmap\soc.cpu.$procmux$5347_Y[1]_new_inv_
.sym 84544 $abc$61060$new_n5513_
.sym 84545 $abc$61060$techmap\soc.cpu.$procmux$5313_Y[0]_new_inv_
.sym 84546 soc.cpu.mem_rdata_q[12]
.sym 84547 soc.cpu.mem_rdata_q[13]
.sym 84614 $false
.sym 84615 $false
.sym 84616 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 84617 $abc$61060$soc.cpu.mem_rdata_latched[15]_new_inv_
.sym 84620 $false
.sym 84621 $false
.sym 84622 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1]
.sym 84623 $abc$61060$auto$rtlil.cc:1981:NotGate$59768
.sym 84626 $false
.sym 84627 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 84628 $abc$61060$new_n5421_
.sym 84629 $abc$61060$new_n5435_
.sym 84632 soc.cpu.mem_rdata_latched[12]
.sym 84633 $abc$61060$new_n5409_
.sym 84634 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 84635 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[0]_new_inv_
.sym 84638 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19839[0]_new_
.sym 84639 $abc$61060$new_n5410_
.sym 84640 $abc$61060$new_n5411_
.sym 84641 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[0]_new_inv_
.sym 84644 $false
.sym 84645 $false
.sym 84646 $abc$61060$new_n4482_
.sym 84647 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12327_new_
.sym 84650 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 84651 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 84652 $abc$61060$new_n5411_
.sym 84653 $abc$61060$techmap\soc.cpu.$logic_and$picorv32.v:502$2058_Y_new_
.sym 84656 $false
.sym 84657 $abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_
.sym 84658 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 84659 $abc$61060$new_n4383_
.sym 84663 $abc$61060$techmap$techmap\soc.cpu.$procmux$5330.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13960_Y_new_
.sym 84664 $abc$61060$new_n8225_
.sym 84665 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19814[0]_new_
.sym 84666 $abc$61060$new_n5540_
.sym 84667 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12334[0]_new_
.sym 84668 $abc$61060$new_n8224_
.sym 84669 $abc$61060$new_n5463_
.sym 84670 $abc$61060$new_n4482_
.sym 84737 $false
.sym 84738 $abc$61060$new_n5540_
.sym 84739 $abc$61060$new_n4383_
.sym 84740 $abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_
.sym 84743 $false
.sym 84744 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19824[1]_new_
.sym 84745 soc.cpu.mem_rdata_latched[12]
.sym 84746 $abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_
.sym 84749 $false
.sym 84750 $false
.sym 84751 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6909_new_
.sym 84752 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 84755 $false
.sym 84756 $false
.sym 84757 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 84758 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12327_new_
.sym 84761 $false
.sym 84762 $false
.sym 84763 soc.cpu.mem_rdata_latched[3]
.sym 84764 soc.cpu.mem_rdata_latched[2]
.sym 84767 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 84768 $abc$61060$new_n4523_
.sym 84769 $abc$61060$new_n4383_
.sym 84770 $abc$61060$new_n4524_
.sym 84773 $false
.sym 84774 soc.cpu.mem_xfer
.sym 84775 $abc$61060$soc.cpu.mem_rdata_latched[30]_new_inv_
.sym 84776 soc.cpu.mem_rdata_q[30]
.sym 84779 $abc$61060$new_n4523_
.sym 84780 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19166[0]_new_inv_
.sym 84781 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19206[2]_new_inv_
.sym 84782 soc.cpu.mem_rdata_latched[6]
.sym 84783 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36184
.sym 84784 clk_16mhz$2$2
.sym 84785 $false
.sym 84786 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12337_new_
.sym 84791 $abc$61060$new_n5503_
.sym 84860 $false
.sym 84861 $false
.sym 84862 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19107[0]_new_inv_
.sym 84863 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 84866 $false
.sym 84867 $false
.sym 84868 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 84869 soc.cpu.mem_rdata_latched[12]
.sym 84884 $false
.sym 84885 $false
.sym 84886 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19232[1]_new_inv_
.sym 84887 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19107[0]_new_inv_
.sym 84890 $false
.sym 84891 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19107[0]_new_inv_
.sym 84892 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$19232[1]_new_inv_
.sym 84893 soc.cpu.mem_rdata_latched[12]
.sym 84896 $false
.sym 84897 soc.cpu.mem_rdata_latched[5]
.sym 84898 soc.cpu.mem_rdata_latched[4]
.sym 84899 soc.cpu.mem_rdata_latched[6]
.sym 84902 $false
.sym 84903 $abc$61060$new_n4383_
.sym 84904 $abc$61060$techmap\soc.cpu.$procmux$4478_Y_new_inv_
.sym 84905 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 85137 $abc$61060$new_n6417_
.sym 85138 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[4]_new_
.sym 85139 $abc$61060$new_n6415_
.sym 85140 $abc$61060$new_n6414_
.sym 85141 $abc$61060$new_n6413_
.sym 85142 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$32560_new_inv_
.sym 85143 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[4]_new_
.sym 85144 soc.spimemio.xfer.ibuffer[4]
.sym 85247 $false
.sym 85248 $abc$61060$new_n6408_
.sym 85249 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 85250 soc.spimemio.xfer.ibuffer[0]
.sym 85253 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 85254 soc.spimemio.xfer.flash_clk
.sym 85255 soc.spimemio.xfer.ibuffer[5]
.sym 85256 soc.spimemio.xfer.ibuffer[4]
.sym 85259 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_
.sym 85260 soc.spimemio.xfer.flash_clk
.sym 85261 soc.spimemio.xfer.ibuffer[5]
.sym 85262 soc.spimemio.xfer.ibuffer[1]
.sym 85265 $false
.sym 85266 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[5]_new_
.sym 85267 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_
.sym 85268 soc.spimemio.xfer.ibuffer[1]
.sym 85271 $false
.sym 85272 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[5]_new_
.sym 85273 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 85274 soc.spimemio.xfer.ibuffer[3]
.sym 85277 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 85278 soc.spimemio.xfer.ibuffer[5]
.sym 85279 $abc$61060$new_n6422_
.sym 85280 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$32564_new_inv_
.sym 85283 soc.spimemio.xfer.ibuffer[3]
.sym 85284 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 85285 $abc$61060$new_n6413_
.sym 85286 $abc$61060$new_n6410_
.sym 85289 soc.spimemio.xfer.ibuffer[2]
.sym 85290 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 85291 $abc$61060$new_n6407_
.sym 85292 $abc$61060$new_n6410_
.sym 85293 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54497
.sym 85294 clk_16mhz$2$2
.sym 85295 $false
.sym 85296 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[6]_new_
.sym 85297 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[6]_new_
.sym 85298 flash_clk$2
.sym 85300 $abc$61060$new_n6427_
.sym 85301 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$32568_new_inv_
.sym 85302 soc.spimemio.xfer.ibuffer[6]
.sym 85370 $abc$61060$new_n6405_
.sym 85371 $abc$61060$new_n6403_
.sym 85372 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_
.sym 85373 flash_io1_di
.sym 85376 $false
.sym 85377 $abc$61060$new_n6400_
.sym 85378 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 85379 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_
.sym 85382 $false
.sym 85383 $false
.sym 85384 soc.spimemio.xfer.xfer_ddr
.sym 85385 soc.spimemio.xfer.xfer_qspi
.sym 85388 $false
.sym 85389 soc.spimemio.xfer.ibuffer[0]
.sym 85390 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 85391 soc.spimemio.xfer.flash_clk
.sym 85400 $false
.sym 85401 $false
.sym 85402 flash_io1_di
.sym 85403 soc.spimemio.xfer.flash_clk
.sym 85406 $false
.sym 85407 $false
.sym 85408 soc.spimemio.xfer.flash_clk
.sym 85409 $abc$61060$new_n6411_
.sym 85412 soc.cpu.mem_wdata[4]
.sym 85413 $false
.sym 85414 $false
.sym 85415 $false
.sym 85416 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45671
.sym 85417 clk_16mhz$2$2
.sym 85418 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 85420 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_
.sym 85422 $abc$61060$new_n4467_
.sym 85424 soc.spimemio.rdata[9]
.sym 85425 soc.spimemio.rdata[31]
.sym 85493 $false
.sym 85494 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 85495 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_
.sym 85496 soc.spimemio.xfer.flash_clk
.sym 85505 $false
.sym 85506 $abc$61060$new_n6012_
.sym 85507 soc.spimemio.xfer.obuffer[7]
.sym 85508 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 85511 $false
.sym 85512 $false
.sym 85513 soc.spimemio.xfer.obuffer[1]
.sym 85514 $abc$61060$new_n6438_
.sym 85517 soc.spimemio.xfer.xfer_qspi
.sym 85518 soc.spimemio.xfer.obuffer[4]
.sym 85519 soc.spimemio.xfer.obuffer[6]
.sym 85520 soc.spimemio.xfer.xfer_dspi
.sym 85523 $false
.sym 85524 soc.spimemio.xfer.obuffer[0]
.sym 85525 soc.spimemio.xfer.flash_clk
.sym 85526 $abc$61060$new_n4467_
.sym 85529 $abc$61060$new_n4957_
.sym 85530 soc.spimemio.din_data[1]
.sym 85531 $abc$61060$new_n6441_
.sym 85532 $abc$61060$new_n6440_
.sym 85535 $abc$61060$new_n4957_
.sym 85536 soc.spimemio.din_data[0]
.sym 85537 soc.spimemio.xfer.obuffer[0]
.sym 85538 $abc$61060$new_n6438_
.sym 85539 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54917
.sym 85540 clk_16mhz$2$2
.sym 85541 $false
.sym 85542 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[4]_new_
.sym 85543 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[4]_new_
.sym 85544 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54376
.sym 85545 $abc$61060$soc.spimemio.xfer.next_obuffer[4]_new_
.sym 85546 $abc$61060$new_n6452_
.sym 85547 $abc$61060$new_n5270_
.sym 85548 $abc$61060$new_n6454_
.sym 85549 soc.spimemio.buffer[9]
.sym 85616 $abc$61060$new_n6445_
.sym 85617 soc.spimemio.xfer.obuffer[0]
.sym 85618 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 85619 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 85622 $false
.sym 85623 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[5]_new_
.sym 85624 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_
.sym 85625 soc.spimemio.xfer.obuffer[1]
.sym 85628 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 85629 soc.spimemio.xfer.flash_clk
.sym 85630 soc.spimemio.xfer.obuffer[4]
.sym 85631 soc.spimemio.xfer.obuffer[5]
.sym 85634 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 85635 soc.spimemio.xfer.obuffer[5]
.sym 85636 $abc$61060$new_n6458_
.sym 85637 $abc$61060$new_n6460_
.sym 85640 soc.spimemio.xfer.obuffer[2]
.sym 85641 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 85642 $abc$61060$new_n6411_
.sym 85643 soc.spimemio.xfer.flash_clk
.sym 85646 $false
.sym 85647 soc.spimemio.xfer.obuffer[1]
.sym 85648 soc.spimemio.xfer.flash_clk
.sym 85649 $abc$61060$new_n4467_
.sym 85652 $abc$61060$new_n4957_
.sym 85653 soc.spimemio.din_data[2]
.sym 85654 $abc$61060$new_n6444_
.sym 85655 $abc$61060$new_n6443_
.sym 85658 $false
.sym 85659 $abc$61060$new_n4957_
.sym 85660 soc.spimemio.din_data[4]
.sym 85661 $abc$61060$soc.spimemio.xfer.next_obuffer[4]_new_
.sym 85662 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55054
.sym 85663 clk_16mhz$2$2
.sym 85664 $false
.sym 85665 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[6]_new_
.sym 85666 $abc$61060$soc.spimemio.xfer.next_obuffer[6]_new_
.sym 85667 $abc$61060$new_n6464_
.sym 85668 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54130_new_inv_
.sym 85669 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[6]_new_
.sym 85670 $abc$61060$new_n6466_
.sym 85671 soc.spimemio.buffer[5]
.sym 85672 soc.spimemio.buffer[6]
.sym 85739 $false
.sym 85740 $abc$61060$new_n6411_
.sym 85741 soc.spimemio.xfer.xfer_qspi
.sym 85742 soc.spimemio.xfer.flash_clk
.sym 85745 $false
.sym 85746 soc.spimemio.xfer.obuffer[2]
.sym 85747 soc.spimemio.xfer.flash_clk
.sym 85748 $abc$61060$new_n4467_
.sym 85751 $false
.sym 85752 $false
.sym 85753 soc.spimemio.xfer_resetn
.sym 85754 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54224
.sym 85757 $false
.sym 85758 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54917
.sym 85759 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54130_new_inv_
.sym 85760 soc.spimemio.xfer.flash_clk
.sym 85763 $false
.sym 85764 $abc$61060$new_n4957_
.sym 85765 soc.spimemio.din_data[5]
.sym 85766 $abc$61060$soc.spimemio.xfer.next_obuffer[5]_new_
.sym 85769 $false
.sym 85770 $abc$61060$new_n4957_
.sym 85771 soc.spimemio.din_data[7]
.sym 85772 $abc$61060$soc.spimemio.xfer.next_obuffer[7]_new_
.sym 85775 $false
.sym 85776 $abc$61060$new_n4957_
.sym 85777 soc.spimemio.din_data[6]
.sym 85778 $abc$61060$soc.spimemio.xfer.next_obuffer[6]_new_
.sym 85781 $abc$61060$new_n4957_
.sym 85782 soc.spimemio.din_data[3]
.sym 85783 $abc$61060$new_n6448_
.sym 85784 $abc$61060$new_n6447_
.sym 85785 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55054
.sym 85786 clk_16mhz$2$2
.sym 85787 $false
.sym 85788 $abc$61060$new_n4470_
.sym 85789 $abc$61060$auto$simplemap.cc:168:logic_reduce$24080_new_inv_
.sym 85790 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54173
.sym 85791 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$54919[1]_new_inv_
.sym 85792 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 85793 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54224
.sym 85794 $abc$61060$auto$rtlil.cc:1981:NotGate$60892
.sym 85795 soc.spimemio.xfer.count[0]
.sym 85862 $false
.sym 85863 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_
.sym 85864 soc.spimemio.xfer.count[2]
.sym 85865 soc.spimemio.xfer.flash_clk
.sym 85868 $abc$61060$new_n6481_
.sym 85869 $abc$61060$new_n6482_
.sym 85870 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 85871 $abc$61060$techmap\soc.spimemio.xfer.$3\next_count[3:0][2]_new_inv_
.sym 85874 $false
.sym 85875 $abc$61060$techmap\soc.spimemio.xfer.$3\next_count[3:0][3]_new_inv_
.sym 85876 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 85877 $abc$61060$new_n4960_
.sym 85880 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 85881 soc.spimemio.xfer.flash_clk
.sym 85882 soc.spimemio.xfer.count[2]
.sym 85883 $abc$61060$techmap\soc.spimemio.xfer.$sub$spimemio.v:524$117_Y[2]
.sym 85886 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 85887 $abc$61060$techmap\soc.spimemio.xfer.$5\next_count[3:0][3]_new_inv_
.sym 85888 $abc$61060$new_n6489_
.sym 85889 $abc$61060$techmap\soc.spimemio.xfer.$3\next_count[3:0][3]_new_inv_
.sym 85892 $abc$61060$new_n6477_
.sym 85893 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 85894 $abc$61060$techmap\soc.spimemio.xfer.$5\next_count[3:0][1]_new_inv_
.sym 85895 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 85898 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 85899 soc.spimemio.xfer.count[2]
.sym 85900 $abc$61060$new_n6480_
.sym 85901 $abc$61060$new_n6483_
.sym 85904 $abc$61060$new_n8237_
.sym 85905 $abc$61060$new_n4957_
.sym 85906 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 85907 $abc$61060$new_n6488_
.sym 85908 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54224
.sym 85909 clk_16mhz$2$2
.sym 85910 $abc$61060$auto$rtlil.cc:1981:NotGate$60892
.sym 85911 flash_io0_oe
.sym 85912 $abc$61060$new_n8136_
.sym 85914 $abc$61060$new_n6475_
.sym 85915 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[6]_new_
.sym 85916 $abc$61060$soc.cpu.mem_rdata[6]_new_inv_
.sym 85918 soc.spimemio.rdata[6]
.sym 85985 $abc$61060$new_n4058_
.sym 85986 $abc$61060$new_n4465_
.sym 85987 $abc$61060$new_n3984_
.sym 85988 flash_io0_oe
.sym 85991 $false
.sym 85992 soc.spimemio.xfer.count[1]
.sym 85993 $false
.sym 85994 $auto$alumacc.cc:474:replace_alu$7338.C[1]
.sym 85997 $abc$61060$techmap\soc.spimemio.xfer.$3\next_count[3:0][2]_new_inv_
.sym 85998 soc.spimemio.xfer.flash_clk
.sym 85999 soc.spimemio.xfer.count[1]
.sym 86000 $abc$61060$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$98_Y[1]
.sym 86003 $false
.sym 86004 $false
.sym 86005 soc.simpleuart.cfg_divider[6]
.sym 86006 $abc$61060$new_n4001_
.sym 86009 $abc$61060$new_n4467_
.sym 86010 soc.spimemio.xfer.flash_clk
.sym 86011 soc.spimemio.xfer.count[1]
.sym 86012 $abc$61060$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$98_Y[1]
.sym 86015 $false
.sym 86016 soc.spimemio.xfer.count[0]
.sym 86017 $abc$61060$auto$alumacc.cc:474:replace_alu$7332.BB[0]
.sym 86018 $false
.sym 86021 $abc$61060$new_n4961_
.sym 86022 soc.spimemio.xfer.flash_clk
.sym 86023 soc.spimemio.xfer.count[0]
.sym 86024 $abc$61060$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$98_Y[0]
.sym 86027 $abc$61060$new_n6478_
.sym 86028 soc.spimemio.xfer.count[1]
.sym 86029 soc.spimemio.xfer.xfer_qspi
.sym 86030 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 86034 soc.cpu.mem_rdata[31]
.sym 86036 $abc$61060$new_n4097_
.sym 86070 $true
.sym 86107 $auto$alumacc.cc:474:replace_alu$7338.C[1]$2
.sym 86109 soc.spimemio.xfer.count[0]
.sym 86110 $abc$61060$auto$alumacc.cc:474:replace_alu$7332.BB[0]
.sym 86113 $auto$alumacc.cc:474:replace_alu$7338.C[2]$2
.sym 86115 soc.spimemio.xfer.count[1]
.sym 86116 $true$2
.sym 86117 $auto$alumacc.cc:474:replace_alu$7338.C[1]$2
.sym 86119 $auto$alumacc.cc:474:replace_alu$7338.C[3]
.sym 86121 soc.spimemio.xfer.count[2]
.sym 86122 $true$2
.sym 86123 $auto$alumacc.cc:474:replace_alu$7338.C[2]$2
.sym 86126 $false
.sym 86127 soc.spimemio.xfer.count[3]
.sym 86128 soc.spimemio.xfer.flash_clk
.sym 86129 $auto$alumacc.cc:474:replace_alu$7338.C[3]
.sym 86132 soc.spimemio.xfer.flash_clk
.sym 86133 soc.spimemio.xfer.count[2]
.sym 86134 $false
.sym 86135 $auto$alumacc.cc:474:replace_alu$7338.C[2]
.sym 86150 soc.spimemio.xfer.ibuffer[6]
.sym 86151 $false
.sym 86152 $false
.sym 86153 $false
.sym 86154 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46590
.sym 86155 clk_16mhz$2$2
.sym 86156 $false
.sym 86157 $abc$61060$new_n4282_
.sym 86160 soc.spimemio.buffer[11]
.sym 86162 soc.spimemio.buffer[8]
.sym 86163 soc.spimemio.buffer[13]
.sym 86231 $false
.sym 86232 $abc$61060$new_n4009_
.sym 86233 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[23]_new_
.sym 86234 soc.spimemio.rdata[23]
.sym 86237 $false
.sym 86238 soc.ram_ready
.sym 86239 soc.memory.rdata[23]
.sym 86240 $abc$61060$new_n8175_
.sym 86243 soc.spimemio.buffer[11]
.sym 86244 $false
.sym 86245 $false
.sym 86246 $false
.sym 86261 soc.spimemio.buffer[14]
.sym 86262 $false
.sym 86263 $false
.sym 86264 $false
.sym 86267 soc.spimemio.buffer[13]
.sym 86268 $false
.sym 86269 $false
.sym 86270 $false
.sym 86273 soc.spimemio.buffer[8]
.sym 86274 $false
.sym 86275 $false
.sym 86276 $false
.sym 86277 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 86278 clk_16mhz$2$2
.sym 86279 $false
.sym 86282 $auto$alumacc.cc:474:replace_alu$7305.C[2]
.sym 86283 $auto$alumacc.cc:474:replace_alu$7305.C[3]
.sym 86284 $auto$alumacc.cc:474:replace_alu$7305.C[4]
.sym 86285 $auto$alumacc.cc:474:replace_alu$7305.C[5]
.sym 86286 $auto$alumacc.cc:474:replace_alu$7305.C[6]
.sym 86287 $auto$alumacc.cc:474:replace_alu$7305.C[7]
.sym 86360 $abc$61060$new_n8179_
.sym 86361 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 86362 soc.spimemio.rdata[9]
.sym 86363 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[9]_new_
.sym 86366 $abc$61060$new_n4570_
.sym 86367 $abc$61060$new_n4058_
.sym 86368 $abc$61060$new_n4569_
.sym 86369 $abc$61060$new_n4567_
.sym 86372 $abc$61060$new_n4009_
.sym 86373 $abc$61060$new_n4464_
.sym 86374 soc.ram_ready
.sym 86375 soc.memory.rdata[8]
.sym 86390 $abc$61060$new_n4471_
.sym 86391 $abc$61060$new_n4463_
.sym 86392 iomem_rdata[8]
.sym 86393 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 86396 $false
.sym 86397 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 86398 $abc$61060$new_n4009_
.sym 86399 soc.spimemio.rdata[8]
.sym 86403 $auto$alumacc.cc:474:replace_alu$7305.C[8]
.sym 86404 $auto$alumacc.cc:474:replace_alu$7305.C[9]
.sym 86405 $auto$alumacc.cc:474:replace_alu$7305.C[10]
.sym 86406 $auto$alumacc.cc:474:replace_alu$7305.C[11]
.sym 86407 $auto$alumacc.cc:474:replace_alu$7305.C[12]
.sym 86408 $auto$alumacc.cc:474:replace_alu$7305.C[13]
.sym 86409 $auto$alumacc.cc:474:replace_alu$7305.C[14]
.sym 86410 $auto$alumacc.cc:474:replace_alu$7305.C[15]
.sym 86477 $false
.sym 86478 soc.cpu.timer[14]
.sym 86479 $false
.sym 86480 $auto$alumacc.cc:474:replace_alu$7305.C[14]
.sym 86483 $abc$61060$new_n8154_
.sym 86484 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 86485 soc.spimemio.rdata[14]
.sym 86486 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[14]_new_
.sym 86495 $false
.sym 86496 soc.cpu.timer[15]
.sym 86497 $false
.sym 86498 $auto$alumacc.cc:474:replace_alu$7305.C[15]
.sym 86501 $false
.sym 86502 $false
.sym 86503 soc.ram_ready
.sym 86504 soc.memory.rdata[15]
.sym 86507 $false
.sym 86508 soc.cpu.timer[8]
.sym 86509 $false
.sym 86510 $auto$alumacc.cc:474:replace_alu$7305.C[8]
.sym 86513 $false
.sym 86514 soc.cpu.timer[9]
.sym 86515 $false
.sym 86516 $auto$alumacc.cc:474:replace_alu$7305.C[9]
.sym 86519 $abc$61060$new_n4418_
.sym 86520 $abc$61060$new_n4058_
.sym 86521 soc.simpleuart.cfg_divider[14]
.sym 86522 $abc$61060$new_n4001_
.sym 86526 $auto$alumacc.cc:474:replace_alu$7305.C[16]
.sym 86527 $auto$alumacc.cc:474:replace_alu$7305.C[17]
.sym 86528 $auto$alumacc.cc:474:replace_alu$7305.C[18]
.sym 86529 $auto$alumacc.cc:474:replace_alu$7305.C[19]
.sym 86530 $auto$alumacc.cc:474:replace_alu$7305.C[20]
.sym 86531 $auto$alumacc.cc:474:replace_alu$7305.C[21]
.sym 86532 $auto$alumacc.cc:474:replace_alu$7305.C[22]
.sym 86533 $auto$alumacc.cc:474:replace_alu$7305.C[23]
.sym 86600 $false
.sym 86601 soc.cpu.timer[10]
.sym 86602 $false
.sym 86603 $auto$alumacc.cc:474:replace_alu$7305.C[10]
.sym 86606 $false
.sym 86607 soc.cpu.timer[12]
.sym 86608 $false
.sym 86609 $auto$alumacc.cc:474:replace_alu$7305.C[12]
.sym 86612 $false
.sym 86613 soc.cpu.timer[17]
.sym 86614 $false
.sym 86615 $auto$alumacc.cc:474:replace_alu$7305.C[17]
.sym 86618 $false
.sym 86619 soc.cpu.timer[16]
.sym 86620 $false
.sym 86621 $auto$alumacc.cc:474:replace_alu$7305.C[16]
.sym 86624 $false
.sym 86625 soc.cpu.timer[22]
.sym 86626 $false
.sym 86627 $auto$alumacc.cc:474:replace_alu$7305.C[22]
.sym 86630 $false
.sym 86631 soc.cpu.timer[19]
.sym 86632 $false
.sym 86633 $auto$alumacc.cc:474:replace_alu$7305.C[19]
.sym 86636 $false
.sym 86637 soc.cpu.timer[21]
.sym 86638 $false
.sym 86639 $auto$alumacc.cc:474:replace_alu$7305.C[21]
.sym 86642 $false
.sym 86643 soc.cpu.timer[18]
.sym 86644 $false
.sym 86645 $auto$alumacc.cc:474:replace_alu$7305.C[18]
.sym 86649 $auto$alumacc.cc:474:replace_alu$7305.C[24]
.sym 86650 $auto$alumacc.cc:474:replace_alu$7305.C[25]
.sym 86651 $auto$alumacc.cc:474:replace_alu$7305.C[26]
.sym 86652 $auto$alumacc.cc:474:replace_alu$7305.C[27]
.sym 86653 $auto$alumacc.cc:474:replace_alu$7305.C[28]
.sym 86654 $auto$alumacc.cc:474:replace_alu$7305.C[29]
.sym 86655 $auto$alumacc.cc:474:replace_alu$7305.C[30]
.sym 86656 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[31]
.sym 86723 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[12]
.sym 86724 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[11]
.sym 86725 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[10]
.sym 86726 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[9]
.sym 86729 $abc$61060$new_n5842_
.sym 86730 $abc$61060$new_n5841_
.sym 86731 $abc$61060$new_n5838_
.sym 86732 $abc$61060$new_n5833_
.sym 86735 $false
.sym 86736 soc.cpu.timer[25]
.sym 86737 $false
.sym 86738 $auto$alumacc.cc:474:replace_alu$7305.C[25]
.sym 86741 $false
.sym 86742 soc.cpu.timer[27]
.sym 86743 $false
.sym 86744 $auto$alumacc.cc:474:replace_alu$7305.C[27]
.sym 86747 $false
.sym 86748 soc.cpu.timer[28]
.sym 86749 $false
.sym 86750 $auto$alumacc.cc:474:replace_alu$7305.C[28]
.sym 86753 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[16]
.sym 86754 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[15]
.sym 86755 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[14]
.sym 86756 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[13]
.sym 86759 $abc$61060$new_n5789_
.sym 86760 soc.cpu.cpuregs_rs1[8]
.sym 86761 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[8]
.sym 86762 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 86765 $abc$61060$new_n5789_
.sym 86766 soc.cpu.cpuregs_rs1[16]
.sym 86767 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[16]
.sym 86768 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 86769 $true
.sym 86770 clk_16mhz$2$2
.sym 86771 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 86772 $abc$61060$auto$simplemap.cc:168:logic_reduce$18026[1]_new_inv_
.sym 86773 $abc$61060$auto$simplemap.cc:168:logic_reduce$18012[7]_new_inv_
.sym 86774 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[20]
.sym 86775 $abc$61060$auto$simplemap.cc:168:logic_reduce$18012[3]_new_inv_
.sym 86776 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[24]
.sym 86777 $abc$61060$auto$simplemap.cc:168:logic_reduce$18012[5]_new_inv_
.sym 86778 $abc$61060$auto$simplemap.cc:168:logic_reduce$18012[4]_new_inv_
.sym 86779 $abc$61060$auto$simplemap.cc:168:logic_reduce$18012[6]_new_inv_
.sym 86846 $false
.sym 86847 soc.cpu.timer[26]
.sym 86848 $false
.sym 86849 $auto$alumacc.cc:474:replace_alu$7305.C[26]
.sym 86852 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[20]
.sym 86853 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[19]
.sym 86854 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[18]
.sym 86855 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[17]
.sym 86858 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[28]
.sym 86859 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[27]
.sym 86860 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[26]
.sym 86861 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[25]
.sym 86864 $abc$61060$new_n5837_
.sym 86865 $abc$61060$new_n5836_
.sym 86866 $abc$61060$new_n5835_
.sym 86867 $abc$61060$new_n5834_
.sym 86870 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[24]
.sym 86871 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[23]
.sym 86872 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[22]
.sym 86873 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[21]
.sym 86876 $abc$61060$new_n5789_
.sym 86877 soc.cpu.cpuregs_rs1[21]
.sym 86878 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[21]
.sym 86879 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 86882 $abc$61060$new_n5789_
.sym 86883 soc.cpu.cpuregs_rs1[17]
.sym 86884 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[17]
.sym 86885 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 86888 $abc$61060$new_n5789_
.sym 86889 soc.cpu.cpuregs_rs1[18]
.sym 86890 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[18]
.sym 86891 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 86892 $true
.sym 86893 clk_16mhz$2$2
.sym 86894 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 86895 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[30]
.sym 86896 $abc$61060$new_n5836_
.sym 86897 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[29]
.sym 86898 soc.cpu.timer[24]
.sym 86899 soc.cpu.timer[30]
.sym 86900 soc.cpu.timer[20]
.sym 86901 soc.cpu.timer[29]
.sym 86902 soc.cpu.timer[31]
.sym 86969 $abc$61060$new_n5789_
.sym 86970 soc.cpu.cpuregs_rs1[9]
.sym 86971 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[9]
.sym 86972 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 86975 $abc$61060$new_n5789_
.sym 86976 soc.cpu.cpuregs_rs1[26]
.sym 86977 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[26]
.sym 86978 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 86981 $abc$61060$new_n5789_
.sym 86982 soc.cpu.cpuregs_rs1[25]
.sym 86983 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[25]
.sym 86984 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 86987 $abc$61060$new_n5789_
.sym 86988 soc.cpu.cpuregs_rs1[10]
.sym 86989 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[10]
.sym 86990 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 86993 $abc$61060$new_n5789_
.sym 86994 soc.cpu.cpuregs_rs1[28]
.sym 86995 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[28]
.sym 86996 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 86999 $abc$61060$new_n5789_
.sym 87000 soc.cpu.cpuregs_rs1[19]
.sym 87001 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[19]
.sym 87002 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 87005 $abc$61060$new_n5789_
.sym 87006 soc.cpu.cpuregs_rs1[22]
.sym 87007 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[22]
.sym 87008 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 87011 $abc$61060$new_n5789_
.sym 87012 soc.cpu.cpuregs_rs1[27]
.sym 87013 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[27]
.sym 87014 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 87015 $true
.sym 87016 clk_16mhz$2$2
.sym 87017 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 87018 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14733_Y_new_inv_
.sym 87020 $abc$61060$new_n7517_
.sym 87021 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27144[0]_new_inv_
.sym 87022 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27158[0]_new_inv_
.sym 87024 soc.cpu.irq_mask[8]
.sym 87025 soc.cpu.irq_mask[9]
.sym 87092 $abc$61060$new_n7321_
.sym 87093 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[12]_new_
.sym 87094 soc.cpu.instr_timer
.sym 87095 soc.cpu.timer[12]
.sym 87098 soc.cpu.cpuregs_rs1[15]
.sym 87099 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 87100 soc.cpu.timer[15]
.sym 87101 soc.cpu.instr_timer
.sym 87104 soc.cpu.cpuregs_rs1[10]
.sym 87105 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 87106 soc.cpu.irq_mask[10]
.sym 87107 soc.cpu.instr_maskirq
.sym 87110 soc.cpu.cpuregs_rs1[12]
.sym 87111 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 87112 soc.cpu.irq_mask[12]
.sym 87113 soc.cpu.instr_maskirq
.sym 87122 $abc$61060$new_n5789_
.sym 87123 soc.cpu.cpuregs_rs1[14]
.sym 87124 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[14]
.sym 87125 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 87128 $abc$61060$new_n5789_
.sym 87129 soc.cpu.cpuregs_rs1[12]
.sym 87130 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[12]
.sym 87131 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 87134 $abc$61060$new_n5789_
.sym 87135 soc.cpu.cpuregs_rs1[15]
.sym 87136 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[15]
.sym 87137 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 87138 $true
.sym 87139 clk_16mhz$2$2
.sym 87140 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 87141 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27221[0]_new_inv_
.sym 87143 $abc$61060$new_n7182_
.sym 87144 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27165[0]_new_inv_
.sym 87145 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[28]_new_
.sym 87146 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14730_Y_new_inv_
.sym 87147 gpio[21]
.sym 87148 gpio[19]
.sym 87215 soc.cpu.mem_xfer
.sym 87216 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 87217 $abc$61060$soc.cpu.mem_rdata[6]_new_inv_
.sym 87218 soc.cpu.mem_rdata_q[6]
.sym 87221 $abc$61060$new_n4073_
.sym 87222 soc.cpu.mem_16bit_buffer[6]
.sym 87223 $abc$61060$new_n4290_
.sym 87224 $abc$61060$new_n4298_
.sym 87227 $abc$61060$new_n7377_
.sym 87228 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[17]_new_
.sym 87229 soc.cpu.instr_maskirq
.sym 87230 soc.cpu.irq_mask[17]
.sym 87233 soc.cpu.timer[18]
.sym 87234 soc.cpu.instr_timer
.sym 87235 soc.cpu.irq_mask[18]
.sym 87236 soc.cpu.instr_maskirq
.sym 87239 soc.cpu.cpuregs_rs1[17]
.sym 87240 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 87241 soc.cpu.timer[17]
.sym 87242 soc.cpu.instr_timer
.sym 87245 $false
.sym 87246 soc.cpu.cpu_state[2]
.sym 87247 $abc$61060$new_n7354_
.sym 87248 $abc$61060$new_n7359_
.sym 87251 $false
.sym 87252 soc.cpu.cpu_state[2]
.sym 87253 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14719_Y_new_inv_
.sym 87254 $abc$61060$new_n7381_
.sym 87257 soc.cpu.mem_rdata[22]
.sym 87258 $false
.sym 87259 $false
.sym 87260 $false
.sym 87261 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424
.sym 87262 clk_16mhz$2$2
.sym 87263 $false
.sym 87264 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27130[0]_new_inv_
.sym 87265 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27081[0]_new_inv_
.sym 87266 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27165[1]_new_
.sym 87267 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1060$2283_Y_new_
.sym 87268 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[8]_new_inv_
.sym 87269 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18994[0]_new_inv_
.sym 87270 $abc$61060$new_n7406_
.sym 87271 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[20]_new_
.sym 87338 $false
.sym 87339 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 87340 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1184_Y[23]_new_
.sym 87341 iomem_rdata[23]
.sym 87344 $false
.sym 87345 $abc$61060$auto$simplemap.cc:168:logic_reduce$19497_new_inv_
.sym 87346 soc.cpu.pcpi_mul.pcpi_wr
.sym 87347 soc.cpu.pcpi_div.pcpi_wr
.sym 87350 soc.cpu.cpuregs_rs1[25]
.sym 87351 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 87352 soc.cpu.timer[25]
.sym 87353 soc.cpu.instr_timer
.sym 87356 $false
.sym 87357 soc.cpu.mem_la_secondword
.sym 87358 $abc$61060$new_n4298_
.sym 87359 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[22]_new_inv_
.sym 87362 $false
.sym 87363 $abc$61060$auto$simplemap.cc:168:logic_reduce$19497_new_inv_
.sym 87364 soc.cpu.pcpi_div.pcpi_wr
.sym 87365 soc.cpu.pcpi_mul.pcpi_wr
.sym 87368 $false
.sym 87369 soc.cpu.mem_xfer
.sym 87370 soc.cpu.mem_rdata[22]
.sym 87371 soc.cpu.mem_rdata_q[22]
.sym 87374 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 87375 soc.cpu.mem_xfer
.sym 87376 soc.cpu.mem_rdata[22]
.sym 87377 soc.cpu.mem_rdata_q[22]
.sym 87380 $false
.sym 87381 $false
.sym 87382 soc.cpu.irq_mask[20]
.sym 87383 soc.cpu.irq_pending[20]
.sym 87384 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562
.sym 87385 clk_16mhz$2$2
.sym 87386 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 87388 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[0]_new_inv_
.sym 87389 $abc$61060$new_n5323_
.sym 87390 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[29]_new_inv_
.sym 87391 $abc$61060$new_n5321_
.sym 87392 $abc$61060$new_n5322_
.sym 87393 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27221[1]_new_
.sym 87394 soc.cpu.instr_ecall_ebreak
.sym 87461 soc.cpu.timer[19]
.sym 87462 soc.cpu.instr_timer
.sym 87463 soc.cpu.irq_mask[19]
.sym 87464 soc.cpu.instr_maskirq
.sym 87467 $false
.sym 87468 $false
.sym 87469 soc.cpu.irq_pending[20]
.sym 87470 soc.cpu.irq_mask[20]
.sym 87473 $false
.sym 87474 soc.cpu.instr_getq
.sym 87475 soc.cpu.instr_setq
.sym 87476 soc.cpu.instr_retirq
.sym 87479 $false
.sym 87480 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27088[0]_new_inv_
.sym 87481 soc.cpu.cpuregs_rs1[19]
.sym 87482 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 87485 $false
.sym 87486 $false
.sym 87487 soc.cpu.cpu_state[2]
.sym 87488 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[0]_new_inv_
.sym 87491 soc.cpu.cpuregs_rs1[25]
.sym 87492 $false
.sym 87493 $false
.sym 87494 $false
.sym 87497 soc.cpu.cpuregs_rs1[20]
.sym 87498 $false
.sym 87499 $false
.sym 87500 $false
.sym 87503 soc.cpu.cpuregs_rs1[24]
.sym 87504 $false
.sym 87505 $false
.sym 87506 $false
.sym 87507 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287
.sym 87508 clk_16mhz$2$2
.sym 87509 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 87510 $abc$61060$new_n5326_
.sym 87511 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27018[0]_new_inv_
.sym 87512 $abc$61060$new_n7466_
.sym 87513 soc.cpu.mem_rdata_q[4]
.sym 87514 soc.cpu.mem_rdata_q[0]
.sym 87515 soc.cpu.mem_rdata_q[5]
.sym 87517 soc.cpu.mem_rdata_q[2]
.sym 87584 $false
.sym 87585 $false
.sym 87586 soc.cpu.irq_pending[25]
.sym 87587 soc.cpu.irq_mask[25]
.sym 87590 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[25]_new_
.sym 87591 $abc$61060$new_n7458_
.sym 87592 soc.cpu.instr_maskirq
.sym 87593 soc.cpu.irq_mask[25]
.sym 87596 soc.cpu.mem_xfer
.sym 87597 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 87598 $abc$61060$soc.cpu.mem_rdata[2]_new_inv_
.sym 87599 soc.cpu.mem_rdata_q[2]
.sym 87602 soc.cpu.cpuregs_rs1[26]
.sym 87603 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 87604 soc.cpu.irq_mask[26]
.sym 87605 soc.cpu.instr_maskirq
.sym 87608 $false
.sym 87609 $false
.sym 87610 soc.cpu.irq_mask[26]
.sym 87611 soc.cpu.irq_pending[26]
.sym 87614 $false
.sym 87615 $false
.sym 87616 soc.cpu.irq_mask[6]
.sym 87617 soc.cpu.irq_pending[6]
.sym 87620 $false
.sym 87621 $false
.sym 87622 soc.cpu.irq_mask[29]
.sym 87623 soc.cpu.irq_pending[29]
.sym 87626 $false
.sym 87627 $false
.sym 87628 soc.cpu.irq_mask[25]
.sym 87629 soc.cpu.irq_pending[25]
.sym 87630 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$37562
.sym 87631 clk_16mhz$2$2
.sym 87632 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 87634 $abc$61060$new_n5337_
.sym 87635 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18707[4]_new_inv_
.sym 87636 $abc$61060$auto$simplemap.cc:168:logic_reduce$19101_new_inv_
.sym 87637 soc.cpu.cpuregs_rs1[4]
.sym 87638 $abc$61060$new_n5338_
.sym 87707 $abc$61060$new_n4073_
.sym 87708 soc.cpu.mem_16bit_buffer[2]
.sym 87709 $abc$61060$new_n4307_
.sym 87710 $abc$61060$new_n4315_
.sym 87713 $abc$61060$new_n4073_
.sym 87714 soc.cpu.mem_16bit_buffer[13]
.sym 87715 $abc$61060$new_n4402_
.sym 87716 $abc$61060$new_n4408_
.sym 87719 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 87720 soc.cpu.mem_xfer
.sym 87721 soc.cpu.mem_rdata[29]
.sym 87722 soc.cpu.mem_rdata_q[29]
.sym 87725 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 87726 soc.cpu.mem_xfer
.sym 87727 soc.cpu.mem_rdata[18]
.sym 87728 soc.cpu.mem_rdata_q[18]
.sym 87731 soc.cpu.mem_rdata[29]
.sym 87732 $false
.sym 87733 $false
.sym 87734 $false
.sym 87737 soc.cpu.mem_rdata[18]
.sym 87738 $false
.sym 87739 $false
.sym 87740 $false
.sym 87743 soc.cpu.mem_rdata[31]
.sym 87744 $false
.sym 87745 $false
.sym 87746 $false
.sym 87749 soc.cpu.mem_rdata[27]
.sym 87750 $false
.sym 87751 $false
.sym 87752 $false
.sym 87753 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424
.sym 87754 clk_16mhz$2$2
.sym 87755 $false
.sym 87756 soc.cpu.cpuregs_rs1[10]
.sym 87758 soc.cpu.cpuregs_rs1[14]
.sym 87759 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[26]_new_
.sym 87760 $abc$61060$new_n7016_
.sym 87761 soc.cpu.reg_op2[13]
.sym 87762 soc.cpu.reg_op2[10]
.sym 87763 soc.cpu.reg_op2[14]
.sym 87830 $false
.sym 87831 soc.cpu.mem_la_secondword
.sym 87832 $abc$61060$new_n4429_
.sym 87833 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[27]_new_inv_
.sym 87836 $abc$61060$new_n4073_
.sym 87837 soc.cpu.mem_16bit_buffer[11]
.sym 87838 $abc$61060$new_n4429_
.sym 87839 $abc$61060$new_n4440_
.sym 87842 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 87843 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 87844 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[15]
.sym 87845 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[15]
.sym 87848 soc.cpu.mem_xfer
.sym 87849 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 87850 $abc$61060$soc.cpu.mem_rdata[11]_new_inv_
.sym 87851 soc.cpu.mem_rdata_q[11]
.sym 87854 soc.cpu.mem_xfer
.sym 87855 soc.cpu.mem_rdata_q[7]
.sym 87856 $abc$61060$new_n4516_
.sym 87857 $abc$61060$new_n4510_
.sym 87860 $false
.sym 87861 soc.cpu.mem_xfer
.sym 87862 soc.cpu.mem_rdata[27]
.sym 87863 soc.cpu.mem_rdata_q[27]
.sym 87866 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 87867 soc.cpu.mem_xfer
.sym 87868 soc.cpu.mem_rdata[27]
.sym 87869 soc.cpu.mem_rdata_q[27]
.sym 87872 soc.cpu.mem_rdata[23]
.sym 87873 $false
.sym 87874 $false
.sym 87875 $false
.sym 87876 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424
.sym 87877 clk_16mhz$2$2
.sym 87878 $false
.sym 87879 $abc$61060$new_n7008_
.sym 87880 $abc$61060$new_n6994_
.sym 87881 $abc$61060$new_n5328_
.sym 87882 $abc$61060$new_n5327_
.sym 87883 $abc$61060$new_n5324_
.sym 87884 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[10]
.sym 87885 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[4]
.sym 87886 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[14]
.sym 87953 $false
.sym 87954 soc.cpu.mem_xfer
.sym 87955 soc.cpu.mem_rdata[23]
.sym 87956 soc.cpu.mem_rdata_q[23]
.sym 87959 $abc$61060$new_n6980_
.sym 87960 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 87961 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[15]
.sym 87962 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[15]
.sym 87965 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 87966 soc.cpu.mem_xfer
.sym 87967 soc.cpu.mem_rdata[23]
.sym 87968 soc.cpu.mem_rdata_q[23]
.sym 87971 $false
.sym 87972 soc.cpu.mem_la_secondword
.sym 87973 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[23]_new_inv_
.sym 87974 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[7]_new_inv_
.sym 87977 $abc$61060$new_n4073_
.sym 87978 soc.cpu.mem_16bit_buffer[7]
.sym 87979 $abc$61060$new_n4560_
.sym 87980 $abc$61060$new_n4561_
.sym 87983 $false
.sym 87984 $false
.sym 87985 $abc$61060$soc.cpu.mem_rdata_latched_noshuffle[7]_new_inv_
.sym 87986 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 87989 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[2]
.sym 87990 $false
.sym 87991 $false
.sym 87992 $false
.sym 87995 soc.cpu.cpuregs.wdata[15]
.sym 87996 $false
.sym 87997 $false
.sym 87998 $false
.sym 87999 $true
.sym 88000 clk_16mhz$2$2
.sym 88001 $false
.sym 88002 $abc$61060$techmap\soc.cpu.$procmux$5364_Y[3]_new_inv_
.sym 88003 soc.cpu.decoded_rs2[0]
.sym 88004 soc.cpu.mem_rdata_q[11]
.sym 88006 soc.cpu.decoded_rs2[4]
.sym 88076 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 88077 soc.cpu.mem_xfer
.sym 88078 soc.cpu.mem_rdata[30]
.sym 88079 soc.cpu.mem_rdata_q[30]
.sym 88088 $abc$61060$new_n4073_
.sym 88089 soc.cpu.mem_16bit_buffer[14]
.sym 88090 $abc$61060$new_n4415_
.sym 88091 $abc$61060$new_n4421_
.sym 88094 $false
.sym 88095 $false
.sym 88096 soc.cpu.mem_rdata_q[23]
.sym 88097 soc.cpu.mem_rdata_q[22]
.sym 88100 soc.cpu.mem_xfer
.sym 88101 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:360$1995_Y_new_inv_
.sym 88102 $abc$61060$soc.cpu.mem_rdata[14]_new_inv_
.sym 88103 soc.cpu.mem_rdata_q[14]
.sym 88112 $false
.sym 88113 $false
.sym 88114 $abc$61060$new_n5527_
.sym 88115 $abc$61060$new_n5435_
.sym 88118 soc.cpu.mem_rdata[30]
.sym 88119 $false
.sym 88120 $false
.sym 88121 $false
.sym 88122 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$33424
.sym 88123 clk_16mhz$2$2
.sym 88124 $false
.sym 88127 $abc$61060$techmap\soc.cpu.$procmux$5264_Y[4]_new_inv_
.sym 88129 $abc$61060$new_n5496_
.sym 88130 $abc$61060$new_n5497_
.sym 88131 gpio[16]
.sym 88132 gpio[23]
.sym 88199 $abc$61060$new_n5435_
.sym 88200 $abc$61060$new_n5527_
.sym 88201 soc.cpu.mem_rdata_latched[2]
.sym 88202 $abc$61060$new_n5539_
.sym 88205 $abc$61060$new_n5547_
.sym 88206 $abc$61060$techmap\soc.cpu.$procmux$5264_Y[2]_new_inv_
.sym 88207 $abc$61060$new_n5534_
.sym 88208 $abc$61060$new_n5536_
.sym 88211 $false
.sym 88212 soc.cpu.mem_xfer
.sym 88213 $abc$61060$soc.cpu.mem_rdata_latched[20]_new_inv_
.sym 88214 soc.cpu.mem_rdata_q[20]
.sym 88217 $false
.sym 88218 $false
.sym 88219 $abc$61060$new_n5435_
.sym 88220 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 88223 $false
.sym 88224 soc.cpu.mem_xfer
.sym 88225 $abc$61060$soc.cpu.mem_rdata_latched[22]_new_inv_
.sym 88226 soc.cpu.mem_rdata_q[22]
.sym 88229 $abc$61060$techmap\soc.cpu.$procmux$5264_Y[0]_new_inv_
.sym 88230 $abc$61060$new_n5536_
.sym 88231 $abc$61060$new_n5534_
.sym 88232 $abc$61060$new_n5434_
.sym 88235 $abc$61060$techmap\soc.cpu.$procmux$5264_Y[2]_new_inv_
.sym 88236 $abc$61060$new_n5429_
.sym 88237 $abc$61060$techmap$techmap\soc.cpu.$procmux$5274.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14041_Y_new_inv_
.sym 88238 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 88241 $false
.sym 88242 $false
.sym 88243 $abc$61060$new_n5538_
.sym 88244 $abc$61060$new_n5533_
.sym 88245 $true
.sym 88246 clk_16mhz$2$2
.sym 88247 $false
.sym 88248 $abc$61060$techmap\soc.cpu.$procmux$5364_Y[1]_new_inv_
.sym 88250 $abc$61060$new_n5481_
.sym 88251 $abc$61060$new_n5486_
.sym 88252 $abc$61060$techmap\soc.cpu.$procmux$5364_Y[0]_new_inv_
.sym 88253 $abc$61060$new_n5488_
.sym 88254 soc.cpu.mem_rdata_q[8]
.sym 88255 soc.cpu.mem_rdata_q[9]
.sym 88322 $abc$61060$techmap\soc.cpu.$procmux$5264_Y[1]_new_inv_
.sym 88323 $abc$61060$new_n5536_
.sym 88324 $abc$61060$new_n5534_
.sym 88325 $abc$61060$new_n5434_
.sym 88328 $abc$61060$techmap\soc.cpu.$procmux$5264_Y[3]_new_inv_
.sym 88329 $abc$61060$new_n5536_
.sym 88330 $abc$61060$new_n5534_
.sym 88331 $abc$61060$new_n5434_
.sym 88334 $abc$61060$new_n5435_
.sym 88335 $abc$61060$new_n5527_
.sym 88336 soc.cpu.mem_rdata_latched[3]
.sym 88337 $abc$61060$new_n5539_
.sym 88340 $abc$61060$new_n5548_
.sym 88341 $abc$61060$new_n5527_
.sym 88342 $abc$61060$new_n5539_
.sym 88343 soc.cpu.mem_rdata_latched[4]
.sym 88346 $abc$61060$new_n5527_
.sym 88347 $abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_
.sym 88348 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19842_new_
.sym 88349 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 88352 $false
.sym 88353 soc.cpu.mem_xfer
.sym 88354 $abc$61060$soc.cpu.mem_rdata_latched[23]_new_inv_
.sym 88355 soc.cpu.mem_rdata_q[23]
.sym 88358 $abc$61060$new_n5552_
.sym 88359 $abc$61060$new_n5435_
.sym 88360 $abc$61060$new_n5554_
.sym 88361 $abc$61060$new_n5555_
.sym 88364 $false
.sym 88365 $false
.sym 88366 $abc$61060$new_n5544_
.sym 88367 $abc$61060$new_n5542_
.sym 88368 $true
.sym 88369 clk_16mhz$2$2
.sym 88370 $false
.sym 88371 $abc$61060$new_n5447_
.sym 88372 $abc$61060$new_n5448_
.sym 88373 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[2]_new_inv_
.sym 88374 $abc$61060$new_n5453_
.sym 88375 $abc$61060$techmap$techmap\soc.cpu.$procmux$5280.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14035_Y[4]_new_inv_
.sym 88376 $abc$61060$new_n5557_
.sym 88377 soc.cpu.mem_rdata_q[24]
.sym 88378 soc.cpu.mem_rdata_q[27]
.sym 88445 $false
.sym 88446 $false
.sym 88447 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 88448 $abc$61060$new_n5540_
.sym 88451 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 88452 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19884_new_
.sym 88453 $abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_
.sym 88454 $abc$61060$auto$simplemap.cc:168:logic_reduce$14816_new_inv_
.sym 88457 soc.cpu.mem_rdata_latched[5]
.sym 88458 $abc$61060$new_n5465_
.sym 88459 $abc$61060$new_n4614_
.sym 88460 $abc$61060$new_n5539_
.sym 88463 $false
.sym 88464 $false
.sym 88465 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 88466 $abc$61060$techmap$techmap\soc.cpu.$procmux$5280.$and$/usr/local/bin/../share/yosys/techmap.v:434$14037_Y[3]_new_
.sym 88469 $false
.sym 88470 $false
.sym 88471 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19842_new_
.sym 88472 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 88475 $false
.sym 88476 soc.cpu.mem_rdata_latched[6]
.sym 88477 $abc$61060$new_n4610_
.sym 88478 $abc$61060$new_n5540_
.sym 88481 soc.cpu.mem_rdata_latched[6]
.sym 88482 $abc$61060$new_n4614_
.sym 88483 $abc$61060$techmap$techmap\soc.cpu.$procmux$4643.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_
.sym 88484 $abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_
.sym 88487 soc.cpu.mem_rdata_latched[4]
.sym 88488 $abc$61060$new_n4614_
.sym 88489 $abc$61060$techmap$techmap\soc.cpu.$procmux$4643.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_
.sym 88490 soc.cpu.mem_rdata_latched[6]
.sym 88494 $abc$61060$new_n5452_
.sym 88495 $abc$61060$new_n5441_
.sym 88496 $abc$61060$new_n5443_
.sym 88497 $abc$61060$new_n5438_
.sym 88498 $abc$61060$new_n5442_
.sym 88499 $abc$61060$new_n5462_
.sym 88500 $abc$61060$new_n5567_
.sym 88501 $abc$61060$new_n5433_
.sym 88568 $false
.sym 88569 $abc$61060$new_n5437_
.sym 88570 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 88571 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 88574 $false
.sym 88575 soc.cpu.mem_xfer
.sym 88576 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 88577 soc.cpu.mem_rdata_q[13]
.sym 88580 $abc$61060$new_n5535_
.sym 88581 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19842_new_
.sym 88582 $abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_
.sym 88583 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_
.sym 88586 $false
.sym 88587 $false
.sym 88588 $abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_
.sym 88589 $abc$61060$auto$simplemap.cc:168:logic_reduce$14816_new_inv_
.sym 88592 $false
.sym 88593 $false
.sym 88594 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_
.sym 88595 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19839[0]_new_
.sym 88598 $false
.sym 88599 $abc$61060$new_n5463_
.sym 88600 $abc$61060$auto$simplemap.cc:168:logic_reduce$14816_new_inv_
.sym 88601 $abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_
.sym 88604 $false
.sym 88605 $abc$61060$new_n5463_
.sym 88606 $abc$61060$new_n5482_
.sym 88607 $abc$61060$new_n4481_
.sym 88610 $abc$61060$techmap\soc.cpu.$procmux$5313_Y[1]_new_inv_
.sym 88611 $abc$61060$new_n5509_
.sym 88612 $abc$61060$new_n5436_
.sym 88613 $abc$61060$new_n5434_
.sym 88617 $abc$61060$techmap\soc.cpu.$procmux$5313_Y[2]_new_inv_
.sym 88618 $abc$61060$new_n5427_
.sym 88619 $abc$61060$new_n5519_
.sym 88620 $abc$61060$new_n5439_
.sym 88621 $abc$61060$new_n5516_
.sym 88622 $abc$61060$new_n5560_
.sym 88623 $abc$61060$new_n5518_
.sym 88624 soc.cpu.mem_rdata_q[14]
.sym 88691 soc.cpu.mem_rdata_latched[3]
.sym 88692 $abc$61060$new_n5512_
.sym 88693 $abc$61060$new_n5435_
.sym 88694 $abc$61060$new_n5513_
.sym 88697 $false
.sym 88698 $false
.sym 88699 soc.cpu.mem_rdata_latched[12]
.sym 88700 $abc$61060$new_n5421_
.sym 88703 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 88704 $abc$61060$techmap$techmap\soc.cpu.$procmux$5330.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13960_Y_new_
.sym 88705 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19777_new_
.sym 88706 $abc$61060$auto$simplemap.cc:168:logic_reduce$14816_new_inv_
.sym 88709 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12327_new_
.sym 88710 $abc$61060$new_n5503_
.sym 88711 $abc$61060$new_n5425_
.sym 88712 $abc$61060$techmap\soc.cpu.$procmux$5313_Y[1]_new_inv_
.sym 88715 $abc$61060$new_n4482_
.sym 88716 $abc$61060$techmap\soc.cpu.$procmux$5347_Y[1]_new_inv_
.sym 88717 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1]
.sym 88718 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19839[0]_new_
.sym 88721 $false
.sym 88722 soc.cpu.mem_xfer
.sym 88723 soc.cpu.mem_rdata_latched[12]
.sym 88724 soc.cpu.mem_rdata_q[12]
.sym 88727 $abc$61060$new_n5435_
.sym 88728 $abc$61060$new_n8227_
.sym 88729 $abc$61060$techmap\soc.cpu.$procmux$5313_Y[0]_new_inv_
.sym 88730 $abc$61060$new_n5462_
.sym 88733 $false
.sym 88734 $false
.sym 88735 $abc$61060$new_n5511_
.sym 88736 $abc$61060$new_n5508_
.sym 88737 $true
.sym 88738 clk_16mhz$2$2
.sym 88739 $false
.sym 88740 $abc$61060$new_n5479_
.sym 88741 $abc$61060$techmap$techmap\soc.cpu.$procmux$5224.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y_new_inv_
.sym 88742 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[3]_new_inv_
.sym 88743 $abc$61060$new_n5424_
.sym 88744 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12327_new_
.sym 88745 $abc$61060$new_n5425_
.sym 88746 $abc$61060$new_n5475_
.sym 88747 $abc$61060$new_n5464_
.sym 88814 $abc$61060$new_n8225_
.sym 88815 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 88816 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12334[0]_new_
.sym 88817 $abc$61060$new_n8224_
.sym 88820 $abc$61060$new_n5421_
.sym 88821 soc.cpu.mem_rdata_latched[2]
.sym 88822 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6909_new_
.sym 88823 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 88826 $false
.sym 88827 $false
.sym 88828 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 88829 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19819[2]_new_
.sym 88832 $false
.sym 88833 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_
.sym 88834 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12327_new_
.sym 88835 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 88838 $false
.sym 88839 $false
.sym 88840 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 88841 $abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_
.sym 88844 soc.cpu.mem_rdata_latched[12]
.sym 88845 $abc$61060$techmap\soc.cpu.$procmux$5313_Y[0]_new_inv_
.sym 88846 soc.cpu.mem_rdata_latched[5]
.sym 88847 soc.cpu.mem_rdata_latched[6]
.sym 88850 $false
.sym 88851 $false
.sym 88852 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19814[0]_new_
.sym 88853 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 88856 $false
.sym 88857 $false
.sym 88858 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 88859 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 88937 $false
.sym 88938 $false
.sym 88939 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12334[0]_new_
.sym 88940 soc.cpu.mem_rdata_latched[12]
.sym 88967 $false
.sym 88968 $false
.sym 88969 soc.cpu.mem_rdata_latched[6]
.sym 88970 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12337_new_
.sym 89088 $abc$61060$new_n4048_
.sym 89092 resetn
.sym 89324 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$32560_new_inv_
.sym 89325 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 89326 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 89327 soc.spimemio.xfer.ibuffer[2]
.sym 89330 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 89331 soc.spimemio.xfer.flash_clk
.sym 89332 soc.spimemio.xfer.ibuffer[4]
.sym 89333 soc.spimemio.xfer.ibuffer[3]
.sym 89336 flash_io3_di
.sym 89337 soc.spimemio.xfer.xfer_qspi
.sym 89338 soc.spimemio.xfer.flash_clk
.sym 89339 soc.spimemio.xfer.xfer_ddr
.sym 89342 $abc$61060$new_n6415_
.sym 89343 soc.spimemio.xfer.ibuffer[2]
.sym 89344 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 89345 soc.spimemio.xfer.flash_clk
.sym 89348 $false
.sym 89349 $abc$61060$new_n6414_
.sym 89350 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 89351 soc.spimemio.xfer.ibuffer[1]
.sym 89354 $false
.sym 89355 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[4]_new_
.sym 89356 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_
.sym 89357 soc.spimemio.xfer.ibuffer[0]
.sym 89360 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_
.sym 89361 soc.spimemio.xfer.flash_clk
.sym 89362 soc.spimemio.xfer.ibuffer[4]
.sym 89363 soc.spimemio.xfer.ibuffer[0]
.sym 89366 $abc$61060$new_n6417_
.sym 89367 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[4]_new_
.sym 89368 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 89369 soc.spimemio.xfer.ibuffer[4]
.sym 89370 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54497
.sym 89371 clk_16mhz$2$2
.sym 89372 $false
.sym 89373 soc.spimemio.buffer[1]
.sym 89375 soc.spimemio.buffer[2]
.sym 89376 soc.spimemio.buffer[3]
.sym 89379 soc.spimemio.buffer[7]
.sym 89447 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_
.sym 89448 soc.spimemio.xfer.flash_clk
.sym 89449 soc.spimemio.xfer.ibuffer[6]
.sym 89450 soc.spimemio.xfer.ibuffer[2]
.sym 89453 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 89454 soc.spimemio.xfer.flash_clk
.sym 89455 soc.spimemio.xfer.ibuffer[6]
.sym 89456 soc.spimemio.xfer.ibuffer[5]
.sym 89459 $false
.sym 89460 soc.spimemio.config_en
.sym 89461 soc.spimemio.xfer.flash_clk
.sym 89462 soc.spimemio.config_clk
.sym 89471 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$32568_new_inv_
.sym 89472 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 89473 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 89474 soc.spimemio.xfer.ibuffer[4]
.sym 89477 $false
.sym 89478 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[6]_new_
.sym 89479 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_
.sym 89480 soc.spimemio.xfer.ibuffer[2]
.sym 89483 $abc$61060$new_n6427_
.sym 89484 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6028.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[6]_new_
.sym 89485 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 89486 soc.spimemio.xfer.ibuffer[6]
.sym 89493 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54497
.sym 89494 clk_16mhz$2$2
.sym 89495 $false
.sym 89496 $abc$61060$new_n4071_
.sym 89497 $abc$61060$new_n4374_
.sym 89498 soc.spimemio.rdata[1]
.sym 89500 soc.spimemio.rdata[2]
.sym 89502 soc.spimemio.rdata[3]
.sym 89503 soc.spimemio.rdata[7]
.sym 89576 $false
.sym 89577 $false
.sym 89578 soc.spimemio.xfer.xfer_qspi
.sym 89579 soc.spimemio.xfer.xfer_ddr
.sym 89588 $false
.sym 89589 $false
.sym 89590 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 89591 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 89600 soc.spimemio.buffer[9]
.sym 89601 $false
.sym 89602 $false
.sym 89603 $false
.sym 89606 soc.spimemio.xfer.ibuffer[7]
.sym 89607 $false
.sym 89608 $false
.sym 89609 $false
.sym 89616 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 89617 clk_16mhz$2$2
.sym 89618 $false
.sym 89619 $abc$61060$new_n4353_
.sym 89620 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54147
.sym 89621 $abc$61060$new_n4068_
.sym 89622 $abc$61060$new_n4371_
.sym 89623 $abc$61060$soc.cpu.mem_rdata[1]_new_inv_
.sym 89624 $abc$61060$soc.cpu.mem_rdata[3]_new_inv_
.sym 89625 soc.spimemio.xfer.flash_clk
.sym 89693 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 89694 soc.spimemio.xfer.flash_clk
.sym 89695 soc.spimemio.xfer.obuffer[3]
.sym 89696 soc.spimemio.xfer.obuffer[4]
.sym 89699 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_
.sym 89700 soc.spimemio.xfer.flash_clk
.sym 89701 soc.spimemio.xfer.obuffer[0]
.sym 89702 soc.spimemio.xfer.obuffer[4]
.sym 89705 $false
.sym 89706 $abc$61060$new_n5270_
.sym 89707 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54130_new_inv_
.sym 89708 soc.spimemio.xfer.xfer_dspi
.sym 89711 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 89712 soc.spimemio.xfer.obuffer[4]
.sym 89713 $abc$61060$new_n6452_
.sym 89714 $abc$61060$new_n6454_
.sym 89717 $false
.sym 89718 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[4]_new_
.sym 89719 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 89720 soc.spimemio.xfer.obuffer[2]
.sym 89723 $false
.sym 89724 soc.spimemio.xfer_resetn
.sym 89725 $abc$61060$auto$alumacc.cc:474:replace_alu$7332.BB[0]
.sym 89726 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 89729 $false
.sym 89730 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[4]_new_
.sym 89731 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_
.sym 89732 soc.spimemio.xfer.obuffer[0]
.sym 89735 soc.spimemio.xfer.ibuffer[1]
.sym 89736 $false
.sym 89737 $false
.sym 89738 $false
.sym 89739 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46590
.sym 89740 clk_16mhz$2$2
.sym 89741 $false
.sym 89745 $abc$61060$new_n4357_
.sym 89746 $abc$61060$soc.cpu.mem_rdata[5]_new_inv_
.sym 89747 $abc$61060$new_n4334_
.sym 89749 soc.spimemio.rdata[5]
.sym 89816 $abc$61060$auto$simplemap.cc:168:logic_reduce$24082_new_inv_
.sym 89817 soc.spimemio.xfer.flash_clk
.sym 89818 soc.spimemio.xfer.obuffer[5]
.sym 89819 soc.spimemio.xfer.obuffer[6]
.sym 89822 $false
.sym 89823 $abc$61060$new_n6464_
.sym 89824 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 89825 soc.spimemio.xfer.obuffer[6]
.sym 89828 $abc$61060$new_n6466_
.sym 89829 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13693_Y[6]_new_
.sym 89830 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 89831 soc.spimemio.xfer.obuffer[4]
.sym 89834 $false
.sym 89835 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$54132[3]_new_inv_
.sym 89836 $abc$61060$auto$alumacc.cc:474:replace_alu$7332.BB[0]
.sym 89837 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54082
.sym 89840 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11751_new_
.sym 89841 soc.spimemio.xfer.flash_clk
.sym 89842 soc.spimemio.xfer.obuffer[2]
.sym 89843 soc.spimemio.xfer.obuffer[6]
.sym 89846 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 89847 $abc$61060$techmap$techmap\soc.spimemio.xfer.$procmux$6038.$and$/usr/local/bin/../share/yosys/techmap.v:434$13692_Y[6]_new_
.sym 89848 $abc$61060$auto$simplemap.cc:309:simplemap_lut$11739_new_
.sym 89849 soc.spimemio.xfer.obuffer[2]
.sym 89852 soc.spimemio.xfer.ibuffer[5]
.sym 89853 $false
.sym 89854 $false
.sym 89855 $false
.sym 89858 soc.spimemio.xfer.ibuffer[6]
.sym 89859 $false
.sym 89860 $false
.sym 89861 $false
.sym 89862 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46438
.sym 89863 clk_16mhz$2$2
.sym 89864 $false
.sym 89869 $abc$61060$new_n4335_
.sym 89870 $abc$61060$soc.cpu.mem_rdata[4]_new_inv_
.sym 89871 soc.simpleuart.cfg_divider[7]
.sym 89939 soc.spimemio.config_en
.sym 89940 soc.spimemio.xfer.xfer_rd
.sym 89941 $abc$61060$auto$simplemap.cc:168:logic_reduce$24080_new_inv_
.sym 89942 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 89945 $false
.sym 89946 $false
.sym 89947 soc.spimemio.xfer.xfer_qspi
.sym 89948 soc.spimemio.xfer.xfer_dspi
.sym 89951 $false
.sym 89952 $false
.sym 89953 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$54919[1]_new_inv_
.sym 89954 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54130_new_inv_
.sym 89957 $false
.sym 89958 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54028
.sym 89959 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 89960 $abc$61060$auto$alumacc.cc:474:replace_alu$7332.BB[0]
.sym 89963 $false
.sym 89964 $false
.sym 89965 $abc$61060$auto$simplemap.cc:168:logic_reduce$24080_new_inv_
.sym 89966 soc.spimemio.xfer.xfer_ddr
.sym 89969 $false
.sym 89970 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$54919[1]_new_inv_
.sym 89971 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54130_new_inv_
.sym 89972 soc.spimemio.xfer.xfer_dspi
.sym 89975 $false
.sym 89976 $false
.sym 89977 $false
.sym 89978 soc.spimemio.xfer_resetn
.sym 89981 $abc$61060$new_n6475_
.sym 89982 soc.spimemio.xfer.count[0]
.sym 89983 soc.spimemio.xfer.xfer_qspi
.sym 89984 $abc$61060$auto$simplemap.cc:168:logic_reduce$24255
.sym 89985 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$54173
.sym 89986 clk_16mhz$2$2
.sym 89987 $abc$61060$auto$rtlil.cc:1981:NotGate$60892
.sym 89989 flash_io1_oe
.sym 89992 $abc$61060$new_n4358_
.sym 89993 soc.spimemio.config_oe[0]
.sym 89994 soc.spimemio.config_oe[1]
.sym 90062 soc.spimemio.config_en
.sym 90063 $abc$61060$new_n4470_
.sym 90064 $abc$61060$new_n4467_
.sym 90065 soc.spimemio.config_oe[0]
.sym 90068 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 90069 iomem_rdata[6]
.sym 90070 $abc$61060$new_n4256_
.sym 90071 soc.spimemio.valid
.sym 90080 $abc$61060$new_n4467_
.sym 90081 soc.spimemio.xfer.flash_clk
.sym 90082 soc.spimemio.xfer.count[0]
.sym 90083 $abc$61060$techmap\soc.spimemio.xfer.$sub$spimemio.v:471$98_Y[0]
.sym 90086 soc.ram_ready
.sym 90087 soc.memory.rdata[6]
.sym 90088 $abc$61060$new_n4302_
.sym 90089 $abc$61060$new_n4303_
.sym 90092 $abc$61060$new_n8136_
.sym 90093 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 90094 soc.spimemio.rdata[6]
.sym 90095 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[6]_new_
.sym 90104 soc.spimemio.buffer[6]
.sym 90105 $false
.sym 90106 $false
.sym 90107 $false
.sym 90108 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 90109 clk_16mhz$2$2
.sym 90110 $false
.sym 90112 $abc$61060$new_n8146_
.sym 90185 $abc$61060$new_n8146_
.sym 90186 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 90187 soc.spimemio.rdata[31]
.sym 90188 $abc$61060$techmap\soc.$ternary$picosoc.v:114$1183_Y[31]_new_
.sym 90197 $false
.sym 90198 $false
.sym 90199 iomem_rdata[0]
.sym 90200 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 90236 soc.cpu.pcpi_mul.rs1[15]
.sym 90238 soc.cpu.pcpi_mul.rs1[12]
.sym 90239 soc.cpu.pcpi_mul.rs1[13]
.sym 90241 soc.cpu.pcpi_mul.rs1[14]
.sym 90308 $false
.sym 90309 $false
.sym 90310 iomem_rdata[12]
.sym 90311 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 90326 soc.spimemio.xfer.ibuffer[3]
.sym 90327 $false
.sym 90328 $false
.sym 90329 $false
.sym 90338 soc.spimemio.xfer.ibuffer[0]
.sym 90339 $false
.sym 90340 $false
.sym 90341 $false
.sym 90344 soc.spimemio.xfer.ibuffer[5]
.sym 90345 $false
.sym 90346 $false
.sym 90347 $false
.sym 90354 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46590
.sym 90355 clk_16mhz$2$2
.sym 90356 $false
.sym 90357 $abc$61060$new_n8138_
.sym 90359 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[6]
.sym 90360 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[2]
.sym 90361 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[4]
.sym 90362 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[3]
.sym 90393 $true
.sym 90430 soc.cpu.timer[0]$2
.sym 90431 $false
.sym 90432 soc.cpu.timer[0]
.sym 90433 $false
.sym 90434 $false
.sym 90436 $auto$alumacc.cc:474:replace_alu$7305.C[2]$2
.sym 90438 soc.cpu.timer[1]
.sym 90439 $true$2
.sym 90442 $auto$alumacc.cc:474:replace_alu$7305.C[3]$2
.sym 90444 soc.cpu.timer[2]
.sym 90445 $true$2
.sym 90446 $auto$alumacc.cc:474:replace_alu$7305.C[2]$2
.sym 90448 $auto$alumacc.cc:474:replace_alu$7305.C[4]$2
.sym 90450 soc.cpu.timer[3]
.sym 90451 $true$2
.sym 90452 $auto$alumacc.cc:474:replace_alu$7305.C[3]$2
.sym 90454 $auto$alumacc.cc:474:replace_alu$7305.C[5]$2
.sym 90456 soc.cpu.timer[4]
.sym 90457 $true$2
.sym 90458 $auto$alumacc.cc:474:replace_alu$7305.C[4]$2
.sym 90460 $auto$alumacc.cc:474:replace_alu$7305.C[6]$2
.sym 90462 soc.cpu.timer[5]
.sym 90463 $true$2
.sym 90464 $auto$alumacc.cc:474:replace_alu$7305.C[5]$2
.sym 90466 $auto$alumacc.cc:474:replace_alu$7305.C[7]$2
.sym 90468 soc.cpu.timer[6]
.sym 90469 $true$2
.sym 90470 $auto$alumacc.cc:474:replace_alu$7305.C[6]$2
.sym 90472 $auto$alumacc.cc:474:replace_alu$7305.C[8]$2
.sym 90474 soc.cpu.timer[7]
.sym 90475 $true$2
.sym 90476 $auto$alumacc.cc:474:replace_alu$7305.C[7]$2
.sym 90484 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[5]
.sym 90486 gpio[24]
.sym 90516 $auto$alumacc.cc:474:replace_alu$7305.C[8]$2
.sym 90553 $auto$alumacc.cc:474:replace_alu$7305.C[9]$2
.sym 90555 soc.cpu.timer[8]
.sym 90556 $true$2
.sym 90557 $auto$alumacc.cc:474:replace_alu$7305.C[8]$2
.sym 90559 $auto$alumacc.cc:474:replace_alu$7305.C[10]$2
.sym 90561 soc.cpu.timer[9]
.sym 90562 $true$2
.sym 90563 $auto$alumacc.cc:474:replace_alu$7305.C[9]$2
.sym 90565 $auto$alumacc.cc:474:replace_alu$7305.C[11]$2
.sym 90567 soc.cpu.timer[10]
.sym 90568 $true$2
.sym 90569 $auto$alumacc.cc:474:replace_alu$7305.C[10]$2
.sym 90571 $auto$alumacc.cc:474:replace_alu$7305.C[12]$2
.sym 90573 soc.cpu.timer[11]
.sym 90574 $true$2
.sym 90575 $auto$alumacc.cc:474:replace_alu$7305.C[11]$2
.sym 90577 $auto$alumacc.cc:474:replace_alu$7305.C[13]$2
.sym 90579 soc.cpu.timer[12]
.sym 90580 $true$2
.sym 90581 $auto$alumacc.cc:474:replace_alu$7305.C[12]$2
.sym 90583 $auto$alumacc.cc:474:replace_alu$7305.C[14]$2
.sym 90585 soc.cpu.timer[13]
.sym 90586 $true$2
.sym 90587 $auto$alumacc.cc:474:replace_alu$7305.C[13]$2
.sym 90589 $auto$alumacc.cc:474:replace_alu$7305.C[15]$2
.sym 90591 soc.cpu.timer[14]
.sym 90592 $true$2
.sym 90593 $auto$alumacc.cc:474:replace_alu$7305.C[14]$2
.sym 90595 $auto$alumacc.cc:474:replace_alu$7305.C[16]$2
.sym 90597 soc.cpu.timer[15]
.sym 90598 $true$2
.sym 90599 $auto$alumacc.cc:474:replace_alu$7305.C[15]$2
.sym 90603 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[7]
.sym 90605 $abc$61060$new_n8150_
.sym 90606 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[13]
.sym 90607 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[23]
.sym 90608 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[11]
.sym 90609 $abc$61060$new_n8179_
.sym 90610 soc.cpu.mem_wdata[1]
.sym 90639 $auto$alumacc.cc:474:replace_alu$7305.C[16]$2
.sym 90676 $auto$alumacc.cc:474:replace_alu$7305.C[17]$2
.sym 90678 soc.cpu.timer[16]
.sym 90679 $true$2
.sym 90680 $auto$alumacc.cc:474:replace_alu$7305.C[16]$2
.sym 90682 $auto$alumacc.cc:474:replace_alu$7305.C[18]$2
.sym 90684 soc.cpu.timer[17]
.sym 90685 $true$2
.sym 90686 $auto$alumacc.cc:474:replace_alu$7305.C[17]$2
.sym 90688 $auto$alumacc.cc:474:replace_alu$7305.C[19]$2
.sym 90690 soc.cpu.timer[18]
.sym 90691 $true$2
.sym 90692 $auto$alumacc.cc:474:replace_alu$7305.C[18]$2
.sym 90694 $auto$alumacc.cc:474:replace_alu$7305.C[20]$2
.sym 90696 soc.cpu.timer[19]
.sym 90697 $true$2
.sym 90698 $auto$alumacc.cc:474:replace_alu$7305.C[19]$2
.sym 90700 $auto$alumacc.cc:474:replace_alu$7305.C[21]$2
.sym 90702 soc.cpu.timer[20]
.sym 90703 $true$2
.sym 90704 $auto$alumacc.cc:474:replace_alu$7305.C[20]$2
.sym 90706 $auto$alumacc.cc:474:replace_alu$7305.C[22]$2
.sym 90708 soc.cpu.timer[21]
.sym 90709 $true$2
.sym 90710 $auto$alumacc.cc:474:replace_alu$7305.C[21]$2
.sym 90712 $auto$alumacc.cc:474:replace_alu$7305.C[23]$2
.sym 90714 soc.cpu.timer[22]
.sym 90715 $true$2
.sym 90716 $auto$alumacc.cc:474:replace_alu$7305.C[22]$2
.sym 90718 $auto$alumacc.cc:474:replace_alu$7305.C[24]$2
.sym 90720 soc.cpu.timer[23]
.sym 90721 $true$2
.sym 90722 $auto$alumacc.cc:474:replace_alu$7305.C[23]$2
.sym 90726 $abc$61060$new_n5840_
.sym 90727 $abc$61060$new_n5839_
.sym 90728 $abc$61060$new_n5838_
.sym 90729 soc.cpu.timer[6]
.sym 90730 soc.cpu.timer[3]
.sym 90731 soc.cpu.timer[2]
.sym 90732 soc.cpu.timer[11]
.sym 90733 soc.cpu.timer[13]
.sym 90762 $auto$alumacc.cc:474:replace_alu$7305.C[24]$2
.sym 90799 $auto$alumacc.cc:474:replace_alu$7305.C[25]$2
.sym 90801 soc.cpu.timer[24]
.sym 90802 $true$2
.sym 90803 $auto$alumacc.cc:474:replace_alu$7305.C[24]$2
.sym 90805 $auto$alumacc.cc:474:replace_alu$7305.C[26]$2
.sym 90807 soc.cpu.timer[25]
.sym 90808 $true$2
.sym 90809 $auto$alumacc.cc:474:replace_alu$7305.C[25]$2
.sym 90811 $auto$alumacc.cc:474:replace_alu$7305.C[27]$2
.sym 90813 soc.cpu.timer[26]
.sym 90814 $true$2
.sym 90815 $auto$alumacc.cc:474:replace_alu$7305.C[26]$2
.sym 90817 $auto$alumacc.cc:474:replace_alu$7305.C[28]$2
.sym 90819 soc.cpu.timer[27]
.sym 90820 $true$2
.sym 90821 $auto$alumacc.cc:474:replace_alu$7305.C[27]$2
.sym 90823 $auto$alumacc.cc:474:replace_alu$7305.C[29]$2
.sym 90825 soc.cpu.timer[28]
.sym 90826 $true$2
.sym 90827 $auto$alumacc.cc:474:replace_alu$7305.C[28]$2
.sym 90829 $auto$alumacc.cc:474:replace_alu$7305.C[30]$2
.sym 90831 soc.cpu.timer[29]
.sym 90832 $true$2
.sym 90833 $auto$alumacc.cc:474:replace_alu$7305.C[29]$2
.sym 90835 $auto$alumacc.cc:474:replace_alu$7305.C[31]
.sym 90837 soc.cpu.timer[30]
.sym 90838 $true$2
.sym 90839 $auto$alumacc.cc:474:replace_alu$7305.C[30]$2
.sym 90842 $false
.sym 90843 soc.cpu.timer[31]
.sym 90844 $false
.sym 90845 $auto$alumacc.cc:474:replace_alu$7305.C[31]
.sym 90849 $abc$61060$new_n5780_
.sym 90851 $abc$61060$new_n5788_
.sym 90852 $abc$61060$auto$simplemap.cc:168:logic_reduce$18012[1]_new_inv_
.sym 90853 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 90854 $abc$61060$new_n8160_
.sym 90855 $abc$61060$new_n5779_
.sym 90856 soc.cpu.timer[4]
.sym 90923 $abc$61060$auto$simplemap.cc:168:logic_reduce$18012[4]_new_inv_
.sym 90924 $abc$61060$auto$simplemap.cc:168:logic_reduce$18012[5]_new_inv_
.sym 90925 $abc$61060$auto$simplemap.cc:168:logic_reduce$18012[6]_new_inv_
.sym 90926 $abc$61060$auto$simplemap.cc:168:logic_reduce$18012[7]_new_inv_
.sym 90929 soc.cpu.timer[31]
.sym 90930 soc.cpu.timer[30]
.sym 90931 soc.cpu.timer[29]
.sym 90932 soc.cpu.timer[28]
.sym 90935 $false
.sym 90936 soc.cpu.timer[20]
.sym 90937 $false
.sym 90938 $auto$alumacc.cc:474:replace_alu$7305.C[20]
.sym 90941 soc.cpu.timer[15]
.sym 90942 soc.cpu.timer[14]
.sym 90943 soc.cpu.timer[13]
.sym 90944 soc.cpu.timer[12]
.sym 90947 $false
.sym 90948 soc.cpu.timer[24]
.sym 90949 $false
.sym 90950 $auto$alumacc.cc:474:replace_alu$7305.C[24]
.sym 90953 soc.cpu.timer[23]
.sym 90954 soc.cpu.timer[22]
.sym 90955 soc.cpu.timer[21]
.sym 90956 soc.cpu.timer[20]
.sym 90959 soc.cpu.timer[19]
.sym 90960 soc.cpu.timer[18]
.sym 90961 soc.cpu.timer[17]
.sym 90962 soc.cpu.timer[16]
.sym 90965 soc.cpu.timer[27]
.sym 90966 soc.cpu.timer[26]
.sym 90967 soc.cpu.timer[25]
.sym 90968 soc.cpu.timer[24]
.sym 90973 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[1]
.sym 90974 $abc$61060$new_n4072_
.sym 90976 soc.cpu.mem_rdata_q[3]
.sym 90978 soc.cpu.mem_rdata_q[6]
.sym 91046 $false
.sym 91047 soc.cpu.timer[30]
.sym 91048 $false
.sym 91049 $auto$alumacc.cc:474:replace_alu$7305.C[30]
.sym 91052 soc.cpu.timer[0]
.sym 91053 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[31]
.sym 91054 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[30]
.sym 91055 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[29]
.sym 91058 $false
.sym 91059 soc.cpu.timer[29]
.sym 91060 $false
.sym 91061 $auto$alumacc.cc:474:replace_alu$7305.C[29]
.sym 91064 $abc$61060$new_n5789_
.sym 91065 soc.cpu.cpuregs_rs1[24]
.sym 91066 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[24]
.sym 91067 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 91070 $abc$61060$new_n5789_
.sym 91071 soc.cpu.cpuregs_rs1[30]
.sym 91072 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[30]
.sym 91073 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 91076 $abc$61060$new_n5789_
.sym 91077 soc.cpu.cpuregs_rs1[20]
.sym 91078 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[20]
.sym 91079 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 91082 $abc$61060$new_n5789_
.sym 91083 soc.cpu.cpuregs_rs1[29]
.sym 91084 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[29]
.sym 91085 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 91088 $abc$61060$new_n5789_
.sym 91089 soc.cpu.cpuregs_rs1[31]
.sym 91090 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[31]
.sym 91091 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 91092 $true
.sym 91093 clk_16mhz$2$2
.sym 91094 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 91095 $abc$61060$new_n7195_
.sym 91096 $abc$61060$new_n7298_
.sym 91097 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27186[0]_new_inv_
.sym 91098 soc.cpu.timer[5]
.sym 91099 soc.cpu.timer[7]
.sym 91100 soc.cpu.timer[1]
.sym 91101 soc.cpu.timer[0]
.sym 91102 soc.cpu.timer[23]
.sym 91169 $abc$61060$new_n7517_
.sym 91170 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[31]_new_
.sym 91171 soc.cpu.instr_maskirq
.sym 91172 soc.cpu.irq_mask[31]
.sym 91181 soc.cpu.cpuregs_rs1[31]
.sym 91182 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 91183 soc.cpu.timer[31]
.sym 91184 soc.cpu.instr_timer
.sym 91187 soc.cpu.timer[11]
.sym 91188 soc.cpu.instr_timer
.sym 91189 soc.cpu.irq_mask[11]
.sym 91190 soc.cpu.instr_maskirq
.sym 91193 soc.cpu.timer[9]
.sym 91194 soc.cpu.instr_timer
.sym 91195 soc.cpu.irq_mask[9]
.sym 91196 soc.cpu.instr_maskirq
.sym 91205 soc.cpu.cpuregs_rs1[8]
.sym 91206 $false
.sym 91207 $false
.sym 91208 $false
.sym 91211 soc.cpu.cpuregs_rs1[9]
.sym 91212 $false
.sym 91213 $false
.sym 91214 $false
.sym 91215 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287
.sym 91216 clk_16mhz$2$2
.sym 91217 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 91218 $abc$61060$new_n7446_
.sym 91219 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[24]_new_
.sym 91220 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27144[1]_new_
.sym 91222 $abc$61060$new_n7310_
.sym 91223 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[11]_new_inv_
.sym 91225 soc.cpu.irq_mask[2]
.sym 91292 soc.cpu.timer[0]
.sym 91293 soc.cpu.instr_timer
.sym 91294 soc.cpu.irq_mask[0]
.sym 91295 soc.cpu.instr_maskirq
.sym 91304 soc.cpu.cpuregs_rs1[1]
.sym 91305 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 91306 soc.cpu.irq_mask[1]
.sym 91307 soc.cpu.instr_maskirq
.sym 91310 soc.cpu.timer[8]
.sym 91311 soc.cpu.instr_timer
.sym 91312 soc.cpu.irq_mask[8]
.sym 91313 soc.cpu.instr_maskirq
.sym 91316 $false
.sym 91317 soc.cpu.cpu_state[2]
.sym 91318 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14730_Y_new_inv_
.sym 91319 $abc$61060$new_n7491_
.sym 91322 $abc$61060$new_n7487_
.sym 91323 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[28]_new_
.sym 91324 soc.cpu.instr_timer
.sym 91325 soc.cpu.timer[28]
.sym 91328 soc.cpu.mem_wdata[21]
.sym 91329 $false
.sym 91330 $false
.sym 91331 $false
.sym 91334 soc.cpu.mem_wdata[19]
.sym 91335 $false
.sym 91336 $false
.sym 91337 $false
.sym 91338 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56992
.sym 91339 clk_16mhz$2$2
.sym 91340 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 91341 $abc$61060$techmap\soc.cpu.$procmux$4248_Y
.sym 91342 $abc$61060$new_n7348_
.sym 91343 $abc$61060$new_n7193_
.sym 91344 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14715_Y_new_inv_
.sym 91345 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[13]_new_
.sym 91346 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[2]_new_
.sym 91347 $abc$61060$techmap\soc.cpu.$procmux$4245_Y_new_
.sym 91348 soc.cpu.mem_rdata_q[1]
.sym 91415 soc.cpu.timer[13]
.sym 91416 soc.cpu.instr_timer
.sym 91417 soc.cpu.irq_mask[13]
.sym 91418 soc.cpu.instr_maskirq
.sym 91421 soc.cpu.timer[20]
.sym 91422 soc.cpu.instr_timer
.sym 91423 soc.cpu.irq_mask[20]
.sym 91424 soc.cpu.instr_maskirq
.sym 91427 $false
.sym 91428 $false
.sym 91429 soc.cpu.cpuregs_rs1[8]
.sym 91430 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 91433 soc.cpu.mem_rdata_q[5]
.sym 91434 soc.cpu.mem_rdata_q[4]
.sym 91435 soc.cpu.mem_rdata_q[6]
.sym 91436 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18994[0]_new_inv_
.sym 91439 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27165[0]_new_inv_
.sym 91440 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[8]_new_
.sym 91441 $abc$61060$new_n7275_
.sym 91442 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27165[1]_new_
.sym 91445 soc.cpu.mem_rdata_q[1]
.sym 91446 soc.cpu.mem_rdata_q[0]
.sym 91447 soc.cpu.mem_rdata_q[3]
.sym 91448 soc.cpu.mem_rdata_q[2]
.sym 91451 $false
.sym 91452 $abc$61060$new_n7407_
.sym 91453 soc.cpu.cpuregs_rs1[20]
.sym 91454 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 91457 soc.cpu.cpu_state[2]
.sym 91458 $abc$61060$new_n7406_
.sym 91459 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27081[0]_new_inv_
.sym 91460 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[20]_new_
.sym 91464 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1045$2233_Y_new_
.sym 91465 $abc$61060$new_n5314_
.sym 91466 $abc$61060$new_n4204_
.sym 91467 $abc$61060$new_n5312_
.sym 91468 soc.cpu.instr_setq
.sym 91469 soc.cpu.instr_maskirq
.sym 91470 soc.cpu.instr_timer
.sym 91471 soc.cpu.instr_getq
.sym 91544 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27221[0]_new_inv_
.sym 91545 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[0]_new_
.sym 91546 $abc$61060$new_n7168_
.sym 91547 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27221[1]_new_
.sym 91550 $abc$61060$new_n5324_
.sym 91551 soc.cpu.mem_rdata_q[5]
.sym 91552 soc.cpu.mem_rdata_q[4]
.sym 91553 soc.cpu.mem_rdata_q[6]
.sym 91556 $false
.sym 91557 $abc$61060$new_n7496_
.sym 91558 soc.cpu.cpuregs_rs1[29]
.sym 91559 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 91562 $abc$61060$new_n5325_
.sym 91563 $abc$61060$new_n5322_
.sym 91564 soc.cpu.mem_rdata_q[3]
.sym 91565 soc.cpu.mem_rdata_q[2]
.sym 91568 soc.cpu.mem_rdata_q[12]
.sym 91569 $abc$61060$new_n5323_
.sym 91570 soc.cpu.mem_rdata_q[14]
.sym 91571 soc.cpu.mem_rdata_q[13]
.sym 91574 $false
.sym 91575 soc.cpu.cpuregs_rs1[0]
.sym 91576 soc.cpu.instr_setq
.sym 91577 soc.cpu.instr_getq
.sym 91580 $false
.sym 91581 soc.cpu.mem_rdata_q[10]
.sym 91582 $abc$61060$new_n5321_
.sym 91583 $abc$61060$new_n5326_
.sym 91584 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 91585 clk_16mhz$2$2
.sym 91586 $false
.sym 91587 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[10]_new_
.sym 91588 soc.cpu.pcpi_div.pcpi_rd[11]
.sym 91593 soc.cpu.cpu_state[2]
.sym 91594 soc.cpu.pcpi_div.pcpi_rd[14]
.sym 91661 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1060$2283_Y_new_
.sym 91662 $abc$61060$auto$simplemap.cc:168:logic_reduce$18649[1]_new_inv_
.sym 91663 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1045$2233_Y_new_
.sym 91664 $abc$61060$new_n5327_
.sym 91667 soc.cpu.timer[29]
.sym 91668 soc.cpu.instr_timer
.sym 91669 soc.cpu.irq_mask[29]
.sym 91670 soc.cpu.instr_maskirq
.sym 91673 $abc$61060$new_n7468_
.sym 91674 $abc$61060$new_n7467_
.sym 91675 soc.cpu.instr_timer
.sym 91676 soc.cpu.timer[26]
.sym 91679 soc.cpu.mem_rdata_latched[4]
.sym 91680 $false
.sym 91681 $false
.sym 91682 $false
.sym 91685 $false
.sym 91686 $false
.sym 91687 $false
.sym 91688 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1]
.sym 91691 soc.cpu.mem_rdata_latched[5]
.sym 91692 $false
.sym 91693 $false
.sym 91694 $false
.sym 91703 soc.cpu.mem_rdata_latched[2]
.sym 91704 $false
.sym 91705 $false
.sym 91706 $false
.sym 91707 soc.cpu.mem_xfer
.sym 91708 clk_16mhz$2$2
.sym 91709 $false
.sym 91710 soc.cpu.cpuregs_rs1[8]
.sym 91711 soc.cpu.cpuregs_rs1[13]
.sym 91712 soc.cpu.cpuregs_rs1[6]
.sym 91713 soc.cpu.cpuregs_rs1[2]
.sym 91714 soc.cpu.cpuregs_rs1[0]
.sym 91715 soc.cpu.cpuregs_rs1[12]
.sym 91716 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[0]
.sym 91717 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[2]
.sym 91790 $false
.sym 91791 $abc$61060$new_n5338_
.sym 91792 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1060$2283_Y_new_
.sym 91793 $abc$61060$auto$simplemap.cc:168:logic_reduce$18649[1]_new_inv_
.sym 91796 soc.cpu.mem_rdata_q[30]
.sym 91797 soc.cpu.mem_rdata_q[31]
.sym 91798 soc.cpu.mem_rdata_q[29]
.sym 91799 soc.cpu.mem_rdata_q[28]
.sym 91802 $false
.sym 91803 soc.cpu.mem_rdata_q[12]
.sym 91804 soc.cpu.mem_rdata_q[14]
.sym 91805 soc.cpu.mem_rdata_q[13]
.sym 91808 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 91809 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 91810 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[4]
.sym 91811 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[4]
.sym 91814 soc.cpu.mem_rdata_q[13]
.sym 91815 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18707[4]_new_inv_
.sym 91816 soc.cpu.mem_rdata_q[12]
.sym 91817 soc.cpu.mem_rdata_q[14]
.sym 91833 $abc$61060$new_n7014_
.sym 91835 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[12]
.sym 91836 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[13]
.sym 91837 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[6]
.sym 91838 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[9]
.sym 91839 soc.cpu.pcpi_div.pcpi_rd[24]
.sym 91840 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[8]
.sym 91907 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 91908 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 91909 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[10]
.sym 91910 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[10]
.sym 91919 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 91920 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 91921 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[14]
.sym 91922 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[14]
.sym 91925 $false
.sym 91926 soc.cpu.cpu_state[2]
.sym 91927 $abc$61060$new_n7466_
.sym 91928 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[26]_new_
.sym 91931 $abc$61060$new_n6980_
.sym 91932 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 91933 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[14]
.sym 91934 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[14]
.sym 91937 $false
.sym 91938 $abc$61060$new_n7014_
.sym 91939 soc.cpu.decoded_imm[13]
.sym 91940 $abc$61060$new_n6983_
.sym 91943 $false
.sym 91944 $abc$61060$new_n7008_
.sym 91945 soc.cpu.decoded_imm[10]
.sym 91946 $abc$61060$new_n6983_
.sym 91949 $false
.sym 91950 $abc$61060$new_n7016_
.sym 91951 soc.cpu.decoded_imm[14]
.sym 91952 $abc$61060$new_n6983_
.sym 91953 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149
.sym 91954 clk_16mhz$2$2
.sym 91955 $false
.sym 91956 $abc$61060$new_n6988_
.sym 91957 $abc$61060$new_n6979_
.sym 91958 $abc$61060$new_n7012_
.sym 91959 $abc$61060$new_n7004_
.sym 91960 $abc$61060$new_n7006_
.sym 91961 $abc$61060$new_n7000_
.sym 91962 soc.cpu.reg_op2[1]
.sym 91963 soc.cpu.reg_op2[0]
.sym 92030 $abc$61060$new_n6980_
.sym 92031 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 92032 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[10]
.sym 92033 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[10]
.sym 92036 $abc$61060$new_n6980_
.sym 92037 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 92038 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[4]
.sym 92039 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[4]
.sym 92042 $false
.sym 92043 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18696[5]_new_inv_
.sym 92044 $abc$61060$auto$simplemap.cc:168:logic_reduce$19101_new_inv_
.sym 92045 soc.cpu.mem_rdata_q[21]
.sym 92048 $abc$61060$new_n5324_
.sym 92049 $abc$61060$new_n5328_
.sym 92050 soc.cpu.mem_rdata_q[24]
.sym 92051 soc.cpu.mem_rdata_q[11]
.sym 92054 $false
.sym 92055 soc.cpu.mem_rdata_q[9]
.sym 92056 soc.cpu.mem_rdata_q[8]
.sym 92057 soc.cpu.mem_rdata_q[7]
.sym 92060 soc.cpu.cpuregs.wdata[10]
.sym 92061 $false
.sym 92062 $false
.sym 92063 $false
.sym 92066 soc.cpu.cpuregs.wdata[4]
.sym 92067 $false
.sym 92068 $false
.sym 92069 $false
.sym 92072 soc.cpu.cpuregs.wdata[14]
.sym 92073 $false
.sym 92074 $false
.sym 92075 $false
.sym 92076 $true
.sym 92077 clk_16mhz$2$2
.sym 92078 $false
.sym 92081 soc.cpu.reg_op2[5]
.sym 92082 soc.cpu.reg_op2[12]
.sym 92084 soc.cpu.reg_op2[6]
.sym 92153 $false
.sym 92154 soc.cpu.mem_xfer
.sym 92155 $abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_
.sym 92156 soc.cpu.mem_rdata_q[11]
.sym 92159 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[0]
.sym 92160 $false
.sym 92161 $false
.sym 92162 $false
.sym 92165 $false
.sym 92166 $abc$61060$new_n5496_
.sym 92167 $abc$61060$techmap\soc.cpu.$procmux$5364_Y[3]_new_inv_
.sym 92168 $abc$61060$new_n5431_
.sym 92177 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[4]
.sym 92178 $false
.sym 92179 $false
.sym 92180 $false
.sym 92199 $true
.sym 92200 clk_16mhz$2$2
.sym 92201 $false
.sym 92202 $abc$61060$new_n5493_
.sym 92204 $abc$61060$techmap$techmap\soc.cpu.$procmux$5368.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13907_Y_new_inv_
.sym 92205 $abc$61060$techmap\soc.cpu.$procmux$5364_Y[2]_new_inv_
.sym 92206 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 92207 soc.cpu.decoded_rs1[2]
.sym 92208 soc.cpu.mem_rdata_q[10]
.sym 92288 $false
.sym 92289 soc.cpu.mem_xfer
.sym 92290 $abc$61060$soc.cpu.mem_rdata_latched[24]_new_inv_
.sym 92291 soc.cpu.mem_rdata_q[24]
.sym 92300 $abc$61060$new_n5429_
.sym 92301 $abc$61060$new_n5497_
.sym 92302 $abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_
.sym 92303 $abc$61060$new_n5492_
.sym 92306 $false
.sym 92307 soc.cpu.mem_rdata_q[11]
.sym 92308 $abc$61060$new_n5484_
.sym 92309 soc.cpu.mem_xfer
.sym 92312 soc.cpu.mem_wdata[16]
.sym 92313 $false
.sym 92314 $false
.sym 92315 $false
.sym 92318 soc.cpu.mem_wdata[23]
.sym 92319 $false
.sym 92320 $false
.sym 92321 $false
.sym 92322 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56992
.sym 92323 clk_16mhz$2$2
.sym 92324 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 92325 $abc$61060$new_n4523_
.sym 92326 $abc$61060$new_n5431_
.sym 92328 $abc$61060$new_n5564_
.sym 92329 $abc$61060$techmap\soc.cpu.$procmux$5249_Y_new_inv_
.sym 92330 $abc$61060$new_n5492_
.sym 92332 soc.cpu.mem_rdata_q[7]
.sym 92399 $false
.sym 92400 soc.cpu.mem_xfer
.sym 92401 $abc$61060$auto$wreduce.cc:454:run$7006[2]_new_inv_
.sym 92402 soc.cpu.mem_rdata_q[9]
.sym 92411 $false
.sym 92412 soc.cpu.mem_rdata_latched[3]
.sym 92413 $abc$61060$new_n5482_
.sym 92414 $abc$61060$new_n5429_
.sym 92417 $false
.sym 92418 $abc$61060$new_n5429_
.sym 92419 $abc$61060$new_n5487_
.sym 92420 $abc$61060$new_n5488_
.sym 92423 $false
.sym 92424 soc.cpu.mem_xfer
.sym 92425 $abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_
.sym 92426 soc.cpu.mem_rdata_q[8]
.sym 92429 soc.cpu.mem_rdata_latched[4]
.sym 92430 $abc$61060$new_n5482_
.sym 92431 $abc$61060$new_n5484_
.sym 92432 $abc$61060$techmap\soc.cpu.$procmux$5364_Y[1]_new_inv_
.sym 92435 $abc$61060$new_n5481_
.sym 92436 $abc$61060$techmap\soc.cpu.$procmux$5364_Y[0]_new_inv_
.sym 92437 $abc$61060$new_n5431_
.sym 92438 $abc$61060$new_n5484_
.sym 92441 $false
.sym 92442 $abc$61060$new_n5486_
.sym 92443 $abc$61060$techmap\soc.cpu.$procmux$5364_Y[1]_new_inv_
.sym 92444 $abc$61060$new_n5431_
.sym 92445 $true
.sym 92446 clk_16mhz$2$2
.sym 92447 $false
.sym 92448 $abc$61060$new_n5484_
.sym 92450 $abc$61060$new_n5451_
.sym 92451 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 92453 $abc$61060$new_n5449_
.sym 92454 $abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_
.sym 92455 $abc$61060$new_n5430_
.sym 92522 $false
.sym 92523 $false
.sym 92524 $abc$61060$new_n5436_
.sym 92525 $abc$61060$new_n5434_
.sym 92528 $abc$61060$new_n5453_
.sym 92529 $abc$61060$new_n5449_
.sym 92530 $abc$61060$new_n5452_
.sym 92531 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[2]_new_inv_
.sym 92534 $false
.sym 92535 soc.cpu.mem_xfer
.sym 92536 $abc$61060$soc.cpu.mem_rdata_latched[27]_new_inv_
.sym 92537 soc.cpu.mem_rdata_q[27]
.sym 92540 soc.cpu.mem_rdata_latched[3]
.sym 92541 $abc$61060$new_n4614_
.sym 92542 $abc$61060$new_n4618_
.sym 92543 $abc$61060$auto$wreduce.cc:454:run$7006[1]_new_inv_
.sym 92546 $abc$61060$new_n5559_
.sym 92547 $abc$61060$techmap$techmap\soc.cpu.$procmux$5280.$and$/usr/local/bin/../share/yosys/techmap.v:434$14037_Y[3]_new_
.sym 92548 $abc$61060$new_n5560_
.sym 92549 $abc$61060$techmap\soc.cpu.$procmux$5264_Y[4]_new_inv_
.sym 92552 $abc$61060$new_n5435_
.sym 92553 $abc$61060$new_n5562_
.sym 92554 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 92555 $abc$61060$techmap$techmap\soc.cpu.$procmux$5280.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14035_Y[4]_new_inv_
.sym 92558 $abc$61060$new_n5557_
.sym 92559 $abc$61060$techmap\soc.cpu.$procmux$5264_Y[4]_new_inv_
.sym 92560 $abc$61060$new_n5434_
.sym 92561 $abc$61060$new_n5534_
.sym 92564 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[2]_new_inv_
.sym 92565 $abc$61060$new_n5447_
.sym 92566 $abc$61060$new_n5435_
.sym 92567 $abc$61060$new_n5448_
.sym 92568 $true
.sym 92569 clk_16mhz$2$2
.sym 92570 $false
.sym 92571 $abc$61060$new_n5467_
.sym 92572 $abc$61060$new_n5440_
.sym 92573 $abc$61060$techmap$techmap\soc.cpu.$procmux$5394.$and$/usr/local/bin/../share/yosys/techmap.v:434$13851_Y[0]_new_
.sym 92574 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[4]_new_inv_
.sym 92575 soc.cpu.mem_rdata_q[31]
.sym 92576 soc.cpu.mem_rdata_q[26]
.sym 92577 soc.cpu.mem_rdata_q[25]
.sym 92578 soc.cpu.mem_rdata_q[29]
.sym 92645 $false
.sym 92646 $false
.sym 92647 $abc$61060$new_n5439_
.sym 92648 $abc$61060$new_n5438_
.sym 92651 $abc$61060$new_n5443_
.sym 92652 $abc$61060$new_n5442_
.sym 92653 $abc$61060$new_n4618_
.sym 92654 $abc$61060$auto$wreduce.cc:454:run$7006[0]_new_inv_
.sym 92657 $false
.sym 92658 $false
.sym 92659 soc.cpu.mem_rdata_latched[2]
.sym 92660 $abc$61060$new_n4614_
.sym 92663 $false
.sym 92664 $false
.sym 92665 $abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_
.sym 92666 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6927_new_inv_
.sym 92669 soc.cpu.mem_rdata_latched[5]
.sym 92670 $abc$61060$techmap$techmap\soc.cpu.$procmux$4444.$and$/usr/local/bin/../share/yosys/techmap.v:434$14038_Y[3]_new_
.sym 92671 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 92672 $abc$61060$new_n5427_
.sym 92675 $abc$61060$new_n5436_
.sym 92676 $abc$61060$new_n5431_
.sym 92677 $abc$61060$new_n5463_
.sym 92678 $abc$61060$new_n5438_
.sym 92681 $abc$61060$techmap\soc.cpu.$procmux$5207_Y_new_inv_
.sym 92682 $abc$61060$new_n5452_
.sym 92683 $abc$61060$new_n5436_
.sym 92684 $abc$61060$new_n5431_
.sym 92687 $abc$61060$new_n5436_
.sym 92688 $abc$61060$new_n5434_
.sym 92689 $abc$61060$new_n5439_
.sym 92690 $abc$61060$new_n5438_
.sym 92694 $abc$61060$techmap$techmap\soc.cpu.$procmux$5396.$and$/usr/local/bin/../share/yosys/techmap.v:434$13840_Y[5]_new_
.sym 92695 $abc$61060$new_n5423_
.sym 92696 $abc$61060$new_n5450_
.sym 92697 $abc$61060$techmap$techmap\soc.cpu.$procmux$5396.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13836_Y[0]_new_inv_
.sym 92698 $abc$61060$new_n5468_
.sym 92699 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26282_new_inv_
.sym 92700 $abc$61060$new_n5444_
.sym 92701 $abc$61060$new_n5419_
.sym 92768 $false
.sym 92769 soc.cpu.mem_xfer
.sym 92770 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 92771 soc.cpu.mem_rdata_q[14]
.sym 92774 $false
.sym 92775 $false
.sym 92776 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6909_new_
.sym 92777 $abc$61060$new_n4610_
.sym 92780 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 92781 $abc$61060$new_n5425_
.sym 92782 $abc$61060$techmap\soc.cpu.$procmux$5313_Y[2]_new_inv_
.sym 92783 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 92786 $false
.sym 92787 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 92788 $abc$61060$new_n5424_
.sym 92789 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19814[0]_new_
.sym 92792 $abc$61060$techmap\soc.cpu.$procmux$5313_Y[2]_new_inv_
.sym 92793 $abc$61060$new_n5462_
.sym 92794 soc.cpu.mem_rdata_latched[4]
.sym 92795 $abc$61060$new_n5512_
.sym 92798 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19814[0]_new_
.sym 92799 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6909_new_
.sym 92800 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12327_new_
.sym 92801 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 92804 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 92805 $abc$61060$new_n5519_
.sym 92806 $abc$61060$new_n5435_
.sym 92807 $abc$61060$new_n5476_
.sym 92810 $false
.sym 92811 $false
.sym 92812 $abc$61060$new_n5516_
.sym 92813 $abc$61060$new_n5518_
.sym 92814 $true
.sym 92815 clk_16mhz$2$2
.sym 92816 $false
.sym 92817 $abc$61060$new_n5428_
.sym 92818 $abc$61060$techmap$techmap\soc.cpu.$procmux$5396.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13844_Y_new_
.sym 92819 $abc$61060$new_n5472_
.sym 92820 $abc$61060$new_n8220_
.sym 92821 $abc$61060$new_n8222_
.sym 92822 $abc$61060$new_n5459_
.sym 92823 soc.cpu.mem_rdata_q[28]
.sym 92824 soc.cpu.mem_rdata_q[30]
.sym 92891 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 92892 $abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_
.sym 92893 $abc$61060$new_n5425_
.sym 92894 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[5]_new_inv_
.sym 92897 $false
.sym 92898 soc.cpu.mem_rdata_latched[12]
.sym 92899 $abc$61060$soc.cpu.mem_rdata_latched[14]_new_inv_
.sym 92900 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_
.sym 92903 $false
.sym 92904 soc.cpu.mem_xfer
.sym 92905 $abc$61060$soc.cpu.mem_rdata_latched[28]_new_inv_
.sym 92906 soc.cpu.mem_rdata_q[28]
.sym 92909 $false
.sym 92910 $false
.sym 92911 $abc$61060$new_n5425_
.sym 92912 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19827_new_
.sym 92915 $false
.sym 92916 $false
.sym 92917 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 92918 $abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_
.sym 92921 $false
.sym 92922 $false
.sym 92923 soc.cpu.mem_rdata_latched[12]
.sym 92924 $abc$61060$auto$wreduce.cc:454:run$7006[4]_new_inv_
.sym 92927 $abc$61060$new_n5429_
.sym 92928 $abc$61060$new_n4482_
.sym 92929 $abc$61060$new_n5476_
.sym 92930 $abc$61060$new_n5479_
.sym 92933 $false
.sym 92934 $abc$61060$new_n5429_
.sym 92935 $abc$61060$new_n5465_
.sym 92936 $abc$61060$auto$wreduce.cc:454:run$7006[2]_new_inv_
.sym 93164 reset_cnt[1]
.sym 93165 reset_cnt[2]
.sym 93166 reset_cnt[3]
.sym 93167 reset_cnt[4]
.sym 93168 reset_cnt[5]
.sym 93170 reset_cnt[0]
.sym 93250 reset_cnt[0]
.sym 93251 reset_cnt[1]
.sym 93252 reset_cnt[2]
.sym 93253 reset_cnt[3]
.sym 93274 $false
.sym 93275 reset_cnt[4]
.sym 93276 reset_cnt[5]
.sym 93277 $abc$61060$new_n4048_
.sym 93297 soc.spimemio.config_do[0]
.sym 93450 flash_io3_do
.sym 93456 soc.spimemio.config_do[3]
.sym 93524 soc.spimemio.xfer.ibuffer[1]
.sym 93525 $false
.sym 93526 $false
.sym 93527 $false
.sym 93536 soc.spimemio.xfer.ibuffer[2]
.sym 93537 $false
.sym 93538 $false
.sym 93539 $false
.sym 93542 soc.spimemio.xfer.ibuffer[3]
.sym 93543 $false
.sym 93544 $false
.sym 93545 $false
.sym 93560 soc.spimemio.xfer.ibuffer[7]
.sym 93561 $false
.sym 93562 $false
.sym 93563 $false
.sym 93570 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46438
.sym 93571 clk_16mhz$2$2
.sym 93572 $false
.sym 93580 soc.simpleuart.cfg_divider[3]
.sym 93647 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 93648 $abc$61060$new_n4016_
.sym 93649 soc.spimemio.valid
.sym 93650 soc.spimemio.rdata[1]
.sym 93653 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 93654 $abc$61060$new_n4016_
.sym 93655 soc.spimemio.valid
.sym 93656 soc.spimemio.rdata[3]
.sym 93659 soc.spimemio.buffer[1]
.sym 93660 $false
.sym 93661 $false
.sym 93662 $false
.sym 93671 soc.spimemio.buffer[2]
.sym 93672 $false
.sym 93673 $false
.sym 93674 $false
.sym 93683 soc.spimemio.buffer[3]
.sym 93684 $false
.sym 93685 $false
.sym 93686 $false
.sym 93689 soc.spimemio.buffer[7]
.sym 93690 $false
.sym 93691 $false
.sym 93692 $false
.sym 93693 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 93694 clk_16mhz$2$2
.sym 93695 $false
.sym 93696 $abc$61060$new_n4317_
.sym 93697 $abc$61060$new_n4067_
.sym 93699 flash_csb$2
.sym 93701 $abc$61060$new_n4370_
.sym 93702 soc.spimemio.config_csb
.sym 93770 soc.ram_ready
.sym 93771 $abc$61060$new_n4354_
.sym 93772 flash_csb$2
.sym 93773 $abc$61060$new_n3984_
.sym 93776 $false
.sym 93777 $false
.sym 93778 $abc$61060$auto$alumacc.cc:474:replace_alu$7332.BB[0]
.sym 93779 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54082
.sym 93782 soc.ram_ready
.sym 93783 $abc$61060$new_n4069_
.sym 93784 flash_io1_di
.sym 93785 $abc$61060$new_n3984_
.sym 93788 soc.ram_ready
.sym 93789 $abc$61060$new_n4372_
.sym 93790 flash_io3_di
.sym 93791 $abc$61060$new_n3984_
.sym 93794 $abc$61060$new_n4072_
.sym 93795 $abc$61060$new_n4071_
.sym 93796 $abc$61060$new_n4067_
.sym 93797 $abc$61060$new_n4068_
.sym 93800 $abc$61060$new_n4375_
.sym 93801 $abc$61060$new_n4374_
.sym 93802 $abc$61060$new_n4370_
.sym 93803 $abc$61060$new_n4371_
.sym 93806 $false
.sym 93807 soc.spimemio.xfer.flash_csb
.sym 93808 soc.spimemio.xfer.flash_clk
.sym 93809 $abc$61060$new_n4957_
.sym 93816 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$54147
.sym 93817 clk_16mhz$2$2
.sym 93818 $abc$61060$auto$rtlil.cc:1981:NotGate$60892
.sym 93821 $abc$61060$new_n4352_
.sym 93826 $abc$61060$soc.cpu.mem_rdata[2]_new_inv_
.sym 93911 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 93912 $abc$61060$new_n4016_
.sym 93913 soc.spimemio.valid
.sym 93914 soc.spimemio.rdata[5]
.sym 93917 $abc$61060$new_n4358_
.sym 93918 $abc$61060$new_n4357_
.sym 93919 $abc$61060$new_n4352_
.sym 93920 $abc$61060$new_n4353_
.sym 93923 $abc$61060$new_n4016_
.sym 93924 soc.spimemio.valid
.sym 93925 soc.memory.rdata[4]
.sym 93926 soc.ram_ready
.sym 93935 soc.spimemio.buffer[5]
.sym 93936 $false
.sym 93937 $false
.sym 93938 $false
.sym 93939 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 93940 clk_16mhz$2$2
.sym 93941 $false
.sym 93944 $abc$61060$new_n4322_
.sym 94040 soc.ram_ready
.sym 94041 $abc$61060$new_n4336_
.sym 94042 flash_clk$2
.sym 94043 $abc$61060$new_n3984_
.sym 94046 $abc$61060$new_n4340_
.sym 94047 $abc$61060$new_n4339_
.sym 94048 $abc$61060$new_n4334_
.sym 94049 $abc$61060$new_n4335_
.sym 94052 soc.cpu.mem_wdata[7]
.sym 94053 $false
.sym 94054 $false
.sym 94055 $false
.sym 94062 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44727
.sym 94063 clk_16mhz$2$2
.sym 94064 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 94065 uart_out$2
.sym 94145 $false
.sym 94146 $abc$61060$new_n4470_
.sym 94147 soc.spimemio.config_oe[1]
.sym 94148 soc.spimemio.config_en
.sym 94163 $false
.sym 94164 $false
.sym 94165 iomem_rdata[5]
.sym 94166 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 94169 soc.cpu.mem_wdata[8]
.sym 94170 $false
.sym 94171 $false
.sym 94172 $false
.sym 94175 soc.cpu.mem_wdata[9]
.sym 94176 $false
.sym 94177 $false
.sym 94178 $false
.sym 94185 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45725
.sym 94186 clk_16mhz$2$2
.sym 94187 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 94188 soc.cpu.pcpi_mul.rs2[3]
.sym 94268 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 94269 iomem_rdata[31]
.sym 94270 $abc$61060$new_n4016_
.sym 94271 soc.spimemio.valid
.sym 94311 soc.simpleuart.send_pattern[2]
.sym 94312 soc.simpleuart.send_pattern[3]
.sym 94313 soc.simpleuart.send_pattern[1]
.sym 94318 soc.simpleuart.send_pattern[4]
.sym 94397 $false
.sym 94398 soc.cpu.pcpi_mul.mul_waiting$2
.sym 94399 soc.cpu.reg_op1[15]
.sym 94400 soc.cpu.pcpi_mul.rs1[16]
.sym 94409 $false
.sym 94410 soc.cpu.pcpi_mul.mul_waiting$2
.sym 94411 soc.cpu.reg_op1[12]
.sym 94412 soc.cpu.pcpi_mul.rs1[13]
.sym 94415 $false
.sym 94416 soc.cpu.pcpi_mul.mul_waiting$2
.sym 94417 soc.cpu.reg_op1[13]
.sym 94418 soc.cpu.pcpi_mul.rs1[14]
.sym 94427 $false
.sym 94428 soc.cpu.pcpi_mul.mul_waiting$2
.sym 94429 soc.cpu.reg_op1[14]
.sym 94430 soc.cpu.pcpi_mul.rs1[15]
.sym 94431 resetn$2
.sym 94432 clk_16mhz$2$2
.sym 94433 $false
.sym 94440 gpio[2]
.sym 94508 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 94509 iomem_rdata[18]
.sym 94510 $abc$61060$new_n4016_
.sym 94511 soc.spimemio.valid
.sym 94520 $false
.sym 94521 soc.cpu.timer[6]
.sym 94522 $false
.sym 94523 $auto$alumacc.cc:474:replace_alu$7305.C[6]
.sym 94526 $false
.sym 94527 soc.cpu.timer[2]
.sym 94528 $false
.sym 94529 $auto$alumacc.cc:474:replace_alu$7305.C[2]
.sym 94532 $false
.sym 94533 soc.cpu.timer[4]
.sym 94534 $false
.sym 94535 $auto$alumacc.cc:474:replace_alu$7305.C[4]
.sym 94538 $false
.sym 94539 soc.cpu.timer[3]
.sym 94540 $false
.sym 94541 $auto$alumacc.cc:474:replace_alu$7305.C[3]
.sym 94562 $abc$61060$new_n4375_
.sym 94564 iomem_rdata[2]
.sym 94655 $false
.sym 94656 soc.cpu.timer[5]
.sym 94657 $false
.sym 94658 $auto$alumacc.cc:474:replace_alu$7305.C[5]
.sym 94667 soc.cpu.mem_wdata[24]
.sym 94668 $false
.sym 94669 $false
.sym 94670 $false
.sym 94677 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$57192
.sym 94678 clk_16mhz$2$2
.sym 94679 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 94685 $abc$61060$new_n4570_
.sym 94687 soc.cpu.mem_wdata[3]
.sym 94754 $false
.sym 94755 soc.cpu.timer[7]
.sym 94756 $false
.sym 94757 $auto$alumacc.cc:474:replace_alu$7305.C[7]
.sym 94766 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 94767 iomem_rdata[29]
.sym 94768 $abc$61060$new_n4016_
.sym 94769 soc.spimemio.valid
.sym 94772 $false
.sym 94773 soc.cpu.timer[13]
.sym 94774 $false
.sym 94775 $auto$alumacc.cc:474:replace_alu$7305.C[13]
.sym 94778 $false
.sym 94779 soc.cpu.timer[23]
.sym 94780 $false
.sym 94781 $auto$alumacc.cc:474:replace_alu$7305.C[23]
.sym 94784 $false
.sym 94785 soc.cpu.timer[11]
.sym 94786 $false
.sym 94787 $auto$alumacc.cc:474:replace_alu$7305.C[11]
.sym 94790 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 94791 iomem_rdata[9]
.sym 94792 $abc$61060$new_n4016_
.sym 94793 soc.spimemio.valid
.sym 94796 soc.cpu.reg_op2[1]
.sym 94797 $false
.sym 94798 $false
.sym 94799 $false
.sym 94800 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 94801 clk_16mhz$2$2
.sym 94802 $false
.sym 94805 $abc$61060$new_n8148_
.sym 94806 soc.cpu.mem_wdata[18]
.sym 94809 soc.cpu.mem_wdata[4]
.sym 94810 soc.cpu.mem_wdata[6]
.sym 94877 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[4]
.sym 94878 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[3]
.sym 94879 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[2]
.sym 94880 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[1]
.sym 94883 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[8]
.sym 94884 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[7]
.sym 94885 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[6]
.sym 94886 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[5]
.sym 94889 $false
.sym 94890 $false
.sym 94891 $abc$61060$new_n5840_
.sym 94892 $abc$61060$new_n5839_
.sym 94895 $abc$61060$new_n5789_
.sym 94896 soc.cpu.cpuregs_rs1[6]
.sym 94897 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[6]
.sym 94898 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 94901 $abc$61060$new_n5789_
.sym 94902 soc.cpu.cpuregs_rs1[3]
.sym 94903 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[3]
.sym 94904 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 94907 $abc$61060$new_n5789_
.sym 94908 soc.cpu.cpuregs_rs1[2]
.sym 94909 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[2]
.sym 94910 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 94913 $abc$61060$new_n5789_
.sym 94914 soc.cpu.cpuregs_rs1[11]
.sym 94915 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[11]
.sym 94916 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 94919 $abc$61060$new_n5789_
.sym 94920 soc.cpu.cpuregs_rs1[13]
.sym 94921 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[13]
.sym 94922 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 94923 $true
.sym 94924 clk_16mhz$2$2
.sym 94925 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 94926 $abc$61060$new_n8171_
.sym 94929 $abc$61060$new_n8115_
.sym 94930 soc.cpu.pcpi_insn[14]
.sym 94932 soc.cpu.pcpi_insn[13]
.sym 95000 $false
.sym 95001 $abc$61060$auto$simplemap.cc:168:logic_reduce$18012[3]_new_inv_
.sym 95002 soc.cpu.timer[11]
.sym 95003 soc.cpu.timer[8]
.sym 95012 soc.cpu.timer[10]
.sym 95013 soc.cpu.timer[9]
.sym 95014 soc.cpu.timer[2]
.sym 95015 soc.cpu.timer[1]
.sym 95018 soc.cpu.timer[7]
.sym 95019 soc.cpu.timer[6]
.sym 95020 soc.cpu.timer[5]
.sym 95021 soc.cpu.timer[4]
.sym 95024 $false
.sym 95025 $abc$61060$new_n5788_
.sym 95026 $abc$61060$auto$simplemap.cc:168:logic_reduce$18026[1]_new_inv_
.sym 95027 $abc$61060$new_n5779_
.sym 95030 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 95031 iomem_rdata[27]
.sym 95032 $abc$61060$new_n4016_
.sym 95033 soc.spimemio.valid
.sym 95036 $abc$61060$auto$simplemap.cc:168:logic_reduce$18012[1]_new_inv_
.sym 95037 $abc$61060$new_n5780_
.sym 95038 soc.cpu.timer[3]
.sym 95039 soc.cpu.timer[0]
.sym 95042 $abc$61060$new_n5789_
.sym 95043 soc.cpu.cpuregs_rs1[4]
.sym 95044 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[4]
.sym 95045 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 95046 $true
.sym 95047 clk_16mhz$2$2
.sym 95048 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 95055 gpio[18]
.sym 95129 $false
.sym 95130 soc.cpu.timer[1]
.sym 95131 $false
.sym 95132 soc.cpu.timer[0]
.sym 95135 $false
.sym 95136 $false
.sym 95137 iomem_rdata[1]
.sym 95138 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 95147 soc.cpu.mem_rdata_latched[3]
.sym 95148 $false
.sym 95149 $false
.sym 95150 $false
.sym 95159 soc.cpu.mem_rdata_latched[6]
.sym 95160 $false
.sym 95161 $false
.sym 95162 $false
.sym 95169 soc.cpu.mem_xfer
.sym 95170 clk_16mhz$2$2
.sym 95171 $false
.sym 95175 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27200[0]_new_inv_
.sym 95176 $abc$61060$new_n7325_
.sym 95177 $abc$61060$new_n7247_
.sym 95179 soc.cpu.irq_mask[3]
.sym 95246 soc.cpu.cpuregs_rs1[2]
.sym 95247 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 95248 soc.cpu.timer[2]
.sym 95249 soc.cpu.instr_timer
.sym 95252 $abc$61060$new_n7300_
.sym 95253 $abc$61060$new_n7299_
.sym 95254 soc.cpu.instr_timer
.sym 95255 soc.cpu.timer[10]
.sym 95258 soc.cpu.timer[5]
.sym 95259 soc.cpu.instr_timer
.sym 95260 soc.cpu.irq_mask[5]
.sym 95261 soc.cpu.instr_maskirq
.sym 95264 $abc$61060$new_n5789_
.sym 95265 soc.cpu.cpuregs_rs1[5]
.sym 95266 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[5]
.sym 95267 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 95270 $abc$61060$new_n5789_
.sym 95271 soc.cpu.cpuregs_rs1[7]
.sym 95272 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[7]
.sym 95273 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 95276 $abc$61060$new_n5789_
.sym 95277 soc.cpu.cpuregs_rs1[1]
.sym 95278 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[1]
.sym 95279 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 95282 $abc$61060$new_n5789_
.sym 95283 soc.cpu.cpuregs_rs1[0]
.sym 95284 soc.cpu.timer[0]
.sym 95285 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 95288 $abc$61060$new_n5789_
.sym 95289 soc.cpu.cpuregs_rs1[23]
.sym 95290 $abc$61060$techmap\soc.cpu.$sub$picorv32.v:1415$2455_Y[23]
.sym 95291 $abc$61060$auto$simplemap.cc:168:logic_reduce$18029_new_inv_
.sym 95292 $true
.sym 95293 clk_16mhz$2$2
.sym 95294 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 95295 $abc$61060$new_n4104_
.sym 95296 soc.cpu.pcpi_insn[2]
.sym 95297 soc.cpu.pcpi_insn[25]
.sym 95298 soc.cpu.pcpi_insn[5]
.sym 95299 soc.cpu.pcpi_insn[4]
.sym 95300 soc.cpu.pcpi_insn[6]
.sym 95302 soc.cpu.pcpi_insn[3]
.sym 95369 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 95370 soc.cpu.pcpi_div.pcpi_wr
.sym 95371 soc.cpu.pcpi_div.pcpi_rd[24]
.sym 95372 soc.cpu.pcpi_mul.pcpi_rd[24]
.sym 95375 $false
.sym 95376 soc.cpu.cpu_state[2]
.sym 95377 $abc$61060$new_n7446_
.sym 95378 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14726_Y_new_inv_
.sym 95381 $false
.sym 95382 $false
.sym 95383 soc.cpu.cpuregs_rs1[11]
.sym 95384 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 95393 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 95394 soc.cpu.pcpi_div.pcpi_wr
.sym 95395 soc.cpu.pcpi_div.pcpi_rd[11]
.sym 95396 soc.cpu.pcpi_mul.pcpi_rd[11]
.sym 95399 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27144[0]_new_inv_
.sym 95400 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[11]_new_
.sym 95401 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27144[1]_new_
.sym 95402 $abc$61060$new_n7310_
.sym 95411 soc.cpu.cpuregs_rs1[2]
.sym 95412 $false
.sym 95413 $false
.sym 95414 $false
.sym 95415 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287
.sym 95416 clk_16mhz$2$2
.sym 95417 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 95419 $abc$61060$new_n7333_
.sym 95420 $abc$61060$new_n7407_
.sym 95421 $abc$61060$new_n7194_
.sym 95422 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14726_Y_new_inv_
.sym 95423 soc.cpu.pcpi_insn[0]
.sym 95424 soc.cpu.pcpi_insn[26]
.sym 95425 soc.cpu.pcpi_insn[28]
.sym 95492 $false
.sym 95493 $abc$61060$techmap\soc.cpu.$procmux$4245_Y_new_
.sym 95494 soc.cpu.pcpi_div.pcpi_wr
.sym 95495 soc.cpu.pcpi_mul.pcpi_wr
.sym 95498 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 95499 soc.cpu.pcpi_div.pcpi_wr
.sym 95500 soc.cpu.pcpi_div.pcpi_rd[14]
.sym 95501 soc.cpu.pcpi_mul.pcpi_rd[14]
.sym 95504 $abc$61060$new_n7195_
.sym 95505 $abc$61060$new_n7194_
.sym 95506 soc.cpu.instr_maskirq
.sym 95507 soc.cpu.irq_mask[2]
.sym 95510 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27130[0]_new_inv_
.sym 95511 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[13]_new_
.sym 95512 soc.cpu.cpuregs_rs1[13]
.sym 95513 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 95516 $false
.sym 95517 soc.cpu.cpu_state[2]
.sym 95518 $abc$61060$new_n7333_
.sym 95519 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14715_Y_new_inv_
.sym 95522 $false
.sym 95523 soc.cpu.cpu_state[2]
.sym 95524 $abc$61060$new_n7193_
.sym 95525 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[2]_new_
.sym 95528 $false
.sym 95529 $false
.sym 95530 soc.cpu.instr_ecall_ebreak
.sym 95531 soc.cpu.pcpi_timeout
.sym 95534 $false
.sym 95535 $false
.sym 95536 $false
.sym 95537 $abc$61060$auto$rtlil.cc:1981:NotGate$59768
.sym 95538 soc.cpu.mem_xfer
.sym 95539 clk_16mhz$2$2
.sym 95540 $false
.sym 95541 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1070$2317_Y_new_
.sym 95542 $abc$61060$new_n7476_
.sym 95544 $abc$61060$new_n7416_
.sym 95545 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18588[0]_new_inv_
.sym 95546 $abc$61060$new_n4516_
.sym 95547 $abc$61060$new_n7168_
.sym 95548 soc.cpu.pcpi_div.pcpi_wr
.sym 95615 $abc$61060$new_n5312_
.sym 95616 soc.cpu.mem_rdata_q[27]
.sym 95617 soc.cpu.mem_rdata_q[25]
.sym 95618 soc.cpu.mem_rdata_q[26]
.sym 95621 $false
.sym 95622 soc.cpu.mem_rdata_q[25]
.sym 95623 $abc$61060$new_n5312_
.sym 95624 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1070$2317_Y_new_
.sym 95627 $false
.sym 95628 $false
.sym 95629 soc.cpu.cpu_state[2]
.sym 95630 $abc$61060$auto$simplemap.cc:168:logic_reduce$19497_new_inv_
.sym 95633 soc.cpu.mem_rdata_q[30]
.sym 95634 soc.cpu.mem_rdata_q[31]
.sym 95635 soc.cpu.mem_rdata_q[29]
.sym 95636 soc.cpu.mem_rdata_q[28]
.sym 95639 $false
.sym 95640 $abc$61060$new_n5314_
.sym 95641 soc.cpu.mem_rdata_q[27]
.sym 95642 soc.cpu.mem_rdata_q[26]
.sym 95645 $false
.sym 95646 $abc$61060$new_n5314_
.sym 95647 soc.cpu.mem_rdata_q[26]
.sym 95648 soc.cpu.mem_rdata_q[27]
.sym 95651 $false
.sym 95652 soc.cpu.mem_rdata_q[27]
.sym 95653 $abc$61060$new_n5314_
.sym 95654 soc.cpu.mem_rdata_q[26]
.sym 95657 $false
.sym 95658 $false
.sym 95659 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1070$2317_Y_new_
.sym 95660 $abc$61060$techmap\soc.cpu.$eq$picorv32.v:1045$2233_Y_new_
.sym 95661 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 95662 clk_16mhz$2$2
.sym 95663 $false
.sym 95664 $abc$61060$new_n7496_
.sym 95665 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[11]_new_inv_
.sym 95666 $abc$61060$new_n7458_
.sym 95667 soc.cpu.pcpi_div.pcpi_rd[8]
.sym 95668 soc.cpu.pcpi_div.pcpi_rd[12]
.sym 95670 soc.cpu.pcpi_div.pcpi_rd[13]
.sym 95671 soc.cpu.pcpi_div.pcpi_rd[0]
.sym 95738 $false
.sym 95739 soc.cpu.cpu_state[2]
.sym 95740 $abc$61060$new_n7298_
.sym 95741 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[10]_new_
.sym 95744 soc.cpu.pcpi_div.instr_divu
.sym 95745 soc.cpu.pcpi_div.instr_div
.sym 95746 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[11]_new_inv_
.sym 95747 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[11]_new_inv_
.sym 95774 $abc$61060$new_n4135_
.sym 95775 $abc$61060$new_n4164_
.sym 95776 $abc$61060$techmap\soc.cpu.$procmux$4248_Y
.sym 95777 $abc$61060$new_n4204_
.sym 95780 soc.cpu.pcpi_div.instr_divu
.sym 95781 soc.cpu.pcpi_div.instr_div
.sym 95782 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[14]_new_inv_
.sym 95783 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[14]_new_inv_
.sym 95784 $true
.sym 95785 clk_16mhz$2$2
.sym 95786 $false
.sym 95787 soc.cpu.cpuregs_rs1[11]
.sym 95788 soc.cpu.cpuregs_rs1[9]
.sym 95789 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[16]_new_inv_
.sym 95790 soc.cpu.cpuregs_rs1[1]
.sym 95791 soc.cpu.cpuregs_rs1[3]
.sym 95792 soc.cpu.pcpi_div.pcpi_rd[16]
.sym 95793 soc.cpu.pcpi_div.pcpi_rd[22]
.sym 95794 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[11]
.sym 95861 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 95862 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 95863 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[8]
.sym 95864 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[8]
.sym 95867 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 95868 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 95869 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[13]
.sym 95870 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[13]
.sym 95873 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 95874 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 95875 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[6]
.sym 95876 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[6]
.sym 95879 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 95880 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 95881 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[2]
.sym 95882 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[2]
.sym 95885 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 95886 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 95887 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[0]
.sym 95888 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[0]
.sym 95891 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 95892 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 95893 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[12]
.sym 95894 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[12]
.sym 95897 soc.cpu.cpuregs.wdata[0]
.sym 95898 $false
.sym 95899 $false
.sym 95900 $false
.sym 95903 soc.cpu.cpuregs.wdata[2]
.sym 95904 $false
.sym 95905 $false
.sym 95906 $false
.sym 95907 $true
.sym 95908 clk_16mhz$2$2
.sym 95909 $false
.sym 95911 soc.cpu.cpuregs_rs1[5]
.sym 95912 soc.cpu.cpuregs_rs1[7]
.sym 95913 $abc$61060$new_n6991_
.sym 95914 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[1]
.sym 95915 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[7]
.sym 95916 soc.cpu.pcpi_div.pcpi_rd[27]
.sym 95917 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[3]
.sym 95984 $abc$61060$new_n6980_
.sym 95985 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 95986 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[13]
.sym 95987 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[13]
.sym 95996 soc.cpu.cpuregs.wdata[12]
.sym 95997 $false
.sym 95998 $false
.sym 95999 $false
.sym 96002 soc.cpu.cpuregs.wdata[13]
.sym 96003 $false
.sym 96004 $false
.sym 96005 $false
.sym 96008 soc.cpu.cpuregs.wdata[6]
.sym 96009 $false
.sym 96010 $false
.sym 96011 $false
.sym 96014 soc.cpu.cpuregs.wdata[9]
.sym 96015 $false
.sym 96016 $false
.sym 96017 $false
.sym 96020 soc.cpu.pcpi_div.instr_divu
.sym 96021 soc.cpu.pcpi_div.instr_div
.sym 96022 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[24]_new_inv_
.sym 96023 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[24]_new_inv_
.sym 96026 soc.cpu.cpuregs.wdata[8]
.sym 96027 $false
.sym 96028 $false
.sym 96029 $false
.sym 96030 $true
.sym 96031 clk_16mhz$2$2
.sym 96032 $false
.sym 96033 $abc$61060$new_n6985_
.sym 96034 $abc$61060$new_n7002_
.sym 96035 $abc$61060$new_n6997_
.sym 96036 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[3]_new_inv_
.sym 96037 $abc$61060$new_n7010_
.sym 96038 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[5]
.sym 96039 soc.cpu.pcpi_div.pcpi_rd[21]
.sym 96040 soc.cpu.pcpi_div.pcpi_rd[25]
.sym 96107 $abc$61060$new_n6980_
.sym 96108 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 96109 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[2]
.sym 96110 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[2]
.sym 96113 $abc$61060$new_n6980_
.sym 96114 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 96115 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[0]
.sym 96116 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[0]
.sym 96119 $abc$61060$new_n6980_
.sym 96120 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 96121 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[12]
.sym 96122 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[12]
.sym 96125 $abc$61060$new_n6980_
.sym 96126 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 96127 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[8]
.sym 96128 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[8]
.sym 96131 $abc$61060$new_n6980_
.sym 96132 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 96133 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[9]
.sym 96134 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[9]
.sym 96137 $abc$61060$new_n6980_
.sym 96138 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 96139 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[6]
.sym 96140 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[6]
.sym 96143 $false
.sym 96144 $false
.sym 96145 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13707_Y_new_inv_
.sym 96146 $abc$61060$new_n6985_
.sym 96149 $false
.sym 96150 $false
.sym 96151 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13706_Y_new_inv_
.sym 96152 $abc$61060$new_n6979_
.sym 96153 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149
.sym 96154 clk_16mhz$2$2
.sym 96155 $false
.sym 96156 iomem_rdata[21]
.sym 96158 iomem_rdata[29]
.sym 96242 $false
.sym 96243 $false
.sym 96244 $abc$61060$techmap$techmap\soc.cpu.$procmux$4093.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13711_Y_new_inv_
.sym 96245 $abc$61060$new_n6997_
.sym 96248 $false
.sym 96249 $abc$61060$new_n7012_
.sym 96250 soc.cpu.decoded_imm[12]
.sym 96251 $abc$61060$new_n6983_
.sym 96260 $false
.sym 96261 $abc$61060$new_n7000_
.sym 96262 soc.cpu.decoded_imm[6]
.sym 96263 $abc$61060$new_n6983_
.sym 96276 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39149
.sym 96277 clk_16mhz$2$2
.sym 96278 $false
.sym 96279 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18758[3]_new_inv_
.sym 96280 $abc$61060$new_n5342_
.sym 96282 $abc$61060$new_n5336_
.sym 96283 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18707[3]_new_inv_
.sym 96284 iomem_rdata[14]
.sym 96286 iomem_rdata[23]
.sym 96353 $false
.sym 96354 soc.cpu.mem_rdata_q[10]
.sym 96355 $abc$61060$new_n5484_
.sym 96356 soc.cpu.mem_xfer
.sym 96365 $false
.sym 96366 $abc$61060$new_n5493_
.sym 96367 $abc$61060$new_n5492_
.sym 96368 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 96371 $false
.sym 96372 soc.cpu.mem_xfer
.sym 96373 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 96374 soc.cpu.mem_rdata_q[10]
.sym 96377 $false
.sym 96378 $false
.sym 96379 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1]
.sym 96380 $abc$61060$auto$rtlil.cc:1981:NotGate$59768
.sym 96383 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[2]
.sym 96384 $false
.sym 96385 $false
.sym 96386 $false
.sym 96389 $abc$61060$techmap\soc.cpu.$procmux$5364_Y[2]_new_inv_
.sym 96390 $abc$61060$new_n5435_
.sym 96391 $abc$61060$techmap$techmap\soc.cpu.$procmux$5368.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13907_Y_new_inv_
.sym 96392 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 96399 $true
.sym 96400 clk_16mhz$2$2
.sym 96401 $false
.sym 96402 gpio[14]
.sym 96404 gpio[12]
.sym 96476 $false
.sym 96477 $false
.sym 96478 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1]
.sym 96479 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19884_new_
.sym 96482 $false
.sym 96483 $false
.sym 96484 $abc$61060$new_n5429_
.sym 96485 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 96494 $false
.sym 96495 soc.cpu.mem_rdata_latched[12]
.sym 96496 $abc$61060$new_n5482_
.sym 96497 $abc$61060$new_n5429_
.sym 96500 $false
.sym 96501 soc.cpu.mem_xfer
.sym 96502 $abc$61060$auto$wreduce.cc:454:run$7006[0]_new_inv_
.sym 96503 soc.cpu.mem_rdata_q[7]
.sym 96506 $abc$61060$new_n5482_
.sym 96507 $abc$61060$new_n4523_
.sym 96508 $abc$61060$auto$rtlil.cc:1981:NotGate$60448
.sym 96509 soc.cpu.mem_xfer
.sym 96518 $abc$61060$new_n5564_
.sym 96519 $abc$61060$techmap\soc.cpu.$procmux$5249_Y_new_inv_
.sym 96520 $abc$61060$new_n5431_
.sym 96521 $abc$61060$new_n5484_
.sym 96522 $true
.sym 96523 clk_16mhz$2$2
.sym 96524 $false
.sym 96599 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1]
.sym 96600 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19884_new_
.sym 96601 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 96602 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6909_new_
.sym 96611 $false
.sym 96612 $false
.sym 96613 soc.cpu.mem_rdata_latched[3]
.sym 96614 $abc$61060$new_n4610_
.sym 96617 $false
.sym 96618 $false
.sym 96619 $abc$61060$auto$rtlil.cc:1981:NotGate$59768
.sym 96620 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1]
.sym 96629 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 96630 $abc$61060$new_n5450_
.sym 96631 $abc$61060$new_n5451_
.sym 96632 $abc$61060$techmap$techmap\soc.cpu.$procmux$5280.$and$/usr/local/bin/../share/yosys/techmap.v:434$14037_Y[3]_new_
.sym 96635 $false
.sym 96636 $false
.sym 96637 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1]
.sym 96638 $abc$61060$auto$rtlil.cc:1981:NotGate$59768
.sym 96641 $false
.sym 96642 $false
.sym 96643 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[0]_new_inv_
.sym 96644 $abc$61060$new_n5431_
.sym 96648 soc.cpu.pcpi_div.start
.sym 96653 soc.cpu.pcpi_div.pcpi_wait_q
.sym 96722 $abc$61060$new_n5468_
.sym 96723 $abc$61060$new_n5435_
.sym 96724 $abc$61060$new_n5465_
.sym 96725 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 96728 $abc$61060$new_n5441_
.sym 96729 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 96730 $abc$61060$new_n5419_
.sym 96731 $abc$61060$new_n5444_
.sym 96734 $abc$61060$auto$simplemap.cc:168:logic_reduce$14888_new_inv_
.sym 96735 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6927_new_inv_
.sym 96736 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[0]_new_inv_
.sym 96737 soc.cpu.mem_rdata_latched[12]
.sym 96740 $false
.sym 96741 soc.cpu.mem_xfer
.sym 96742 $abc$61060$soc.cpu.mem_rdata_latched[29]_new_inv_
.sym 96743 soc.cpu.mem_rdata_q[29]
.sym 96746 $false
.sym 96747 $false
.sym 96748 $abc$61060$new_n5468_
.sym 96749 $abc$61060$new_n5567_
.sym 96752 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[1]_new_inv_
.sym 96753 $abc$61060$new_n5433_
.sym 96754 $abc$61060$new_n5435_
.sym 96755 $abc$61060$new_n5440_
.sym 96758 $abc$61060$new_n5430_
.sym 96759 $abc$61060$new_n5429_
.sym 96760 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26282_new_inv_
.sym 96761 $abc$61060$techmap$techmap\soc.cpu.$procmux$5394.$and$/usr/local/bin/../share/yosys/techmap.v:434$13851_Y[0]_new_
.sym 96764 $false
.sym 96765 $abc$61060$new_n5467_
.sym 96766 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[4]_new_inv_
.sym 96767 $abc$61060$new_n5433_
.sym 96768 $true
.sym 96769 clk_16mhz$2$2
.sym 96770 $false
.sym 96772 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$47724
.sym 96773 soc.cpu.pcpi_div.running
.sym 96845 $false
.sym 96846 $false
.sym 96847 soc.cpu.mem_rdata_latched[12]
.sym 96848 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6917_new_
.sym 96851 $abc$61060$new_n5424_
.sym 96852 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[0]_new_inv_
.sym 96853 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 96854 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19814[0]_new_
.sym 96857 $abc$61060$techmap$techmap\soc.cpu.$procmux$5396.$and$/usr/local/bin/../share/yosys/techmap.v:434$13840_Y[5]_new_
.sym 96858 $abc$61060$new_n5444_
.sym 96859 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6909_new_
.sym 96860 soc.cpu.mem_rdata_latched[6]
.sym 96863 $abc$61060$new_n5419_
.sym 96864 $abc$61060$new_n5423_
.sym 96865 $abc$61060$new_n5427_
.sym 96866 soc.cpu.mem_rdata_latched[2]
.sym 96869 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 96870 $abc$61060$new_n5435_
.sym 96871 $abc$61060$new_n5444_
.sym 96872 $abc$61060$techmap$techmap\soc.cpu.$procmux$5224.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y_new_inv_
.sym 96875 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12399[1]
.sym 96876 $abc$61060$auto$rtlil.cc:1981:NotGate$59768
.sym 96877 $abc$61060$techmap$techmap\soc.cpu.$procmux$5396.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13836_Y[0]_new_inv_
.sym 96878 $abc$61060$techmap$techmap\soc.cpu.$procmux$5381.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$13836_Y[0]_new_inv_
.sym 96881 $false
.sym 96882 $false
.sym 96883 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 96884 $abc$61060$new_n5424_
.sym 96887 $false
.sym 96888 $false
.sym 96889 $abc$61060$techmap$techmap\soc.cpu.$procmux$5396.$and$/usr/local/bin/../share/yosys/techmap.v:434$13840_Y[5]_new_
.sym 96890 $abc$61060$techmap$techmap\soc.cpu.$procmux$5280.$and$/usr/local/bin/../share/yosys/techmap.v:434$14037_Y[3]_new_
.sym 96968 $false
.sym 96969 $false
.sym 96970 $abc$61060$auto$simplemap.cc:309:simplemap_lut$19832_new_
.sym 96971 $abc$61060$new_n5429_
.sym 96974 $abc$61060$new_n8220_
.sym 96975 $abc$61060$new_n5424_
.sym 96976 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[3]_new_inv_
.sym 96977 $abc$61060$auto$simplemap.cc:309:simplemap_lut$12324[1]_new_
.sym 96980 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[5]_new_inv_
.sym 96981 $abc$61060$new_n5462_
.sym 96982 $abc$61060$new_n5428_
.sym 96983 $abc$61060$techmap$techmap\soc.cpu.$procmux$5224.$and$/usr/local/bin/../share/yosys/techmap.v:434$14068_Y_new_inv_
.sym 96986 $abc$61060$new_n5419_
.sym 96987 $abc$61060$new_n5459_
.sym 96988 soc.cpu.mem_rdata_latched[12]
.sym 96989 $abc$61060$auto$opt_reduce.cc:132:opt_mux$6909_new_
.sym 96992 $false
.sym 96993 $abc$61060$new_n5464_
.sym 96994 $abc$61060$techmap\soc.cpu.$procmux$5379_Y[3]_new_inv_
.sym 96995 $abc$61060$new_n5462_
.sym 96998 $false
.sym 96999 $false
.sym 97000 soc.cpu.mem_rdata_latched[4]
.sym 97001 $abc$61060$new_n4610_
.sym 97004 $false
.sym 97005 $abc$61060$new_n8222_
.sym 97006 $abc$61060$techmap$techmap\soc.cpu.$procmux$5396.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$13844_Y_new_
.sym 97007 $abc$61060$new_n5428_
.sym 97010 $false
.sym 97011 $false
.sym 97012 $abc$61060$new_n5472_
.sym 97013 $abc$61060$new_n5475_
.sym 97014 $true
.sym 97015 clk_16mhz$2$2
.sym 97016 $false
.sym 97244 soc.memory.rdata[1]
.sym 97277 $false
.sym 97314 $auto$alumacc.cc:474:replace_alu$7246.C[1]
.sym 97316 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 97317 reset_cnt[0]
.sym 97320 $auto$alumacc.cc:474:replace_alu$7246.C[2]
.sym 97321 $false
.sym 97322 $false
.sym 97323 reset_cnt[1]
.sym 97324 $auto$alumacc.cc:474:replace_alu$7246.C[1]
.sym 97326 $auto$alumacc.cc:474:replace_alu$7246.C[3]
.sym 97327 $false
.sym 97328 $false
.sym 97329 reset_cnt[2]
.sym 97330 $auto$alumacc.cc:474:replace_alu$7246.C[2]
.sym 97332 $auto$alumacc.cc:474:replace_alu$7246.C[4]
.sym 97333 $false
.sym 97334 $false
.sym 97335 reset_cnt[3]
.sym 97336 $auto$alumacc.cc:474:replace_alu$7246.C[3]
.sym 97338 $auto$alumacc.cc:474:replace_alu$7246.C[5]
.sym 97339 $false
.sym 97340 $false
.sym 97341 reset_cnt[4]
.sym 97342 $auto$alumacc.cc:474:replace_alu$7246.C[4]
.sym 97345 $false
.sym 97346 $false
.sym 97347 reset_cnt[5]
.sym 97348 $auto$alumacc.cc:474:replace_alu$7246.C[5]
.sym 97357 $false
.sym 97358 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 97359 reset_cnt[0]
.sym 97360 $false
.sym 97361 $true
.sym 97362 clk_16mhz$2$2
.sym 97363 $false
.sym 97372 soc.memory.rdata[0]
.sym 97514 soc.cpu.mem_wdata[0]
.sym 97515 $false
.sym 97516 $false
.sym 97517 $false
.sym 97524 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45671
.sym 97525 clk_16mhz$2$2
.sym 97526 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 97531 soc.memory.rdata[3]
.sym 97601 $false
.sym 97602 soc.spimemio.config_en
.sym 97603 $abc$61060$techmap\soc.spimemio.$ternary$spimemio.v:169$60_Y_new_inv_
.sym 97604 soc.spimemio.config_do[3]
.sym 97637 soc.cpu.mem_wdata[3]
.sym 97638 $false
.sym 97639 $false
.sym 97640 $false
.sym 97647 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45671
.sym 97648 clk_16mhz$2$2
.sym 97649 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 97654 soc.memory.rdata[2]
.sym 97766 soc.cpu.mem_wdata[3]
.sym 97767 $false
.sym 97768 $false
.sym 97769 $false
.sym 97770 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44727
.sym 97771 clk_16mhz$2$2
.sym 97772 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 97777 soc.memory.rdata[5]
.sym 97847 $abc$61060$new_n4016_
.sym 97848 soc.spimemio.valid
.sym 97849 soc.memory.rdata[2]
.sym 97850 soc.ram_ready
.sym 97853 $abc$61060$new_n4016_
.sym 97854 soc.spimemio.valid
.sym 97855 soc.memory.rdata[1]
.sym 97856 soc.ram_ready
.sym 97865 $false
.sym 97866 soc.spimemio.config_en
.sym 97867 soc.spimemio.xfer.flash_csb
.sym 97868 soc.spimemio.config_csb
.sym 97877 $abc$61060$new_n4016_
.sym 97878 soc.spimemio.valid
.sym 97879 soc.memory.rdata[3]
.sym 97880 soc.ram_ready
.sym 97883 soc.cpu.mem_wdata[5]
.sym 97884 $false
.sym 97885 $false
.sym 97886 $false
.sym 97893 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45671
.sym 97894 clk_16mhz$2$2
.sym 97895 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 97900 soc.memory.rdata[4]
.sym 97982 $abc$61060$new_n4016_
.sym 97983 soc.spimemio.valid
.sym 97984 soc.memory.rdata[5]
.sym 97985 soc.ram_ready
.sym 98012 $abc$61060$new_n4322_
.sym 98013 $abc$61060$new_n4321_
.sym 98014 $abc$61060$new_n4317_
.sym 98015 $abc$61060$new_n4318_
.sym 98023 soc.memory.rdata[7]
.sym 98105 $false
.sym 98106 $false
.sym 98107 iomem_rdata[2]
.sym 98108 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 98146 soc.memory.rdata[6]
.sym 98216 $false
.sym 98217 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 98218 soc.simpleuart.send_pattern[1]
.sym 98219 $abc$61060$new_n5122_
.sym 98262 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45475
.sym 98263 clk_16mhz$2$2
.sym 98264 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 98269 soc.memory.rdata[23]
.sym 98339 $false
.sym 98340 soc.cpu.pcpi_mul.mul_waiting$2
.sym 98341 soc.cpu.reg_op2[3]
.sym 98342 soc.cpu.pcpi_mul.rs2[2]
.sym 98385 resetn$2
.sym 98386 clk_16mhz$2$2
.sym 98387 $false
.sym 98392 soc.memory.rdata[22]
.sym 98462 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 98463 $abc$61060$new_n5122_
.sym 98464 soc.cpu.mem_wdata[1]
.sym 98465 soc.simpleuart.send_pattern[3]
.sym 98468 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 98469 $abc$61060$new_n5122_
.sym 98470 soc.cpu.mem_wdata[2]
.sym 98471 soc.simpleuart.send_pattern[4]
.sym 98474 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 98475 $abc$61060$new_n5122_
.sym 98476 soc.cpu.mem_wdata[0]
.sym 98477 soc.simpleuart.send_pattern[2]
.sym 98504 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 98505 $abc$61060$new_n5122_
.sym 98506 soc.cpu.mem_wdata[3]
.sym 98507 soc.simpleuart.send_pattern[5]
.sym 98508 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45475
.sym 98509 clk_16mhz$2$2
.sym 98510 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 98515 soc.memory.rdata[17]
.sym 98621 soc.cpu.mem_wdata[2]
.sym 98622 $false
.sym 98623 $false
.sym 98624 $false
.sym 98631 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56592
.sym 98632 clk_16mhz$2$2
.sym 98633 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 98638 soc.memory.rdata[16]
.sym 98738 $false
.sym 98739 $false
.sym 98740 iomem_rdata[3]
.sym 98741 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 98750 $abc$61060$new_n5286_
.sym 98751 clock.counterO[2]
.sym 98752 gpio[2]
.sym 98753 $abc$61060$new_n5280_
.sym 98754 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730
.sym 98755 clk_16mhz$2$2
.sym 98756 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.sym 98761 soc.memory.rdata[9]
.sym 98861 $false
.sym 98862 $false
.sym 98863 soc.ram_ready
.sym 98864 soc.memory.rdata[9]
.sym 98873 soc.cpu.reg_op2[3]
.sym 98874 $false
.sym 98875 $false
.sym 98876 $false
.sym 98877 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 98878 clk_16mhz$2$2
.sym 98879 $false
.sym 98884 soc.memory.rdata[8]
.sym 98966 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 98967 iomem_rdata[15]
.sym 98968 $abc$61060$new_n4016_
.sym 98969 soc.spimemio.valid
.sym 98972 $false
.sym 98973 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 98974 soc.cpu.reg_op2[18]
.sym 98975 soc.cpu.reg_op2[2]
.sym 98990 soc.cpu.reg_op2[4]
.sym 98991 $false
.sym 98992 $false
.sym 98993 $false
.sym 98996 soc.cpu.reg_op2[6]
.sym 98997 $false
.sym 98998 $false
.sym 98999 $false
.sym 99000 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 99001 clk_16mhz$2$2
.sym 99002 $false
.sym 99007 soc.memory.rdata[15]
.sym 99077 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 99078 iomem_rdata[10]
.sym 99079 $abc$61060$new_n4016_
.sym 99080 soc.spimemio.valid
.sym 99095 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 99096 iomem_rdata[17]
.sym 99097 $abc$61060$new_n4016_
.sym 99098 soc.spimemio.valid
.sym 99101 soc.cpu.mem_rdata_q[14]
.sym 99102 $false
.sym 99103 $false
.sym 99104 $false
.sym 99113 soc.cpu.mem_rdata_q[13]
.sym 99114 $false
.sym 99115 $false
.sym 99116 $false
.sym 99123 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 99124 clk_16mhz$2$2
.sym 99125 $false
.sym 99130 soc.memory.rdata[14]
.sym 99236 soc.cpu.mem_wdata[18]
.sym 99237 $false
.sym 99238 $false
.sym 99239 $false
.sym 99246 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56992
.sym 99247 clk_16mhz$2$2
.sym 99248 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 99341 soc.cpu.timer[3]
.sym 99342 soc.cpu.instr_timer
.sym 99343 soc.cpu.irq_mask[3]
.sym 99344 soc.cpu.instr_maskirq
.sym 99347 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 99348 soc.cpu.pcpi_div.pcpi_wr
.sym 99349 soc.cpu.pcpi_div.pcpi_rd[12]
.sym 99350 soc.cpu.pcpi_mul.pcpi_rd[12]
.sym 99353 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[6]_new_
.sym 99354 $abc$61060$new_n7248_
.sym 99355 soc.cpu.instr_timer
.sym 99356 soc.cpu.timer[6]
.sym 99365 soc.cpu.cpuregs_rs1[3]
.sym 99366 $false
.sym 99367 $false
.sym 99368 $false
.sym 99369 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287
.sym 99370 clk_16mhz$2$2
.sym 99371 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 99446 soc.cpu.pcpi_insn[25]
.sym 99447 soc.cpu.pcpi_insn[6]
.sym 99448 soc.cpu.pcpi_insn[3]
.sym 99449 soc.cpu.pcpi_insn[2]
.sym 99452 soc.cpu.mem_rdata_q[2]
.sym 99453 $false
.sym 99454 $false
.sym 99455 $false
.sym 99458 soc.cpu.mem_rdata_q[25]
.sym 99459 $false
.sym 99460 $false
.sym 99461 $false
.sym 99464 soc.cpu.mem_rdata_q[5]
.sym 99465 $false
.sym 99466 $false
.sym 99467 $false
.sym 99470 soc.cpu.mem_rdata_q[4]
.sym 99471 $false
.sym 99472 $false
.sym 99473 $false
.sym 99476 soc.cpu.mem_rdata_q[6]
.sym 99477 $false
.sym 99478 $false
.sym 99479 $false
.sym 99488 soc.cpu.mem_rdata_q[3]
.sym 99489 $false
.sym 99490 $false
.sym 99491 $false
.sym 99492 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 99493 clk_16mhz$2$2
.sym 99494 $false
.sym 99575 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 99576 soc.cpu.pcpi_div.pcpi_wr
.sym 99577 soc.cpu.pcpi_div.pcpi_rd[13]
.sym 99578 soc.cpu.pcpi_mul.pcpi_rd[13]
.sym 99581 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 99582 soc.cpu.pcpi_div.pcpi_wr
.sym 99583 soc.cpu.pcpi_div.pcpi_rd[20]
.sym 99584 soc.cpu.pcpi_mul.pcpi_rd[20]
.sym 99587 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 99588 soc.cpu.pcpi_div.pcpi_wr
.sym 99589 soc.cpu.pcpi_div.pcpi_rd[2]
.sym 99590 soc.cpu.pcpi_mul.pcpi_rd[2]
.sym 99593 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27053[0]_new_inv_
.sym 99594 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[24]_new_
.sym 99595 soc.cpu.cpuregs_rs1[24]
.sym 99596 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 99599 soc.cpu.mem_rdata_q[0]
.sym 99600 $false
.sym 99601 $false
.sym 99602 $false
.sym 99605 soc.cpu.mem_rdata_q[26]
.sym 99606 $false
.sym 99607 $false
.sym 99608 $false
.sym 99611 soc.cpu.mem_rdata_q[28]
.sym 99612 $false
.sym 99613 $false
.sym 99614 $false
.sym 99615 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 99616 clk_16mhz$2$2
.sym 99617 $false
.sym 99692 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18588[0]_new_inv_
.sym 99693 soc.cpu.mem_rdata_q[5]
.sym 99694 soc.cpu.mem_rdata_q[4]
.sym 99695 soc.cpu.mem_rdata_q[6]
.sym 99698 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 99699 soc.cpu.pcpi_div.pcpi_wr
.sym 99700 soc.cpu.pcpi_div.pcpi_rd[27]
.sym 99701 soc.cpu.pcpi_mul.pcpi_rd[27]
.sym 99710 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[21]_new_
.sym 99711 $abc$61060$new_n7417_
.sym 99712 soc.cpu.instr_timer
.sym 99713 soc.cpu.timer[21]
.sym 99716 soc.cpu.mem_rdata_q[1]
.sym 99717 soc.cpu.mem_rdata_q[3]
.sym 99718 soc.cpu.mem_rdata_q[0]
.sym 99719 soc.cpu.mem_rdata_q[2]
.sym 99722 $false
.sym 99723 $false
.sym 99724 iomem_rdata[7]
.sym 99725 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 99728 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 99729 soc.cpu.pcpi_div.pcpi_wr
.sym 99730 soc.cpu.pcpi_div.pcpi_rd[0]
.sym 99731 soc.cpu.pcpi_mul.pcpi_rd[0]
.sym 99734 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5515_Y
.sym 99735 $false
.sym 99736 $false
.sym 99737 $false
.sym 99738 $true
.sym 99739 clk_16mhz$2$2
.sym 99740 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 99741 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[15]
.sym 99742 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[14]
.sym 99743 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[13]
.sym 99744 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[12]
.sym 99745 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[11]
.sym 99746 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[10]
.sym 99747 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[9]
.sym 99748 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[8]
.sym 99815 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27018[0]_new_inv_
.sym 99816 $abc$61060$new_n7497_
.sym 99817 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[29]_new_inv_
.sym 99818 $abc$61060$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_
.sym 99821 $false
.sym 99822 soc.cpu.pcpi_div.outsign
.sym 99823 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[11]
.sym 99824 soc.cpu.pcpi_div.quotient[11]
.sym 99827 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 99828 soc.cpu.pcpi_div.pcpi_wr
.sym 99829 soc.cpu.pcpi_div.pcpi_rd[25]
.sym 99830 soc.cpu.pcpi_mul.pcpi_rd[25]
.sym 99833 soc.cpu.pcpi_div.instr_divu
.sym 99834 soc.cpu.pcpi_div.instr_div
.sym 99835 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[8]_new_inv_
.sym 99836 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[8]_new_inv_
.sym 99839 soc.cpu.pcpi_div.instr_divu
.sym 99840 soc.cpu.pcpi_div.instr_div
.sym 99841 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[12]_new_inv_
.sym 99842 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[12]_new_inv_
.sym 99851 soc.cpu.pcpi_div.instr_divu
.sym 99852 soc.cpu.pcpi_div.instr_div
.sym 99853 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[13]_new_inv_
.sym 99854 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[13]_new_inv_
.sym 99857 soc.cpu.pcpi_div.instr_divu
.sym 99858 soc.cpu.pcpi_div.instr_div
.sym 99859 soc.cpu.pcpi_div.quotient[0]
.sym 99860 soc.cpu.pcpi_div.dividend[0]
.sym 99861 $true
.sym 99862 clk_16mhz$2$2
.sym 99863 $false
.sym 99864 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[7]
.sym 99865 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[6]
.sym 99866 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[5]
.sym 99867 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[4]
.sym 99868 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[3]
.sym 99869 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[2]
.sym 99870 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[1]
.sym 99871 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[0]
.sym 99938 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 99939 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 99940 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[11]
.sym 99941 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[11]
.sym 99944 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 99945 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 99946 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[9]
.sym 99947 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[9]
.sym 99950 $false
.sym 99951 soc.cpu.pcpi_div.outsign
.sym 99952 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[16]
.sym 99953 soc.cpu.pcpi_div.quotient[16]
.sym 99956 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 99957 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 99958 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[1]
.sym 99959 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[1]
.sym 99962 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 99963 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 99964 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[3]
.sym 99965 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[3]
.sym 99968 soc.cpu.pcpi_div.instr_divu
.sym 99969 soc.cpu.pcpi_div.instr_div
.sym 99970 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[16]_new_inv_
.sym 99971 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[16]_new_inv_
.sym 99974 soc.cpu.pcpi_div.instr_divu
.sym 99975 soc.cpu.pcpi_div.instr_div
.sym 99976 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[22]_new_inv_
.sym 99977 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[22]_new_inv_
.sym 99980 soc.cpu.cpuregs.wdata[11]
.sym 99981 $false
.sym 99982 $false
.sym 99983 $false
.sym 99984 $true
.sym 99985 clk_16mhz$2$2
.sym 99986 $false
.sym 99987 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[15]
.sym 99988 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[14]
.sym 99989 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[13]
.sym 99990 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[12]
.sym 99991 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[11]
.sym 99992 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[10]
.sym 99993 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[9]
.sym 99994 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[8]
.sym 100067 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 100068 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 100069 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[5]
.sym 100070 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[5]
.sym 100073 $abc$61060$auto$memory_bram.cc:945:replace_cell$8015[15]
.sym 100074 $abc$61060$techmap\soc.cpu.$reduce_bool$picorv32.v:1362$2429_Y_new_inv_
.sym 100075 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[7]
.sym 100076 $abc$61060$auto$memory_bram.cc:926:replace_cell$8010[7]
.sym 100079 $abc$61060$new_n6980_
.sym 100080 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 100081 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[3]
.sym 100082 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[3]
.sym 100085 soc.cpu.cpuregs.wdata[1]
.sym 100086 $false
.sym 100087 $false
.sym 100088 $false
.sym 100091 soc.cpu.cpuregs.wdata[7]
.sym 100092 $false
.sym 100093 $false
.sym 100094 $false
.sym 100097 soc.cpu.pcpi_div.instr_divu
.sym 100098 soc.cpu.pcpi_div.instr_div
.sym 100099 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[27]_new_inv_
.sym 100100 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[27]_new_inv_
.sym 100103 soc.cpu.cpuregs.wdata[3]
.sym 100104 $false
.sym 100105 $false
.sym 100106 $false
.sym 100107 $true
.sym 100108 clk_16mhz$2$2
.sym 100109 $false
.sym 100110 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[7]
.sym 100111 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[6]
.sym 100112 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[5]
.sym 100113 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[4]
.sym 100114 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[3]
.sym 100115 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[2]
.sym 100116 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[1]
.sym 100117 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[0]
.sym 100184 $abc$61060$new_n6980_
.sym 100185 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 100186 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[1]
.sym 100187 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[1]
.sym 100190 $abc$61060$new_n6980_
.sym 100191 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 100192 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[7]
.sym 100193 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[7]
.sym 100196 $abc$61060$new_n6980_
.sym 100197 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 100198 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[5]
.sym 100199 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[5]
.sym 100202 $false
.sym 100203 soc.cpu.pcpi_div.outsign
.sym 100204 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[3]
.sym 100205 soc.cpu.pcpi_div.quotient[3]
.sym 100208 $abc$61060$new_n6980_
.sym 100209 $abc$61060$auto$memory_bram.cc:945:replace_cell$7976[15]
.sym 100210 $abc$61060$auto$memory_bram.cc:838:replace_cell$7968[11]
.sym 100211 $abc$61060$auto$memory_bram.cc:926:replace_cell$7971[11]
.sym 100214 soc.cpu.cpuregs.wdata[5]
.sym 100215 $false
.sym 100216 $false
.sym 100217 $false
.sym 100220 soc.cpu.pcpi_div.instr_divu
.sym 100221 soc.cpu.pcpi_div.instr_div
.sym 100222 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[21]_new_inv_
.sym 100223 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[21]_new_inv_
.sym 100226 soc.cpu.pcpi_div.instr_divu
.sym 100227 soc.cpu.pcpi_div.instr_div
.sym 100228 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[25]_new_inv_
.sym 100229 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[25]_new_inv_
.sym 100230 $true
.sym 100231 clk_16mhz$2$2
.sym 100232 $false
.sym 100307 $abc$61060$new_n5286_
.sym 100308 clock.counterO[21]
.sym 100309 gpio[21]
.sym 100310 $abc$61060$new_n5280_
.sym 100319 $abc$61060$new_n5286_
.sym 100320 clock.counterO[29]
.sym 100321 gpio[29]
.sym 100322 $abc$61060$new_n5280_
.sym 100353 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730
.sym 100354 clk_16mhz$2$2
.sym 100355 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.sym 100430 soc.cpu.mem_rdata_q[27]
.sym 100431 soc.cpu.mem_rdata_q[25]
.sym 100432 soc.cpu.mem_rdata_q[24]
.sym 100433 soc.cpu.mem_rdata_q[26]
.sym 100436 $false
.sym 100437 $false
.sym 100438 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18758[3]_new_inv_
.sym 100439 $abc$61060$new_n5337_
.sym 100448 $false
.sym 100449 $false
.sym 100450 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18707[3]_new_inv_
.sym 100451 $abc$61060$new_n5337_
.sym 100454 soc.cpu.mem_rdata_q[27]
.sym 100455 soc.cpu.mem_rdata_q[25]
.sym 100456 soc.cpu.mem_rdata_q[24]
.sym 100457 soc.cpu.mem_rdata_q[26]
.sym 100460 $abc$61060$new_n5286_
.sym 100461 clock.counterO[14]
.sym 100462 gpio[14]
.sym 100463 $abc$61060$new_n5280_
.sym 100472 $abc$61060$new_n5286_
.sym 100473 clock.counterO[23]
.sym 100474 gpio[23]
.sym 100475 $abc$61060$new_n5280_
.sym 100476 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730
.sym 100477 clk_16mhz$2$2
.sym 100478 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.sym 100553 soc.cpu.mem_wdata[14]
.sym 100554 $false
.sym 100555 $false
.sym 100556 $false
.sym 100565 soc.cpu.mem_wdata[12]
.sym 100566 $false
.sym 100567 $false
.sym 100568 $false
.sym 100599 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56792
.sym 100600 clk_16mhz$2$2
.sym 100601 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 100799 $false
.sym 100800 $false
.sym 100801 soc.cpu.pcpi_div.pcpi_wait
.sym 100802 soc.cpu.pcpi_div.pcpi_wait_q
.sym 100829 $false
.sym 100830 $false
.sym 100831 soc.cpu.pcpi_div.pcpi_wait
.sym 100832 resetn$2
.sym 100845 $true
.sym 100846 clk_16mhz$2$2
.sym 100847 $false
.sym 100928 $false
.sym 100929 resetn$2
.sym 100930 soc.cpu.pcpi_div.start$2
.sym 100931 $abc$61060$new_n5204_
.sym 100934 soc.cpu.pcpi_div.start$2
.sym 100935 $false
.sym 100936 $false
.sym 100937 $false
.sym 100968 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$47724
.sym 100969 clk_16mhz$2$2
.sym 100970 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 101397 flash_io0_do
.sym 101401 $undef
.sym 101402 $undef
.sym 101403 $undef
.sym 101404 $undef
.sym 101405 $undef
.sym 101406 $undef
.sym 101407 $undef
.sym 101408 $undef
.sym 101409 soc.cpu.mem_addr[2]
.sym 101410 soc.cpu.mem_addr[3]
.sym 101411 soc.cpu.mem_addr[12]
.sym 101412 soc.cpu.mem_addr[4]
.sym 101413 soc.cpu.mem_addr[5]
.sym 101414 soc.cpu.mem_addr[6]
.sym 101415 soc.cpu.mem_addr[7]
.sym 101416 soc.cpu.mem_addr[8]
.sym 101417 soc.cpu.mem_addr[9]
.sym 101418 soc.cpu.mem_addr[10]
.sym 101419 soc.cpu.mem_addr[11]
.sym 101420 clk_16mhz$2$2
.sym 101421 $true
.sym 101422 $true$2
.sym 101423 $undef
.sym 101424 soc.cpu.mem_wdata[1]
.sym 101425 $undef
.sym 101426 $undef
.sym 101427 $undef
.sym 101428 $undef
.sym 101429 $undef
.sym 101430 $undef
.sym 101539 $undef
.sym 101540 $undef
.sym 101541 $undef
.sym 101542 $undef
.sym 101543 $undef
.sym 101544 $undef
.sym 101545 $undef
.sym 101546 $undef
.sym 101547 soc.cpu.mem_addr[2]
.sym 101548 soc.cpu.mem_addr[3]
.sym 101549 soc.cpu.mem_addr[12]
.sym 101550 soc.cpu.mem_addr[4]
.sym 101551 soc.cpu.mem_addr[5]
.sym 101552 soc.cpu.mem_addr[6]
.sym 101553 soc.cpu.mem_addr[7]
.sym 101554 soc.cpu.mem_addr[8]
.sym 101555 soc.cpu.mem_addr[9]
.sym 101556 soc.cpu.mem_addr[10]
.sym 101557 soc.cpu.mem_addr[11]
.sym 101558 clk_16mhz$2$2
.sym 101559 soc.memory.wen[0]
.sym 101560 $undef
.sym 101561 $undef
.sym 101562 $undef
.sym 101563 soc.cpu.mem_wdata[0]
.sym 101564 $undef
.sym 101565 $undef
.sym 101566 $undef
.sym 101567 $undef
.sym 101568 $true$2
.sym 101641 $undef
.sym 101642 $undef
.sym 101643 $undef
.sym 101644 $undef
.sym 101645 $undef
.sym 101646 $undef
.sym 101647 $undef
.sym 101648 $undef
.sym 101649 soc.cpu.mem_addr[2]
.sym 101650 soc.cpu.mem_addr[3]
.sym 101651 soc.cpu.mem_addr[12]
.sym 101652 soc.cpu.mem_addr[4]
.sym 101653 soc.cpu.mem_addr[5]
.sym 101654 soc.cpu.mem_addr[6]
.sym 101655 soc.cpu.mem_addr[7]
.sym 101656 soc.cpu.mem_addr[8]
.sym 101657 soc.cpu.mem_addr[9]
.sym 101658 soc.cpu.mem_addr[10]
.sym 101659 soc.cpu.mem_addr[11]
.sym 101660 clk_16mhz$2$2
.sym 101661 $true
.sym 101662 $true$2
.sym 101663 $undef
.sym 101664 soc.cpu.mem_wdata[3]
.sym 101665 $undef
.sym 101666 $undef
.sym 101667 $undef
.sym 101668 $undef
.sym 101669 $undef
.sym 101670 $undef
.sym 101735 $abc$61060$new_n4092_
.sym 101740 $abc$61060$new_n4321_
.sym 101741 soc.cpu.pcpi_timeout
.sym 101743 $undef
.sym 101744 $undef
.sym 101745 $undef
.sym 101746 $undef
.sym 101747 $undef
.sym 101748 $undef
.sym 101749 $undef
.sym 101750 $undef
.sym 101751 soc.cpu.mem_addr[2]
.sym 101752 soc.cpu.mem_addr[3]
.sym 101753 soc.cpu.mem_addr[12]
.sym 101754 soc.cpu.mem_addr[4]
.sym 101755 soc.cpu.mem_addr[5]
.sym 101756 soc.cpu.mem_addr[6]
.sym 101757 soc.cpu.mem_addr[7]
.sym 101758 soc.cpu.mem_addr[8]
.sym 101759 soc.cpu.mem_addr[9]
.sym 101760 soc.cpu.mem_addr[10]
.sym 101761 soc.cpu.mem_addr[11]
.sym 101762 clk_16mhz$2$2
.sym 101763 soc.memory.wen[0]
.sym 101764 $undef
.sym 101765 $undef
.sym 101766 $undef
.sym 101767 soc.cpu.mem_wdata[2]
.sym 101768 $undef
.sym 101769 $undef
.sym 101770 $undef
.sym 101771 $undef
.sym 101772 $true$2
.sym 101841 soc.spimemio.rdata[12]
.sym 101845 $undef
.sym 101846 $undef
.sym 101847 $undef
.sym 101848 $undef
.sym 101849 $undef
.sym 101850 $undef
.sym 101851 $undef
.sym 101852 $undef
.sym 101853 soc.cpu.mem_addr[2]
.sym 101854 soc.cpu.mem_addr[3]
.sym 101855 soc.cpu.mem_addr[12]
.sym 101856 soc.cpu.mem_addr[4]
.sym 101857 soc.cpu.mem_addr[5]
.sym 101858 soc.cpu.mem_addr[6]
.sym 101859 soc.cpu.mem_addr[7]
.sym 101860 soc.cpu.mem_addr[8]
.sym 101861 soc.cpu.mem_addr[9]
.sym 101862 soc.cpu.mem_addr[10]
.sym 101863 soc.cpu.mem_addr[11]
.sym 101864 clk_16mhz$2$2
.sym 101865 $true
.sym 101866 $true$2
.sym 101867 $undef
.sym 101868 soc.cpu.mem_wdata[5]
.sym 101869 $undef
.sym 101870 $undef
.sym 101871 $undef
.sym 101872 $undef
.sym 101873 $undef
.sym 101874 $undef
.sym 101942 soc.simpleuart.cfg_divider[6]
.sym 101947 $undef
.sym 101948 $undef
.sym 101949 $undef
.sym 101950 $undef
.sym 101951 $undef
.sym 101952 $undef
.sym 101953 $undef
.sym 101954 $undef
.sym 101955 soc.cpu.mem_addr[2]
.sym 101956 soc.cpu.mem_addr[3]
.sym 101957 soc.cpu.mem_addr[12]
.sym 101958 soc.cpu.mem_addr[4]
.sym 101959 soc.cpu.mem_addr[5]
.sym 101960 soc.cpu.mem_addr[6]
.sym 101961 soc.cpu.mem_addr[7]
.sym 101962 soc.cpu.mem_addr[8]
.sym 101963 soc.cpu.mem_addr[9]
.sym 101964 soc.cpu.mem_addr[10]
.sym 101965 soc.cpu.mem_addr[11]
.sym 101966 clk_16mhz$2$2
.sym 101967 soc.memory.wen[0]
.sym 101968 $undef
.sym 101969 $undef
.sym 101970 $undef
.sym 101971 soc.cpu.mem_wdata[4]
.sym 101972 $undef
.sym 101973 $undef
.sym 101974 $undef
.sym 101975 $undef
.sym 101976 $true$2
.sym 102042 $abc$61060$new_n4340_
.sym 102044 $abc$61060$new_n8181_
.sym 102048 soc.cpu.pcpi_mul.rs2[0]
.sym 102049 $undef
.sym 102050 $undef
.sym 102051 $undef
.sym 102052 $undef
.sym 102053 $undef
.sym 102054 $undef
.sym 102055 $undef
.sym 102056 $undef
.sym 102057 soc.cpu.mem_addr[2]
.sym 102058 soc.cpu.mem_addr[3]
.sym 102059 soc.cpu.mem_addr[12]
.sym 102060 soc.cpu.mem_addr[4]
.sym 102061 soc.cpu.mem_addr[5]
.sym 102062 soc.cpu.mem_addr[6]
.sym 102063 soc.cpu.mem_addr[7]
.sym 102064 soc.cpu.mem_addr[8]
.sym 102065 soc.cpu.mem_addr[9]
.sym 102066 soc.cpu.mem_addr[10]
.sym 102067 soc.cpu.mem_addr[11]
.sym 102068 clk_16mhz$2$2
.sym 102069 $true
.sym 102070 $true$2
.sym 102071 $undef
.sym 102072 soc.cpu.mem_wdata[7]
.sym 102073 $undef
.sym 102074 $undef
.sym 102075 $undef
.sym 102076 $undef
.sym 102077 $undef
.sym 102078 $undef
.sym 102143 soc.cpu.pcpi_mul.rs2[1]
.sym 102144 soc.cpu.pcpi_mul.rs2[2]
.sym 102145 soc.cpu.pcpi_mul.rs1[5]
.sym 102146 soc.cpu.pcpi_mul.rs1[4]
.sym 102147 soc.cpu.pcpi_mul.rs1[0]
.sym 102148 soc.cpu.pcpi_mul.rs1[3]
.sym 102149 soc.cpu.pcpi_mul.rs1[2]
.sym 102150 soc.cpu.pcpi_mul.rs1[1]
.sym 102151 $undef
.sym 102152 $undef
.sym 102153 $undef
.sym 102154 $undef
.sym 102155 $undef
.sym 102156 $undef
.sym 102157 $undef
.sym 102158 $undef
.sym 102159 soc.cpu.mem_addr[2]
.sym 102160 soc.cpu.mem_addr[3]
.sym 102161 soc.cpu.mem_addr[12]
.sym 102162 soc.cpu.mem_addr[4]
.sym 102163 soc.cpu.mem_addr[5]
.sym 102164 soc.cpu.mem_addr[6]
.sym 102165 soc.cpu.mem_addr[7]
.sym 102166 soc.cpu.mem_addr[8]
.sym 102167 soc.cpu.mem_addr[9]
.sym 102168 soc.cpu.mem_addr[10]
.sym 102169 soc.cpu.mem_addr[11]
.sym 102170 clk_16mhz$2$2
.sym 102171 soc.memory.wen[0]
.sym 102172 $undef
.sym 102173 $undef
.sym 102174 $undef
.sym 102175 soc.cpu.mem_wdata[6]
.sym 102176 $undef
.sym 102177 $undef
.sym 102178 $undef
.sym 102179 $undef
.sym 102180 $true$2
.sym 102245 soc.cpu.pcpi_mul.rs1[6]
.sym 102246 soc.cpu.pcpi_mul.rs1[8]
.sym 102247 soc.cpu.pcpi_mul.rs1[7]
.sym 102248 soc.cpu.pcpi_mul.rs1[11]
.sym 102249 soc.cpu.pcpi_mul.rs1[30]
.sym 102250 soc.cpu.pcpi_mul.rs1[10]
.sym 102251 soc.cpu.pcpi_mul.rs1[16]
.sym 102252 soc.cpu.pcpi_mul.rs1[9]
.sym 102253 $undef
.sym 102254 $undef
.sym 102255 $undef
.sym 102256 $undef
.sym 102257 $undef
.sym 102258 $undef
.sym 102259 $undef
.sym 102260 $undef
.sym 102261 soc.cpu.mem_addr[2]
.sym 102262 soc.cpu.mem_addr[3]
.sym 102263 soc.cpu.mem_addr[12]
.sym 102264 soc.cpu.mem_addr[4]
.sym 102265 soc.cpu.mem_addr[5]
.sym 102266 soc.cpu.mem_addr[6]
.sym 102267 soc.cpu.mem_addr[7]
.sym 102268 soc.cpu.mem_addr[8]
.sym 102269 soc.cpu.mem_addr[9]
.sym 102270 soc.cpu.mem_addr[10]
.sym 102271 soc.cpu.mem_addr[11]
.sym 102272 clk_16mhz$2$2
.sym 102273 $true
.sym 102274 $true$2
.sym 102275 $undef
.sym 102276 soc.cpu.mem_wdata[23]
.sym 102277 $undef
.sym 102278 $undef
.sym 102279 $undef
.sym 102280 $undef
.sym 102281 $undef
.sym 102282 $undef
.sym 102347 soc.cpu.pcpi_mul.rs1[23]
.sym 102348 soc.cpu.pcpi_mul.rs1[17]
.sym 102349 soc.cpu.pcpi_mul.rs1[20]
.sym 102350 soc.cpu.pcpi_mul.rs1[24]
.sym 102351 soc.cpu.pcpi_mul.rs1[22]
.sym 102352 soc.cpu.pcpi_mul.rs1[18]
.sym 102353 soc.cpu.pcpi_mul.rs1[19]
.sym 102354 soc.cpu.pcpi_mul.rs1[21]
.sym 102355 $undef
.sym 102356 $undef
.sym 102357 $undef
.sym 102358 $undef
.sym 102359 $undef
.sym 102360 $undef
.sym 102361 $undef
.sym 102362 $undef
.sym 102363 soc.cpu.mem_addr[2]
.sym 102364 soc.cpu.mem_addr[3]
.sym 102365 soc.cpu.mem_addr[12]
.sym 102366 soc.cpu.mem_addr[4]
.sym 102367 soc.cpu.mem_addr[5]
.sym 102368 soc.cpu.mem_addr[6]
.sym 102369 soc.cpu.mem_addr[7]
.sym 102370 soc.cpu.mem_addr[8]
.sym 102371 soc.cpu.mem_addr[9]
.sym 102372 soc.cpu.mem_addr[10]
.sym 102373 soc.cpu.mem_addr[11]
.sym 102374 clk_16mhz$2$2
.sym 102375 soc.memory.wen[2]
.sym 102376 $undef
.sym 102377 $undef
.sym 102378 $undef
.sym 102379 soc.cpu.mem_wdata[22]
.sym 102380 $undef
.sym 102381 $undef
.sym 102382 $undef
.sym 102383 $undef
.sym 102384 $true$2
.sym 102449 $abc$61060$new_n4062_
.sym 102450 soc.cpu.pcpi_mul.rs1[29]
.sym 102451 soc.cpu.pcpi_mul.rs1[26]
.sym 102452 soc.cpu.pcpi_mul.rs1[25]
.sym 102453 soc.cpu.pcpi_mul.rs1[27]
.sym 102454 soc.cpu.pcpi_mul.rs1[28]
.sym 102455 soc.cpu.pcpi_mul.rs2[10]
.sym 102456 soc.cpu.pcpi_mul.rs2[9]
.sym 102457 $undef
.sym 102458 $undef
.sym 102459 $undef
.sym 102460 $undef
.sym 102461 $undef
.sym 102462 $undef
.sym 102463 $undef
.sym 102464 $undef
.sym 102465 soc.cpu.mem_addr[2]
.sym 102466 soc.cpu.mem_addr[3]
.sym 102467 soc.cpu.mem_addr[12]
.sym 102468 soc.cpu.mem_addr[4]
.sym 102469 soc.cpu.mem_addr[5]
.sym 102470 soc.cpu.mem_addr[6]
.sym 102471 soc.cpu.mem_addr[7]
.sym 102472 soc.cpu.mem_addr[8]
.sym 102473 soc.cpu.mem_addr[9]
.sym 102474 soc.cpu.mem_addr[10]
.sym 102475 soc.cpu.mem_addr[11]
.sym 102476 clk_16mhz$2$2
.sym 102477 $true
.sym 102478 $true$2
.sym 102479 $undef
.sym 102480 soc.cpu.mem_wdata[17]
.sym 102481 $undef
.sym 102482 $undef
.sym 102483 $undef
.sym 102484 $undef
.sym 102485 $undef
.sym 102486 $undef
.sym 102553 $abc$61060$new_n8144_
.sym 102555 $abc$61060$new_n4418_
.sym 102556 gpio[5]
.sym 102557 gpio[3]
.sym 102558 gpio[0]
.sym 102559 $undef
.sym 102560 $undef
.sym 102561 $undef
.sym 102562 $undef
.sym 102563 $undef
.sym 102564 $undef
.sym 102565 $undef
.sym 102566 $undef
.sym 102567 soc.cpu.mem_addr[2]
.sym 102568 soc.cpu.mem_addr[3]
.sym 102569 soc.cpu.mem_addr[12]
.sym 102570 soc.cpu.mem_addr[4]
.sym 102571 soc.cpu.mem_addr[5]
.sym 102572 soc.cpu.mem_addr[6]
.sym 102573 soc.cpu.mem_addr[7]
.sym 102574 soc.cpu.mem_addr[8]
.sym 102575 soc.cpu.mem_addr[9]
.sym 102576 soc.cpu.mem_addr[10]
.sym 102577 soc.cpu.mem_addr[11]
.sym 102578 clk_16mhz$2$2
.sym 102579 soc.memory.wen[2]
.sym 102580 $undef
.sym 102581 $undef
.sym 102582 $undef
.sym 102583 soc.cpu.mem_wdata[16]
.sym 102584 $undef
.sym 102585 $undef
.sym 102586 $undef
.sym 102587 $undef
.sym 102588 $true$2
.sym 102655 $abc$61060$new_n8134_
.sym 102656 gpio[25]
.sym 102657 gpio[27]
.sym 102659 gpio[26]
.sym 102660 gpio[31]
.sym 102661 $undef
.sym 102662 $undef
.sym 102663 $undef
.sym 102664 $undef
.sym 102665 $undef
.sym 102666 $undef
.sym 102667 $undef
.sym 102668 $undef
.sym 102669 soc.cpu.mem_addr[2]
.sym 102670 soc.cpu.mem_addr[3]
.sym 102671 soc.cpu.mem_addr[12]
.sym 102672 soc.cpu.mem_addr[4]
.sym 102673 soc.cpu.mem_addr[5]
.sym 102674 soc.cpu.mem_addr[6]
.sym 102675 soc.cpu.mem_addr[7]
.sym 102676 soc.cpu.mem_addr[8]
.sym 102677 soc.cpu.mem_addr[9]
.sym 102678 soc.cpu.mem_addr[10]
.sym 102679 soc.cpu.mem_addr[11]
.sym 102680 clk_16mhz$2$2
.sym 102681 $true
.sym 102682 $true$2
.sym 102683 $undef
.sym 102684 soc.cpu.mem_wdata[9]
.sym 102685 $undef
.sym 102686 $undef
.sym 102687 $undef
.sym 102688 $undef
.sym 102689 $undef
.sym 102690 $undef
.sym 102755 $abc$61060$new_n8152_
.sym 102756 $abc$61060$new_n8117_
.sym 102758 $abc$61060$new_n8154_
.sym 102759 gpio[13]
.sym 102761 gpio[9]
.sym 102762 gpio[8]
.sym 102763 $undef
.sym 102764 $undef
.sym 102765 $undef
.sym 102766 $undef
.sym 102767 $undef
.sym 102768 $undef
.sym 102769 $undef
.sym 102770 $undef
.sym 102771 soc.cpu.mem_addr[2]
.sym 102772 soc.cpu.mem_addr[3]
.sym 102773 soc.cpu.mem_addr[12]
.sym 102774 soc.cpu.mem_addr[4]
.sym 102775 soc.cpu.mem_addr[5]
.sym 102776 soc.cpu.mem_addr[6]
.sym 102777 soc.cpu.mem_addr[7]
.sym 102778 soc.cpu.mem_addr[8]
.sym 102779 soc.cpu.mem_addr[9]
.sym 102780 soc.cpu.mem_addr[10]
.sym 102781 soc.cpu.mem_addr[11]
.sym 102782 clk_16mhz$2$2
.sym 102783 soc.memory.wen[1]
.sym 102784 $undef
.sym 102785 $undef
.sym 102786 $undef
.sym 102787 soc.cpu.mem_wdata[8]
.sym 102788 $undef
.sym 102789 $undef
.sym 102790 $undef
.sym 102791 $undef
.sym 102792 $true$2
.sym 102857 iomem_rdata[25]
.sym 102858 iomem_rdata[18]
.sym 102860 iomem_rdata[31]
.sym 102861 iomem_rdata[26]
.sym 102862 iomem_rdata[9]
.sym 102863 iomem_rdata[3]
.sym 102864 iomem_rdata[8]
.sym 102865 $undef
.sym 102866 $undef
.sym 102867 $undef
.sym 102868 $undef
.sym 102869 $undef
.sym 102870 $undef
.sym 102871 $undef
.sym 102872 $undef
.sym 102873 soc.cpu.mem_addr[2]
.sym 102874 soc.cpu.mem_addr[3]
.sym 102875 soc.cpu.mem_addr[12]
.sym 102876 soc.cpu.mem_addr[4]
.sym 102877 soc.cpu.mem_addr[5]
.sym 102878 soc.cpu.mem_addr[6]
.sym 102879 soc.cpu.mem_addr[7]
.sym 102880 soc.cpu.mem_addr[8]
.sym 102881 soc.cpu.mem_addr[9]
.sym 102882 soc.cpu.mem_addr[10]
.sym 102883 soc.cpu.mem_addr[11]
.sym 102884 clk_16mhz$2$2
.sym 102885 $true
.sym 102886 $true$2
.sym 102887 $undef
.sym 102888 soc.cpu.mem_wdata[15]
.sym 102889 $undef
.sym 102890 $undef
.sym 102891 $undef
.sym 102892 $undef
.sym 102893 $undef
.sym 102894 $undef
.sym 102959 $abc$61060$new_n7219_
.sym 102960 $abc$61060$new_n7233_
.sym 102961 $abc$61060$new_n7286_
.sym 102962 $abc$61060$new_n5789_
.sym 102963 $abc$61060$new_n7287_
.sym 102964 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[31]_new_
.sym 102965 $abc$61060$new_n7367_
.sym 102966 soc.simpleuart.send_pattern[5]
.sym 102967 $undef
.sym 102968 $undef
.sym 102969 $undef
.sym 102970 $undef
.sym 102971 $undef
.sym 102972 $undef
.sym 102973 $undef
.sym 102974 $undef
.sym 102975 soc.cpu.mem_addr[2]
.sym 102976 soc.cpu.mem_addr[3]
.sym 102977 soc.cpu.mem_addr[12]
.sym 102978 soc.cpu.mem_addr[4]
.sym 102979 soc.cpu.mem_addr[5]
.sym 102980 soc.cpu.mem_addr[6]
.sym 102981 soc.cpu.mem_addr[7]
.sym 102982 soc.cpu.mem_addr[8]
.sym 102983 soc.cpu.mem_addr[9]
.sym 102984 soc.cpu.mem_addr[10]
.sym 102985 soc.cpu.mem_addr[11]
.sym 102986 clk_16mhz$2$2
.sym 102987 soc.memory.wen[1]
.sym 102988 $undef
.sym 102989 $undef
.sym 102990 $undef
.sym 102991 soc.cpu.mem_wdata[14]
.sym 102992 $undef
.sym 102993 $undef
.sym 102994 $undef
.sym 102995 $undef
.sym 102996 $true$2
.sym 103061 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[9]_new_
.sym 103062 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[3]_new_
.sym 103063 $abc$61060$new_n4103_
.sym 103064 $abc$61060$new_n7206_
.sym 103065 $abc$61060$new_n7207_
.sym 103066 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[1]_new_
.sym 103067 $abc$61060$new_n7180_
.sym 103068 soc.cpu.pcpi_insn[1]
.sym 103163 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27053[0]_new_inv_
.sym 103164 $abc$61060$new_n7426_
.sym 103165 $abc$61060$new_n7438_
.sym 103166 $abc$61060$new_n7265_
.sym 103167 $abc$61060$new_n7436_
.sym 103168 $abc$61060$new_n7275_
.sym 103169 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[7]_new_
.sym 103170 soc.cpu.irq_mask[23]
.sym 103265 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[30]_new_
.sym 103266 $abc$61060$techmap$techmap\soc.cpu.$procmux$3351.$and$/usr/local/bin/../share/yosys/techmap.v:434$15967_Y[19]_new_
.sym 103267 $abc$61060$new_n7506_
.sym 103268 $abc$61060$new_n7508_
.sym 103269 iomem_rdata[13]
.sym 103270 iomem_rdata[28]
.sym 103271 iomem_rdata[24]
.sym 103272 iomem_rdata[19]
.sym 103367 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 103368 $abc$61060$new_n7497_
.sym 103369 $abc$61060$new_n7467_
.sym 103370 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$14696_Y[5]_new_inv_
.sym 103372 iomem_rdata[6]
.sym 103373 iomem_rdata[4]
.sym 103374 iomem_rdata[1]
.sym 103469 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[22]_new_inv_
.sym 103470 $abc$61060$new_n7435_
.sym 103471 gpio[4]
.sym 103474 gpio[7]
.sym 103475 gpio[6]
.sym 103476 gpio[1]
.sym 103477 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103478 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103479 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103480 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103481 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103482 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103483 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103484 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103485 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[0]
.sym 103486 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[1]
.sym 103487 $false
.sym 103488 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[2]
.sym 103489 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[3]
.sym 103490 $abc$61060$techmap8153\soc.cpu.cpuregs.regs.1.0.1.A1ADDR_11[4]
.sym 103491 $false
.sym 103492 $false
.sym 103493 $false
.sym 103494 $false
.sym 103495 $false
.sym 103496 clk_16mhz$2$2
.sym 103497 $true
.sym 103498 $true$2
.sym 103499 soc.cpu.cpuregs.wdata[10]
.sym 103500 soc.cpu.cpuregs.wdata[11]
.sym 103501 soc.cpu.cpuregs.wdata[12]
.sym 103502 soc.cpu.cpuregs.wdata[13]
.sym 103503 soc.cpu.cpuregs.wdata[14]
.sym 103504 soc.cpu.cpuregs.wdata[15]
.sym 103505 soc.cpu.cpuregs.wdata[8]
.sym 103506 soc.cpu.cpuregs.wdata[9]
.sym 103571 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[27]_new_inv_
.sym 103572 iomem_rdata[11]
.sym 103574 iomem_rdata[27]
.sym 103575 iomem_rdata[10]
.sym 103576 iomem_rdata[5]
.sym 103579 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103580 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103581 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103582 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103583 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103584 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103585 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103586 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103587 soc.cpu.latched_rd[0]
.sym 103588 soc.cpu.latched_rd[1]
.sym 103589 $false
.sym 103590 soc.cpu.latched_rd[2]
.sym 103591 soc.cpu.latched_rd[3]
.sym 103592 soc.cpu.latched_rd[4]
.sym 103593 $false
.sym 103594 $false
.sym 103595 $false
.sym 103596 $false
.sym 103597 $false
.sym 103598 clk_16mhz$2$2
.sym 103599 soc.cpu.cpuregs.wen
.sym 103600 soc.cpu.cpuregs.wdata[0]
.sym 103601 soc.cpu.cpuregs.wdata[1]
.sym 103602 soc.cpu.cpuregs.wdata[2]
.sym 103603 soc.cpu.cpuregs.wdata[3]
.sym 103604 soc.cpu.cpuregs.wdata[4]
.sym 103605 soc.cpu.cpuregs.wdata[5]
.sym 103606 soc.cpu.cpuregs.wdata[6]
.sym 103607 soc.cpu.cpuregs.wdata[7]
.sym 103608 $true$2
.sym 103673 soc.cpu.pcpi_div.pcpi_rd[29]
.sym 103675 soc.cpu.pcpi_div.pcpi_rd[3]
.sym 103676 soc.cpu.pcpi_div.pcpi_rd[30]
.sym 103677 soc.cpu.pcpi_div.pcpi_rd[26]
.sym 103678 soc.cpu.pcpi_div.pcpi_rd[20]
.sym 103679 soc.cpu.pcpi_div.pcpi_rd[2]
.sym 103680 soc.cpu.pcpi_div.pcpi_rd[9]
.sym 103681 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103682 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103683 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103684 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103685 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103686 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103687 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103688 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103689 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[0]
.sym 103690 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[1]
.sym 103691 $false
.sym 103692 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[2]
.sym 103693 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[3]
.sym 103694 $abc$61060$techmap8154\soc.cpu.cpuregs.regs.1.0.0.A1ADDR_11[4]
.sym 103695 $false
.sym 103696 $false
.sym 103697 $false
.sym 103698 $false
.sym 103699 $false
.sym 103700 clk_16mhz$2$2
.sym 103701 $true
.sym 103702 $true$2
.sym 103703 soc.cpu.cpuregs.wdata[10]
.sym 103704 soc.cpu.cpuregs.wdata[11]
.sym 103705 soc.cpu.cpuregs.wdata[12]
.sym 103706 soc.cpu.cpuregs.wdata[13]
.sym 103707 soc.cpu.cpuregs.wdata[14]
.sym 103708 soc.cpu.cpuregs.wdata[15]
.sym 103709 soc.cpu.cpuregs.wdata[8]
.sym 103710 soc.cpu.cpuregs.wdata[9]
.sym 103778 iomem_rdata[17]
.sym 103779 iomem_rdata[16]
.sym 103780 iomem_rdata[7]
.sym 103781 iomem_rdata[15]
.sym 103783 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103784 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103785 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103786 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103787 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103788 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103789 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103790 $abc$61060$auto$opt_expr.cc:190:group_cell_inputs$8197
.sym 103791 soc.cpu.latched_rd[0]
.sym 103792 soc.cpu.latched_rd[1]
.sym 103793 $false
.sym 103794 soc.cpu.latched_rd[2]
.sym 103795 soc.cpu.latched_rd[3]
.sym 103796 soc.cpu.latched_rd[4]
.sym 103797 $false
.sym 103798 $false
.sym 103799 $false
.sym 103800 $false
.sym 103801 $false
.sym 103802 clk_16mhz$2$2
.sym 103803 soc.cpu.cpuregs.wen
.sym 103804 soc.cpu.cpuregs.wdata[0]
.sym 103805 soc.cpu.cpuregs.wdata[1]
.sym 103806 soc.cpu.cpuregs.wdata[2]
.sym 103807 soc.cpu.cpuregs.wdata[3]
.sym 103808 soc.cpu.cpuregs.wdata[4]
.sym 103809 soc.cpu.cpuregs.wdata[5]
.sym 103810 soc.cpu.cpuregs.wdata[6]
.sym 103811 soc.cpu.cpuregs.wdata[7]
.sym 103812 $true$2
.sym 103877 soc.cpu.instr_rdcycle
.sym 103878 soc.cpu.instr_rdcycleh
.sym 103879 soc.cpu.instr_rdinstr
.sym 103880 soc.cpu.instr_rdinstrh
.sym 103981 clock.counterO[2]
.sym 103982 clock.counterO[3]
.sym 103983 clock.counterO[4]
.sym 103984 clock.counterO[5]
.sym 103985 clock.counterO[6]
.sym 103986 clock.counterO[7]
.sym 104081 clock.counterO[8]
.sym 104082 clock.counterO[9]
.sym 104083 clock.counterO[10]
.sym 104084 clock.counterO[11]
.sym 104085 clock.counterO[12]
.sym 104086 clock.counterO[13]
.sym 104087 clock.counterO[14]
.sym 104088 clock.counterO[15]
.sym 104183 clock.counterO[16]
.sym 104184 clock.counterO[17]
.sym 104185 clock.counterO[18]
.sym 104186 clock.counterO[19]
.sym 104187 clock.counterO[20]
.sym 104188 clock.counterO[21]
.sym 104189 clock.counterO[22]
.sym 104190 clock.counterO[23]
.sym 104285 clock.counterO[24]
.sym 104286 clock.counterO[25]
.sym 104287 clock.counterO[26]
.sym 104288 clock.counterO[27]
.sym 104289 clock.counterO[28]
.sym 104290 clock.counterO[29]
.sym 104291 clock.counterO[30]
.sym 104292 clock.counterO[31]
.sym 104983 $false
.sym 104984 soc.spimemio.config_en
.sym 104985 $abc$61060$techmap\soc.spimemio.$ternary$spimemio.v:166$54_Y_new_inv_
.sym 104986 soc.spimemio.config_do[0]
.sym 105010 $auto$alumacc.cc:474:replace_alu$7302.C[2]
.sym 105011 soc.cpu.pcpi_timeout_counter[3]
.sym 105012 soc.cpu.pcpi_timeout_counter[2]
.sym 105015 soc.cpu.pcpi_timeout_counter[0]
.sym 105135 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37123
.sym 105136 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:1401$2448_Y
.sym 105137 soc.cpu.pcpi_timeout_counter[1]
.sym 105257 $abc$61060$auto$rtlil.cc:1981:NotGate$60888
.sym 105261 soc.cpu.pcpi_mul.rs1[63]
.sym 105328 $abc$61060$new_n4016_
.sym 105329 soc.spimemio.valid
.sym 105330 soc.memory.rdata[0]
.sym 105331 soc.ram_ready
.sym 105358 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 105359 $abc$61060$new_n4016_
.sym 105360 soc.spimemio.valid
.sym 105361 soc.spimemio.rdata[2]
.sym 105364 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:1401$2448_Y
.sym 105365 $false
.sym 105366 $false
.sym 105367 $false
.sym 105374 $true
.sym 105375 clk_16mhz$2$2
.sym 105376 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 105377 soc.cpu.pcpi_mul.rs2[40]
.sym 105378 soc.cpu.pcpi_mul.rdx[42]
.sym 105379 soc.cpu.pcpi_mul.rs2[39]
.sym 105381 soc.cpu.pcpi_mul.rs2[42]
.sym 105382 soc.cpu.pcpi_mul.rs2[41]
.sym 105475 soc.spimemio.buffer[12]
.sym 105476 $false
.sym 105477 $false
.sym 105478 $false
.sym 105497 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$46020
.sym 105498 clk_16mhz$2$2
.sym 105499 $false
.sym 105500 $abc$61060$auto$maccmap.cc:112:fulladd$23522[2]
.sym 105501 $abc$61060$auto$maccmap.cc:111:fulladd$23521[2]
.sym 105502 $abc$61060$auto$maccmap.cc:111:fulladd$23521[3]
.sym 105503 $abc$61060$auto$maccmap.cc:112:fulladd$23522[3]
.sym 105504 soc.cpu.pcpi_mul.rdx[0]
.sym 105505 soc.cpu.pcpi_mul.rs2[43]
.sym 105506 soc.cpu.pcpi_mul.rdx[43]
.sym 105507 soc.cpu.pcpi_mul.rs2[44]
.sym 105592 soc.cpu.mem_wdata[6]
.sym 105593 $false
.sym 105594 $false
.sym 105595 $false
.sym 105620 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$44727
.sym 105621 clk_16mhz$2$2
.sym 105622 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 105623 $abc$61060$auto$maccmap.cc:112:fulladd$23613[3]
.sym 105625 $abc$61060$auto$maccmap.cc:111:fulladd$23612[3]
.sym 105626 $abc$61060$auto$maccmap.cc:112:fulladd$23613[1]
.sym 105627 $abc$61060$auto$maccmap.cc:111:fulladd$23612[1]
.sym 105628 $abc$61060$auto$maccmap.cc:112:fulladd$23613[0]
.sym 105629 soc.cpu.reg_op1[8]
.sym 105630 soc.cpu.reg_op1[6]
.sym 105703 $false
.sym 105704 $false
.sym 105705 iomem_rdata[4]
.sym 105706 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 105715 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 105716 iomem_rdata[25]
.sym 105717 $abc$61060$new_n4016_
.sym 105718 soc.spimemio.valid
.sym 105739 soc.cpu.reg_op2[0]
.sym 105740 $false
.sym 105741 $false
.sym 105742 $false
.sym 105743 resetn$2
.sym 105744 clk_16mhz$2$2
.sym 105745 $abc$61060$auto$rtlil.cc:1981:NotGate$60888
.sym 105746 soc.cpu.pcpi_mul.rdx[3]
.sym 105753 soc.cpu.pcpi_mul.rs2[4]
.sym 105820 $false
.sym 105821 soc.cpu.pcpi_mul.mul_waiting$2
.sym 105822 soc.cpu.reg_op2[1]
.sym 105823 soc.cpu.pcpi_mul.rs2[0]
.sym 105826 $false
.sym 105827 soc.cpu.pcpi_mul.mul_waiting$2
.sym 105828 soc.cpu.reg_op2[2]
.sym 105829 soc.cpu.pcpi_mul.rs2[1]
.sym 105832 $false
.sym 105833 soc.cpu.pcpi_mul.mul_waiting$2
.sym 105834 soc.cpu.reg_op1[5]
.sym 105835 soc.cpu.pcpi_mul.rs1[6]
.sym 105838 $false
.sym 105839 soc.cpu.pcpi_mul.mul_waiting$2
.sym 105840 soc.cpu.reg_op1[4]
.sym 105841 soc.cpu.pcpi_mul.rs1[5]
.sym 105844 $false
.sym 105845 soc.cpu.pcpi_mul.mul_waiting$2
.sym 105846 soc.cpu.reg_op1[0]
.sym 105847 soc.cpu.pcpi_mul.rs1[1]
.sym 105850 $false
.sym 105851 soc.cpu.pcpi_mul.mul_waiting$2
.sym 105852 soc.cpu.reg_op1[3]
.sym 105853 soc.cpu.pcpi_mul.rs1[4]
.sym 105856 $false
.sym 105857 soc.cpu.pcpi_mul.mul_waiting$2
.sym 105858 soc.cpu.reg_op1[2]
.sym 105859 soc.cpu.pcpi_mul.rs1[3]
.sym 105862 $false
.sym 105863 soc.cpu.pcpi_mul.mul_waiting$2
.sym 105864 soc.cpu.reg_op1[1]
.sym 105865 soc.cpu.pcpi_mul.rs1[2]
.sym 105866 resetn$2
.sym 105867 clk_16mhz$2$2
.sym 105868 $false
.sym 105870 soc.cpu.pcpi_mul.rs2[15]
.sym 105871 soc.cpu.pcpi_mul.rs1[31]
.sym 105872 soc.cpu.pcpi_mul.rs2[14]
.sym 105874 soc.cpu.pcpi_mul.rs2[12]
.sym 105876 soc.cpu.pcpi_mul.rs2[13]
.sym 105943 $false
.sym 105944 soc.cpu.pcpi_mul.mul_waiting$2
.sym 105945 soc.cpu.reg_op1[6]
.sym 105946 soc.cpu.pcpi_mul.rs1[7]
.sym 105949 $false
.sym 105950 soc.cpu.pcpi_mul.mul_waiting$2
.sym 105951 soc.cpu.reg_op1[8]
.sym 105952 soc.cpu.pcpi_mul.rs1[9]
.sym 105955 $false
.sym 105956 soc.cpu.pcpi_mul.mul_waiting$2
.sym 105957 soc.cpu.reg_op1[7]
.sym 105958 soc.cpu.pcpi_mul.rs1[8]
.sym 105961 $false
.sym 105962 soc.cpu.pcpi_mul.mul_waiting$2
.sym 105963 soc.cpu.reg_op1[11]
.sym 105964 soc.cpu.pcpi_mul.rs1[12]
.sym 105967 $false
.sym 105968 soc.cpu.pcpi_mul.mul_waiting$2
.sym 105969 soc.cpu.reg_op1[30]
.sym 105970 soc.cpu.pcpi_mul.rs1[31]
.sym 105973 $false
.sym 105974 soc.cpu.pcpi_mul.mul_waiting$2
.sym 105975 soc.cpu.reg_op1[10]
.sym 105976 soc.cpu.pcpi_mul.rs1[11]
.sym 105979 $false
.sym 105980 soc.cpu.pcpi_mul.mul_waiting$2
.sym 105981 soc.cpu.reg_op1[16]
.sym 105982 soc.cpu.pcpi_mul.rs1[17]
.sym 105985 $false
.sym 105986 soc.cpu.pcpi_mul.mul_waiting$2
.sym 105987 soc.cpu.reg_op1[9]
.sym 105988 soc.cpu.pcpi_mul.rs1[10]
.sym 105989 resetn$2
.sym 105990 clk_16mhz$2$2
.sym 105991 $false
.sym 105993 soc.cpu.pcpi_mul.rs2[7]
.sym 105994 soc.cpu.pcpi_mul.rdx[9]
.sym 105995 soc.cpu.pcpi_mul.rs2[5]
.sym 105996 soc.cpu.pcpi_mul.rdx[10]
.sym 105999 soc.cpu.pcpi_mul.rs2[6]
.sym 106066 $false
.sym 106067 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106068 soc.cpu.reg_op1[23]
.sym 106069 soc.cpu.pcpi_mul.rs1[24]
.sym 106072 $false
.sym 106073 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106074 soc.cpu.reg_op1[17]
.sym 106075 soc.cpu.pcpi_mul.rs1[18]
.sym 106078 $false
.sym 106079 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106080 soc.cpu.reg_op1[20]
.sym 106081 soc.cpu.pcpi_mul.rs1[21]
.sym 106084 $false
.sym 106085 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106086 soc.cpu.reg_op1[24]
.sym 106087 soc.cpu.pcpi_mul.rs1[25]
.sym 106090 $false
.sym 106091 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106092 soc.cpu.reg_op1[22]
.sym 106093 soc.cpu.pcpi_mul.rs1[23]
.sym 106096 $false
.sym 106097 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106098 soc.cpu.reg_op1[18]
.sym 106099 soc.cpu.pcpi_mul.rs1[19]
.sym 106102 $false
.sym 106103 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106104 soc.cpu.reg_op1[19]
.sym 106105 soc.cpu.pcpi_mul.rs1[20]
.sym 106108 $false
.sym 106109 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106110 soc.cpu.reg_op1[21]
.sym 106111 soc.cpu.pcpi_mul.rs1[22]
.sym 106112 resetn$2
.sym 106113 clk_16mhz$2$2
.sym 106114 $false
.sym 106115 $abc$61060$auto$maccmap.cc:112:fulladd$11742[2]
.sym 106116 $abc$61060$auto$maccmap.cc:112:fulladd$11742[3]
.sym 106118 $abc$61060$auto$maccmap.cc:111:fulladd$11741[2]
.sym 106119 $abc$61060$auto$maccmap.cc:111:fulladd$11741[1]
.sym 106120 $abc$61060$auto$maccmap.cc:112:fulladd$11742[1]
.sym 106121 $abc$61060$procmux$6588_Y[0]_new_
.sym 106122 iomem_rdata[0]
.sym 106189 $false
.sym 106190 $false
.sym 106191 soc.ram_ready
.sym 106192 soc.memory.rdata[17]
.sym 106195 $false
.sym 106196 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106197 soc.cpu.reg_op1[29]
.sym 106198 soc.cpu.pcpi_mul.rs1[30]
.sym 106201 $false
.sym 106202 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106203 soc.cpu.reg_op1[26]
.sym 106204 soc.cpu.pcpi_mul.rs1[27]
.sym 106207 $false
.sym 106208 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106209 soc.cpu.reg_op1[25]
.sym 106210 soc.cpu.pcpi_mul.rs1[26]
.sym 106213 $false
.sym 106214 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106215 soc.cpu.reg_op1[27]
.sym 106216 soc.cpu.pcpi_mul.rs1[28]
.sym 106219 $false
.sym 106220 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106221 soc.cpu.reg_op1[28]
.sym 106222 soc.cpu.pcpi_mul.rs1[29]
.sym 106225 $false
.sym 106226 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106227 soc.cpu.reg_op2[10]
.sym 106228 soc.cpu.pcpi_mul.rs2[9]
.sym 106231 $false
.sym 106232 soc.cpu.pcpi_mul.mul_waiting$2
.sym 106233 soc.cpu.reg_op2[9]
.sym 106234 soc.cpu.pcpi_mul.rs2[8]
.sym 106235 resetn$2
.sym 106236 clk_16mhz$2$2
.sym 106237 $false
.sym 106239 soc.cpu.pcpi_mul.rd[10]
.sym 106240 soc.cpu.pcpi_mul.rd[11]
.sym 106241 soc.cpu.pcpi_mul.rdx[12]
.sym 106243 soc.cpu.pcpi_mul.rd[9]
.sym 106324 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 106325 iomem_rdata[19]
.sym 106326 $abc$61060$new_n4016_
.sym 106327 soc.spimemio.valid
.sym 106336 $false
.sym 106337 $false
.sym 106338 soc.ram_ready
.sym 106339 soc.memory.rdata[14]
.sym 106342 soc.cpu.mem_wdata[5]
.sym 106343 $false
.sym 106344 $false
.sym 106345 $false
.sym 106348 soc.cpu.mem_wdata[3]
.sym 106349 $false
.sym 106350 $false
.sym 106351 $false
.sym 106354 soc.cpu.mem_wdata[0]
.sym 106355 $false
.sym 106356 $false
.sym 106357 $false
.sym 106358 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56592
.sym 106359 clk_16mhz$2$2
.sym 106360 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 106361 $abc$61060$auto$maccmap.cc:111:fulladd$11741[3]
.sym 106363 soc.cpu.pcpi_mul.rs2[17]
.sym 106364 soc.cpu.pcpi_mul.rs2[8]
.sym 106365 soc.cpu.pcpi_mul.rs2[11]
.sym 106367 soc.cpu.pcpi_mul.rs2[16]
.sym 106368 soc.cpu.pcpi_mul.rdx[11]
.sym 106447 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 106448 iomem_rdata[22]
.sym 106449 $abc$61060$new_n4016_
.sym 106450 soc.spimemio.valid
.sym 106453 soc.cpu.mem_wdata[25]
.sym 106454 $false
.sym 106455 $false
.sym 106456 $false
.sym 106459 soc.cpu.mem_wdata[27]
.sym 106460 $false
.sym 106461 $false
.sym 106462 $false
.sym 106471 soc.cpu.mem_wdata[26]
.sym 106472 $false
.sym 106473 $false
.sym 106474 $false
.sym 106477 soc.cpu.mem_wdata[31]
.sym 106478 $false
.sym 106479 $false
.sym 106480 $false
.sym 106481 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$57192
.sym 106482 clk_16mhz$2$2
.sym 106483 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 106487 soc.cpu.pcpi_insn[30]
.sym 106488 soc.cpu.pcpi_insn[29]
.sym 106490 soc.cpu.pcpi_insn[12]
.sym 106558 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 106559 iomem_rdata[13]
.sym 106560 $abc$61060$new_n4016_
.sym 106561 soc.spimemio.valid
.sym 106564 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 106565 iomem_rdata[16]
.sym 106566 $abc$61060$new_n4016_
.sym 106567 soc.spimemio.valid
.sym 106576 $abc$61060$techmap\soc.$logic_and$picosoc.v:109$1171_Y_new_
.sym 106577 iomem_rdata[14]
.sym 106578 $abc$61060$new_n4016_
.sym 106579 soc.spimemio.valid
.sym 106582 soc.cpu.mem_wdata[13]
.sym 106583 $false
.sym 106584 $false
.sym 106585 $false
.sym 106594 soc.cpu.mem_wdata[9]
.sym 106595 $false
.sym 106596 $false
.sym 106597 $false
.sym 106600 soc.cpu.mem_wdata[8]
.sym 106601 $false
.sym 106602 $false
.sym 106603 $false
.sym 106604 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56792
.sym 106605 clk_16mhz$2$2
.sym 106606 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 106607 soc.cpu.mem_wdata[15]
.sym 106610 soc.cpu.mem_wdata[5]
.sym 106614 soc.cpu.mem_wdata[7]
.sym 106681 $abc$61060$new_n5286_
.sym 106682 clock.counterO[25]
.sym 106683 gpio[25]
.sym 106684 $abc$61060$new_n5280_
.sym 106687 $abc$61060$new_n5286_
.sym 106688 clock.counterO[18]
.sym 106689 gpio[18]
.sym 106690 $abc$61060$new_n5280_
.sym 106699 $abc$61060$new_n5286_
.sym 106700 clock.counterO[31]
.sym 106701 gpio[31]
.sym 106702 $abc$61060$new_n5280_
.sym 106705 $abc$61060$new_n5286_
.sym 106706 clock.counterO[26]
.sym 106707 gpio[26]
.sym 106708 $abc$61060$new_n5280_
.sym 106711 $abc$61060$new_n5286_
.sym 106712 clock.counterO[9]
.sym 106713 gpio[9]
.sym 106714 $abc$61060$new_n5280_
.sym 106717 $abc$61060$new_n5286_
.sym 106718 clock.counterO[3]
.sym 106719 gpio[3]
.sym 106720 $abc$61060$new_n5280_
.sym 106723 $abc$61060$new_n5286_
.sym 106724 clock.counterO[8]
.sym 106725 gpio[8]
.sym 106726 $abc$61060$new_n5280_
.sym 106727 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730
.sym 106728 clk_16mhz$2$2
.sym 106729 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.sym 106730 $abc$61060$new_n7220_
.sym 106731 $abc$61060$new_n7521_
.sym 106732 $abc$61060$new_n7299_
.sym 106733 soc.simpleuart.send_pattern[6]
.sym 106735 soc.simpleuart.send_pattern[8]
.sym 106736 soc.simpleuart.send_pattern[7]
.sym 106804 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[4]_new_
.sym 106805 $abc$61060$new_n7220_
.sym 106806 soc.cpu.instr_timer
.sym 106807 soc.cpu.timer[4]
.sym 106810 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27186[0]_new_inv_
.sym 106811 $abc$61060$new_n7234_
.sym 106812 soc.cpu.cpuregs_rs1[5]
.sym 106813 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 106816 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27158[0]_new_inv_
.sym 106817 $abc$61060$new_n7287_
.sym 106818 soc.cpu.cpuregs_rs1[9]
.sym 106819 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 106822 $false
.sym 106823 $false
.sym 106824 soc.cpu.cpu_state[2]
.sym 106825 soc.cpu.instr_timer
.sym 106828 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 106829 soc.cpu.pcpi_div.pcpi_wr
.sym 106830 soc.cpu.pcpi_div.pcpi_rd[9]
.sym 106831 soc.cpu.pcpi_mul.pcpi_rd[9]
.sym 106834 $false
.sym 106835 soc.cpu.cpu_state[2]
.sym 106836 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$14733_Y_new_inv_
.sym 106837 $abc$61060$new_n7521_
.sym 106840 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 106841 soc.cpu.pcpi_div.pcpi_wr
.sym 106842 soc.cpu.pcpi_div.pcpi_rd[16]
.sym 106843 soc.cpu.pcpi_mul.pcpi_rd[16]
.sym 106846 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 106847 $abc$61060$new_n5122_
.sym 106848 soc.cpu.mem_wdata[4]
.sym 106849 soc.simpleuart.send_pattern[6]
.sym 106850 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45475
.sym 106851 clk_16mhz$2$2
.sym 106852 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 106853 $abc$61060$auto$rtlil.cc:1981:NotGate$60876
.sym 106854 $abc$61060$new_n7491_
.sym 106855 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$44723
.sym 106856 $abc$61060$new_n4100_
.sym 106858 $abc$61060$new_n7354_
.sym 106859 $abc$61060$auto$rtlil.cc:1981:NotGate$60004
.sym 106860 soc.cpu.pcpi_valid
.sym 106927 $false
.sym 106928 soc.cpu.cpu_state[2]
.sym 106929 $abc$61060$new_n7286_
.sym 106930 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[9]_new_
.sym 106933 $false
.sym 106934 soc.cpu.cpu_state[2]
.sym 106935 $abc$61060$new_n7206_
.sym 106936 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[3]_new_
.sym 106939 soc.cpu.pcpi_insn[5]
.sym 106940 soc.cpu.pcpi_insn[4]
.sym 106941 soc.cpu.pcpi_insn[1]
.sym 106942 soc.cpu.pcpi_insn[0]
.sym 106945 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27200[0]_new_inv_
.sym 106946 $abc$61060$new_n7207_
.sym 106947 soc.cpu.cpuregs_rs1[3]
.sym 106948 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 106951 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 106952 soc.cpu.pcpi_div.pcpi_wr
.sym 106953 soc.cpu.pcpi_div.pcpi_rd[3]
.sym 106954 soc.cpu.pcpi_mul.pcpi_rd[3]
.sym 106957 $false
.sym 106958 soc.cpu.cpu_state[2]
.sym 106959 $abc$61060$new_n7180_
.sym 106960 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[1]_new_
.sym 106963 $abc$61060$new_n7182_
.sym 106964 $abc$61060$new_n7181_
.sym 106965 soc.cpu.instr_timer
.sym 106966 soc.cpu.timer[1]
.sym 106969 soc.cpu.mem_rdata_q[1]
.sym 106970 $false
.sym 106971 $false
.sym 106972 $false
.sym 106973 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 106974 clk_16mhz$2$2
.sym 106975 $false
.sym 106976 $abc$61060$new_n4101_
.sym 106979 $abc$61060$new_n7260_
.sym 106980 $abc$61060$new_n7386_
.sym 106981 $abc$61060$new_n4102_
.sym 106982 soc.cpu.pcpi_insn[27]
.sym 106983 soc.cpu.pcpi_insn[31]
.sym 107050 soc.cpu.timer[24]
.sym 107051 soc.cpu.instr_timer
.sym 107052 soc.cpu.irq_mask[24]
.sym 107053 soc.cpu.instr_maskirq
.sym 107056 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 107057 soc.cpu.pcpi_div.pcpi_wr
.sym 107058 soc.cpu.pcpi_div.pcpi_rd[22]
.sym 107059 soc.cpu.pcpi_mul.pcpi_rd[22]
.sym 107062 soc.cpu.cpuregs_rs1[23]
.sym 107063 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 107064 soc.cpu.irq_mask[23]
.sym 107065 soc.cpu.instr_maskirq
.sym 107068 soc.cpu.cpuregs_rs1[7]
.sym 107069 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 107070 soc.cpu.timer[7]
.sym 107071 soc.cpu.instr_timer
.sym 107074 $abc$61060$new_n7438_
.sym 107075 $abc$61060$new_n7437_
.sym 107076 soc.cpu.instr_timer
.sym 107077 soc.cpu.timer[23]
.sym 107080 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 107081 soc.cpu.pcpi_div.pcpi_wr
.sym 107082 soc.cpu.pcpi_div.pcpi_rd[8]
.sym 107083 soc.cpu.pcpi_mul.pcpi_rd[8]
.sym 107086 $false
.sym 107087 soc.cpu.cpu_state[2]
.sym 107088 $abc$61060$new_n7260_
.sym 107089 $abc$61060$new_n7265_
.sym 107092 soc.cpu.cpuregs_rs1[23]
.sym 107093 $false
.sym 107094 $false
.sym 107095 $false
.sym 107096 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287
.sym 107097 clk_16mhz$2$2
.sym 107098 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 107099 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[4]_new_inv_
.sym 107101 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[4]
.sym 107103 $abc$61060$new_n7417_
.sym 107104 gpio[10]
.sym 107105 gpio[15]
.sym 107173 $false
.sym 107174 soc.cpu.cpu_state[2]
.sym 107175 $abc$61060$new_n7506_
.sym 107176 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[30]_new_
.sym 107179 soc.cpu.cpu_state[2]
.sym 107180 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27091_new_inv_
.sym 107181 $abc$61060$new_n7396_
.sym 107182 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[19]_new_
.sym 107185 $abc$61060$new_n7507_
.sym 107186 $abc$61060$new_n7508_
.sym 107187 soc.cpu.instr_timer
.sym 107188 soc.cpu.timer[30]
.sym 107191 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 107192 soc.cpu.pcpi_div.pcpi_wr
.sym 107193 soc.cpu.pcpi_div.pcpi_rd[30]
.sym 107194 soc.cpu.pcpi_mul.pcpi_rd[30]
.sym 107197 $abc$61060$new_n5286_
.sym 107198 clock.counterO[13]
.sym 107199 gpio[13]
.sym 107200 $abc$61060$new_n5280_
.sym 107203 $abc$61060$new_n5286_
.sym 107204 clock.counterO[28]
.sym 107205 gpio[28]
.sym 107206 $abc$61060$new_n5280_
.sym 107209 $abc$61060$new_n5286_
.sym 107210 clock.counterO[24]
.sym 107211 gpio[24]
.sym 107212 $abc$61060$new_n5280_
.sym 107215 $abc$61060$new_n5286_
.sym 107216 clock.counterO[19]
.sym 107217 gpio[19]
.sym 107218 $abc$61060$new_n5280_
.sym 107219 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730
.sym 107220 clk_16mhz$2$2
.sym 107221 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.sym 107222 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[8]_new_inv_
.sym 107223 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[13]_new_inv_
.sym 107224 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[14]
.sym 107225 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[11]
.sym 107226 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[8]
.sym 107227 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[0]
.sym 107228 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[13]
.sym 107229 soc.cpu.irq_mask[7]
.sym 107296 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$26997[1]_new_inv_
.sym 107297 $abc$61060$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_
.sym 107298 soc.cpu.instr_maskirq
.sym 107299 soc.cpu.instr_timer
.sym 107302 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 107303 soc.cpu.pcpi_div.pcpi_wr
.sym 107304 soc.cpu.pcpi_div.pcpi_rd[29]
.sym 107305 soc.cpu.pcpi_mul.pcpi_rd[29]
.sym 107308 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 107309 soc.cpu.pcpi_div.pcpi_wr
.sym 107310 soc.cpu.pcpi_div.pcpi_rd[26]
.sym 107311 soc.cpu.pcpi_mul.pcpi_rd[26]
.sym 107314 $false
.sym 107315 $abc$61060$new_n7233_
.sym 107316 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[5]_new_inv_
.sym 107317 $abc$61060$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_
.sym 107326 $abc$61060$new_n5286_
.sym 107327 clock.counterO[6]
.sym 107328 gpio[6]
.sym 107329 $abc$61060$new_n5280_
.sym 107332 $abc$61060$new_n5286_
.sym 107333 clock.counterO[4]
.sym 107334 gpio[4]
.sym 107335 $abc$61060$new_n5280_
.sym 107338 $abc$61060$new_n5286_
.sym 107339 clock.counterO[1]
.sym 107340 gpio[1]
.sym 107341 $abc$61060$new_n5280_
.sym 107342 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730
.sym 107343 clk_16mhz$2$2
.sym 107344 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.sym 107345 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[19]
.sym 107346 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[16]
.sym 107347 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[17]
.sym 107348 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[22]
.sym 107349 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[17]_new_inv_
.sym 107350 soc.cpu.pcpi_div.pcpi_rd[31]
.sym 107351 soc.cpu.pcpi_div.pcpi_rd[28]
.sym 107352 soc.cpu.pcpi_div.pcpi_rd[4]
.sym 107419 $false
.sym 107420 soc.cpu.pcpi_div.outsign
.sym 107421 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[22]
.sym 107422 soc.cpu.pcpi_div.quotient[22]
.sym 107425 $abc$61060$new_n7442_
.sym 107426 soc.cpu.cpu_state[2]
.sym 107427 $abc$61060$new_n7436_
.sym 107428 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[23]_new_
.sym 107431 soc.cpu.mem_wdata[4]
.sym 107432 $false
.sym 107433 $false
.sym 107434 $false
.sym 107449 soc.cpu.mem_wdata[7]
.sym 107450 $false
.sym 107451 $false
.sym 107452 $false
.sym 107455 soc.cpu.mem_wdata[6]
.sym 107456 $false
.sym 107457 $false
.sym 107458 $false
.sym 107461 soc.cpu.mem_wdata[1]
.sym 107462 $false
.sym 107463 $false
.sym 107464 $false
.sym 107465 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56592
.sym 107466 clk_16mhz$2$2
.sym 107467 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 107468 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[26]
.sym 107469 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[24]
.sym 107470 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[28]_new_inv_
.sym 107471 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[24]_new_inv_
.sym 107472 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[28]
.sym 107473 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[9]
.sym 107474 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[27]
.sym 107475 gpio[11]
.sym 107542 $false
.sym 107543 soc.cpu.pcpi_div.outsign
.sym 107544 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[27]
.sym 107545 soc.cpu.pcpi_div.quotient[27]
.sym 107548 $abc$61060$new_n5286_
.sym 107549 clock.counterO[11]
.sym 107550 gpio[11]
.sym 107551 $abc$61060$new_n5280_
.sym 107560 $abc$61060$new_n5286_
.sym 107561 clock.counterO[27]
.sym 107562 gpio[27]
.sym 107563 $abc$61060$new_n5280_
.sym 107566 $abc$61060$new_n5286_
.sym 107567 clock.counterO[10]
.sym 107568 gpio[10]
.sym 107569 $abc$61060$new_n5280_
.sym 107572 $abc$61060$new_n5286_
.sym 107573 clock.counterO[5]
.sym 107574 gpio[5]
.sym 107575 $abc$61060$new_n5280_
.sym 107588 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730
.sym 107589 clk_16mhz$2$2
.sym 107590 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.sym 107591 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[30]
.sym 107592 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[3]
.sym 107593 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[9]_new_inv_
.sym 107594 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[30]_new_inv_
.sym 107595 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[26]_new_inv_
.sym 107596 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[21]
.sym 107597 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[21]_new_inv_
.sym 107598 soc.cpu.pcpi_div.pcpi_rd[10]
.sym 107665 soc.cpu.pcpi_div.instr_divu
.sym 107666 soc.cpu.pcpi_div.instr_div
.sym 107667 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[29]_new_inv_
.sym 107668 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[29]_new_inv_
.sym 107677 soc.cpu.pcpi_div.instr_divu
.sym 107678 soc.cpu.pcpi_div.instr_div
.sym 107679 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[3]_new_inv_
.sym 107680 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[3]_new_inv_
.sym 107683 soc.cpu.pcpi_div.instr_divu
.sym 107684 soc.cpu.pcpi_div.instr_div
.sym 107685 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[30]_new_inv_
.sym 107686 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[30]_new_inv_
.sym 107689 soc.cpu.pcpi_div.instr_divu
.sym 107690 soc.cpu.pcpi_div.instr_div
.sym 107691 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[26]_new_inv_
.sym 107692 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[26]_new_inv_
.sym 107695 soc.cpu.pcpi_div.instr_divu
.sym 107696 soc.cpu.pcpi_div.instr_div
.sym 107697 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[20]_new_inv_
.sym 107698 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[20]_new_inv_
.sym 107701 soc.cpu.pcpi_div.instr_divu
.sym 107702 soc.cpu.pcpi_div.instr_div
.sym 107703 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[2]_new_inv_
.sym 107704 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[2]_new_inv_
.sym 107707 soc.cpu.pcpi_div.instr_divu
.sym 107708 soc.cpu.pcpi_div.instr_div
.sym 107709 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[9]_new_inv_
.sym 107710 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[9]_new_inv_
.sym 107711 $true
.sym 107712 clk_16mhz$2$2
.sym 107713 $false
.sym 107718 gpio[17]
.sym 107719 gpio[22]
.sym 107720 gpio[20]
.sym 107806 $abc$61060$new_n5286_
.sym 107807 clock.counterO[17]
.sym 107808 gpio[17]
.sym 107809 $abc$61060$new_n5280_
.sym 107812 $abc$61060$new_n5286_
.sym 107813 clock.counterO[16]
.sym 107814 gpio[16]
.sym 107815 $abc$61060$new_n5280_
.sym 107818 $abc$61060$new_n5286_
.sym 107819 clock.counterO[7]
.sym 107820 gpio[7]
.sym 107821 $abc$61060$new_n5280_
.sym 107824 $abc$61060$new_n5286_
.sym 107825 clock.counterO[15]
.sym 107826 gpio[15]
.sym 107827 $abc$61060$new_n5280_
.sym 107834 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730
.sym 107835 clk_16mhz$2$2
.sym 107836 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.sym 107837 soc.cpu.pcpi_div.quotient[27]
.sym 107838 soc.cpu.pcpi_div.quotient[0]
.sym 107840 soc.cpu.pcpi_div.quotient[11]
.sym 107841 soc.cpu.pcpi_div.quotient[8]
.sym 107842 soc.cpu.pcpi_div.quotient[24]
.sym 107911 $false
.sym 107912 $abc$61060$new_n5342_
.sym 107913 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18696[5]_new_inv_
.sym 107914 soc.cpu.mem_rdata_q[21]
.sym 107917 $false
.sym 107918 $abc$61060$new_n5336_
.sym 107919 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18696[5]_new_inv_
.sym 107920 soc.cpu.mem_rdata_q[21]
.sym 107923 soc.cpu.mem_rdata_q[21]
.sym 107924 $abc$61060$new_n5342_
.sym 107925 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18696[5]_new_inv_
.sym 107926 soc.cpu.mem_rdata_q[20]
.sym 107929 soc.cpu.mem_rdata_q[21]
.sym 107930 $abc$61060$new_n5336_
.sym 107931 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$18696[5]_new_inv_
.sym 107932 soc.cpu.mem_rdata_q[20]
.sym 107957 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 107958 clk_16mhz$2$2
.sym 107959 $false
.sym 107960 $abc$61060$new_n5209_
.sym 107963 $abc$61060$new_n5208_
.sym 107964 iomem_rdata[22]
.sym 107966 iomem_rdata[12]
.sym 107967 iomem_rdata[20]
.sym 107996 $true
.sym 108033 pin_8$2$2
.sym 108034 $false
.sym 108035 pin_8$2
.sym 108036 $false
.sym 108037 $false
.sym 108039 $auto$alumacc.cc:474:replace_alu$7252.C[2]
.sym 108041 $false
.sym 108042 clock.counterO[1]
.sym 108045 $auto$alumacc.cc:474:replace_alu$7252.C[3]
.sym 108046 $false
.sym 108047 $false
.sym 108048 clock.counterO[2]
.sym 108049 $auto$alumacc.cc:474:replace_alu$7252.C[2]
.sym 108051 $auto$alumacc.cc:474:replace_alu$7252.C[4]
.sym 108052 $false
.sym 108053 $false
.sym 108054 clock.counterO[3]
.sym 108055 $auto$alumacc.cc:474:replace_alu$7252.C[3]
.sym 108057 $auto$alumacc.cc:474:replace_alu$7252.C[5]
.sym 108058 $false
.sym 108059 $false
.sym 108060 clock.counterO[4]
.sym 108061 $auto$alumacc.cc:474:replace_alu$7252.C[4]
.sym 108063 $auto$alumacc.cc:474:replace_alu$7252.C[6]
.sym 108064 $false
.sym 108065 $false
.sym 108066 clock.counterO[5]
.sym 108067 $auto$alumacc.cc:474:replace_alu$7252.C[5]
.sym 108069 $auto$alumacc.cc:474:replace_alu$7252.C[7]
.sym 108070 $false
.sym 108071 $false
.sym 108072 clock.counterO[6]
.sym 108073 $auto$alumacc.cc:474:replace_alu$7252.C[6]
.sym 108075 $auto$alumacc.cc:474:replace_alu$7252.C[8]
.sym 108076 $false
.sym 108077 $false
.sym 108078 clock.counterO[7]
.sym 108079 $auto$alumacc.cc:474:replace_alu$7252.C[7]
.sym 108080 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.sym 108081 clk_16mhz$2$2
.sym 108082 $false
.sym 108083 soc.cpu.pcpi_div.quotient[12]
.sym 108084 soc.cpu.pcpi_div.quotient[3]
.sym 108085 soc.cpu.pcpi_div.quotient[4]
.sym 108087 soc.cpu.pcpi_div.quotient[19]
.sym 108088 soc.cpu.pcpi_div.quotient[21]
.sym 108089 soc.cpu.pcpi_div.quotient[9]
.sym 108090 soc.cpu.pcpi_div.quotient[13]
.sym 108119 $auto$alumacc.cc:474:replace_alu$7252.C[8]
.sym 108156 $auto$alumacc.cc:474:replace_alu$7252.C[9]
.sym 108157 $false
.sym 108158 $false
.sym 108159 clock.counterO[8]
.sym 108160 $auto$alumacc.cc:474:replace_alu$7252.C[8]
.sym 108162 $auto$alumacc.cc:474:replace_alu$7252.C[10]
.sym 108163 $false
.sym 108164 $false
.sym 108165 clock.counterO[9]
.sym 108166 $auto$alumacc.cc:474:replace_alu$7252.C[9]
.sym 108168 $auto$alumacc.cc:474:replace_alu$7252.C[11]
.sym 108169 $false
.sym 108170 $false
.sym 108171 clock.counterO[10]
.sym 108172 $auto$alumacc.cc:474:replace_alu$7252.C[10]
.sym 108174 $auto$alumacc.cc:474:replace_alu$7252.C[12]
.sym 108175 $false
.sym 108176 $false
.sym 108177 clock.counterO[11]
.sym 108178 $auto$alumacc.cc:474:replace_alu$7252.C[11]
.sym 108180 $auto$alumacc.cc:474:replace_alu$7252.C[13]
.sym 108181 $false
.sym 108182 $false
.sym 108183 clock.counterO[12]
.sym 108184 $auto$alumacc.cc:474:replace_alu$7252.C[12]
.sym 108186 $auto$alumacc.cc:474:replace_alu$7252.C[14]
.sym 108187 $false
.sym 108188 $false
.sym 108189 clock.counterO[13]
.sym 108190 $auto$alumacc.cc:474:replace_alu$7252.C[13]
.sym 108192 $auto$alumacc.cc:474:replace_alu$7252.C[15]
.sym 108193 $false
.sym 108194 $false
.sym 108195 clock.counterO[14]
.sym 108196 $auto$alumacc.cc:474:replace_alu$7252.C[14]
.sym 108198 $auto$alumacc.cc:474:replace_alu$7252.C[16]
.sym 108199 $false
.sym 108200 $false
.sym 108201 clock.counterO[15]
.sym 108202 $auto$alumacc.cc:474:replace_alu$7252.C[15]
.sym 108203 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.sym 108204 clk_16mhz$2$2
.sym 108205 $false
.sym 108206 soc.cpu.pcpi_div.quotient[30]
.sym 108209 soc.cpu.pcpi_div.quotient[22]
.sym 108210 soc.cpu.pcpi_div.quotient[17]
.sym 108211 soc.cpu.pcpi_div.quotient[16]
.sym 108212 soc.cpu.pcpi_div.quotient[26]
.sym 108213 soc.cpu.pcpi_div.quotient[29]
.sym 108242 $auto$alumacc.cc:474:replace_alu$7252.C[16]
.sym 108279 $auto$alumacc.cc:474:replace_alu$7252.C[17]
.sym 108280 $false
.sym 108281 $false
.sym 108282 clock.counterO[16]
.sym 108283 $auto$alumacc.cc:474:replace_alu$7252.C[16]
.sym 108285 $auto$alumacc.cc:474:replace_alu$7252.C[18]
.sym 108286 $false
.sym 108287 $false
.sym 108288 clock.counterO[17]
.sym 108289 $auto$alumacc.cc:474:replace_alu$7252.C[17]
.sym 108291 $auto$alumacc.cc:474:replace_alu$7252.C[19]
.sym 108292 $false
.sym 108293 $false
.sym 108294 clock.counterO[18]
.sym 108295 $auto$alumacc.cc:474:replace_alu$7252.C[18]
.sym 108297 $auto$alumacc.cc:474:replace_alu$7252.C[20]
.sym 108298 $false
.sym 108299 $false
.sym 108300 clock.counterO[19]
.sym 108301 $auto$alumacc.cc:474:replace_alu$7252.C[19]
.sym 108303 $auto$alumacc.cc:474:replace_alu$7252.C[21]
.sym 108304 $false
.sym 108305 $false
.sym 108306 clock.counterO[20]
.sym 108307 $auto$alumacc.cc:474:replace_alu$7252.C[20]
.sym 108309 $auto$alumacc.cc:474:replace_alu$7252.C[22]
.sym 108310 $false
.sym 108311 $false
.sym 108312 clock.counterO[21]
.sym 108313 $auto$alumacc.cc:474:replace_alu$7252.C[21]
.sym 108315 $auto$alumacc.cc:474:replace_alu$7252.C[23]
.sym 108316 $false
.sym 108317 $false
.sym 108318 clock.counterO[22]
.sym 108319 $auto$alumacc.cc:474:replace_alu$7252.C[22]
.sym 108321 $auto$alumacc.cc:474:replace_alu$7252.C[24]
.sym 108322 $false
.sym 108323 $false
.sym 108324 clock.counterO[23]
.sym 108325 $auto$alumacc.cc:474:replace_alu$7252.C[23]
.sym 108326 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.sym 108327 clk_16mhz$2$2
.sym 108328 $false
.sym 108329 $abc$61060$new_n5214_
.sym 108332 soc.cpu.pcpi_div.quotient_msk[27]
.sym 108333 soc.cpu.pcpi_div.quotient_msk[28]
.sym 108334 soc.cpu.pcpi_div.quotient_msk[29]
.sym 108335 soc.cpu.pcpi_div.quotient_msk[26]
.sym 108336 soc.cpu.pcpi_div.quotient_msk[25]
.sym 108365 $auto$alumacc.cc:474:replace_alu$7252.C[24]
.sym 108402 $auto$alumacc.cc:474:replace_alu$7252.C[25]
.sym 108403 $false
.sym 108404 $false
.sym 108405 clock.counterO[24]
.sym 108406 $auto$alumacc.cc:474:replace_alu$7252.C[24]
.sym 108408 $auto$alumacc.cc:474:replace_alu$7252.C[26]
.sym 108409 $false
.sym 108410 $false
.sym 108411 clock.counterO[25]
.sym 108412 $auto$alumacc.cc:474:replace_alu$7252.C[25]
.sym 108414 $auto$alumacc.cc:474:replace_alu$7252.C[27]
.sym 108415 $false
.sym 108416 $false
.sym 108417 clock.counterO[26]
.sym 108418 $auto$alumacc.cc:474:replace_alu$7252.C[26]
.sym 108420 $auto$alumacc.cc:474:replace_alu$7252.C[28]
.sym 108421 $false
.sym 108422 $false
.sym 108423 clock.counterO[27]
.sym 108424 $auto$alumacc.cc:474:replace_alu$7252.C[27]
.sym 108426 $auto$alumacc.cc:474:replace_alu$7252.C[29]
.sym 108427 $false
.sym 108428 $false
.sym 108429 clock.counterO[28]
.sym 108430 $auto$alumacc.cc:474:replace_alu$7252.C[28]
.sym 108432 $auto$alumacc.cc:474:replace_alu$7252.C[30]
.sym 108433 $false
.sym 108434 $false
.sym 108435 clock.counterO[29]
.sym 108436 $auto$alumacc.cc:474:replace_alu$7252.C[29]
.sym 108438 $auto$alumacc.cc:474:replace_alu$7252.C[31]
.sym 108439 $false
.sym 108440 $false
.sym 108441 clock.counterO[30]
.sym 108442 $auto$alumacc.cc:474:replace_alu$7252.C[30]
.sym 108445 $false
.sym 108446 $false
.sym 108447 clock.counterO[31]
.sym 108448 $auto$alumacc.cc:474:replace_alu$7252.C[31]
.sym 108449 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.sym 108450 clk_16mhz$2$2
.sym 108451 $false
.sym 108455 soc.cpu.pcpi_div.quotient[28]
.sym 109085 soc.cpu.pcpi_mul.rs1[53]
.sym 109086 soc.cpu.pcpi_mul.rs1[52]
.sym 109087 soc.cpu.pcpi_mul.rs1[55]
.sym 109089 soc.cpu.pcpi_mul.rs1[54]
.sym 109121 $true
.sym 109158 soc.cpu.pcpi_timeout_counter[0]$2
.sym 109159 $false
.sym 109160 soc.cpu.pcpi_timeout_counter[0]
.sym 109161 $false
.sym 109162 $false
.sym 109164 $auto$alumacc.cc:474:replace_alu$7302.C[2]$2
.sym 109166 soc.cpu.pcpi_timeout_counter[1]
.sym 109167 $true$2
.sym 109170 $auto$alumacc.cc:474:replace_alu$7302.C[3]
.sym 109172 soc.cpu.pcpi_timeout_counter[2]
.sym 109173 $true$2
.sym 109174 $auto$alumacc.cc:474:replace_alu$7302.C[2]$2
.sym 109177 $false
.sym 109178 soc.cpu.pcpi_timeout_counter[3]
.sym 109179 $false
.sym 109180 $auto$alumacc.cc:474:replace_alu$7302.C[3]
.sym 109183 $false
.sym 109184 soc.cpu.pcpi_timeout_counter[2]
.sym 109185 $false
.sym 109186 $auto$alumacc.cc:474:replace_alu$7302.C[2]
.sym 109201 $false
.sym 109202 $false
.sym 109203 $false
.sym 109204 soc.cpu.pcpi_timeout_counter[0]
.sym 109205 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37123
.sym 109206 clk_16mhz$2$2
.sym 109207 $abc$61060$auto$rtlil.cc:1981:NotGate$60004
.sym 109208 soc.cpu.pcpi_mul.rs1[56]
.sym 109209 soc.cpu.pcpi_mul.rs1[57]
.sym 109306 $false
.sym 109307 $false
.sym 109308 $abc$61060$techmap\soc.cpu.$logic_not$picorv32.v:1401$2448_Y
.sym 109309 $abc$61060$auto$rtlil.cc:1981:NotGate$60004
.sym 109312 soc.cpu.pcpi_timeout_counter[3]
.sym 109313 soc.cpu.pcpi_timeout_counter[2]
.sym 109314 soc.cpu.pcpi_timeout_counter[1]
.sym 109315 soc.cpu.pcpi_timeout_counter[0]
.sym 109318 $false
.sym 109319 soc.cpu.pcpi_timeout_counter[1]
.sym 109320 $false
.sym 109321 soc.cpu.pcpi_timeout_counter[0]
.sym 109328 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$37123
.sym 109329 clk_16mhz$2$2
.sym 109330 $abc$61060$auto$rtlil.cc:1981:NotGate$60004
.sym 109331 soc.cpu.pcpi_mul.rs1[60]
.sym 109332 soc.cpu.pcpi_mul.rs1[58]
.sym 109334 soc.cpu.pcpi_mul.rs1[62]
.sym 109335 soc.cpu.pcpi_mul.rdx[41]
.sym 109337 soc.cpu.pcpi_mul.rs1[61]
.sym 109338 soc.cpu.pcpi_mul.rs1[59]
.sym 109423 $false
.sym 109424 $false
.sym 109425 $false
.sym 109426 soc.cpu.pcpi_mul.mul_waiting$2
.sym 109447 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 109448 $false
.sym 109449 $false
.sym 109450 $false
.sym 109451 resetn$2
.sym 109452 clk_16mhz$2$2
.sym 109453 $abc$61060$auto$rtlil.cc:1981:NotGate$60888
.sym 109454 $abc$61060$auto$maccmap.cc:111:fulladd$23521[1]
.sym 109455 $abc$61060$auto$maccmap.cc:111:fulladd$23655[2]
.sym 109456 $abc$61060$auto$maccmap.cc:112:fulladd$23656[2]
.sym 109457 $abc$61060$auto$maccmap.cc:112:fulladd$23522[1]
.sym 109458 $abc$61060$auto$maccmap.cc:112:fulladd$23656[3]
.sym 109459 $abc$61060$auto$maccmap.cc:111:fulladd$23655[3]
.sym 109460 soc.cpu.pcpi_mul.rdx[38]
.sym 109461 soc.cpu.pcpi_mul.rdx[39]
.sym 109528 soc.cpu.pcpi_mul.mul_waiting$2
.sym 109529 soc.cpu.pcpi_mul.rs2[39]
.sym 109530 soc.cpu.pcpi_mul.instr_mulh
.sym 109531 soc.cpu.reg_op2[31]
.sym 109534 $false
.sym 109535 $false
.sym 109536 $false
.sym 109537 $false
.sym 109540 soc.cpu.pcpi_mul.mul_waiting$2
.sym 109541 soc.cpu.pcpi_mul.rs2[38]
.sym 109542 soc.cpu.pcpi_mul.instr_mulh
.sym 109543 soc.cpu.reg_op2[31]
.sym 109552 soc.cpu.pcpi_mul.mul_waiting$2
.sym 109553 soc.cpu.pcpi_mul.rs2[41]
.sym 109554 soc.cpu.pcpi_mul.instr_mulh
.sym 109555 soc.cpu.reg_op2[31]
.sym 109558 soc.cpu.pcpi_mul.mul_waiting$2
.sym 109559 soc.cpu.pcpi_mul.rs2[40]
.sym 109560 soc.cpu.pcpi_mul.instr_mulh
.sym 109561 soc.cpu.reg_op2[31]
.sym 109574 resetn$2
.sym 109575 clk_16mhz$2$2
.sym 109576 $false
.sym 109578 soc.cpu.pcpi_mul.rd[42]
.sym 109579 soc.cpu.pcpi_mul.rd[43]
.sym 109580 soc.cpu.pcpi_mul.rdx[44]
.sym 109583 soc.cpu.pcpi_mul.rd[36]
.sym 109584 soc.cpu.pcpi_mul.rd[41]
.sym 109651 soc.cpu.pcpi_mul.rs2[42]
.sym 109652 soc.cpu.pcpi_mul.rs1[0]
.sym 109653 soc.cpu.pcpi_mul.rdx[42]
.sym 109654 soc.cpu.pcpi_mul.rd[42]
.sym 109657 soc.cpu.pcpi_mul.rdx[42]
.sym 109658 soc.cpu.pcpi_mul.rd[42]
.sym 109659 soc.cpu.pcpi_mul.rs1[0]
.sym 109660 soc.cpu.pcpi_mul.rs2[42]
.sym 109663 soc.cpu.pcpi_mul.rdx[43]
.sym 109664 soc.cpu.pcpi_mul.rd[43]
.sym 109665 soc.cpu.pcpi_mul.rs1[0]
.sym 109666 soc.cpu.pcpi_mul.rs2[43]
.sym 109669 soc.cpu.pcpi_mul.rs2[43]
.sym 109670 soc.cpu.pcpi_mul.rs1[0]
.sym 109671 soc.cpu.pcpi_mul.rdx[43]
.sym 109672 soc.cpu.pcpi_mul.rd[43]
.sym 109675 $false
.sym 109676 $false
.sym 109677 $false
.sym 109678 $false
.sym 109681 soc.cpu.pcpi_mul.mul_waiting$2
.sym 109682 soc.cpu.pcpi_mul.rs2[42]
.sym 109683 soc.cpu.pcpi_mul.instr_mulh
.sym 109684 soc.cpu.reg_op2[31]
.sym 109687 $false
.sym 109688 $false
.sym 109689 $false
.sym 109690 $false
.sym 109693 soc.cpu.pcpi_mul.mul_waiting$2
.sym 109694 soc.cpu.pcpi_mul.rs2[43]
.sym 109695 soc.cpu.pcpi_mul.instr_mulh
.sym 109696 soc.cpu.reg_op2[31]
.sym 109697 resetn$2
.sym 109698 clk_16mhz$2$2
.sym 109699 $false
.sym 109701 soc.cpu.pcpi_mul.rd[2]
.sym 109702 soc.cpu.pcpi_mul.rd[3]
.sym 109703 soc.cpu.pcpi_mul.rdx[4]
.sym 109704 soc.cpu.pcpi_mul.rd[0]
.sym 109707 soc.cpu.pcpi_mul.rd[1]
.sym 109774 soc.cpu.pcpi_mul.rs2[3]
.sym 109775 soc.cpu.pcpi_mul.rs1[0]
.sym 109776 soc.cpu.pcpi_mul.rdx[3]
.sym 109777 soc.cpu.pcpi_mul.rd[3]
.sym 109786 soc.cpu.pcpi_mul.rdx[3]
.sym 109787 soc.cpu.pcpi_mul.rd[3]
.sym 109788 soc.cpu.pcpi_mul.rs1[0]
.sym 109789 soc.cpu.pcpi_mul.rs2[3]
.sym 109792 soc.cpu.pcpi_mul.rs2[1]
.sym 109793 soc.cpu.pcpi_mul.rs1[0]
.sym 109794 soc.cpu.pcpi_mul.rdx[1]
.sym 109795 soc.cpu.pcpi_mul.rd[1]
.sym 109798 soc.cpu.pcpi_mul.rdx[1]
.sym 109799 soc.cpu.pcpi_mul.rd[1]
.sym 109800 soc.cpu.pcpi_mul.rs1[0]
.sym 109801 soc.cpu.pcpi_mul.rs2[1]
.sym 109804 soc.cpu.pcpi_mul.rs2[0]
.sym 109805 soc.cpu.pcpi_mul.rs1[0]
.sym 109806 soc.cpu.pcpi_mul.rdx[0]
.sym 109807 soc.cpu.pcpi_mul.rd[0]
.sym 109810 $false
.sym 109811 $abc$61060$new_n4758_
.sym 109812 soc.cpu.reg_op1[8]
.sym 109813 $abc$61060$new_n4670_
.sym 109816 $false
.sym 109817 $abc$61060$new_n4770_
.sym 109818 soc.cpu.reg_op1[6]
.sym 109819 $abc$61060$new_n4670_
.sym 109820 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39757
.sym 109821 clk_16mhz$2$2
.sym 109822 $false
.sym 109824 soc.cpu.pcpi_mul.pcpi_rd[2]
.sym 109825 soc.cpu.pcpi_mul.pcpi_rd[0]
.sym 109826 soc.cpu.pcpi_mul.pcpi_rd[1]
.sym 109827 soc.cpu.pcpi_mul.pcpi_rd[13]
.sym 109830 soc.cpu.pcpi_mul.pcpi_rd[3]
.sym 109897 $false
.sym 109898 $false
.sym 109899 $false
.sym 109900 $false
.sym 109939 $false
.sym 109940 soc.cpu.pcpi_mul.mul_waiting$2
.sym 109941 soc.cpu.reg_op2[4]
.sym 109942 soc.cpu.pcpi_mul.rs2[3]
.sym 109943 resetn$2
.sym 109944 clk_16mhz$2$2
.sym 109945 $false
.sym 109950 soc.cpu.pcpi_mul.pcpi_rd[11]
.sym 110026 $false
.sym 110027 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110028 soc.cpu.reg_op2[15]
.sym 110029 soc.cpu.pcpi_mul.rs2[14]
.sym 110032 $false
.sym 110033 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110034 soc.cpu.reg_op1[31]
.sym 110035 soc.cpu.pcpi_mul.rs1[32]
.sym 110038 $false
.sym 110039 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110040 soc.cpu.reg_op2[14]
.sym 110041 soc.cpu.pcpi_mul.rs2[13]
.sym 110050 $false
.sym 110051 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110052 soc.cpu.reg_op2[12]
.sym 110053 soc.cpu.pcpi_mul.rs2[11]
.sym 110062 $false
.sym 110063 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110064 soc.cpu.reg_op2[13]
.sym 110065 soc.cpu.pcpi_mul.rs2[12]
.sym 110066 resetn$2
.sym 110067 clk_16mhz$2$2
.sym 110068 $false
.sym 110069 soc.cpu.pcpi_mul.rs2[25]
.sym 110070 soc.cpu.pcpi_mul.rs2[27]
.sym 110071 soc.cpu.pcpi_mul.rs2[26]
.sym 110072 soc.cpu.pcpi_mul.rdx[22]
.sym 110073 soc.cpu.pcpi_mul.rs2[24]
.sym 110074 soc.cpu.pcpi_mul.rs2[23]
.sym 110075 soc.cpu.pcpi_mul.rs2[22]
.sym 110076 soc.cpu.pcpi_mul.rs2[28]
.sym 110149 $false
.sym 110150 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110151 soc.cpu.reg_op2[7]
.sym 110152 soc.cpu.pcpi_mul.rs2[6]
.sym 110155 $false
.sym 110156 $false
.sym 110157 $false
.sym 110158 $false
.sym 110161 $false
.sym 110162 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110163 soc.cpu.reg_op2[5]
.sym 110164 soc.cpu.pcpi_mul.rs2[4]
.sym 110167 $false
.sym 110168 $false
.sym 110169 $false
.sym 110170 $false
.sym 110185 $false
.sym 110186 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110187 soc.cpu.reg_op2[6]
.sym 110188 soc.cpu.pcpi_mul.rs2[5]
.sym 110189 resetn$2
.sym 110190 clk_16mhz$2$2
.sym 110191 $false
.sym 110192 soc.cpu.pcpi_mul.pcpi_rd[10]
.sym 110193 soc.cpu.pcpi_mul.pcpi_rd[4]
.sym 110194 soc.cpu.pcpi_mul.pcpi_rd[30]
.sym 110195 soc.cpu.pcpi_mul.pcpi_rd[6]
.sym 110196 soc.cpu.pcpi_mul.pcpi_rd[16]
.sym 110197 soc.cpu.pcpi_mul.pcpi_rd[9]
.sym 110198 soc.cpu.pcpi_mul.pcpi_rd[7]
.sym 110199 soc.cpu.pcpi_mul.pcpi_rd[5]
.sym 110266 soc.cpu.pcpi_mul.rs2[10]
.sym 110267 soc.cpu.pcpi_mul.rs1[0]
.sym 110268 soc.cpu.pcpi_mul.rdx[10]
.sym 110269 soc.cpu.pcpi_mul.rd[10]
.sym 110272 soc.cpu.pcpi_mul.rs2[11]
.sym 110273 soc.cpu.pcpi_mul.rs1[0]
.sym 110274 soc.cpu.pcpi_mul.rdx[11]
.sym 110275 soc.cpu.pcpi_mul.rd[11]
.sym 110284 soc.cpu.pcpi_mul.rdx[10]
.sym 110285 soc.cpu.pcpi_mul.rd[10]
.sym 110286 soc.cpu.pcpi_mul.rs1[0]
.sym 110287 soc.cpu.pcpi_mul.rs2[10]
.sym 110290 soc.cpu.pcpi_mul.rdx[9]
.sym 110291 soc.cpu.pcpi_mul.rd[9]
.sym 110292 soc.cpu.pcpi_mul.rs1[0]
.sym 110293 soc.cpu.pcpi_mul.rs2[9]
.sym 110296 soc.cpu.pcpi_mul.rs2[9]
.sym 110297 soc.cpu.pcpi_mul.rs1[0]
.sym 110298 soc.cpu.pcpi_mul.rdx[9]
.sym 110299 soc.cpu.pcpi_mul.rd[9]
.sym 110302 $false
.sym 110303 $abc$61060$new_n5280_
.sym 110304 pin_go$2
.sym 110305 gpio[0]
.sym 110308 $false
.sym 110309 $abc$61060$new_n5286_
.sym 110310 $abc$61060$procmux$6588_Y[0]_new_
.sym 110311 pin_8$2
.sym 110312 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730
.sym 110313 clk_16mhz$2$2
.sym 110314 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.sym 110315 $abc$61060$auto$maccmap.cc:111:fulladd$23648[3]
.sym 110316 $abc$61060$auto$maccmap.cc:112:fulladd$23649[0]
.sym 110317 $abc$61060$auto$maccmap.cc:111:fulladd$23648[1]
.sym 110318 $abc$61060$auto$maccmap.cc:112:fulladd$11742[0]
.sym 110319 $abc$61060$auto$maccmap.cc:112:fulladd$23649[3]
.sym 110320 $abc$61060$auto$maccmap.cc:112:fulladd$23649[1]
.sym 110322 soc.cpu.mem_wdata[31]
.sym 110351 $false
.sym 110388 $auto$maccmap.cc:240:synth$11744.C[2]
.sym 110390 $abc$61060$auto$maccmap.cc:111:fulladd$11741[1]
.sym 110391 $abc$61060$auto$maccmap.cc:112:fulladd$11742[0]
.sym 110394 $auto$maccmap.cc:240:synth$11744.C[3]
.sym 110395 $false
.sym 110396 $abc$61060$auto$maccmap.cc:111:fulladd$11741[2]
.sym 110397 $abc$61060$auto$maccmap.cc:112:fulladd$11742[1]
.sym 110398 $auto$maccmap.cc:240:synth$11744.C[2]
.sym 110400 $auto$maccmap.cc:240:synth$11744.C[4]
.sym 110401 $false
.sym 110402 $abc$61060$auto$maccmap.cc:111:fulladd$11741[3]
.sym 110403 $abc$61060$auto$maccmap.cc:112:fulladd$11742[2]
.sym 110404 $auto$maccmap.cc:240:synth$11744.C[3]
.sym 110407 $false
.sym 110408 $false
.sym 110409 $abc$61060$auto$maccmap.cc:112:fulladd$11742[3]
.sym 110410 $auto$maccmap.cc:240:synth$11744.C[4]
.sym 110419 $false
.sym 110420 $abc$61060$auto$maccmap.cc:111:fulladd$11741[1]
.sym 110421 $abc$61060$auto$maccmap.cc:112:fulladd$11742[0]
.sym 110422 $false
.sym 110435 resetn$2
.sym 110436 clk_16mhz$2$2
.sym 110437 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110440 soc.cpu.pcpi_mul.rdx[7]
.sym 110441 soc.cpu.pcpi_mul.rdx[49]
.sym 110442 soc.cpu.pcpi_mul.rdx[51]
.sym 110443 soc.cpu.pcpi_mul.rdx[50]
.sym 110445 soc.cpu.pcpi_mul.rs2[51]
.sym 110512 soc.cpu.pcpi_mul.rdx[11]
.sym 110513 soc.cpu.pcpi_mul.rd[11]
.sym 110514 soc.cpu.pcpi_mul.rs1[0]
.sym 110515 soc.cpu.pcpi_mul.rs2[11]
.sym 110524 $false
.sym 110525 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110526 soc.cpu.reg_op2[17]
.sym 110527 soc.cpu.pcpi_mul.rs2[16]
.sym 110530 $false
.sym 110531 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110532 soc.cpu.reg_op2[8]
.sym 110533 soc.cpu.pcpi_mul.rs2[7]
.sym 110536 $false
.sym 110537 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110538 soc.cpu.reg_op2[11]
.sym 110539 soc.cpu.pcpi_mul.rs2[10]
.sym 110548 $false
.sym 110549 soc.cpu.pcpi_mul.mul_waiting$2
.sym 110550 soc.cpu.reg_op2[16]
.sym 110551 soc.cpu.pcpi_mul.rs2[15]
.sym 110554 $false
.sym 110555 $false
.sym 110556 $false
.sym 110557 $false
.sym 110558 resetn$2
.sym 110559 clk_16mhz$2$2
.sym 110560 $false
.sym 110561 soc.cpu.pcpi_div.instr_remu
.sym 110562 soc.cpu.pcpi_div.instr_div
.sym 110567 soc.cpu.pcpi_div.instr_divu
.sym 110568 soc.cpu.pcpi_div.instr_rem
.sym 110653 soc.cpu.mem_rdata_q[30]
.sym 110654 $false
.sym 110655 $false
.sym 110656 $false
.sym 110659 soc.cpu.mem_rdata_q[29]
.sym 110660 $false
.sym 110661 $false
.sym 110662 $false
.sym 110671 soc.cpu.mem_rdata_q[12]
.sym 110672 $false
.sym 110673 $false
.sym 110674 $false
.sym 110681 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 110682 clk_16mhz$2$2
.sym 110683 $false
.sym 110684 $abc$61060$soc.cpu.pcpi_div.instr_any_div_rem_new_inv_
.sym 110687 soc.cpu.pcpi_mul.rs2[19]
.sym 110689 soc.cpu.pcpi_mul.rdx[18]
.sym 110691 soc.cpu.pcpi_mul.rs2[18]
.sym 110758 soc.cpu.mem_la_wdata[15]
.sym 110759 $false
.sym 110760 $false
.sym 110761 $false
.sym 110776 soc.cpu.reg_op2[5]
.sym 110777 $false
.sym 110778 $false
.sym 110779 $false
.sym 110800 soc.cpu.reg_op2[7]
.sym 110801 $false
.sym 110802 $false
.sym 110803 $false
.sym 110804 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 110805 clk_16mhz$2$2
.sym 110806 $false
.sym 110808 $abc$61060$new_n7248_
.sym 110809 $abc$61060$new_n7234_
.sym 110811 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754
.sym 110813 $abc$61060$auto$rtlil.cc:1981:NotGate$60864
.sym 110814 soc.simpleuart.send_pattern[9]
.sym 110881 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 110882 soc.cpu.pcpi_div.pcpi_wr
.sym 110883 soc.cpu.pcpi_div.pcpi_rd[4]
.sym 110884 soc.cpu.pcpi_mul.pcpi_rd[4]
.sym 110887 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 110888 soc.cpu.pcpi_div.pcpi_wr
.sym 110889 soc.cpu.pcpi_div.pcpi_rd[31]
.sym 110890 soc.cpu.pcpi_mul.pcpi_rd[31]
.sym 110893 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 110894 soc.cpu.pcpi_div.pcpi_wr
.sym 110895 soc.cpu.pcpi_div.pcpi_rd[10]
.sym 110896 soc.cpu.pcpi_mul.pcpi_rd[10]
.sym 110899 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 110900 $abc$61060$new_n5122_
.sym 110901 soc.cpu.mem_wdata[5]
.sym 110902 soc.simpleuart.send_pattern[7]
.sym 110911 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 110912 $abc$61060$new_n5122_
.sym 110913 soc.cpu.mem_wdata[7]
.sym 110914 soc.simpleuart.send_pattern[9]
.sym 110917 $abc$61060$techmap\soc.simpleuart.$procmux$5706_Y
.sym 110918 $abc$61060$new_n5122_
.sym 110919 soc.cpu.mem_wdata[6]
.sym 110920 soc.simpleuart.send_pattern[8]
.sym 110927 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45475
.sym 110928 clk_16mhz$2$2
.sym 110929 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 110934 $abc$61060$new_n7181_
.sym 111004 $false
.sym 111005 soc.cpu.pcpi_valid
.sym 111006 resetn$2
.sym 111007 $abc$61060$new_n4100_
.sym 111010 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 111011 soc.cpu.pcpi_div.pcpi_wr
.sym 111012 soc.cpu.pcpi_div.pcpi_rd[28]
.sym 111013 soc.cpu.pcpi_mul.pcpi_rd[28]
.sym 111016 $false
.sym 111017 $false
.sym 111018 resetn$2
.sym 111019 $abc$61060$new_n4204_
.sym 111022 $false
.sym 111023 $abc$61060$new_n4104_
.sym 111024 $abc$61060$new_n4103_
.sym 111025 $abc$61060$new_n4101_
.sym 111034 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[15]_new_
.sym 111035 $abc$61060$new_n7355_
.sym 111036 soc.cpu.instr_maskirq
.sym 111037 soc.cpu.irq_mask[15]
.sym 111040 soc.cpu.pcpi_valid
.sym 111041 resetn$2
.sym 111042 soc.cpu.pcpi_div.pcpi_wait
.sym 111043 soc.cpu.pcpi_mul.pcpi_wait
.sym 111046 $abc$61060$techmap\soc.cpu.$procmux$4248_Y
.sym 111047 $false
.sym 111048 $false
.sym 111049 $false
.sym 111050 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$44723
.sym 111051 clk_16mhz$2$2
.sym 111052 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 111053 $abc$61060$new_n7261_
.sym 111054 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[5]
.sym 111055 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[5]_new_inv_
.sym 111056 soc.cpu.pcpi_div.pcpi_rd[6]
.sym 111057 soc.cpu.pcpi_div.pcpi_rd[5]
.sym 111058 soc.cpu.pcpi_div.pcpi_rd[7]
.sym 111059 soc.cpu.pcpi_div.pcpi_rd[1]
.sym 111060 soc.cpu.pcpi_mul.pcpi_wr
.sym 111127 $false
.sym 111128 $abc$61060$new_n4102_
.sym 111129 soc.cpu.pcpi_insn[27]
.sym 111130 soc.cpu.pcpi_insn[26]
.sym 111145 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[7]_new_
.sym 111146 $abc$61060$new_n7261_
.sym 111147 soc.cpu.instr_maskirq
.sym 111148 soc.cpu.irq_mask[7]
.sym 111151 $false
.sym 111152 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27095[0]_new_inv_
.sym 111153 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[18]_new_
.sym 111154 $abc$61060$new_n7387_
.sym 111157 soc.cpu.pcpi_insn[31]
.sym 111158 soc.cpu.pcpi_insn[30]
.sym 111159 soc.cpu.pcpi_insn[29]
.sym 111160 soc.cpu.pcpi_insn[28]
.sym 111163 soc.cpu.mem_rdata_q[27]
.sym 111164 $false
.sym 111165 $false
.sym 111166 $false
.sym 111169 soc.cpu.mem_rdata_q[31]
.sym 111170 $false
.sym 111171 $false
.sym 111172 $false
.sym 111173 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$36211$2
.sym 111174 clk_16mhz$2$2
.sym 111175 $false
.sym 111178 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[2]
.sym 111179 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[3]
.sym 111180 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[4]
.sym 111181 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[5]
.sym 111182 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[6]
.sym 111183 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[7]
.sym 111250 $false
.sym 111251 soc.cpu.pcpi_div.outsign
.sym 111252 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[4]
.sym 111253 soc.cpu.pcpi_div.quotient[4]
.sym 111262 $false
.sym 111263 $false
.sym 111264 $false
.sym 111265 soc.cpu.pcpi_div.quotient[4]
.sym 111274 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 111275 soc.cpu.pcpi_div.pcpi_wr
.sym 111276 soc.cpu.pcpi_div.pcpi_rd[21]
.sym 111277 soc.cpu.pcpi_mul.pcpi_rd[21]
.sym 111280 soc.cpu.mem_wdata[10]
.sym 111281 $false
.sym 111282 $false
.sym 111283 $false
.sym 111286 soc.cpu.mem_wdata[15]
.sym 111287 $false
.sym 111288 $false
.sym 111289 $false
.sym 111296 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56792
.sym 111297 clk_16mhz$2$2
.sym 111298 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 111299 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[8]
.sym 111300 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[9]
.sym 111301 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[10]
.sym 111302 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[11]
.sym 111303 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[12]
.sym 111304 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[13]
.sym 111305 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[14]
.sym 111306 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[15]
.sym 111373 $false
.sym 111374 soc.cpu.pcpi_div.outsign
.sym 111375 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[8]
.sym 111376 soc.cpu.pcpi_div.quotient[8]
.sym 111379 $false
.sym 111380 soc.cpu.pcpi_div.outsign
.sym 111381 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[13]
.sym 111382 soc.cpu.pcpi_div.quotient[13]
.sym 111385 $false
.sym 111386 $false
.sym 111387 $false
.sym 111388 soc.cpu.pcpi_div.quotient[14]
.sym 111391 $false
.sym 111392 $false
.sym 111393 $false
.sym 111394 soc.cpu.pcpi_div.quotient[11]
.sym 111397 $false
.sym 111398 $false
.sym 111399 $false
.sym 111400 soc.cpu.pcpi_div.quotient[8]
.sym 111403 $false
.sym 111404 $false
.sym 111405 $false
.sym 111406 soc.cpu.pcpi_div.quotient[0]
.sym 111409 $false
.sym 111410 $false
.sym 111411 $false
.sym 111412 soc.cpu.pcpi_div.quotient[13]
.sym 111415 soc.cpu.cpuregs_rs1[7]
.sym 111416 $false
.sym 111417 $false
.sym 111418 $false
.sym 111419 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$38287
.sym 111420 clk_16mhz$2$2
.sym 111421 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 111422 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[16]
.sym 111423 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[17]
.sym 111424 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[18]
.sym 111425 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[19]
.sym 111426 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[20]
.sym 111427 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[21]
.sym 111428 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[22]
.sym 111429 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[23]
.sym 111496 $false
.sym 111497 $false
.sym 111498 $false
.sym 111499 soc.cpu.pcpi_div.quotient[19]
.sym 111502 $false
.sym 111503 $false
.sym 111504 $false
.sym 111505 soc.cpu.pcpi_div.quotient[16]
.sym 111508 $false
.sym 111509 $false
.sym 111510 $false
.sym 111511 soc.cpu.pcpi_div.quotient[17]
.sym 111514 $false
.sym 111515 $false
.sym 111516 $false
.sym 111517 soc.cpu.pcpi_div.quotient[22]
.sym 111520 $false
.sym 111521 soc.cpu.pcpi_div.outsign
.sym 111522 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[17]
.sym 111523 soc.cpu.pcpi_div.quotient[17]
.sym 111526 soc.cpu.pcpi_div.instr_divu
.sym 111527 soc.cpu.pcpi_div.instr_div
.sym 111528 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[31]_new_inv_
.sym 111529 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[31]_new_inv_
.sym 111532 soc.cpu.pcpi_div.instr_divu
.sym 111533 soc.cpu.pcpi_div.instr_div
.sym 111534 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[28]_new_inv_
.sym 111535 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[28]_new_inv_
.sym 111538 soc.cpu.pcpi_div.instr_divu
.sym 111539 soc.cpu.pcpi_div.instr_div
.sym 111540 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[4]_new_inv_
.sym 111541 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[4]_new_inv_
.sym 111542 $true
.sym 111543 clk_16mhz$2$2
.sym 111544 $false
.sym 111545 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[24]
.sym 111546 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[25]
.sym 111547 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[26]
.sym 111548 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[27]
.sym 111549 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[28]
.sym 111550 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[29]
.sym 111551 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[30]
.sym 111552 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[31]_new_inv_
.sym 111619 $false
.sym 111620 $false
.sym 111621 $false
.sym 111622 soc.cpu.pcpi_div.quotient[26]
.sym 111625 $false
.sym 111626 $false
.sym 111627 $false
.sym 111628 soc.cpu.pcpi_div.quotient[24]
.sym 111631 $false
.sym 111632 soc.cpu.pcpi_div.outsign
.sym 111633 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[28]
.sym 111634 soc.cpu.pcpi_div.quotient[28]
.sym 111637 $false
.sym 111638 soc.cpu.pcpi_div.outsign
.sym 111639 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[24]
.sym 111640 soc.cpu.pcpi_div.quotient[24]
.sym 111643 $false
.sym 111644 $false
.sym 111645 $false
.sym 111646 soc.cpu.pcpi_div.quotient[28]
.sym 111649 $false
.sym 111650 $false
.sym 111651 $false
.sym 111652 soc.cpu.pcpi_div.quotient[9]
.sym 111655 $false
.sym 111656 $false
.sym 111657 $false
.sym 111658 soc.cpu.pcpi_div.quotient[27]
.sym 111661 soc.cpu.mem_wdata[11]
.sym 111662 $false
.sym 111663 $false
.sym 111664 $false
.sym 111665 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56792
.sym 111666 clk_16mhz$2$2
.sym 111667 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 111668 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[2]
.sym 111669 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[10]_new_inv_
.sym 111670 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[10]
.sym 111671 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[25]
.sym 111672 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[2]_new_inv_
.sym 111673 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[25]_new_inv_
.sym 111674 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[20]_new_inv_
.sym 111675 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[20]
.sym 111742 $false
.sym 111743 $false
.sym 111744 $false
.sym 111745 soc.cpu.pcpi_div.quotient[30]
.sym 111748 $false
.sym 111749 $false
.sym 111750 $false
.sym 111751 soc.cpu.pcpi_div.quotient[3]
.sym 111754 $false
.sym 111755 soc.cpu.pcpi_div.outsign
.sym 111756 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[9]
.sym 111757 soc.cpu.pcpi_div.quotient[9]
.sym 111760 $false
.sym 111761 soc.cpu.pcpi_div.outsign
.sym 111762 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[30]
.sym 111763 soc.cpu.pcpi_div.quotient[30]
.sym 111766 $false
.sym 111767 soc.cpu.pcpi_div.outsign
.sym 111768 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[26]
.sym 111769 soc.cpu.pcpi_div.quotient[26]
.sym 111772 $false
.sym 111773 $false
.sym 111774 $false
.sym 111775 soc.cpu.pcpi_div.quotient[21]
.sym 111778 $false
.sym 111779 soc.cpu.pcpi_div.outsign
.sym 111780 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[21]
.sym 111781 soc.cpu.pcpi_div.quotient[21]
.sym 111784 soc.cpu.pcpi_div.instr_divu
.sym 111785 soc.cpu.pcpi_div.instr_div
.sym 111786 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[10]_new_inv_
.sym 111787 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[10]_new_inv_
.sym 111788 $true
.sym 111789 clk_16mhz$2$2
.sym 111790 $false
.sym 111792 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[29]
.sym 111794 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5515_Y
.sym 111797 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[29]_new_inv_
.sym 111798 clock.counterO[1]
.sym 111889 soc.cpu.mem_wdata[17]
.sym 111890 $false
.sym 111891 $false
.sym 111892 $false
.sym 111895 soc.cpu.mem_wdata[22]
.sym 111896 $false
.sym 111897 $false
.sym 111898 $false
.sym 111901 soc.cpu.mem_wdata[20]
.sym 111902 $false
.sym 111903 $false
.sym 111904 $false
.sym 111911 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$56992
.sym 111912 clk_16mhz$2$2
.sym 111913 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 111914 soc.cpu.pcpi_div.quotient[18]
.sym 111915 soc.cpu.pcpi_div.quotient[14]
.sym 111916 soc.cpu.pcpi_div.quotient[20]
.sym 111917 soc.cpu.pcpi_div.quotient[10]
.sym 111918 soc.cpu.pcpi_div.quotient[23]
.sym 111919 soc.cpu.pcpi_div.quotient[2]
.sym 111920 soc.cpu.pcpi_div.quotient[5]
.sym 111988 $false
.sym 111989 $false
.sym 111990 soc.cpu.pcpi_div.quotient[27]
.sym 111991 soc.cpu.pcpi_div.quotient_msk[27]
.sym 111994 $false
.sym 111995 $false
.sym 111996 soc.cpu.pcpi_div.quotient[0]
.sym 111997 soc.cpu.pcpi_div.quotient_msk[0]
.sym 112006 $false
.sym 112007 $false
.sym 112008 soc.cpu.pcpi_div.quotient[11]
.sym 112009 soc.cpu.pcpi_div.quotient_msk[11]
.sym 112012 $false
.sym 112013 $false
.sym 112014 soc.cpu.pcpi_div.quotient[8]
.sym 112015 soc.cpu.pcpi_div.quotient_msk[8]
.sym 112018 $false
.sym 112019 $false
.sym 112020 soc.cpu.pcpi_div.quotient[24]
.sym 112021 soc.cpu.pcpi_div.quotient_msk[24]
.sym 112034 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 112035 clk_16mhz$2$2
.sym 112036 soc.cpu.pcpi_div.start$2
.sym 112037 $abc$61060$new_n5211_
.sym 112038 soc.cpu.pcpi_div.quotient_msk[20]
.sym 112039 soc.cpu.pcpi_div.quotient_msk[19]
.sym 112040 soc.cpu.pcpi_div.quotient_msk[11]
.sym 112041 soc.cpu.pcpi_div.quotient_msk[13]
.sym 112042 soc.cpu.pcpi_div.quotient_msk[10]
.sym 112043 soc.cpu.pcpi_div.quotient_msk[9]
.sym 112044 soc.cpu.pcpi_div.quotient_msk[12]
.sym 112111 soc.cpu.pcpi_div.quotient_msk[13]
.sym 112112 soc.cpu.pcpi_div.quotient_msk[12]
.sym 112113 soc.cpu.pcpi_div.quotient_msk[11]
.sym 112114 soc.cpu.pcpi_div.quotient_msk[10]
.sym 112129 $false
.sym 112130 $false
.sym 112131 $abc$61060$new_n5210_
.sym 112132 $abc$61060$new_n5209_
.sym 112135 $abc$61060$new_n5286_
.sym 112136 clock.counterO[22]
.sym 112137 gpio[22]
.sym 112138 $abc$61060$new_n5280_
.sym 112147 $abc$61060$new_n5286_
.sym 112148 clock.counterO[12]
.sym 112149 gpio[12]
.sym 112150 $abc$61060$new_n5280_
.sym 112153 $abc$61060$new_n5286_
.sym 112154 clock.counterO[20]
.sym 112155 gpio[20]
.sym 112156 $abc$61060$new_n5280_
.sym 112157 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$55730
.sym 112158 clk_16mhz$2$2
.sym 112159 $abc$61060$auto$simplemap.cc:250:simplemap_eqne$55715[4]
.sym 112160 $abc$61060$new_n5207_
.sym 112161 $abc$61060$new_n5206_
.sym 112162 soc.cpu.pcpi_div.quotient_msk[0]
.sym 112163 soc.cpu.pcpi_div.quotient_msk[3]
.sym 112164 soc.cpu.pcpi_div.quotient_msk[4]
.sym 112165 soc.cpu.pcpi_div.quotient_msk[2]
.sym 112166 soc.cpu.pcpi_div.quotient_msk[18]
.sym 112167 soc.cpu.pcpi_div.quotient_msk[1]
.sym 112234 $false
.sym 112235 $false
.sym 112236 soc.cpu.pcpi_div.quotient[12]
.sym 112237 soc.cpu.pcpi_div.quotient_msk[12]
.sym 112240 $false
.sym 112241 $false
.sym 112242 soc.cpu.pcpi_div.quotient[3]
.sym 112243 soc.cpu.pcpi_div.quotient_msk[3]
.sym 112246 $false
.sym 112247 $false
.sym 112248 soc.cpu.pcpi_div.quotient[4]
.sym 112249 soc.cpu.pcpi_div.quotient_msk[4]
.sym 112258 $false
.sym 112259 $false
.sym 112260 soc.cpu.pcpi_div.quotient[19]
.sym 112261 soc.cpu.pcpi_div.quotient_msk[19]
.sym 112264 $false
.sym 112265 $false
.sym 112266 soc.cpu.pcpi_div.quotient[21]
.sym 112267 soc.cpu.pcpi_div.quotient_msk[21]
.sym 112270 $false
.sym 112271 $false
.sym 112272 soc.cpu.pcpi_div.quotient[9]
.sym 112273 soc.cpu.pcpi_div.quotient_msk[9]
.sym 112276 $false
.sym 112277 $false
.sym 112278 soc.cpu.pcpi_div.quotient[13]
.sym 112279 soc.cpu.pcpi_div.quotient_msk[13]
.sym 112280 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 112281 clk_16mhz$2$2
.sym 112282 soc.cpu.pcpi_div.start$2
.sym 112283 $abc$61060$new_n5212_
.sym 112284 $abc$61060$new_n5205_
.sym 112285 soc.cpu.pcpi_div.quotient_msk[15]
.sym 112286 soc.cpu.pcpi_div.quotient_msk[16]
.sym 112287 soc.cpu.pcpi_div.quotient_msk[17]
.sym 112288 soc.cpu.pcpi_div.quotient_msk[14]
.sym 112289 soc.cpu.pcpi_div.quotient_msk[30]
.sym 112290 soc.cpu.pcpi_div.quotient_msk[21]
.sym 112357 $false
.sym 112358 $false
.sym 112359 soc.cpu.pcpi_div.quotient[30]
.sym 112360 soc.cpu.pcpi_div.quotient_msk[30]
.sym 112375 $false
.sym 112376 $false
.sym 112377 soc.cpu.pcpi_div.quotient[22]
.sym 112378 soc.cpu.pcpi_div.quotient_msk[22]
.sym 112381 $false
.sym 112382 $false
.sym 112383 soc.cpu.pcpi_div.quotient[17]
.sym 112384 soc.cpu.pcpi_div.quotient_msk[17]
.sym 112387 $false
.sym 112388 $false
.sym 112389 soc.cpu.pcpi_div.quotient[16]
.sym 112390 soc.cpu.pcpi_div.quotient_msk[16]
.sym 112393 $false
.sym 112394 $false
.sym 112395 soc.cpu.pcpi_div.quotient[26]
.sym 112396 soc.cpu.pcpi_div.quotient_msk[26]
.sym 112399 $false
.sym 112400 $false
.sym 112401 soc.cpu.pcpi_div.quotient[29]
.sym 112402 soc.cpu.pcpi_div.quotient_msk[29]
.sym 112403 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 112404 clk_16mhz$2$2
.sym 112405 soc.cpu.pcpi_div.start$2
.sym 112407 $abc$61060$new_n5215_
.sym 112408 $abc$61060$new_n5204_
.sym 112409 $abc$61060$new_n5213_
.sym 112410 soc.cpu.pcpi_div.quotient_msk[22]
.sym 112412 soc.cpu.pcpi_div.quotient_msk[23]
.sym 112413 soc.cpu.pcpi_div.quotient_msk[24]
.sym 112480 soc.cpu.pcpi_div.quotient_msk[29]
.sym 112481 soc.cpu.pcpi_div.quotient_msk[28]
.sym 112482 soc.cpu.pcpi_div.quotient_msk[27]
.sym 112483 soc.cpu.pcpi_div.quotient_msk[26]
.sym 112498 soc.cpu.pcpi_div.quotient_msk[28]
.sym 112499 $false
.sym 112500 $false
.sym 112501 $false
.sym 112504 soc.cpu.pcpi_div.quotient_msk[29]
.sym 112505 $false
.sym 112506 $false
.sym 112507 $false
.sym 112510 soc.cpu.pcpi_div.quotient_msk[30]
.sym 112511 $false
.sym 112512 $false
.sym 112513 $false
.sym 112516 soc.cpu.pcpi_div.quotient_msk[27]
.sym 112517 $false
.sym 112518 $false
.sym 112519 $false
.sym 112522 soc.cpu.pcpi_div.quotient_msk[26]
.sym 112523 $false
.sym 112524 $false
.sym 112525 $false
.sym 112526 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 112527 clk_16mhz$2$2
.sym 112528 soc.cpu.pcpi_div.start$2
.sym 112621 $false
.sym 112622 $false
.sym 112623 soc.cpu.pcpi_div.quotient[28]
.sym 112624 soc.cpu.pcpi_div.quotient_msk[28]
.sym 112649 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 112650 clk_16mhz$2$2
.sym 112651 soc.cpu.pcpi_div.start$2
.sym 113162 soc.cpu.pcpi_mul.rs1[50]
.sym 113163 soc.cpu.pcpi_mul.rs1[48]
.sym 113165 soc.cpu.pcpi_mul.rs1[51]
.sym 113166 soc.cpu.pcpi_mul.rs1[46]
.sym 113167 soc.cpu.pcpi_mul.rs1[45]
.sym 113168 soc.cpu.pcpi_mul.rs1[47]
.sym 113169 soc.cpu.pcpi_mul.rs1[49]
.sym 113236 $false
.sym 113237 soc.cpu.pcpi_mul.mul_waiting$2
.sym 113238 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 113239 soc.cpu.pcpi_mul.rs1[54]
.sym 113242 $false
.sym 113243 soc.cpu.pcpi_mul.mul_waiting$2
.sym 113244 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 113245 soc.cpu.pcpi_mul.rs1[53]
.sym 113248 $false
.sym 113249 soc.cpu.pcpi_mul.mul_waiting$2
.sym 113250 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 113251 soc.cpu.pcpi_mul.rs1[56]
.sym 113260 $false
.sym 113261 soc.cpu.pcpi_mul.mul_waiting$2
.sym 113262 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 113263 soc.cpu.pcpi_mul.rs1[55]
.sym 113282 resetn$2
.sym 113283 clk_16mhz$2$2
.sym 113284 $false
.sym 113285 soc.cpu.pcpi_mul.rs1[44]
.sym 113286 soc.cpu.pcpi_mul.rs1[43]
.sym 113287 soc.cpu.pcpi_mul.rs1[40]
.sym 113288 soc.cpu.pcpi_mul.rs1[42]
.sym 113289 soc.cpu.pcpi_mul.rs1[41]
.sym 113292 soc.cpu.pcpi_mul.rs1[39]
.sym 113359 $false
.sym 113360 soc.cpu.pcpi_mul.mul_waiting$2
.sym 113361 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 113362 soc.cpu.pcpi_mul.rs1[57]
.sym 113365 $false
.sym 113366 soc.cpu.pcpi_mul.mul_waiting$2
.sym 113367 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 113368 soc.cpu.pcpi_mul.rs1[58]
.sym 113405 resetn$2
.sym 113406 clk_16mhz$2$2
.sym 113407 $false
.sym 113408 soc.cpu.pcpi_mul.rs1[35]
.sym 113409 soc.cpu.pcpi_mul.rs1[34]
.sym 113411 soc.cpu.pcpi_mul.rs1[33]
.sym 113412 soc.cpu.pcpi_mul.rs1[37]
.sym 113413 soc.cpu.pcpi_mul.rs1[32]
.sym 113414 soc.cpu.pcpi_mul.rs1[36]
.sym 113415 soc.cpu.pcpi_mul.rs1[38]
.sym 113482 $false
.sym 113483 soc.cpu.pcpi_mul.mul_waiting$2
.sym 113484 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 113485 soc.cpu.pcpi_mul.rs1[61]
.sym 113488 $false
.sym 113489 soc.cpu.pcpi_mul.mul_waiting$2
.sym 113490 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 113491 soc.cpu.pcpi_mul.rs1[59]
.sym 113500 $false
.sym 113501 soc.cpu.pcpi_mul.mul_waiting$2
.sym 113502 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 113503 soc.cpu.pcpi_mul.rs1[63]
.sym 113506 $false
.sym 113507 $false
.sym 113508 $false
.sym 113509 $false
.sym 113518 $false
.sym 113519 soc.cpu.pcpi_mul.mul_waiting$2
.sym 113520 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 113521 soc.cpu.pcpi_mul.rs1[62]
.sym 113524 $false
.sym 113525 soc.cpu.pcpi_mul.mul_waiting$2
.sym 113526 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 113527 soc.cpu.pcpi_mul.rs1[60]
.sym 113528 resetn$2
.sym 113529 clk_16mhz$2$2
.sym 113530 $false
.sym 113532 soc.cpu.pcpi_mul.rd[38]
.sym 113533 soc.cpu.pcpi_mul.rd[39]
.sym 113534 soc.cpu.pcpi_mul.rdx[40]
.sym 113536 soc.cpu.pcpi_mul.rd[37]
.sym 113537 soc.cpu.pcpi_mul.rd[40]
.sym 113605 soc.cpu.pcpi_mul.rdx[41]
.sym 113606 soc.cpu.pcpi_mul.rd[41]
.sym 113607 soc.cpu.pcpi_mul.rs1[0]
.sym 113608 soc.cpu.pcpi_mul.rs2[41]
.sym 113611 soc.cpu.pcpi_mul.rdx[38]
.sym 113612 soc.cpu.pcpi_mul.rd[38]
.sym 113613 soc.cpu.pcpi_mul.rs1[0]
.sym 113614 soc.cpu.pcpi_mul.rs2[38]
.sym 113617 soc.cpu.pcpi_mul.rs2[38]
.sym 113618 soc.cpu.pcpi_mul.rs1[0]
.sym 113619 soc.cpu.pcpi_mul.rdx[38]
.sym 113620 soc.cpu.pcpi_mul.rd[38]
.sym 113623 soc.cpu.pcpi_mul.rs2[41]
.sym 113624 soc.cpu.pcpi_mul.rs1[0]
.sym 113625 soc.cpu.pcpi_mul.rdx[41]
.sym 113626 soc.cpu.pcpi_mul.rd[41]
.sym 113629 soc.cpu.pcpi_mul.rs2[39]
.sym 113630 soc.cpu.pcpi_mul.rs1[0]
.sym 113631 soc.cpu.pcpi_mul.rdx[39]
.sym 113632 soc.cpu.pcpi_mul.rd[39]
.sym 113635 soc.cpu.pcpi_mul.rdx[39]
.sym 113636 soc.cpu.pcpi_mul.rd[39]
.sym 113637 soc.cpu.pcpi_mul.rs1[0]
.sym 113638 soc.cpu.pcpi_mul.rs2[39]
.sym 113641 $false
.sym 113642 $false
.sym 113643 $false
.sym 113644 $false
.sym 113647 $false
.sym 113648 $false
.sym 113649 $false
.sym 113650 $false
.sym 113651 resetn$2
.sym 113652 clk_16mhz$2$2
.sym 113653 $false
.sym 113654 $abc$61060$auto$maccmap.cc:111:fulladd$23655[1]
.sym 113655 $abc$61060$auto$maccmap.cc:112:fulladd$23522[0]
.sym 113656 $abc$61060$auto$maccmap.cc:112:fulladd$23656[1]
.sym 113657 $abc$61060$auto$maccmap.cc:112:fulladd$23656[0]
.sym 113658 soc.cpu.pcpi_mul.rs2[38]
.sym 113659 soc.cpu.pcpi_mul.rs2[37]
.sym 113660 soc.cpu.pcpi_mul.rdx[37]
.sym 113661 soc.cpu.pcpi_mul.rs2[36]
.sym 113690 $false
.sym 113727 $auto$maccmap.cc:240:synth$23524.C[2]
.sym 113729 $abc$61060$auto$maccmap.cc:111:fulladd$23521[1]
.sym 113730 $abc$61060$auto$maccmap.cc:112:fulladd$23522[0]
.sym 113733 $auto$maccmap.cc:240:synth$23524.C[3]
.sym 113734 $false
.sym 113735 $abc$61060$auto$maccmap.cc:111:fulladd$23521[2]
.sym 113736 $abc$61060$auto$maccmap.cc:112:fulladd$23522[1]
.sym 113737 $auto$maccmap.cc:240:synth$23524.C[2]
.sym 113739 $auto$maccmap.cc:240:synth$23524.C[4]
.sym 113740 $false
.sym 113741 $abc$61060$auto$maccmap.cc:111:fulladd$23521[3]
.sym 113742 $abc$61060$auto$maccmap.cc:112:fulladd$23522[2]
.sym 113743 $auto$maccmap.cc:240:synth$23524.C[3]
.sym 113746 $false
.sym 113747 $false
.sym 113748 $abc$61060$auto$maccmap.cc:112:fulladd$23522[3]
.sym 113749 $auto$maccmap.cc:240:synth$23524.C[4]
.sym 113764 soc.cpu.pcpi_mul.rdx[36]
.sym 113765 soc.cpu.pcpi_mul.rd[36]
.sym 113766 soc.cpu.pcpi_mul.rs1[0]
.sym 113767 soc.cpu.pcpi_mul.rs2[36]
.sym 113770 $false
.sym 113771 $abc$61060$auto$maccmap.cc:111:fulladd$23521[1]
.sym 113772 $abc$61060$auto$maccmap.cc:112:fulladd$23522[0]
.sym 113773 $false
.sym 113774 resetn$2
.sym 113775 clk_16mhz$2$2
.sym 113776 soc.cpu.pcpi_mul.mul_waiting$2
.sym 113777 $abc$61060$auto$maccmap.cc:111:fulladd$23612[2]
.sym 113778 $abc$61060$auto$maccmap.cc:112:fulladd$23613[2]
.sym 113779 soc.cpu.pcpi_mul.rdx[2]
.sym 113781 soc.cpu.pcpi_mul.rdx[1]
.sym 113813 $false
.sym 113850 $auto$maccmap.cc:240:synth$23615.C[2]
.sym 113852 $abc$61060$auto$maccmap.cc:111:fulladd$23612[1]
.sym 113853 $abc$61060$auto$maccmap.cc:112:fulladd$23613[0]
.sym 113856 $auto$maccmap.cc:240:synth$23615.C[3]
.sym 113857 $false
.sym 113858 $abc$61060$auto$maccmap.cc:111:fulladd$23612[2]
.sym 113859 $abc$61060$auto$maccmap.cc:112:fulladd$23613[1]
.sym 113860 $auto$maccmap.cc:240:synth$23615.C[2]
.sym 113862 $auto$maccmap.cc:240:synth$23615.C[4]
.sym 113863 $false
.sym 113864 $abc$61060$auto$maccmap.cc:111:fulladd$23612[3]
.sym 113865 $abc$61060$auto$maccmap.cc:112:fulladd$23613[2]
.sym 113866 $auto$maccmap.cc:240:synth$23615.C[3]
.sym 113869 $false
.sym 113870 $false
.sym 113871 $abc$61060$auto$maccmap.cc:112:fulladd$23613[3]
.sym 113872 $auto$maccmap.cc:240:synth$23615.C[4]
.sym 113875 soc.cpu.pcpi_mul.rdx[0]
.sym 113876 soc.cpu.pcpi_mul.rd[0]
.sym 113877 soc.cpu.pcpi_mul.rs1[0]
.sym 113878 soc.cpu.pcpi_mul.rs2[0]
.sym 113893 $false
.sym 113894 $abc$61060$auto$maccmap.cc:111:fulladd$23612[1]
.sym 113895 $abc$61060$auto$maccmap.cc:112:fulladd$23613[0]
.sym 113896 $false
.sym 113897 resetn$2
.sym 113898 clk_16mhz$2$2
.sym 113899 soc.cpu.pcpi_mul.mul_waiting$2
.sym 113900 $abc$61060$auto$maccmap.cc:112:fulladd$23556[0]
.sym 113901 $abc$61060$auto$maccmap.cc:112:fulladd$23620[0]
.sym 113903 soc.cpu.pcpi_mul.rd[12]
.sym 113904 soc.cpu.pcpi_mul.rd[44]
.sym 113905 soc.cpu.pcpi_mul.rd[32]
.sym 113907 soc.cpu.pcpi_mul.rd[45]
.sym 113980 $false
.sym 113981 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 113982 soc.cpu.pcpi_mul.rd[2]
.sym 113983 soc.cpu.pcpi_mul.rd[34]
.sym 113986 $false
.sym 113987 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 113988 soc.cpu.pcpi_mul.rd[0]
.sym 113989 soc.cpu.pcpi_mul.rd[32]
.sym 113992 $false
.sym 113993 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 113994 soc.cpu.pcpi_mul.rd[1]
.sym 113995 soc.cpu.pcpi_mul.rd[33]
.sym 113998 $false
.sym 113999 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 114000 soc.cpu.pcpi_mul.rd[13]
.sym 114001 soc.cpu.pcpi_mul.rd[45]
.sym 114016 $false
.sym 114017 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 114018 soc.cpu.pcpi_mul.rd[3]
.sym 114019 soc.cpu.pcpi_mul.rd[35]
.sym 114020 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 114021 clk_16mhz$2$2
.sym 114022 $false
.sym 114023 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 114026 soc.cpu.pcpi_mul.pcpi_rd[12]
.sym 114029 soc.cpu.pcpi_mul.pcpi_rd[15]
.sym 114030 soc.cpu.pcpi_mul.pcpi_rd[26]
.sym 114121 $false
.sym 114122 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 114123 soc.cpu.pcpi_mul.rd[11]
.sym 114124 soc.cpu.pcpi_mul.rd[43]
.sym 114143 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 114144 clk_16mhz$2$2
.sym 114145 $false
.sym 114147 $abc$61060$auto$maccmap.cc:112:fulladd$23671[2]
.sym 114149 $abc$61060$auto$maccmap.cc:111:fulladd$23670[2]
.sym 114153 soc.cpu.pcpi_mul.pcpi_rd[28]
.sym 114220 $false
.sym 114221 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114222 soc.cpu.reg_op2[25]
.sym 114223 soc.cpu.pcpi_mul.rs2[24]
.sym 114226 $false
.sym 114227 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114228 soc.cpu.reg_op2[27]
.sym 114229 soc.cpu.pcpi_mul.rs2[26]
.sym 114232 $false
.sym 114233 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114234 soc.cpu.reg_op2[26]
.sym 114235 soc.cpu.pcpi_mul.rs2[25]
.sym 114238 $false
.sym 114239 $false
.sym 114240 $false
.sym 114241 $false
.sym 114244 $false
.sym 114245 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114246 soc.cpu.reg_op2[24]
.sym 114247 soc.cpu.pcpi_mul.rs2[23]
.sym 114250 $false
.sym 114251 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114252 soc.cpu.reg_op2[23]
.sym 114253 soc.cpu.pcpi_mul.rs2[22]
.sym 114256 $false
.sym 114257 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114258 soc.cpu.reg_op2[22]
.sym 114259 soc.cpu.pcpi_mul.rs2[21]
.sym 114262 $false
.sym 114263 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114264 soc.cpu.reg_op2[28]
.sym 114265 soc.cpu.pcpi_mul.rs2[27]
.sym 114266 resetn$2
.sym 114267 clk_16mhz$2$2
.sym 114268 $false
.sym 114269 $abc$61060$auto$maccmap.cc:112:fulladd$23649[2]
.sym 114271 $abc$61060$auto$maccmap.cc:111:fulladd$23597[3]
.sym 114272 $abc$61060$auto$maccmap.cc:111:fulladd$23648[2]
.sym 114273 soc.cpu.pcpi_mul.rdx[6]
.sym 114274 soc.cpu.pcpi_mul.rs2[63]
.sym 114275 soc.cpu.pcpi_mul.rdx[63]
.sym 114276 soc.cpu.pcpi_mul.rs2[29]
.sym 114343 $false
.sym 114344 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 114345 soc.cpu.pcpi_mul.rd[10]
.sym 114346 soc.cpu.pcpi_mul.rd[42]
.sym 114349 $false
.sym 114350 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 114351 soc.cpu.pcpi_mul.rd[4]
.sym 114352 soc.cpu.pcpi_mul.rd[36]
.sym 114355 $false
.sym 114356 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 114357 soc.cpu.pcpi_mul.rd[30]
.sym 114358 soc.cpu.pcpi_mul.rd[62]
.sym 114361 $false
.sym 114362 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 114363 soc.cpu.pcpi_mul.rd[6]
.sym 114364 soc.cpu.pcpi_mul.rd[38]
.sym 114367 $false
.sym 114368 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 114369 soc.cpu.pcpi_mul.rd[16]
.sym 114370 soc.cpu.pcpi_mul.rd[48]
.sym 114373 $false
.sym 114374 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 114375 soc.cpu.pcpi_mul.rd[9]
.sym 114376 soc.cpu.pcpi_mul.rd[41]
.sym 114379 $false
.sym 114380 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 114381 soc.cpu.pcpi_mul.rd[7]
.sym 114382 soc.cpu.pcpi_mul.rd[39]
.sym 114385 $false
.sym 114386 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 114387 soc.cpu.pcpi_mul.rd[5]
.sym 114388 soc.cpu.pcpi_mul.rd[37]
.sym 114389 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 114390 clk_16mhz$2$2
.sym 114391 $false
.sym 114393 soc.cpu.pcpi_mul.rd[6]
.sym 114394 soc.cpu.pcpi_mul.rd[7]
.sym 114395 soc.cpu.pcpi_mul.rdx[8]
.sym 114396 soc.cpu.pcpi_mul.rd[8]
.sym 114397 soc.cpu.pcpi_mul.rd[5]
.sym 114398 soc.cpu.pcpi_mul.rd[4]
.sym 114466 soc.cpu.pcpi_mul.rdx[7]
.sym 114467 soc.cpu.pcpi_mul.rd[7]
.sym 114468 soc.cpu.pcpi_mul.rs1[0]
.sym 114469 soc.cpu.pcpi_mul.rs2[7]
.sym 114472 soc.cpu.pcpi_mul.rs2[4]
.sym 114473 soc.cpu.pcpi_mul.rs1[0]
.sym 114474 soc.cpu.pcpi_mul.rdx[4]
.sym 114475 soc.cpu.pcpi_mul.rd[4]
.sym 114478 soc.cpu.pcpi_mul.rdx[5]
.sym 114479 soc.cpu.pcpi_mul.rd[5]
.sym 114480 soc.cpu.pcpi_mul.rs1[0]
.sym 114481 soc.cpu.pcpi_mul.rs2[5]
.sym 114484 soc.cpu.pcpi_mul.rs2[8]
.sym 114485 soc.cpu.pcpi_mul.rs1[0]
.sym 114486 soc.cpu.pcpi_mul.rdx[8]
.sym 114487 soc.cpu.pcpi_mul.rd[8]
.sym 114490 soc.cpu.pcpi_mul.rs2[7]
.sym 114491 soc.cpu.pcpi_mul.rs1[0]
.sym 114492 soc.cpu.pcpi_mul.rdx[7]
.sym 114493 soc.cpu.pcpi_mul.rd[7]
.sym 114496 soc.cpu.pcpi_mul.rs2[5]
.sym 114497 soc.cpu.pcpi_mul.rs1[0]
.sym 114498 soc.cpu.pcpi_mul.rdx[5]
.sym 114499 soc.cpu.pcpi_mul.rd[5]
.sym 114508 $false
.sym 114509 $abc$61060$techmap$techmap\soc.cpu.$procmux$5440.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$13702_Y_new_inv_
.sym 114510 soc.cpu.mem_la_wdata[15]
.sym 114511 soc.cpu.reg_op2[31]
.sym 114512 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$34961
.sym 114513 clk_16mhz$2$2
.sym 114514 $false
.sym 114518 soc.cpu.pcpi_mul.pcpi_rd[31]
.sym 114522 soc.cpu.pcpi_mul.pcpi_rd[17]
.sym 114601 $false
.sym 114602 $false
.sym 114603 $false
.sym 114604 $false
.sym 114607 $false
.sym 114608 $false
.sym 114609 $false
.sym 114610 $false
.sym 114613 $false
.sym 114614 $false
.sym 114615 $false
.sym 114616 $false
.sym 114619 $false
.sym 114620 $false
.sym 114621 $false
.sym 114622 $false
.sym 114631 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114632 soc.cpu.pcpi_mul.rs2[50]
.sym 114633 soc.cpu.pcpi_mul.instr_mulh
.sym 114634 soc.cpu.reg_op2[31]
.sym 114635 resetn$2
.sym 114636 clk_16mhz$2$2
.sym 114637 $false
.sym 114638 $abc$61060$auto$maccmap.cc:111:fulladd$23528[3]
.sym 114639 $abc$61060$auto$maccmap.cc:112:fulladd$23529[3]
.sym 114640 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 114641 soc.cpu.pcpi_mul.instr_mulhsu
.sym 114642 soc.cpu.pcpi_mul.instr_mulhu
.sym 114643 soc.cpu.pcpi_mul.instr_mulh
.sym 114645 soc.cpu.pcpi_mul.instr_mul
.sym 114712 $false
.sym 114713 soc.cpu.pcpi_insn[14]
.sym 114714 soc.cpu.pcpi_insn[13]
.sym 114715 soc.cpu.pcpi_insn[12]
.sym 114718 $false
.sym 114719 soc.cpu.pcpi_insn[14]
.sym 114720 soc.cpu.pcpi_insn[13]
.sym 114721 soc.cpu.pcpi_insn[12]
.sym 114748 $false
.sym 114749 soc.cpu.pcpi_insn[14]
.sym 114750 soc.cpu.pcpi_insn[12]
.sym 114751 soc.cpu.pcpi_insn[13]
.sym 114754 $false
.sym 114755 soc.cpu.pcpi_insn[14]
.sym 114756 soc.cpu.pcpi_insn[13]
.sym 114757 soc.cpu.pcpi_insn[12]
.sym 114758 $true
.sym 114759 clk_16mhz$2$2
.sym 114760 $abc$61060$auto$rtlil.cc:1981:NotGate$60864
.sym 114761 $abc$61060$auto$maccmap.cc:112:fulladd$23605[1]
.sym 114762 $abc$61060$auto$maccmap.cc:112:fulladd$23605[2]
.sym 114763 $abc$61060$auto$maccmap.cc:111:fulladd$23604[1]
.sym 114764 $abc$61060$auto$maccmap.cc:111:fulladd$23604[2]
.sym 114767 soc.cpu.pcpi_div.pcpi_wait
.sym 114835 soc.cpu.pcpi_div.instr_remu
.sym 114836 soc.cpu.pcpi_div.instr_rem
.sym 114837 soc.cpu.pcpi_div.instr_divu
.sym 114838 soc.cpu.pcpi_div.instr_div
.sym 114853 $false
.sym 114854 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114855 soc.cpu.reg_op2[19]
.sym 114856 soc.cpu.pcpi_mul.rs2[18]
.sym 114865 $false
.sym 114866 $false
.sym 114867 $false
.sym 114868 $false
.sym 114877 $false
.sym 114878 soc.cpu.pcpi_mul.mul_waiting$2
.sym 114879 soc.cpu.reg_op2[18]
.sym 114880 soc.cpu.pcpi_mul.rs2[17]
.sym 114881 resetn$2
.sym 114882 clk_16mhz$2$2
.sym 114883 $false
.sym 114885 soc.cpu.pcpi_mul.pcpi_rd[20]
.sym 114886 soc.cpu.pcpi_mul.pcpi_rd[8]
.sym 114887 soc.cpu.pcpi_mul.pcpi_rd[19]
.sym 114888 soc.cpu.pcpi_mul.pcpi_rd[22]
.sym 114889 soc.cpu.pcpi_mul.pcpi_rd[18]
.sym 114964 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 114965 soc.cpu.pcpi_div.pcpi_wr
.sym 114966 soc.cpu.pcpi_div.pcpi_rd[6]
.sym 114967 soc.cpu.pcpi_mul.pcpi_rd[6]
.sym 114970 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 114971 soc.cpu.pcpi_div.pcpi_wr
.sym 114972 soc.cpu.pcpi_div.pcpi_rd[5]
.sym 114973 soc.cpu.pcpi_mul.pcpi_rd[5]
.sym 114982 $false
.sym 114983 $false
.sym 114984 resetn$2
.sym 114985 $abc$61060$techmap\soc.cpu.pcpi_div.$procmux$5515_Y
.sym 114994 $false
.sym 114995 $false
.sym 114996 soc.cpu.pcpi_div.pcpi_wr
.sym 114997 $abc$61060$auto$rtlil.cc:1981:NotGate$60876
.sym 115000 $true$2
.sym 115001 $false
.sym 115002 $false
.sym 115003 $false
.sym 115004 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$45475
.sym 115005 clk_16mhz$2$2
.sym 115006 $false
.sym 115007 $abc$61060$new_n7355_
.sym 115009 $abc$61060$new_n7381_
.sym 115010 soc.cpu.pcpi_mul.pcpi_wait
.sym 115105 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 115106 soc.cpu.pcpi_div.pcpi_wr
.sym 115107 soc.cpu.pcpi_div.pcpi_rd[1]
.sym 115108 soc.cpu.pcpi_mul.pcpi_rd[1]
.sym 115131 $abc$61060$new_n7387_
.sym 115133 $abc$61060$new_n7437_
.sym 115204 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 115205 soc.cpu.pcpi_div.pcpi_wr
.sym 115206 soc.cpu.pcpi_div.pcpi_rd[7]
.sym 115207 soc.cpu.pcpi_mul.pcpi_rd[7]
.sym 115210 $false
.sym 115211 $false
.sym 115212 $false
.sym 115213 soc.cpu.pcpi_div.quotient[5]
.sym 115216 $false
.sym 115217 soc.cpu.pcpi_div.outsign
.sym 115218 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[5]
.sym 115219 soc.cpu.pcpi_div.quotient[5]
.sym 115222 soc.cpu.pcpi_div.instr_divu
.sym 115223 soc.cpu.pcpi_div.instr_div
.sym 115224 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[6]_new_inv_
.sym 115225 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[6]_new_inv_
.sym 115228 soc.cpu.pcpi_div.instr_divu
.sym 115229 soc.cpu.pcpi_div.instr_div
.sym 115230 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[5]_new_inv_
.sym 115231 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[5]_new_inv_
.sym 115234 soc.cpu.pcpi_div.instr_divu
.sym 115235 soc.cpu.pcpi_div.instr_div
.sym 115236 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[7]_new_inv_
.sym 115237 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[7]_new_inv_
.sym 115240 soc.cpu.pcpi_div.instr_divu
.sym 115241 soc.cpu.pcpi_div.instr_div
.sym 115242 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[1]_new_inv_
.sym 115243 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[1]_new_inv_
.sym 115246 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 115247 $false
.sym 115248 $false
.sym 115249 $false
.sym 115250 $true
.sym 115251 clk_16mhz$2$2
.sym 115252 $false
.sym 115253 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[1]
.sym 115254 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[1]
.sym 115255 $abc$61060$new_n7396_
.sym 115256 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[6]_new_inv_
.sym 115257 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[1]_new_inv_
.sym 115258 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[7]_new_inv_
.sym 115259 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[7]
.sym 115260 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[6]
.sym 115289 $true
.sym 115326 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[0]$2
.sym 115327 $false
.sym 115328 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[0]
.sym 115329 $false
.sym 115330 $false
.sym 115332 $auto$alumacc.cc:474:replace_alu$7320.C[2]
.sym 115334 $false
.sym 115335 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[1]
.sym 115338 $auto$alumacc.cc:474:replace_alu$7320.C[3]
.sym 115339 $false
.sym 115340 $false
.sym 115341 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[2]
.sym 115342 $auto$alumacc.cc:474:replace_alu$7320.C[2]
.sym 115344 $auto$alumacc.cc:474:replace_alu$7320.C[4]
.sym 115345 $false
.sym 115346 $false
.sym 115347 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[3]
.sym 115348 $auto$alumacc.cc:474:replace_alu$7320.C[3]
.sym 115350 $auto$alumacc.cc:474:replace_alu$7320.C[5]
.sym 115351 $false
.sym 115352 $false
.sym 115353 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[4]
.sym 115354 $auto$alumacc.cc:474:replace_alu$7320.C[4]
.sym 115356 $auto$alumacc.cc:474:replace_alu$7320.C[6]
.sym 115357 $false
.sym 115358 $false
.sym 115359 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[5]
.sym 115360 $auto$alumacc.cc:474:replace_alu$7320.C[5]
.sym 115362 $auto$alumacc.cc:474:replace_alu$7320.C[7]
.sym 115363 $false
.sym 115364 $false
.sym 115365 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[6]
.sym 115366 $auto$alumacc.cc:474:replace_alu$7320.C[6]
.sym 115368 $auto$alumacc.cc:474:replace_alu$7320.C[8]
.sym 115369 $false
.sym 115370 $false
.sym 115371 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[7]
.sym 115372 $auto$alumacc.cc:474:replace_alu$7320.C[7]
.sym 115376 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[14]_new_inv_
.sym 115377 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[12]_new_inv_
.sym 115379 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[15]
.sym 115380 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[15]_new_inv_
.sym 115381 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[12]
.sym 115383 soc.cpu.pcpi_div.pcpi_rd[15]
.sym 115412 $auto$alumacc.cc:474:replace_alu$7320.C[8]
.sym 115449 $auto$alumacc.cc:474:replace_alu$7320.C[9]
.sym 115450 $false
.sym 115451 $false
.sym 115452 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[8]
.sym 115453 $auto$alumacc.cc:474:replace_alu$7320.C[8]
.sym 115455 $auto$alumacc.cc:474:replace_alu$7320.C[10]
.sym 115456 $false
.sym 115457 $false
.sym 115458 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[9]
.sym 115459 $auto$alumacc.cc:474:replace_alu$7320.C[9]
.sym 115461 $auto$alumacc.cc:474:replace_alu$7320.C[11]
.sym 115462 $false
.sym 115463 $false
.sym 115464 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[10]
.sym 115465 $auto$alumacc.cc:474:replace_alu$7320.C[10]
.sym 115467 $auto$alumacc.cc:474:replace_alu$7320.C[12]
.sym 115468 $false
.sym 115469 $false
.sym 115470 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[11]
.sym 115471 $auto$alumacc.cc:474:replace_alu$7320.C[11]
.sym 115473 $auto$alumacc.cc:474:replace_alu$7320.C[13]
.sym 115474 $false
.sym 115475 $false
.sym 115476 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[12]
.sym 115477 $auto$alumacc.cc:474:replace_alu$7320.C[12]
.sym 115479 $auto$alumacc.cc:474:replace_alu$7320.C[14]
.sym 115480 $false
.sym 115481 $false
.sym 115482 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[13]
.sym 115483 $auto$alumacc.cc:474:replace_alu$7320.C[13]
.sym 115485 $auto$alumacc.cc:474:replace_alu$7320.C[15]
.sym 115486 $false
.sym 115487 $false
.sym 115488 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[14]
.sym 115489 $auto$alumacc.cc:474:replace_alu$7320.C[14]
.sym 115491 $auto$alumacc.cc:474:replace_alu$7320.C[16]
.sym 115492 $false
.sym 115493 $false
.sym 115494 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[15]
.sym 115495 $auto$alumacc.cc:474:replace_alu$7320.C[15]
.sym 115499 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[23]_new_inv_
.sym 115500 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[23]
.sym 115501 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[18]_new_inv_
.sym 115502 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[19]_new_inv_
.sym 115503 soc.cpu.pcpi_div.pcpi_rd[19]
.sym 115504 soc.cpu.pcpi_div.pcpi_rd[23]
.sym 115505 soc.cpu.pcpi_div.pcpi_rd[18]
.sym 115506 soc.cpu.pcpi_div.pcpi_rd[17]
.sym 115535 $auto$alumacc.cc:474:replace_alu$7320.C[16]
.sym 115572 $auto$alumacc.cc:474:replace_alu$7320.C[17]
.sym 115573 $false
.sym 115574 $false
.sym 115575 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[16]
.sym 115576 $auto$alumacc.cc:474:replace_alu$7320.C[16]
.sym 115578 $auto$alumacc.cc:474:replace_alu$7320.C[18]
.sym 115579 $false
.sym 115580 $false
.sym 115581 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[17]
.sym 115582 $auto$alumacc.cc:474:replace_alu$7320.C[17]
.sym 115584 $auto$alumacc.cc:474:replace_alu$7320.C[19]
.sym 115585 $false
.sym 115586 $false
.sym 115587 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[18]
.sym 115588 $auto$alumacc.cc:474:replace_alu$7320.C[18]
.sym 115590 $auto$alumacc.cc:474:replace_alu$7320.C[20]
.sym 115591 $false
.sym 115592 $false
.sym 115593 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[19]
.sym 115594 $auto$alumacc.cc:474:replace_alu$7320.C[19]
.sym 115596 $auto$alumacc.cc:474:replace_alu$7320.C[21]
.sym 115597 $false
.sym 115598 $false
.sym 115599 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[20]
.sym 115600 $auto$alumacc.cc:474:replace_alu$7320.C[20]
.sym 115602 $auto$alumacc.cc:474:replace_alu$7320.C[22]
.sym 115603 $false
.sym 115604 $false
.sym 115605 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[21]
.sym 115606 $auto$alumacc.cc:474:replace_alu$7320.C[21]
.sym 115608 $auto$alumacc.cc:474:replace_alu$7320.C[23]
.sym 115609 $false
.sym 115610 $false
.sym 115611 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[22]
.sym 115612 $auto$alumacc.cc:474:replace_alu$7320.C[22]
.sym 115614 $auto$alumacc.cc:474:replace_alu$7320.C[24]
.sym 115615 $false
.sym 115616 $false
.sym 115617 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[23]
.sym 115618 $auto$alumacc.cc:474:replace_alu$7320.C[23]
.sym 115622 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[8]_new_
.sym 115623 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[9]_new_
.sym 115624 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[13]_new_
.sym 115626 $abc$61060$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_
.sym 115627 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[18]
.sym 115628 soc.cpu.pcpi_div.quotient[31]
.sym 115629 soc.cpu.pcpi_div.quotient[6]
.sym 115658 $auto$alumacc.cc:474:replace_alu$7320.C[24]
.sym 115695 $auto$alumacc.cc:474:replace_alu$7320.C[25]
.sym 115696 $false
.sym 115697 $false
.sym 115698 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[24]
.sym 115699 $auto$alumacc.cc:474:replace_alu$7320.C[24]
.sym 115701 $auto$alumacc.cc:474:replace_alu$7320.C[26]
.sym 115702 $false
.sym 115703 $false
.sym 115704 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[25]
.sym 115705 $auto$alumacc.cc:474:replace_alu$7320.C[25]
.sym 115707 $auto$alumacc.cc:474:replace_alu$7320.C[27]
.sym 115708 $false
.sym 115709 $false
.sym 115710 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[26]
.sym 115711 $auto$alumacc.cc:474:replace_alu$7320.C[26]
.sym 115713 $auto$alumacc.cc:474:replace_alu$7320.C[28]
.sym 115714 $false
.sym 115715 $false
.sym 115716 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[27]
.sym 115717 $auto$alumacc.cc:474:replace_alu$7320.C[27]
.sym 115719 $auto$alumacc.cc:474:replace_alu$7320.C[29]
.sym 115720 $false
.sym 115721 $false
.sym 115722 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[28]
.sym 115723 $auto$alumacc.cc:474:replace_alu$7320.C[28]
.sym 115725 $auto$alumacc.cc:474:replace_alu$7320.C[30]
.sym 115726 $false
.sym 115727 $false
.sym 115728 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[29]
.sym 115729 $auto$alumacc.cc:474:replace_alu$7320.C[29]
.sym 115731 $auto$alumacc.cc:474:replace_alu$7320.C[31]
.sym 115732 $false
.sym 115733 $false
.sym 115734 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[30]
.sym 115735 $auto$alumacc.cc:474:replace_alu$7320.C[30]
.sym 115738 soc.cpu.pcpi_div.outsign
.sym 115739 soc.cpu.pcpi_div.quotient[31]
.sym 115740 $false
.sym 115741 $auto$alumacc.cc:474:replace_alu$7320.C[31]
.sym 115745 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 115746 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[23]_new_
.sym 115747 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15974_Y_new_inv_
.sym 115748 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[20]_new_
.sym 115750 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15970_Y_new_inv_
.sym 115751 soc.cpu.pcpi_div.quotient[7]
.sym 115752 soc.cpu.pcpi_div.quotient[15]
.sym 115819 $false
.sym 115820 $false
.sym 115821 $false
.sym 115822 soc.cpu.pcpi_div.quotient[2]
.sym 115825 $false
.sym 115826 soc.cpu.pcpi_div.outsign
.sym 115827 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[10]
.sym 115828 soc.cpu.pcpi_div.quotient[10]
.sym 115831 $false
.sym 115832 $false
.sym 115833 $false
.sym 115834 soc.cpu.pcpi_div.quotient[10]
.sym 115837 $false
.sym 115838 $false
.sym 115839 $false
.sym 115840 soc.cpu.pcpi_div.quotient[25]
.sym 115843 $false
.sym 115844 soc.cpu.pcpi_div.outsign
.sym 115845 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[2]
.sym 115846 soc.cpu.pcpi_div.quotient[2]
.sym 115849 $false
.sym 115850 soc.cpu.pcpi_div.outsign
.sym 115851 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[25]
.sym 115852 soc.cpu.pcpi_div.quotient[25]
.sym 115855 $false
.sym 115856 soc.cpu.pcpi_div.outsign
.sym 115857 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[20]
.sym 115858 soc.cpu.pcpi_div.quotient[20]
.sym 115861 $false
.sym 115862 $false
.sym 115863 $false
.sym 115864 soc.cpu.pcpi_div.quotient[20]
.sym 115868 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15977_Y_new_inv_
.sym 115869 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[31]_new_
.sym 115870 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[30]_new_
.sym 115872 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[27]_new_
.sym 115873 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15981_Y_new_inv_
.sym 115874 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27556_new_inv_
.sym 115875 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[25]_new_
.sym 115948 $false
.sym 115949 $false
.sym 115950 $false
.sym 115951 soc.cpu.pcpi_div.quotient[29]
.sym 115960 $false
.sym 115961 $false
.sym 115962 $abc$61060$new_n5204_
.sym 115963 soc.cpu.pcpi_div.start$2
.sym 115978 $false
.sym 115979 soc.cpu.pcpi_div.outsign
.sym 115980 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[29]
.sym 115981 soc.cpu.pcpi_div.quotient[29]
.sym 115984 $false
.sym 115985 $false
.sym 115986 clock.counterO[1]
.sym 115987 pin_8$2
.sym 115988 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.sym 115989 clk_16mhz$2$2
.sym 115990 $false
.sym 115991 $abc$61060$new_n7251_
.sym 115993 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27612_new_inv_
.sym 115994 $abc$61060$new_n7198_
.sym 115996 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15991_Y_new_inv_
.sym 115997 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27596_new_inv_
.sym 115998 soc.cpu.pcpi_div.quotient_msk[7]
.sym 116065 $false
.sym 116066 $false
.sym 116067 soc.cpu.pcpi_div.quotient[18]
.sym 116068 soc.cpu.pcpi_div.quotient_msk[18]
.sym 116071 $false
.sym 116072 $false
.sym 116073 soc.cpu.pcpi_div.quotient[14]
.sym 116074 soc.cpu.pcpi_div.quotient_msk[14]
.sym 116077 $false
.sym 116078 $false
.sym 116079 soc.cpu.pcpi_div.quotient[20]
.sym 116080 soc.cpu.pcpi_div.quotient_msk[20]
.sym 116083 $false
.sym 116084 $false
.sym 116085 soc.cpu.pcpi_div.quotient[10]
.sym 116086 soc.cpu.pcpi_div.quotient_msk[10]
.sym 116089 $false
.sym 116090 $false
.sym 116091 soc.cpu.pcpi_div.quotient[23]
.sym 116092 soc.cpu.pcpi_div.quotient_msk[23]
.sym 116095 $false
.sym 116096 $false
.sym 116097 soc.cpu.pcpi_div.quotient[2]
.sym 116098 soc.cpu.pcpi_div.quotient_msk[2]
.sym 116101 $false
.sym 116102 $false
.sym 116103 soc.cpu.pcpi_div.quotient[5]
.sym 116104 soc.cpu.pcpi_div.quotient_msk[5]
.sym 116111 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 116112 clk_16mhz$2$2
.sym 116113 soc.cpu.pcpi_div.start$2
.sym 116114 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15988_Y_new_inv_
.sym 116115 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15999_Y_new_inv_
.sym 116116 $abc$61060$new_n5210_
.sym 116117 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15993_Y_new_inv_
.sym 116118 $abc$61060$new_n7337_
.sym 116119 soc.cpu.pcpi_div.quotient_msk[6]
.sym 116120 soc.cpu.pcpi_div.quotient_msk[5]
.sym 116121 soc.cpu.pcpi_div.quotient_msk[8]
.sym 116188 soc.cpu.pcpi_div.quotient_msk[21]
.sym 116189 soc.cpu.pcpi_div.quotient_msk[20]
.sym 116190 soc.cpu.pcpi_div.quotient_msk[19]
.sym 116191 soc.cpu.pcpi_div.quotient_msk[18]
.sym 116194 soc.cpu.pcpi_div.quotient_msk[21]
.sym 116195 $false
.sym 116196 $false
.sym 116197 $false
.sym 116200 soc.cpu.pcpi_div.quotient_msk[20]
.sym 116201 $false
.sym 116202 $false
.sym 116203 $false
.sym 116206 soc.cpu.pcpi_div.quotient_msk[12]
.sym 116207 $false
.sym 116208 $false
.sym 116209 $false
.sym 116212 soc.cpu.pcpi_div.quotient_msk[14]
.sym 116213 $false
.sym 116214 $false
.sym 116215 $false
.sym 116218 soc.cpu.pcpi_div.quotient_msk[11]
.sym 116219 $false
.sym 116220 $false
.sym 116221 $false
.sym 116224 soc.cpu.pcpi_div.quotient_msk[10]
.sym 116225 $false
.sym 116226 $false
.sym 116227 $false
.sym 116230 soc.cpu.pcpi_div.quotient_msk[13]
.sym 116231 $false
.sym 116232 $false
.sym 116233 $false
.sym 116234 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 116235 clk_16mhz$2$2
.sym 116236 soc.cpu.pcpi_div.start$2
.sym 116238 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15995_Y_new_inv_
.sym 116240 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27628_new_inv_
.sym 116243 soc.cpu.pcpi_div.quotient[1]
.sym 116311 soc.cpu.pcpi_div.quotient_msk[5]
.sym 116312 soc.cpu.pcpi_div.quotient_msk[4]
.sym 116313 soc.cpu.pcpi_div.quotient_msk[3]
.sym 116314 soc.cpu.pcpi_div.quotient_msk[2]
.sym 116317 $false
.sym 116318 $abc$61060$new_n5207_
.sym 116319 soc.cpu.pcpi_div.quotient_msk[1]
.sym 116320 soc.cpu.pcpi_div.quotient_msk[0]
.sym 116323 soc.cpu.pcpi_div.quotient_msk[1]
.sym 116324 $false
.sym 116325 $false
.sym 116326 $false
.sym 116329 soc.cpu.pcpi_div.quotient_msk[4]
.sym 116330 $false
.sym 116331 $false
.sym 116332 $false
.sym 116335 soc.cpu.pcpi_div.quotient_msk[5]
.sym 116336 $false
.sym 116337 $false
.sym 116338 $false
.sym 116341 soc.cpu.pcpi_div.quotient_msk[3]
.sym 116342 $false
.sym 116343 $false
.sym 116344 $false
.sym 116347 soc.cpu.pcpi_div.quotient_msk[19]
.sym 116348 $false
.sym 116349 $false
.sym 116350 $false
.sym 116353 soc.cpu.pcpi_div.quotient_msk[2]
.sym 116354 $false
.sym 116355 $false
.sym 116356 $false
.sym 116357 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 116358 clk_16mhz$2$2
.sym 116359 soc.cpu.pcpi_div.start$2
.sym 116361 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15998_Y_new_inv_
.sym 116362 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27636_new_inv_
.sym 116365 $abc$61060$new_n7520_
.sym 116366 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27624_new_inv_
.sym 116434 soc.cpu.pcpi_div.quotient_msk[17]
.sym 116435 soc.cpu.pcpi_div.quotient_msk[16]
.sym 116436 soc.cpu.pcpi_div.quotient_msk[15]
.sym 116437 soc.cpu.pcpi_div.quotient_msk[14]
.sym 116440 $abc$61060$new_n5212_
.sym 116441 $abc$61060$new_n5211_
.sym 116442 $abc$61060$new_n5208_
.sym 116443 $abc$61060$new_n5206_
.sym 116446 soc.cpu.pcpi_div.quotient_msk[16]
.sym 116447 $false
.sym 116448 $false
.sym 116449 $false
.sym 116452 soc.cpu.pcpi_div.quotient_msk[17]
.sym 116453 $false
.sym 116454 $false
.sym 116455 $false
.sym 116458 soc.cpu.pcpi_div.quotient_msk[18]
.sym 116459 $false
.sym 116460 $false
.sym 116461 $false
.sym 116464 soc.cpu.pcpi_div.quotient_msk[15]
.sym 116465 $false
.sym 116466 $false
.sym 116467 $false
.sym 116470 soc.cpu.pcpi_div.quotient_msk[31]
.sym 116471 $false
.sym 116472 $false
.sym 116473 $false
.sym 116476 soc.cpu.pcpi_div.quotient_msk[22]
.sym 116477 $false
.sym 116478 $false
.sym 116479 $false
.sym 116480 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 116481 clk_16mhz$2$2
.sym 116482 soc.cpu.pcpi_div.start$2
.sym 116484 soc.cpu.pcpi_div.quotient[25]
.sym 116563 soc.cpu.pcpi_div.running
.sym 116564 soc.cpu.pcpi_div.quotient_msk[31]
.sym 116565 soc.cpu.pcpi_div.quotient_msk[30]
.sym 116566 soc.cpu.pcpi_div.quotient_msk[25]
.sym 116569 $false
.sym 116570 $abc$61060$new_n5215_
.sym 116571 $abc$61060$new_n5213_
.sym 116572 $abc$61060$new_n5205_
.sym 116575 $abc$61060$new_n5214_
.sym 116576 soc.cpu.pcpi_div.quotient_msk[24]
.sym 116577 soc.cpu.pcpi_div.quotient_msk[23]
.sym 116578 soc.cpu.pcpi_div.quotient_msk[22]
.sym 116581 soc.cpu.pcpi_div.quotient_msk[23]
.sym 116582 $false
.sym 116583 $false
.sym 116584 $false
.sym 116593 soc.cpu.pcpi_div.quotient_msk[24]
.sym 116594 $false
.sym 116595 $false
.sym 116596 $false
.sym 116599 soc.cpu.pcpi_div.quotient_msk[25]
.sym 116600 $false
.sym 116601 $false
.sym 116602 $false
.sym 116603 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 116604 clk_16mhz$2$2
.sym 116605 soc.cpu.pcpi_div.start$2
.sym 117076 flash_io0_di
.sym 117078 flash_io1_di
.sym 117313 $false
.sym 117314 soc.cpu.pcpi_mul.mul_waiting$2
.sym 117315 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 117316 soc.cpu.pcpi_mul.rs1[51]
.sym 117319 $false
.sym 117320 soc.cpu.pcpi_mul.mul_waiting$2
.sym 117321 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 117322 soc.cpu.pcpi_mul.rs1[49]
.sym 117331 $false
.sym 117332 soc.cpu.pcpi_mul.mul_waiting$2
.sym 117333 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 117334 soc.cpu.pcpi_mul.rs1[52]
.sym 117337 $false
.sym 117338 soc.cpu.pcpi_mul.mul_waiting$2
.sym 117339 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 117340 soc.cpu.pcpi_mul.rs1[47]
.sym 117343 $false
.sym 117344 soc.cpu.pcpi_mul.mul_waiting$2
.sym 117345 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 117346 soc.cpu.pcpi_mul.rs1[46]
.sym 117349 $false
.sym 117350 soc.cpu.pcpi_mul.mul_waiting$2
.sym 117351 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 117352 soc.cpu.pcpi_mul.rs1[48]
.sym 117355 $false
.sym 117356 soc.cpu.pcpi_mul.mul_waiting$2
.sym 117357 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 117358 soc.cpu.pcpi_mul.rs1[50]
.sym 117359 resetn$2
.sym 117360 clk_16mhz$2$2
.sym 117361 $false
.sym 117363 soc.cpu.pcpi_mul.rd[58]
.sym 117364 soc.cpu.pcpi_mul.rd[59]
.sym 117365 soc.cpu.pcpi_mul.rdx[60]
.sym 117368 soc.cpu.pcpi_mul.rd[57]
.sym 117436 $false
.sym 117437 soc.cpu.pcpi_mul.mul_waiting$2
.sym 117438 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 117439 soc.cpu.pcpi_mul.rs1[45]
.sym 117442 $false
.sym 117443 soc.cpu.pcpi_mul.mul_waiting$2
.sym 117444 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 117445 soc.cpu.pcpi_mul.rs1[44]
.sym 117448 $false
.sym 117449 soc.cpu.pcpi_mul.mul_waiting$2
.sym 117450 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 117451 soc.cpu.pcpi_mul.rs1[41]
.sym 117454 $false
.sym 117455 soc.cpu.pcpi_mul.mul_waiting$2
.sym 117456 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 117457 soc.cpu.pcpi_mul.rs1[43]
.sym 117460 $false
.sym 117461 soc.cpu.pcpi_mul.mul_waiting$2
.sym 117462 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 117463 soc.cpu.pcpi_mul.rs1[42]
.sym 117478 $false
.sym 117479 soc.cpu.pcpi_mul.mul_waiting$2
.sym 117480 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 117481 soc.cpu.pcpi_mul.rs1[40]
.sym 117482 resetn$2
.sym 117483 clk_16mhz$2$2
.sym 117484 $false
.sym 117485 $abc$61060$auto$maccmap.cc:111:fulladd$23563[1]
.sym 117486 $abc$61060$auto$maccmap.cc:111:fulladd$23563[3]
.sym 117487 $abc$61060$auto$maccmap.cc:112:fulladd$23564[1]
.sym 117488 $abc$61060$auto$maccmap.cc:112:fulladd$23564[3]
.sym 117491 soc.cpu.pcpi_mul.rdx[57]
.sym 117492 soc.cpu.pcpi_mul.rdx[59]
.sym 117559 $false
.sym 117560 soc.cpu.pcpi_mul.mul_waiting$2
.sym 117561 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 117562 soc.cpu.pcpi_mul.rs1[36]
.sym 117565 $false
.sym 117566 soc.cpu.pcpi_mul.mul_waiting$2
.sym 117567 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 117568 soc.cpu.pcpi_mul.rs1[35]
.sym 117577 $false
.sym 117578 soc.cpu.pcpi_mul.mul_waiting$2
.sym 117579 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 117580 soc.cpu.pcpi_mul.rs1[34]
.sym 117583 $false
.sym 117584 soc.cpu.pcpi_mul.mul_waiting$2
.sym 117585 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 117586 soc.cpu.pcpi_mul.rs1[38]
.sym 117589 $false
.sym 117590 soc.cpu.pcpi_mul.mul_waiting$2
.sym 117591 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 117592 soc.cpu.pcpi_mul.rs1[33]
.sym 117595 $false
.sym 117596 soc.cpu.pcpi_mul.mul_waiting$2
.sym 117597 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 117598 soc.cpu.pcpi_mul.rs1[37]
.sym 117601 $false
.sym 117602 soc.cpu.pcpi_mul.mul_waiting$2
.sym 117603 $abc$61060$techmap\soc.cpu.pcpi_mul.$procmux$5657_Y[63]
.sym 117604 soc.cpu.pcpi_mul.rs1[39]
.sym 117605 resetn$2
.sym 117606 clk_16mhz$2$2
.sym 117607 $false
.sym 117609 soc.cpu.pcpi_mul.rd[34]
.sym 117610 soc.cpu.pcpi_mul.rd[35]
.sym 117611 soc.cpu.pcpi_mul.rdx[36]
.sym 117615 soc.cpu.pcpi_mul.rd[33]
.sym 117644 $false
.sym 117681 $auto$maccmap.cc:240:synth$23658.C[2]
.sym 117683 $abc$61060$auto$maccmap.cc:111:fulladd$23655[1]
.sym 117684 $abc$61060$auto$maccmap.cc:112:fulladd$23656[0]
.sym 117687 $auto$maccmap.cc:240:synth$23658.C[3]
.sym 117688 $false
.sym 117689 $abc$61060$auto$maccmap.cc:111:fulladd$23655[2]
.sym 117690 $abc$61060$auto$maccmap.cc:112:fulladd$23656[1]
.sym 117691 $auto$maccmap.cc:240:synth$23658.C[2]
.sym 117693 $auto$maccmap.cc:240:synth$23658.C[4]
.sym 117694 $false
.sym 117695 $abc$61060$auto$maccmap.cc:111:fulladd$23655[3]
.sym 117696 $abc$61060$auto$maccmap.cc:112:fulladd$23656[2]
.sym 117697 $auto$maccmap.cc:240:synth$23658.C[3]
.sym 117700 $false
.sym 117701 $false
.sym 117702 $abc$61060$auto$maccmap.cc:112:fulladd$23656[3]
.sym 117703 $auto$maccmap.cc:240:synth$23658.C[4]
.sym 117712 $false
.sym 117713 $abc$61060$auto$maccmap.cc:111:fulladd$23655[1]
.sym 117714 $abc$61060$auto$maccmap.cc:112:fulladd$23656[0]
.sym 117715 $false
.sym 117718 soc.cpu.pcpi_mul.rdx[40]
.sym 117719 soc.cpu.pcpi_mul.rd[40]
.sym 117720 soc.cpu.pcpi_mul.rs1[0]
.sym 117721 soc.cpu.pcpi_mul.rs2[40]
.sym 117728 resetn$2
.sym 117729 clk_16mhz$2$2
.sym 117730 soc.cpu.pcpi_mul.mul_waiting$2
.sym 117731 $abc$61060$auto$maccmap.cc:112:fulladd$23712[2]
.sym 117732 $abc$61060$auto$maccmap.cc:112:fulladd$23712[3]
.sym 117733 $abc$61060$auto$maccmap.cc:111:fulladd$23711[3]
.sym 117734 $abc$61060$auto$maccmap.cc:111:fulladd$23711[2]
.sym 117736 soc.cpu.pcpi_mul.rdx[35]
.sym 117737 soc.cpu.pcpi_mul.rs2[35]
.sym 117738 soc.cpu.pcpi_mul.rdx[34]
.sym 117805 soc.cpu.pcpi_mul.rdx[37]
.sym 117806 soc.cpu.pcpi_mul.rd[37]
.sym 117807 soc.cpu.pcpi_mul.rs1[0]
.sym 117808 soc.cpu.pcpi_mul.rs2[37]
.sym 117811 soc.cpu.pcpi_mul.rs2[40]
.sym 117812 soc.cpu.pcpi_mul.rs1[0]
.sym 117813 soc.cpu.pcpi_mul.rdx[40]
.sym 117814 soc.cpu.pcpi_mul.rd[40]
.sym 117817 soc.cpu.pcpi_mul.rs2[37]
.sym 117818 soc.cpu.pcpi_mul.rs1[0]
.sym 117819 soc.cpu.pcpi_mul.rdx[37]
.sym 117820 soc.cpu.pcpi_mul.rd[37]
.sym 117823 soc.cpu.pcpi_mul.rs2[36]
.sym 117824 soc.cpu.pcpi_mul.rs1[0]
.sym 117825 soc.cpu.pcpi_mul.rdx[36]
.sym 117826 soc.cpu.pcpi_mul.rd[36]
.sym 117829 soc.cpu.pcpi_mul.mul_waiting$2
.sym 117830 soc.cpu.pcpi_mul.rs2[37]
.sym 117831 soc.cpu.pcpi_mul.instr_mulh
.sym 117832 soc.cpu.reg_op2[31]
.sym 117835 soc.cpu.pcpi_mul.mul_waiting$2
.sym 117836 soc.cpu.pcpi_mul.rs2[36]
.sym 117837 soc.cpu.pcpi_mul.instr_mulh
.sym 117838 soc.cpu.reg_op2[31]
.sym 117841 $false
.sym 117842 $false
.sym 117843 $false
.sym 117844 $false
.sym 117847 soc.cpu.pcpi_mul.mul_waiting$2
.sym 117848 soc.cpu.pcpi_mul.rs2[35]
.sym 117849 soc.cpu.pcpi_mul.instr_mulh
.sym 117850 soc.cpu.reg_op2[31]
.sym 117851 resetn$2
.sym 117852 clk_16mhz$2$2
.sym 117853 $false
.sym 117856 soc.cpu.pcpi_mul.rs2[46]
.sym 117858 soc.cpu.pcpi_mul.rs2[47]
.sym 117861 soc.cpu.pcpi_mul.rs2[45]
.sym 117928 soc.cpu.pcpi_mul.rdx[2]
.sym 117929 soc.cpu.pcpi_mul.rd[2]
.sym 117930 soc.cpu.pcpi_mul.rs1[0]
.sym 117931 soc.cpu.pcpi_mul.rs2[2]
.sym 117934 soc.cpu.pcpi_mul.rs2[2]
.sym 117935 soc.cpu.pcpi_mul.rs1[0]
.sym 117936 soc.cpu.pcpi_mul.rdx[2]
.sym 117937 soc.cpu.pcpi_mul.rd[2]
.sym 117940 $false
.sym 117941 $false
.sym 117942 $false
.sym 117943 $false
.sym 117952 $false
.sym 117953 $false
.sym 117954 $false
.sym 117955 $false
.sym 117974 resetn$2
.sym 117975 clk_16mhz$2$2
.sym 117976 $false
.sym 117977 $abc$61060$auto$maccmap.cc:111:fulladd$23555[1]
.sym 117978 $abc$61060$auto$maccmap.cc:112:fulladd$23712[0]
.sym 117979 $abc$61060$auto$maccmap.cc:112:fulladd$23556[3]
.sym 117980 $abc$61060$auto$maccmap.cc:111:fulladd$23555[3]
.sym 117981 $abc$61060$auto$maccmap.cc:112:fulladd$23556[1]
.sym 117982 soc.cpu.pcpi_mul.rdx[61]
.sym 117983 soc.cpu.pcpi_mul.rdx[47]
.sym 117984 soc.cpu.pcpi_mul.rs2[48]
.sym 118051 soc.cpu.pcpi_mul.rs2[44]
.sym 118052 soc.cpu.pcpi_mul.rs1[0]
.sym 118053 soc.cpu.pcpi_mul.rdx[44]
.sym 118054 soc.cpu.pcpi_mul.rd[44]
.sym 118057 soc.cpu.pcpi_mul.rs2[12]
.sym 118058 soc.cpu.pcpi_mul.rs1[0]
.sym 118059 soc.cpu.pcpi_mul.rdx[12]
.sym 118060 soc.cpu.pcpi_mul.rd[12]
.sym 118069 soc.cpu.pcpi_mul.rdx[12]
.sym 118070 soc.cpu.pcpi_mul.rd[12]
.sym 118071 soc.cpu.pcpi_mul.rs1[0]
.sym 118072 soc.cpu.pcpi_mul.rs2[12]
.sym 118075 soc.cpu.pcpi_mul.rdx[44]
.sym 118076 soc.cpu.pcpi_mul.rd[44]
.sym 118077 soc.cpu.pcpi_mul.rs1[0]
.sym 118078 soc.cpu.pcpi_mul.rs2[44]
.sym 118081 soc.cpu.pcpi_mul.rdx[32]
.sym 118082 soc.cpu.pcpi_mul.rd[32]
.sym 118083 soc.cpu.pcpi_mul.rs1[0]
.sym 118084 soc.cpu.pcpi_mul.rs2[32]
.sym 118093 $false
.sym 118094 $abc$61060$auto$maccmap.cc:111:fulladd$23555[1]
.sym 118095 $abc$61060$auto$maccmap.cc:112:fulladd$23556[0]
.sym 118096 $false
.sym 118097 resetn$2
.sym 118098 clk_16mhz$2$2
.sym 118099 soc.cpu.pcpi_mul.mul_waiting$2
.sym 118100 $abc$61060$auto$maccmap.cc:112:fulladd$23705[1]
.sym 118101 $abc$61060$auto$maccmap.cc:112:fulladd$23705[3]
.sym 118102 $abc$61060$auto$maccmap.cc:111:fulladd$23704[3]
.sym 118103 $abc$61060$auto$maccmap.cc:111:fulladd$23704[1]
.sym 118104 $abc$61060$auto$maccmap.cc:112:fulladd$23598[0]
.sym 118105 soc.cpu.pcpi_mul.pcpi_rd[27]
.sym 118106 soc.cpu.pcpi_mul.pcpi_rd[14]
.sym 118107 soc.cpu.pcpi_mul.pcpi_rd[25]
.sym 118174 $false
.sym 118175 soc.cpu.reg_op1[31]
.sym 118176 soc.cpu.pcpi_mul.instr_mulh
.sym 118177 soc.cpu.pcpi_mul.instr_mulhsu
.sym 118192 $false
.sym 118193 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 118194 soc.cpu.pcpi_mul.rd[12]
.sym 118195 soc.cpu.pcpi_mul.rd[44]
.sym 118210 $false
.sym 118211 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 118212 soc.cpu.pcpi_mul.rd[15]
.sym 118213 soc.cpu.pcpi_mul.rd[47]
.sym 118216 $false
.sym 118217 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 118218 soc.cpu.pcpi_mul.rd[26]
.sym 118219 soc.cpu.pcpi_mul.rd[58]
.sym 118220 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 118221 clk_16mhz$2$2
.sym 118222 $false
.sym 118223 $abc$61060$auto$maccmap.cc:112:fulladd$23529[0]
.sym 118224 $abc$61060$auto$maccmap.cc:111:fulladd$23597[1]
.sym 118225 $abc$61060$auto$maccmap.cc:112:fulladd$23598[1]
.sym 118226 $abc$61060$auto$maccmap.cc:112:fulladd$23664[0]
.sym 118227 soc.cpu.pcpi_mul.rdx[27]
.sym 118228 soc.cpu.pcpi_mul.rs2[61]
.sym 118229 soc.cpu.pcpi_mul.rs2[62]
.sym 118230 soc.cpu.pcpi_mul.rdx[25]
.sym 118303 soc.cpu.pcpi_mul.rs2[22]
.sym 118304 soc.cpu.pcpi_mul.rs1[0]
.sym 118305 soc.cpu.pcpi_mul.rdx[22]
.sym 118306 soc.cpu.pcpi_mul.rd[22]
.sym 118315 soc.cpu.pcpi_mul.rdx[22]
.sym 118316 soc.cpu.pcpi_mul.rd[22]
.sym 118317 soc.cpu.pcpi_mul.rs1[0]
.sym 118318 soc.cpu.pcpi_mul.rs2[22]
.sym 118339 $false
.sym 118340 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 118341 soc.cpu.pcpi_mul.rd[28]
.sym 118342 soc.cpu.pcpi_mul.rd[60]
.sym 118343 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 118344 clk_16mhz$2$2
.sym 118345 $false
.sym 118347 soc.cpu.pcpi_mul.rd[62]
.sym 118348 soc.cpu.pcpi_mul.rd[63]
.sym 118349 soc.cpu.pcpi_mul.rd[48]
.sym 118350 soc.cpu.pcpi_mul.rd[28]
.sym 118351 soc.cpu.pcpi_mul.rd[49]
.sym 118352 soc.cpu.pcpi_mul.rd[61]
.sym 118353 soc.cpu.pcpi_mul.rd[29]
.sym 118420 soc.cpu.pcpi_mul.rs2[6]
.sym 118421 soc.cpu.pcpi_mul.rs1[0]
.sym 118422 soc.cpu.pcpi_mul.rdx[6]
.sym 118423 soc.cpu.pcpi_mul.rd[6]
.sym 118432 soc.cpu.pcpi_mul.rdx[63]
.sym 118433 soc.cpu.pcpi_mul.rd[63]
.sym 118434 soc.cpu.pcpi_mul.rs2[63]
.sym 118435 soc.cpu.pcpi_mul.rs1[0]
.sym 118438 soc.cpu.pcpi_mul.rdx[6]
.sym 118439 soc.cpu.pcpi_mul.rd[6]
.sym 118440 soc.cpu.pcpi_mul.rs1[0]
.sym 118441 soc.cpu.pcpi_mul.rs2[6]
.sym 118444 $false
.sym 118445 $false
.sym 118446 $false
.sym 118447 $false
.sym 118450 soc.cpu.pcpi_mul.mul_waiting$2
.sym 118451 soc.cpu.pcpi_mul.rs2[62]
.sym 118452 soc.cpu.pcpi_mul.instr_mulh
.sym 118453 soc.cpu.reg_op2[31]
.sym 118456 $false
.sym 118457 $false
.sym 118458 $false
.sym 118459 $false
.sym 118462 $false
.sym 118463 soc.cpu.pcpi_mul.mul_waiting$2
.sym 118464 soc.cpu.reg_op2[29]
.sym 118465 soc.cpu.pcpi_mul.rs2[28]
.sym 118466 resetn$2
.sym 118467 clk_16mhz$2$2
.sym 118468 $false
.sym 118470 soc.cpu.pcpi_mul.rs2[21]
.sym 118471 soc.cpu.pcpi_mul.rdx[5]
.sym 118472 soc.cpu.pcpi_mul.rs2[49]
.sym 118474 soc.cpu.pcpi_mul.rs2[50]
.sym 118475 soc.cpu.pcpi_mul.rs2[30]
.sym 118476 soc.cpu.pcpi_mul.rs2[20]
.sym 118505 $false
.sym 118542 $auto$maccmap.cc:240:synth$23651.C[2]
.sym 118544 $abc$61060$auto$maccmap.cc:111:fulladd$23648[1]
.sym 118545 $abc$61060$auto$maccmap.cc:112:fulladd$23649[0]
.sym 118548 $auto$maccmap.cc:240:synth$23651.C[3]
.sym 118549 $false
.sym 118550 $abc$61060$auto$maccmap.cc:111:fulladd$23648[2]
.sym 118551 $abc$61060$auto$maccmap.cc:112:fulladd$23649[1]
.sym 118552 $auto$maccmap.cc:240:synth$23651.C[2]
.sym 118554 $auto$maccmap.cc:240:synth$23651.C[4]
.sym 118555 $false
.sym 118556 $abc$61060$auto$maccmap.cc:111:fulladd$23648[3]
.sym 118557 $abc$61060$auto$maccmap.cc:112:fulladd$23649[2]
.sym 118558 $auto$maccmap.cc:240:synth$23651.C[3]
.sym 118561 $false
.sym 118562 $false
.sym 118563 $abc$61060$auto$maccmap.cc:112:fulladd$23649[3]
.sym 118564 $auto$maccmap.cc:240:synth$23651.C[4]
.sym 118567 soc.cpu.pcpi_mul.rdx[8]
.sym 118568 soc.cpu.pcpi_mul.rd[8]
.sym 118569 soc.cpu.pcpi_mul.rs1[0]
.sym 118570 soc.cpu.pcpi_mul.rs2[8]
.sym 118573 $false
.sym 118574 $abc$61060$auto$maccmap.cc:111:fulladd$23648[1]
.sym 118575 $abc$61060$auto$maccmap.cc:112:fulladd$23649[0]
.sym 118576 $false
.sym 118579 soc.cpu.pcpi_mul.rdx[4]
.sym 118580 soc.cpu.pcpi_mul.rd[4]
.sym 118581 soc.cpu.pcpi_mul.rs1[0]
.sym 118582 soc.cpu.pcpi_mul.rs2[4]
.sym 118589 resetn$2
.sym 118590 clk_16mhz$2$2
.sym 118591 soc.cpu.pcpi_mul.mul_waiting$2
.sym 118592 $abc$61060$auto$maccmap.cc:112:fulladd$23529[1]
.sym 118593 $abc$61060$auto$maccmap.cc:111:fulladd$23528[1]
.sym 118594 $abc$61060$auto$maccmap.cc:111:fulladd$23528[2]
.sym 118595 $abc$61060$auto$maccmap.cc:112:fulladd$23529[2]
.sym 118596 $abc$61060$auto$maccmap.cc:112:fulladd$23605[0]
.sym 118597 soc.cpu.pcpi_mul.pcpi_rd[23]
.sym 118598 soc.cpu.pcpi_mul.pcpi_rd[29]
.sym 118599 soc.cpu.pcpi_mul.pcpi_rd[24]
.sym 118684 $false
.sym 118685 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 118686 soc.cpu.pcpi_mul.rd[31]
.sym 118687 soc.cpu.pcpi_mul.rd[63]
.sym 118708 $false
.sym 118709 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 118710 soc.cpu.pcpi_mul.rd[17]
.sym 118711 soc.cpu.pcpi_mul.rd[49]
.sym 118712 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 118713 clk_16mhz$2$2
.sym 118714 $false
.sym 118716 soc.cpu.pcpi_mul.rd[50]
.sym 118717 soc.cpu.pcpi_mul.rd[51]
.sym 118718 soc.cpu.pcpi_mul.rdx[52]
.sym 118721 soc.cpu.pcpi_mul.rd[52]
.sym 118789 soc.cpu.pcpi_mul.rdx[51]
.sym 118790 soc.cpu.pcpi_mul.rd[51]
.sym 118791 soc.cpu.pcpi_mul.rs1[0]
.sym 118792 soc.cpu.pcpi_mul.rs2[51]
.sym 118795 soc.cpu.pcpi_mul.rs2[51]
.sym 118796 soc.cpu.pcpi_mul.rs1[0]
.sym 118797 soc.cpu.pcpi_mul.rdx[51]
.sym 118798 soc.cpu.pcpi_mul.rd[51]
.sym 118801 $false
.sym 118802 soc.cpu.pcpi_mul.instr_mulhu
.sym 118803 soc.cpu.pcpi_mul.instr_mulhsu
.sym 118804 soc.cpu.pcpi_mul.instr_mulh
.sym 118807 $false
.sym 118808 soc.cpu.pcpi_insn[13]
.sym 118809 soc.cpu.pcpi_insn[14]
.sym 118810 soc.cpu.pcpi_insn[12]
.sym 118813 $false
.sym 118814 soc.cpu.pcpi_insn[12]
.sym 118815 soc.cpu.pcpi_insn[13]
.sym 118816 soc.cpu.pcpi_insn[14]
.sym 118819 $false
.sym 118820 soc.cpu.pcpi_insn[12]
.sym 118821 soc.cpu.pcpi_insn[14]
.sym 118822 soc.cpu.pcpi_insn[13]
.sym 118831 $false
.sym 118832 soc.cpu.pcpi_insn[14]
.sym 118833 soc.cpu.pcpi_insn[13]
.sym 118834 soc.cpu.pcpi_insn[12]
.sym 118835 $true
.sym 118836 clk_16mhz$2$2
.sym 118837 $abc$61060$auto$rtlil.cc:1981:NotGate$60876
.sym 118839 soc.cpu.pcpi_mul.rd[18]
.sym 118840 soc.cpu.pcpi_mul.rd[19]
.sym 118841 soc.cpu.pcpi_mul.rdx[20]
.sym 118842 soc.cpu.pcpi_mul.rd[17]
.sym 118845 soc.cpu.pcpi_mul.rd[20]
.sym 118912 soc.cpu.pcpi_mul.rs2[17]
.sym 118913 soc.cpu.pcpi_mul.rs1[0]
.sym 118914 soc.cpu.pcpi_mul.rdx[17]
.sym 118915 soc.cpu.pcpi_mul.rd[17]
.sym 118918 soc.cpu.pcpi_mul.rs2[18]
.sym 118919 soc.cpu.pcpi_mul.rs1[0]
.sym 118920 soc.cpu.pcpi_mul.rdx[18]
.sym 118921 soc.cpu.pcpi_mul.rd[18]
.sym 118924 soc.cpu.pcpi_mul.rdx[17]
.sym 118925 soc.cpu.pcpi_mul.rd[17]
.sym 118926 soc.cpu.pcpi_mul.rs1[0]
.sym 118927 soc.cpu.pcpi_mul.rs2[17]
.sym 118930 soc.cpu.pcpi_mul.rdx[18]
.sym 118931 soc.cpu.pcpi_mul.rd[18]
.sym 118932 soc.cpu.pcpi_mul.rs1[0]
.sym 118933 soc.cpu.pcpi_mul.rs2[18]
.sym 118948 $false
.sym 118949 $false
.sym 118950 resetn$2
.sym 118951 $abc$61060$soc.cpu.pcpi_div.instr_any_div_rem_new_inv_
.sym 118958 $true
.sym 118959 clk_16mhz$2$2
.sym 118960 $false
.sym 118963 $abc$61060$auto$maccmap.cc:111:fulladd$23604[3]
.sym 118965 $abc$61060$auto$maccmap.cc:112:fulladd$23605[3]
.sym 118966 soc.cpu.pcpi_mul.rdx[17]
.sym 118968 soc.cpu.pcpi_mul.rdx[19]
.sym 119041 $false
.sym 119042 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 119043 soc.cpu.pcpi_mul.rd[20]
.sym 119044 soc.cpu.pcpi_mul.rd[52]
.sym 119047 $false
.sym 119048 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 119049 soc.cpu.pcpi_mul.rd[8]
.sym 119050 soc.cpu.pcpi_mul.rd[40]
.sym 119053 $false
.sym 119054 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 119055 soc.cpu.pcpi_mul.rd[19]
.sym 119056 soc.cpu.pcpi_mul.rd[51]
.sym 119059 $false
.sym 119060 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 119061 soc.cpu.pcpi_mul.rd[22]
.sym 119062 soc.cpu.pcpi_mul.rd[54]
.sym 119065 $false
.sym 119066 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 119067 soc.cpu.pcpi_mul.rd[18]
.sym 119068 soc.cpu.pcpi_mul.rd[50]
.sym 119081 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 119082 clk_16mhz$2$2
.sym 119083 $false
.sym 119090 soc.cpu.pcpi_mul.rdx[53]
.sym 119158 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 119159 soc.cpu.pcpi_div.pcpi_wr
.sym 119160 soc.cpu.pcpi_div.pcpi_rd[15]
.sym 119161 soc.cpu.pcpi_mul.pcpi_rd[15]
.sym 119170 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 119171 soc.cpu.pcpi_div.pcpi_wr
.sym 119172 soc.cpu.pcpi_div.pcpi_rd[17]
.sym 119173 soc.cpu.pcpi_mul.pcpi_rd[17]
.sym 119176 $false
.sym 119177 $false
.sym 119178 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 119179 soc.cpu.pcpi_mul.instr_mul
.sym 119204 $true
.sym 119205 clk_16mhz$2$2
.sym 119206 $false
.sym 119214 soc.cpu.pcpi_mul.pcpi_wait_q
.sym 119287 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 119288 soc.cpu.pcpi_div.pcpi_wr
.sym 119289 soc.cpu.pcpi_div.pcpi_rd[18]
.sym 119290 soc.cpu.pcpi_mul.pcpi_rd[18]
.sym 119299 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 119300 soc.cpu.pcpi_div.pcpi_wr
.sym 119301 soc.cpu.pcpi_div.pcpi_rd[23]
.sym 119302 soc.cpu.pcpi_mul.pcpi_rd[23]
.sym 119337 soc.cpu.pcpi_mul.mul_counter[2]
.sym 119404 $false
.sym 119405 $false
.sym 119406 $false
.sym 119407 soc.cpu.pcpi_div.quotient[1]
.sym 119410 $false
.sym 119411 $false
.sym 119412 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[1]
.sym 119413 $abc$61060$auto$alumacc.cc:474:replace_alu$7320.BB[0]
.sym 119416 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$14695_Y_new_inv_
.sym 119417 soc.cpu.pcpi_div.pcpi_wr
.sym 119418 soc.cpu.pcpi_div.pcpi_rd[19]
.sym 119419 soc.cpu.pcpi_mul.pcpi_rd[19]
.sym 119422 $false
.sym 119423 soc.cpu.pcpi_div.outsign
.sym 119424 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[6]
.sym 119425 soc.cpu.pcpi_div.quotient[6]
.sym 119428 $false
.sym 119429 soc.cpu.pcpi_div.outsign
.sym 119430 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[1]
.sym 119431 soc.cpu.pcpi_div.quotient[1]
.sym 119434 $false
.sym 119435 soc.cpu.pcpi_div.outsign
.sym 119436 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[7]
.sym 119437 soc.cpu.pcpi_div.quotient[7]
.sym 119440 $false
.sym 119441 $false
.sym 119442 $false
.sym 119443 soc.cpu.pcpi_div.quotient[7]
.sym 119446 $false
.sym 119447 $false
.sym 119448 $false
.sym 119449 soc.cpu.pcpi_div.quotient[6]
.sym 119527 $false
.sym 119528 soc.cpu.pcpi_div.outsign
.sym 119529 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[14]
.sym 119530 soc.cpu.pcpi_div.quotient[14]
.sym 119533 $false
.sym 119534 soc.cpu.pcpi_div.outsign
.sym 119535 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[12]
.sym 119536 soc.cpu.pcpi_div.quotient[12]
.sym 119545 $false
.sym 119546 $false
.sym 119547 $false
.sym 119548 soc.cpu.pcpi_div.quotient[15]
.sym 119551 $false
.sym 119552 soc.cpu.pcpi_div.outsign
.sym 119553 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[15]
.sym 119554 soc.cpu.pcpi_div.quotient[15]
.sym 119557 $false
.sym 119558 $false
.sym 119559 $false
.sym 119560 soc.cpu.pcpi_div.quotient[12]
.sym 119569 soc.cpu.pcpi_div.instr_divu
.sym 119570 soc.cpu.pcpi_div.instr_div
.sym 119571 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[15]_new_inv_
.sym 119572 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[15]_new_inv_
.sym 119573 $true
.sym 119574 clk_16mhz$2$2
.sym 119575 $false
.sym 119576 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[0]_new_
.sym 119577 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[2]_new_
.sym 119578 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[6]_new_
.sym 119580 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[7]_new_
.sym 119581 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[5]_new_inv_
.sym 119650 $false
.sym 119651 soc.cpu.pcpi_div.outsign
.sym 119652 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[23]
.sym 119653 soc.cpu.pcpi_div.quotient[23]
.sym 119656 $false
.sym 119657 $false
.sym 119658 $false
.sym 119659 soc.cpu.pcpi_div.quotient[23]
.sym 119662 $false
.sym 119663 soc.cpu.pcpi_div.outsign
.sym 119664 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[18]
.sym 119665 soc.cpu.pcpi_div.quotient[18]
.sym 119668 $false
.sym 119669 soc.cpu.pcpi_div.outsign
.sym 119670 $abc$61060$techmap\soc.cpu.pcpi_div.$neg$picorv32.v:2421$1073_Y[19]
.sym 119671 soc.cpu.pcpi_div.quotient[19]
.sym 119674 soc.cpu.pcpi_div.instr_divu
.sym 119675 soc.cpu.pcpi_div.instr_div
.sym 119676 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[19]_new_inv_
.sym 119677 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[19]_new_inv_
.sym 119680 soc.cpu.pcpi_div.instr_divu
.sym 119681 soc.cpu.pcpi_div.instr_div
.sym 119682 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[23]_new_inv_
.sym 119683 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[23]_new_inv_
.sym 119686 soc.cpu.pcpi_div.instr_divu
.sym 119687 soc.cpu.pcpi_div.instr_div
.sym 119688 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[18]_new_inv_
.sym 119689 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[18]_new_inv_
.sym 119692 soc.cpu.pcpi_div.instr_divu
.sym 119693 soc.cpu.pcpi_div.instr_div
.sym 119694 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2421$1074_Y[17]_new_inv_
.sym 119695 $abc$61060$techmap\soc.cpu.pcpi_div.$ternary$picorv32.v:2423$1076_Y[17]_new_inv_
.sym 119696 $true
.sym 119697 clk_16mhz$2$2
.sym 119698 $false
.sym 119699 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[15]_new_
.sym 119700 $abc$61060$new_n7171_
.sym 119701 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15968_Y_new_inv_
.sym 119702 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15975_Y_new_inv_
.sym 119703 $abc$61060$new_n7358_
.sym 119704 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27548_new_inv_
.sym 119705 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15983_Y_new_inv_
.sym 119706 soc.cpu.pcpi_div.quotient_msk[31]
.sym 119773 $abc$61060$soc.cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh_new_inv_
.sym 119774 $abc$61060$new_n7277_
.sym 119775 soc.cpu.count_instr[40]
.sym 119776 soc.cpu.instr_rdinstrh
.sym 119779 soc.cpu.instr_rdcycle
.sym 119780 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 119781 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15977_Y_new_inv_
.sym 119782 soc.cpu.count_cycle[9]
.sym 119785 soc.cpu.instr_rdcycle
.sym 119786 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 119787 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15981_Y_new_inv_
.sym 119788 soc.cpu.count_cycle[13]
.sym 119797 $false
.sym 119798 $false
.sym 119799 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 119800 soc.cpu.instr_rdcycle
.sym 119803 $false
.sym 119804 $false
.sym 119805 $false
.sym 119806 soc.cpu.pcpi_div.quotient[18]
.sym 119809 $false
.sym 119810 $false
.sym 119811 soc.cpu.pcpi_div.quotient[31]
.sym 119812 soc.cpu.pcpi_div.quotient_msk[31]
.sym 119815 $false
.sym 119816 $false
.sym 119817 soc.cpu.pcpi_div.quotient[6]
.sym 119818 soc.cpu.pcpi_div.quotient_msk[6]
.sym 119819 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 119820 clk_16mhz$2$2
.sym 119821 soc.cpu.pcpi_div.start$2
.sym 119824 soc.cpu.count_instr[2]
.sym 119825 soc.cpu.count_instr[3]
.sym 119826 soc.cpu.count_instr[4]
.sym 119827 soc.cpu.count_instr[5]
.sym 119828 soc.cpu.count_instr[6]
.sym 119829 soc.cpu.count_instr[7]
.sym 119896 $false
.sym 119897 soc.cpu.instr_rdcycleh
.sym 119898 soc.cpu.instr_rdinstr
.sym 119899 soc.cpu.instr_rdinstrh
.sym 119902 soc.cpu.instr_rdcycle
.sym 119903 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 119904 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15991_Y_new_inv_
.sym 119905 soc.cpu.count_cycle[23]
.sym 119908 $false
.sym 119909 $abc$61060$new_n7251_
.sym 119910 soc.cpu.instr_rdinstr
.sym 119911 soc.cpu.count_instr[6]
.sym 119914 soc.cpu.instr_rdcycle
.sym 119915 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 119916 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15988_Y_new_inv_
.sym 119917 soc.cpu.count_cycle[20]
.sym 119926 $false
.sym 119927 $abc$61060$new_n7198_
.sym 119928 soc.cpu.instr_rdinstr
.sym 119929 soc.cpu.count_instr[2]
.sym 119932 $false
.sym 119933 $false
.sym 119934 soc.cpu.pcpi_div.quotient[7]
.sym 119935 soc.cpu.pcpi_div.quotient_msk[7]
.sym 119938 $false
.sym 119939 $false
.sym 119940 soc.cpu.pcpi_div.quotient[15]
.sym 119941 soc.cpu.pcpi_div.quotient_msk[15]
.sym 119942 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 119943 clk_16mhz$2$2
.sym 119944 soc.cpu.pcpi_div.start$2
.sym 119945 soc.cpu.count_instr[8]
.sym 119946 soc.cpu.count_instr[9]
.sym 119947 soc.cpu.count_instr[10]
.sym 119948 soc.cpu.count_instr[11]
.sym 119949 soc.cpu.count_instr[12]
.sym 119950 soc.cpu.count_instr[13]
.sym 119951 soc.cpu.count_instr[14]
.sym 119952 soc.cpu.count_instr[15]
.sym 120019 $false
.sym 120020 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27556_new_inv_
.sym 120021 soc.cpu.instr_rdcycleh
.sym 120022 soc.cpu.count_cycle[41]
.sym 120025 soc.cpu.instr_rdcycle
.sym 120026 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 120027 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15999_Y_new_inv_
.sym 120028 soc.cpu.count_cycle[31]
.sym 120031 soc.cpu.instr_rdcycle
.sym 120032 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 120033 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15998_Y_new_inv_
.sym 120034 soc.cpu.count_cycle[30]
.sym 120043 soc.cpu.instr_rdcycle
.sym 120044 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 120045 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15995_Y_new_inv_
.sym 120046 soc.cpu.count_cycle[27]
.sym 120049 $false
.sym 120050 $abc$61060$new_n7337_
.sym 120051 soc.cpu.instr_rdinstr
.sym 120052 soc.cpu.count_instr[13]
.sym 120055 soc.cpu.count_instr[41]
.sym 120056 soc.cpu.instr_rdinstrh
.sym 120057 soc.cpu.count_instr[9]
.sym 120058 soc.cpu.instr_rdinstr
.sym 120061 soc.cpu.instr_rdcycle
.sym 120062 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 120063 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15993_Y_new_inv_
.sym 120064 soc.cpu.count_cycle[25]
.sym 120068 soc.cpu.count_instr[16]
.sym 120069 soc.cpu.count_instr[17]
.sym 120070 soc.cpu.count_instr[18]
.sym 120071 soc.cpu.count_instr[19]
.sym 120072 soc.cpu.count_instr[20]
.sym 120073 soc.cpu.count_instr[21]
.sym 120074 soc.cpu.count_instr[22]
.sym 120075 soc.cpu.count_instr[23]
.sym 120142 soc.cpu.count_instr[38]
.sym 120143 soc.cpu.instr_rdinstrh
.sym 120144 soc.cpu.count_cycle[38]
.sym 120145 soc.cpu.instr_rdcycleh
.sym 120154 soc.cpu.count_instr[55]
.sym 120155 soc.cpu.instr_rdinstrh
.sym 120156 soc.cpu.count_instr[23]
.sym 120157 soc.cpu.instr_rdinstr
.sym 120160 soc.cpu.count_instr[34]
.sym 120161 soc.cpu.instr_rdinstrh
.sym 120162 soc.cpu.count_cycle[34]
.sym 120163 soc.cpu.instr_rdcycleh
.sym 120172 $false
.sym 120173 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27612_new_inv_
.sym 120174 soc.cpu.instr_rdcycleh
.sym 120175 soc.cpu.count_cycle[55]
.sym 120178 soc.cpu.count_instr[51]
.sym 120179 soc.cpu.instr_rdinstrh
.sym 120180 soc.cpu.count_instr[19]
.sym 120181 soc.cpu.instr_rdinstr
.sym 120184 soc.cpu.pcpi_div.quotient_msk[8]
.sym 120185 $false
.sym 120186 $false
.sym 120187 $false
.sym 120188 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 120189 clk_16mhz$2$2
.sym 120190 soc.cpu.pcpi_div.start$2
.sym 120191 soc.cpu.count_instr[24]
.sym 120192 soc.cpu.count_instr[25]
.sym 120193 soc.cpu.count_instr[26]
.sym 120194 soc.cpu.count_instr[27]
.sym 120195 soc.cpu.count_instr[28]
.sym 120196 soc.cpu.count_instr[29]
.sym 120197 soc.cpu.count_instr[30]
.sym 120198 soc.cpu.count_instr[31]
.sym 120265 $false
.sym 120266 $abc$61060$new_n7410_
.sym 120267 soc.cpu.instr_rdinstrh
.sym 120268 soc.cpu.count_instr[52]
.sym 120271 $false
.sym 120272 $abc$61060$new_n7520_
.sym 120273 soc.cpu.instr_rdinstr
.sym 120274 soc.cpu.count_instr[31]
.sym 120277 soc.cpu.pcpi_div.quotient_msk[9]
.sym 120278 soc.cpu.pcpi_div.quotient_msk[8]
.sym 120279 soc.cpu.pcpi_div.quotient_msk[7]
.sym 120280 soc.cpu.pcpi_div.quotient_msk[6]
.sym 120283 $false
.sym 120284 $abc$61060$new_n7461_
.sym 120285 soc.cpu.instr_rdinstr
.sym 120286 soc.cpu.count_instr[25]
.sym 120289 soc.cpu.count_instr[45]
.sym 120290 soc.cpu.instr_rdinstrh
.sym 120291 soc.cpu.count_cycle[45]
.sym 120292 soc.cpu.instr_rdcycleh
.sym 120295 soc.cpu.pcpi_div.quotient_msk[7]
.sym 120296 $false
.sym 120297 $false
.sym 120298 $false
.sym 120301 soc.cpu.pcpi_div.quotient_msk[6]
.sym 120302 $false
.sym 120303 $false
.sym 120304 $false
.sym 120307 soc.cpu.pcpi_div.quotient_msk[9]
.sym 120308 $false
.sym 120309 $false
.sym 120310 $false
.sym 120311 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 120312 clk_16mhz$2$2
.sym 120313 soc.cpu.pcpi_div.start$2
.sym 120314 soc.cpu.count_instr[32]
.sym 120315 soc.cpu.count_instr[33]
.sym 120316 soc.cpu.count_instr[34]
.sym 120317 soc.cpu.count_instr[35]
.sym 120318 soc.cpu.count_instr[36]
.sym 120319 soc.cpu.count_instr[37]
.sym 120320 soc.cpu.count_instr[38]
.sym 120321 soc.cpu.count_instr[39]
.sym 120394 $false
.sym 120395 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27628_new_inv_
.sym 120396 soc.cpu.instr_rdcycleh
.sym 120397 soc.cpu.count_cycle[59]
.sym 120406 soc.cpu.count_instr[59]
.sym 120407 soc.cpu.instr_rdinstrh
.sym 120408 soc.cpu.count_instr[27]
.sym 120409 soc.cpu.instr_rdinstr
.sym 120424 $false
.sym 120425 $false
.sym 120426 soc.cpu.pcpi_div.quotient[1]
.sym 120427 soc.cpu.pcpi_div.quotient_msk[1]
.sym 120434 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 120435 clk_16mhz$2$2
.sym 120436 soc.cpu.pcpi_div.start$2
.sym 120437 soc.cpu.count_instr[40]
.sym 120438 soc.cpu.count_instr[41]
.sym 120439 soc.cpu.count_instr[42]
.sym 120440 soc.cpu.count_instr[43]
.sym 120441 soc.cpu.count_instr[44]
.sym 120442 soc.cpu.count_instr[45]
.sym 120443 soc.cpu.count_instr[46]
.sym 120444 soc.cpu.count_instr[47]
.sym 120517 $false
.sym 120518 $abc$61060$new_n7511_
.sym 120519 soc.cpu.instr_rdinstrh
.sym 120520 soc.cpu.count_instr[62]
.sym 120523 soc.cpu.count_instr[61]
.sym 120524 soc.cpu.instr_rdinstrh
.sym 120525 soc.cpu.count_instr[29]
.sym 120526 soc.cpu.instr_rdinstr
.sym 120541 soc.cpu.count_instr[63]
.sym 120542 soc.cpu.instr_rdinstrh
.sym 120543 soc.cpu.count_cycle[63]
.sym 120544 soc.cpu.instr_rdcycleh
.sym 120547 soc.cpu.count_instr[58]
.sym 120548 soc.cpu.instr_rdinstrh
.sym 120549 soc.cpu.count_instr[26]
.sym 120550 soc.cpu.instr_rdinstr
.sym 120560 soc.cpu.count_instr[48]
.sym 120561 soc.cpu.count_instr[49]
.sym 120562 soc.cpu.count_instr[50]
.sym 120563 soc.cpu.count_instr[51]
.sym 120564 soc.cpu.count_instr[52]
.sym 120565 soc.cpu.count_instr[53]
.sym 120566 soc.cpu.count_instr[54]
.sym 120567 soc.cpu.count_instr[55]
.sym 120640 $false
.sym 120641 $false
.sym 120642 soc.cpu.pcpi_div.quotient[25]
.sym 120643 soc.cpu.pcpi_div.quotient_msk[25]
.sym 120680 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$48472
.sym 120681 clk_16mhz$2$2
.sym 120682 soc.cpu.pcpi_div.start$2
.sym 120683 soc.cpu.count_instr[56]
.sym 120684 soc.cpu.count_instr[57]
.sym 120685 soc.cpu.count_instr[58]
.sym 120686 soc.cpu.count_instr[59]
.sym 120687 soc.cpu.count_instr[60]
.sym 120688 soc.cpu.count_instr[61]
.sym 120689 soc.cpu.count_instr[62]
.sym 120690 soc.cpu.count_instr[63]
.sym 121004 flash_io0_do
.sym 121006 flash_io0_oe
.sym 121007 flash_io1_do
.sym 121009 flash_io1_oe
.sym 121317 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[0]_new_inv_
.sym 121320 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[1]_new_inv_
.sym 121321 clock.counterI[1]
.sym 121323 clock.counterI[0]
.sym 121439 $abc$61060$auto$maccmap.cc:111:fulladd$23563[2]
.sym 121440 $abc$61060$new_n3975_
.sym 121441 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[3]_new_inv_
.sym 121442 $abc$61060$auto$maccmap.cc:112:fulladd$23564[2]
.sym 121443 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[2]_new_inv_
.sym 121445 soc.cpu.pcpi_mul.rdx[58]
.sym 121475 $false
.sym 121512 $auto$maccmap.cc:240:synth$23566.C[2]
.sym 121514 $abc$61060$auto$maccmap.cc:111:fulladd$23563[1]
.sym 121515 $abc$61060$auto$maccmap.cc:112:fulladd$23564[0]
.sym 121518 $auto$maccmap.cc:240:synth$23566.C[3]
.sym 121519 $false
.sym 121520 $abc$61060$auto$maccmap.cc:111:fulladd$23563[2]
.sym 121521 $abc$61060$auto$maccmap.cc:112:fulladd$23564[1]
.sym 121522 $auto$maccmap.cc:240:synth$23566.C[2]
.sym 121524 $auto$maccmap.cc:240:synth$23566.C[4]
.sym 121525 $false
.sym 121526 $abc$61060$auto$maccmap.cc:111:fulladd$23563[3]
.sym 121527 $abc$61060$auto$maccmap.cc:112:fulladd$23564[2]
.sym 121528 $auto$maccmap.cc:240:synth$23566.C[3]
.sym 121531 $false
.sym 121532 $false
.sym 121533 $abc$61060$auto$maccmap.cc:112:fulladd$23564[3]
.sym 121534 $auto$maccmap.cc:240:synth$23566.C[4]
.sym 121549 $false
.sym 121550 $abc$61060$auto$maccmap.cc:111:fulladd$23563[1]
.sym 121551 $abc$61060$auto$maccmap.cc:112:fulladd$23564[0]
.sym 121552 $false
.sym 121559 resetn$2
.sym 121560 clk_16mhz$2$2
.sym 121561 soc.cpu.pcpi_mul.mul_waiting$2
.sym 121563 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[4]_new_inv_
.sym 121564 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.sym 121565 $abc$61060$new_n3970_
.sym 121566 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[5]_new_inv_
.sym 121636 soc.cpu.pcpi_mul.rdx[57]
.sym 121637 soc.cpu.pcpi_mul.rd[57]
.sym 121638 soc.cpu.pcpi_mul.rs1[0]
.sym 121639 soc.cpu.pcpi_mul.rs2[57]
.sym 121642 soc.cpu.pcpi_mul.rdx[59]
.sym 121643 soc.cpu.pcpi_mul.rd[59]
.sym 121644 soc.cpu.pcpi_mul.rs1[0]
.sym 121645 soc.cpu.pcpi_mul.rs2[59]
.sym 121648 soc.cpu.pcpi_mul.rs2[57]
.sym 121649 soc.cpu.pcpi_mul.rs1[0]
.sym 121650 soc.cpu.pcpi_mul.rdx[57]
.sym 121651 soc.cpu.pcpi_mul.rd[57]
.sym 121654 soc.cpu.pcpi_mul.rs2[59]
.sym 121655 soc.cpu.pcpi_mul.rs1[0]
.sym 121656 soc.cpu.pcpi_mul.rdx[59]
.sym 121657 soc.cpu.pcpi_mul.rd[59]
.sym 121672 $false
.sym 121673 $false
.sym 121674 $false
.sym 121675 $false
.sym 121678 $false
.sym 121679 $false
.sym 121680 $false
.sym 121681 $false
.sym 121682 resetn$2
.sym 121683 clk_16mhz$2$2
.sym 121684 $false
.sym 121685 $abc$61060$auto$maccmap.cc:112:fulladd$23712[1]
.sym 121686 $abc$61060$auto$maccmap.cc:111:fulladd$23711[1]
.sym 121687 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[7]_new_inv_
.sym 121688 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[6]_new_inv_
.sym 121690 soc.cpu.pcpi_mul.rs2[58]
.sym 121691 soc.cpu.pcpi_mul.rs2[59]
.sym 121692 soc.cpu.pcpi_mul.rdx[33]
.sym 121721 $false
.sym 121758 $auto$maccmap.cc:240:synth$23714.C[2]
.sym 121760 $abc$61060$auto$maccmap.cc:111:fulladd$23711[1]
.sym 121761 $abc$61060$auto$maccmap.cc:112:fulladd$23712[0]
.sym 121764 $auto$maccmap.cc:240:synth$23714.C[3]
.sym 121765 $false
.sym 121766 $abc$61060$auto$maccmap.cc:111:fulladd$23711[2]
.sym 121767 $abc$61060$auto$maccmap.cc:112:fulladd$23712[1]
.sym 121768 $auto$maccmap.cc:240:synth$23714.C[2]
.sym 121770 $auto$maccmap.cc:240:synth$23714.C[4]
.sym 121771 $false
.sym 121772 $abc$61060$auto$maccmap.cc:111:fulladd$23711[3]
.sym 121773 $abc$61060$auto$maccmap.cc:112:fulladd$23712[2]
.sym 121774 $auto$maccmap.cc:240:synth$23714.C[3]
.sym 121777 $false
.sym 121778 $false
.sym 121779 $abc$61060$auto$maccmap.cc:112:fulladd$23712[3]
.sym 121780 $auto$maccmap.cc:240:synth$23714.C[4]
.sym 121801 $false
.sym 121802 $abc$61060$auto$maccmap.cc:111:fulladd$23711[1]
.sym 121803 $abc$61060$auto$maccmap.cc:112:fulladd$23712[0]
.sym 121804 $false
.sym 121805 resetn$2
.sym 121806 clk_16mhz$2$2
.sym 121807 soc.cpu.pcpi_mul.mul_waiting$2
.sym 121808 soc.cpu.pcpi_mul.rs2[60]
.sym 121811 soc.cpu.pcpi_mul.rs2[33]
.sym 121812 soc.cpu.pcpi_mul.rdx[46]
.sym 121814 soc.cpu.pcpi_mul.rs2[34]
.sym 121815 soc.cpu.pcpi_mul.rs2[57]
.sym 121882 soc.cpu.pcpi_mul.rs2[34]
.sym 121883 soc.cpu.pcpi_mul.rs1[0]
.sym 121884 soc.cpu.pcpi_mul.rdx[34]
.sym 121885 soc.cpu.pcpi_mul.rd[34]
.sym 121888 soc.cpu.pcpi_mul.rs2[35]
.sym 121889 soc.cpu.pcpi_mul.rs1[0]
.sym 121890 soc.cpu.pcpi_mul.rdx[35]
.sym 121891 soc.cpu.pcpi_mul.rd[35]
.sym 121894 soc.cpu.pcpi_mul.rdx[35]
.sym 121895 soc.cpu.pcpi_mul.rd[35]
.sym 121896 soc.cpu.pcpi_mul.rs1[0]
.sym 121897 soc.cpu.pcpi_mul.rs2[35]
.sym 121900 soc.cpu.pcpi_mul.rdx[34]
.sym 121901 soc.cpu.pcpi_mul.rd[34]
.sym 121902 soc.cpu.pcpi_mul.rs1[0]
.sym 121903 soc.cpu.pcpi_mul.rs2[34]
.sym 121912 $false
.sym 121913 $false
.sym 121914 $false
.sym 121915 $false
.sym 121918 soc.cpu.pcpi_mul.mul_waiting$2
.sym 121919 soc.cpu.pcpi_mul.rs2[34]
.sym 121920 soc.cpu.pcpi_mul.instr_mulh
.sym 121921 soc.cpu.reg_op2[31]
.sym 121924 $false
.sym 121925 $false
.sym 121926 $false
.sym 121927 $false
.sym 121928 resetn$2
.sym 121929 clk_16mhz$2$2
.sym 121930 $false
.sym 121931 $abc$61060$auto$maccmap.cc:111:fulladd$23555[2]
.sym 121932 $abc$61060$auto$maccmap.cc:111:fulladd$23619[3]
.sym 121933 $abc$61060$auto$maccmap.cc:111:fulladd$23619[1]
.sym 121934 $abc$61060$auto$maccmap.cc:112:fulladd$23556[2]
.sym 121935 $abc$61060$auto$maccmap.cc:112:fulladd$23620[3]
.sym 121936 $abc$61060$auto$maccmap.cc:112:fulladd$23620[1]
.sym 121937 soc.cpu.pcpi_mul.rdx[15]
.sym 121938 soc.cpu.pcpi_mul.rdx[13]
.sym 122017 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122018 soc.cpu.pcpi_mul.rs2[45]
.sym 122019 soc.cpu.pcpi_mul.instr_mulh
.sym 122020 soc.cpu.reg_op2[31]
.sym 122029 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122030 soc.cpu.pcpi_mul.rs2[46]
.sym 122031 soc.cpu.pcpi_mul.instr_mulh
.sym 122032 soc.cpu.reg_op2[31]
.sym 122047 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122048 soc.cpu.pcpi_mul.rs2[44]
.sym 122049 soc.cpu.pcpi_mul.instr_mulh
.sym 122050 soc.cpu.reg_op2[31]
.sym 122051 resetn$2
.sym 122052 clk_16mhz$2$2
.sym 122053 $false
.sym 122055 soc.cpu.pcpi_mul.rd[46]
.sym 122056 soc.cpu.pcpi_mul.rd[47]
.sym 122057 soc.cpu.pcpi_mul.rdx[48]
.sym 122060 soc.cpu.pcpi_mul.rd[13]
.sym 122128 soc.cpu.pcpi_mul.rdx[45]
.sym 122129 soc.cpu.pcpi_mul.rd[45]
.sym 122130 soc.cpu.pcpi_mul.rs1[0]
.sym 122131 soc.cpu.pcpi_mul.rs2[45]
.sym 122134 soc.cpu.pcpi_mul.rs2[32]
.sym 122135 soc.cpu.pcpi_mul.rs1[0]
.sym 122136 soc.cpu.pcpi_mul.rdx[32]
.sym 122137 soc.cpu.pcpi_mul.rd[32]
.sym 122140 soc.cpu.pcpi_mul.rs2[47]
.sym 122141 soc.cpu.pcpi_mul.rs1[0]
.sym 122142 soc.cpu.pcpi_mul.rdx[47]
.sym 122143 soc.cpu.pcpi_mul.rd[47]
.sym 122146 soc.cpu.pcpi_mul.rdx[47]
.sym 122147 soc.cpu.pcpi_mul.rd[47]
.sym 122148 soc.cpu.pcpi_mul.rs1[0]
.sym 122149 soc.cpu.pcpi_mul.rs2[47]
.sym 122152 soc.cpu.pcpi_mul.rs2[45]
.sym 122153 soc.cpu.pcpi_mul.rs1[0]
.sym 122154 soc.cpu.pcpi_mul.rdx[45]
.sym 122155 soc.cpu.pcpi_mul.rd[45]
.sym 122158 $false
.sym 122159 $false
.sym 122160 $false
.sym 122161 $false
.sym 122164 $false
.sym 122165 $false
.sym 122166 $false
.sym 122167 $false
.sym 122170 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122171 soc.cpu.pcpi_mul.rs2[47]
.sym 122172 soc.cpu.pcpi_mul.instr_mulh
.sym 122173 soc.cpu.reg_op2[31]
.sym 122174 resetn$2
.sym 122175 clk_16mhz$2$2
.sym 122176 $false
.sym 122178 soc.cpu.pcpi_mul.rd[26]
.sym 122179 soc.cpu.pcpi_mul.rd[27]
.sym 122180 soc.cpu.pcpi_mul.rdx[28]
.sym 122181 soc.cpu.pcpi_mul.rd[25]
.sym 122183 soc.cpu.pcpi_mul.rd[60]
.sym 122251 soc.cpu.pcpi_mul.rs2[25]
.sym 122252 soc.cpu.pcpi_mul.rs1[0]
.sym 122253 soc.cpu.pcpi_mul.rdx[25]
.sym 122254 soc.cpu.pcpi_mul.rd[25]
.sym 122257 soc.cpu.pcpi_mul.rs2[27]
.sym 122258 soc.cpu.pcpi_mul.rs1[0]
.sym 122259 soc.cpu.pcpi_mul.rdx[27]
.sym 122260 soc.cpu.pcpi_mul.rd[27]
.sym 122263 soc.cpu.pcpi_mul.rdx[27]
.sym 122264 soc.cpu.pcpi_mul.rd[27]
.sym 122265 soc.cpu.pcpi_mul.rs1[0]
.sym 122266 soc.cpu.pcpi_mul.rs2[27]
.sym 122269 soc.cpu.pcpi_mul.rdx[25]
.sym 122270 soc.cpu.pcpi_mul.rd[25]
.sym 122271 soc.cpu.pcpi_mul.rs1[0]
.sym 122272 soc.cpu.pcpi_mul.rs2[25]
.sym 122275 soc.cpu.pcpi_mul.rs2[60]
.sym 122276 soc.cpu.pcpi_mul.rs1[0]
.sym 122277 soc.cpu.pcpi_mul.rdx[60]
.sym 122278 soc.cpu.pcpi_mul.rd[60]
.sym 122281 $false
.sym 122282 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 122283 soc.cpu.pcpi_mul.rd[27]
.sym 122284 soc.cpu.pcpi_mul.rd[59]
.sym 122287 $false
.sym 122288 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 122289 soc.cpu.pcpi_mul.rd[14]
.sym 122290 soc.cpu.pcpi_mul.rd[46]
.sym 122293 $false
.sym 122294 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 122295 soc.cpu.pcpi_mul.rd[25]
.sym 122296 soc.cpu.pcpi_mul.rd[57]
.sym 122297 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 122298 clk_16mhz$2$2
.sym 122299 $false
.sym 122300 $abc$61060$auto$maccmap.cc:112:fulladd$23671[3]
.sym 122301 $abc$61060$auto$maccmap.cc:111:fulladd$23670[3]
.sym 122302 $abc$61060$auto$maccmap.cc:112:fulladd$23705[0]
.sym 122303 $abc$61060$auto$maccmap.cc:112:fulladd$23705[2]
.sym 122304 $abc$61060$auto$maccmap.cc:111:fulladd$23704[2]
.sym 122305 soc.cpu.pcpi_mul.rdx[26]
.sym 122307 soc.cpu.pcpi_mul.rdx[23]
.sym 122374 soc.cpu.pcpi_mul.rs2[48]
.sym 122375 soc.cpu.pcpi_mul.rs1[0]
.sym 122376 soc.cpu.pcpi_mul.rdx[48]
.sym 122377 soc.cpu.pcpi_mul.rd[48]
.sym 122380 soc.cpu.pcpi_mul.rdx[61]
.sym 122381 soc.cpu.pcpi_mul.rd[61]
.sym 122382 soc.cpu.pcpi_mul.rs1[0]
.sym 122383 soc.cpu.pcpi_mul.rs2[61]
.sym 122386 soc.cpu.pcpi_mul.rs2[61]
.sym 122387 soc.cpu.pcpi_mul.rs1[0]
.sym 122388 soc.cpu.pcpi_mul.rdx[61]
.sym 122389 soc.cpu.pcpi_mul.rd[61]
.sym 122392 soc.cpu.pcpi_mul.rs2[28]
.sym 122393 soc.cpu.pcpi_mul.rs1[0]
.sym 122394 soc.cpu.pcpi_mul.rdx[28]
.sym 122395 soc.cpu.pcpi_mul.rd[28]
.sym 122398 $false
.sym 122399 $false
.sym 122400 $false
.sym 122401 $false
.sym 122404 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122405 soc.cpu.pcpi_mul.rs2[60]
.sym 122406 soc.cpu.pcpi_mul.instr_mulh
.sym 122407 soc.cpu.reg_op2[31]
.sym 122410 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122411 soc.cpu.pcpi_mul.rs2[61]
.sym 122412 soc.cpu.pcpi_mul.instr_mulh
.sym 122413 soc.cpu.reg_op2[31]
.sym 122416 $false
.sym 122417 $false
.sym 122418 $false
.sym 122419 $false
.sym 122420 resetn$2
.sym 122421 clk_16mhz$2$2
.sym 122422 $false
.sym 122423 $abc$61060$auto$maccmap.cc:111:fulladd$23663[1]
.sym 122424 $abc$61060$auto$maccmap.cc:111:fulladd$23670[1]
.sym 122425 $abc$61060$auto$maccmap.cc:112:fulladd$23664[1]
.sym 122426 $abc$61060$auto$maccmap.cc:112:fulladd$23671[1]
.sym 122427 $abc$61060$auto$maccmap.cc:111:fulladd$23597[2]
.sym 122428 $abc$61060$auto$maccmap.cc:112:fulladd$23598[2]
.sym 122429 soc.cpu.pcpi_mul.rdx[21]
.sym 122430 soc.cpu.pcpi_mul.rdx[62]
.sym 122459 $false
.sym 122496 $auto$maccmap.cc:240:synth$23600.C[2]
.sym 122498 $abc$61060$auto$maccmap.cc:111:fulladd$23597[1]
.sym 122499 $abc$61060$auto$maccmap.cc:112:fulladd$23598[0]
.sym 122502 $auto$maccmap.cc:240:synth$23600.C[3]
.sym 122503 $false
.sym 122504 $abc$61060$auto$maccmap.cc:111:fulladd$23597[2]
.sym 122505 $abc$61060$auto$maccmap.cc:112:fulladd$23598[1]
.sym 122506 $auto$maccmap.cc:240:synth$23600.C[2]
.sym 122509 $false
.sym 122510 $abc$61060$auto$maccmap.cc:111:fulladd$23597[3]
.sym 122511 $abc$61060$auto$maccmap.cc:112:fulladd$23598[2]
.sym 122512 $auto$maccmap.cc:240:synth$23600.C[3]
.sym 122515 soc.cpu.pcpi_mul.rdx[48]
.sym 122516 soc.cpu.pcpi_mul.rd[48]
.sym 122517 soc.cpu.pcpi_mul.rs1[0]
.sym 122518 soc.cpu.pcpi_mul.rs2[48]
.sym 122521 soc.cpu.pcpi_mul.rdx[28]
.sym 122522 soc.cpu.pcpi_mul.rd[28]
.sym 122523 soc.cpu.pcpi_mul.rs1[0]
.sym 122524 soc.cpu.pcpi_mul.rs2[28]
.sym 122527 $false
.sym 122528 $abc$61060$auto$maccmap.cc:111:fulladd$23528[1]
.sym 122529 $abc$61060$auto$maccmap.cc:112:fulladd$23529[0]
.sym 122530 $false
.sym 122533 $false
.sym 122534 $abc$61060$auto$maccmap.cc:111:fulladd$23597[1]
.sym 122535 $abc$61060$auto$maccmap.cc:112:fulladd$23598[0]
.sym 122536 $false
.sym 122539 $false
.sym 122540 $abc$61060$auto$maccmap.cc:111:fulladd$23663[1]
.sym 122541 $abc$61060$auto$maccmap.cc:112:fulladd$23664[0]
.sym 122542 $false
.sym 122543 resetn$2
.sym 122544 clk_16mhz$2$2
.sym 122545 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122546 soc.cpu.pcpi_mul.rs2[31]
.sym 122548 soc.cpu.pcpi_mul.rdx[29]
.sym 122551 soc.cpu.pcpi_mul.rs2[32]
.sym 122626 $false
.sym 122627 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122628 soc.cpu.reg_op2[21]
.sym 122629 soc.cpu.pcpi_mul.rs2[20]
.sym 122632 $false
.sym 122633 $false
.sym 122634 $false
.sym 122635 $false
.sym 122638 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122639 soc.cpu.pcpi_mul.rs2[48]
.sym 122640 soc.cpu.pcpi_mul.instr_mulh
.sym 122641 soc.cpu.reg_op2[31]
.sym 122650 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122651 soc.cpu.pcpi_mul.rs2[49]
.sym 122652 soc.cpu.pcpi_mul.instr_mulh
.sym 122653 soc.cpu.reg_op2[31]
.sym 122656 $false
.sym 122657 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122658 soc.cpu.reg_op2[30]
.sym 122659 soc.cpu.pcpi_mul.rs2[29]
.sym 122662 $false
.sym 122663 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122664 soc.cpu.reg_op2[20]
.sym 122665 soc.cpu.pcpi_mul.rs2[19]
.sym 122666 resetn$2
.sym 122667 clk_16mhz$2$2
.sym 122668 $false
.sym 122670 $abc$61060$auto$maccmap.cc:112:fulladd$23564[0]
.sym 122671 soc.cpu.pcpi_mul.rd[56]
.sym 122675 soc.cpu.pcpi_mul.rd[16]
.sym 122743 soc.cpu.pcpi_mul.rs2[49]
.sym 122744 soc.cpu.pcpi_mul.rs1[0]
.sym 122745 soc.cpu.pcpi_mul.rdx[49]
.sym 122746 soc.cpu.pcpi_mul.rd[49]
.sym 122749 soc.cpu.pcpi_mul.rdx[49]
.sym 122750 soc.cpu.pcpi_mul.rd[49]
.sym 122751 soc.cpu.pcpi_mul.rs1[0]
.sym 122752 soc.cpu.pcpi_mul.rs2[49]
.sym 122755 soc.cpu.pcpi_mul.rdx[50]
.sym 122756 soc.cpu.pcpi_mul.rd[50]
.sym 122757 soc.cpu.pcpi_mul.rs1[0]
.sym 122758 soc.cpu.pcpi_mul.rs2[50]
.sym 122761 soc.cpu.pcpi_mul.rs2[50]
.sym 122762 soc.cpu.pcpi_mul.rs1[0]
.sym 122763 soc.cpu.pcpi_mul.rdx[50]
.sym 122764 soc.cpu.pcpi_mul.rd[50]
.sym 122767 soc.cpu.pcpi_mul.rs2[16]
.sym 122768 soc.cpu.pcpi_mul.rs1[0]
.sym 122769 soc.cpu.pcpi_mul.rdx[16]
.sym 122770 soc.cpu.pcpi_mul.rd[16]
.sym 122773 $false
.sym 122774 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 122775 soc.cpu.pcpi_mul.rd[23]
.sym 122776 soc.cpu.pcpi_mul.rd[55]
.sym 122779 $false
.sym 122780 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 122781 soc.cpu.pcpi_mul.rd[29]
.sym 122782 soc.cpu.pcpi_mul.rd[61]
.sym 122785 $false
.sym 122786 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 122787 soc.cpu.pcpi_mul.rd[24]
.sym 122788 soc.cpu.pcpi_mul.rd[56]
.sym 122789 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 122790 clk_16mhz$2$2
.sym 122791 $false
.sym 122792 $abc$61060$auto$maccmap.cc:112:fulladd$23571[0]
.sym 122795 soc.cpu.pcpi_mul.rs2[54]
.sym 122796 soc.cpu.pcpi_mul.rs2[56]
.sym 122797 soc.cpu.pcpi_mul.rs2[52]
.sym 122798 soc.cpu.pcpi_mul.rs2[55]
.sym 122799 soc.cpu.pcpi_mul.rs2[53]
.sym 122828 $false
.sym 122865 $auto$maccmap.cc:240:synth$23531.C[2]
.sym 122867 $abc$61060$auto$maccmap.cc:111:fulladd$23528[1]
.sym 122868 $abc$61060$auto$maccmap.cc:112:fulladd$23529[0]
.sym 122871 $auto$maccmap.cc:240:synth$23531.C[3]
.sym 122872 $false
.sym 122873 $abc$61060$auto$maccmap.cc:111:fulladd$23528[2]
.sym 122874 $abc$61060$auto$maccmap.cc:112:fulladd$23529[1]
.sym 122875 $auto$maccmap.cc:240:synth$23531.C[2]
.sym 122877 $auto$maccmap.cc:240:synth$23531.C[4]
.sym 122878 $false
.sym 122879 $abc$61060$auto$maccmap.cc:111:fulladd$23528[3]
.sym 122880 $abc$61060$auto$maccmap.cc:112:fulladd$23529[2]
.sym 122881 $auto$maccmap.cc:240:synth$23531.C[3]
.sym 122884 $false
.sym 122885 $false
.sym 122886 $abc$61060$auto$maccmap.cc:112:fulladd$23529[3]
.sym 122887 $auto$maccmap.cc:240:synth$23531.C[4]
.sym 122902 soc.cpu.pcpi_mul.rdx[52]
.sym 122903 soc.cpu.pcpi_mul.rd[52]
.sym 122904 soc.cpu.pcpi_mul.rs1[0]
.sym 122905 soc.cpu.pcpi_mul.rs2[52]
.sym 122912 resetn$2
.sym 122913 clk_16mhz$2$2
.sym 122914 soc.cpu.pcpi_mul.mul_waiting$2
.sym 122915 $abc$61060$auto$maccmap.cc:111:fulladd$23570[2]
.sym 122916 $abc$61060$auto$maccmap.cc:111:fulladd$23570[3]
.sym 122917 $abc$61060$auto$maccmap.cc:112:fulladd$23571[3]
.sym 122918 $abc$61060$auto$maccmap.cc:112:fulladd$23671[0]
.sym 122920 $abc$61060$auto$maccmap.cc:112:fulladd$23571[2]
.sym 122921 soc.cpu.pcpi_mul.rdx[54]
.sym 122922 soc.cpu.pcpi_mul.rdx[55]
.sym 122951 $false
.sym 122988 $auto$maccmap.cc:240:synth$23607.C[2]
.sym 122990 $abc$61060$auto$maccmap.cc:111:fulladd$23604[1]
.sym 122991 $abc$61060$auto$maccmap.cc:112:fulladd$23605[0]
.sym 122994 $auto$maccmap.cc:240:synth$23607.C[3]
.sym 122995 $false
.sym 122996 $abc$61060$auto$maccmap.cc:111:fulladd$23604[2]
.sym 122997 $abc$61060$auto$maccmap.cc:112:fulladd$23605[1]
.sym 122998 $auto$maccmap.cc:240:synth$23607.C[2]
.sym 123000 $auto$maccmap.cc:240:synth$23607.C[4]
.sym 123001 $false
.sym 123002 $abc$61060$auto$maccmap.cc:111:fulladd$23604[3]
.sym 123003 $abc$61060$auto$maccmap.cc:112:fulladd$23605[2]
.sym 123004 $auto$maccmap.cc:240:synth$23607.C[3]
.sym 123007 $false
.sym 123008 $false
.sym 123009 $abc$61060$auto$maccmap.cc:112:fulladd$23605[3]
.sym 123010 $auto$maccmap.cc:240:synth$23607.C[4]
.sym 123013 $false
.sym 123014 $abc$61060$auto$maccmap.cc:111:fulladd$23604[1]
.sym 123015 $abc$61060$auto$maccmap.cc:112:fulladd$23605[0]
.sym 123016 $false
.sym 123031 soc.cpu.pcpi_mul.rdx[20]
.sym 123032 soc.cpu.pcpi_mul.rd[20]
.sym 123033 soc.cpu.pcpi_mul.rs1[0]
.sym 123034 soc.cpu.pcpi_mul.rs2[20]
.sym 123035 resetn$2
.sym 123036 clk_16mhz$2$2
.sym 123037 soc.cpu.pcpi_mul.mul_waiting$2
.sym 123039 soc.cpu.pcpi_mul.rd[54]
.sym 123040 soc.cpu.pcpi_mul.rd[55]
.sym 123041 soc.cpu.pcpi_mul.rdx[56]
.sym 123045 soc.cpu.pcpi_mul.rd[53]
.sym 123124 soc.cpu.pcpi_mul.rdx[19]
.sym 123125 soc.cpu.pcpi_mul.rd[19]
.sym 123126 soc.cpu.pcpi_mul.rs1[0]
.sym 123127 soc.cpu.pcpi_mul.rs2[19]
.sym 123136 soc.cpu.pcpi_mul.rs2[19]
.sym 123137 soc.cpu.pcpi_mul.rs1[0]
.sym 123138 soc.cpu.pcpi_mul.rdx[19]
.sym 123139 soc.cpu.pcpi_mul.rd[19]
.sym 123142 $false
.sym 123143 $false
.sym 123144 $false
.sym 123145 $false
.sym 123154 $false
.sym 123155 $false
.sym 123156 $false
.sym 123157 $false
.sym 123158 resetn$2
.sym 123159 clk_16mhz$2$2
.sym 123160 $false
.sym 123161 $abc$61060$auto$maccmap.cc:112:fulladd$23571[1]
.sym 123162 $abc$61060$auto$maccmap.cc:111:fulladd$23570[1]
.sym 123166 soc.cpu.pcpi_mul.pcpi_rd[21]
.sym 123271 $false
.sym 123272 $false
.sym 123273 $false
.sym 123274 $false
.sym 123281 resetn$2
.sym 123282 clk_16mhz$2$2
.sym 123283 $false
.sym 123284 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 123286 soc.cpu.pcpi_mul.mul_waiting
.sym 123290 soc.cpu.pcpi_mul.mul_finish
.sym 123400 soc.cpu.pcpi_mul.pcpi_wait
.sym 123401 $false
.sym 123402 $false
.sym 123403 $false
.sym 123404 $true
.sym 123405 clk_16mhz$2$2
.sym 123406 $false
.sym 123409 $auto$alumacc.cc:474:replace_alu$7356.C[2]
.sym 123410 $auto$alumacc.cc:474:replace_alu$7356.C[3]
.sym 123411 $auto$alumacc.cc:474:replace_alu$7356.C[4]
.sym 123412 $auto$alumacc.cc:474:replace_alu$7356.C[5]
.sym 123413 soc.cpu.pcpi_mul.mul_counter[6]
.sym 123414 soc.cpu.pcpi_mul.mul_counter[4]
.sym 123523 $false
.sym 123524 soc.cpu.pcpi_mul.mul_counter[2]
.sym 123525 $false
.sym 123526 $auto$alumacc.cc:474:replace_alu$7356.C[2]
.sym 123527 resetn$2
.sym 123528 clk_16mhz$2$2
.sym 123529 soc.cpu.pcpi_mul.mul_waiting$2
.sym 123531 soc.cpu.pcpi_mul.mul_counter[1]
.sym 123534 soc.cpu.pcpi_mul.mul_counter[3]
.sym 123535 soc.cpu.pcpi_mul.mul_counter[0]
.sym 123654 $abc$61060$new_n7237_
.sym 123655 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[1]_new_
.sym 123656 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[3]_new_
.sym 123657 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[4]_new_
.sym 123658 soc.cpu.count_cycle[0]
.sym 123659 soc.cpu.count_cycle[1]
.sym 123727 soc.cpu.instr_rdcycle
.sym 123728 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 123729 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15968_Y_new_inv_
.sym 123730 soc.cpu.count_cycle[0]
.sym 123733 soc.cpu.instr_rdcycle
.sym 123734 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 123735 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15970_Y_new_inv_
.sym 123736 soc.cpu.count_cycle[2]
.sym 123739 soc.cpu.instr_rdcycle
.sym 123740 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 123741 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15974_Y_new_inv_
.sym 123742 soc.cpu.count_cycle[6]
.sym 123751 soc.cpu.instr_rdcycle
.sym 123752 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 123753 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15975_Y_new_inv_
.sym 123754 soc.cpu.count_cycle[7]
.sym 123757 $false
.sym 123758 $abc$61060$new_n7237_
.sym 123759 soc.cpu.instr_rdinstr
.sym 123760 soc.cpu.count_instr[5]
.sym 123776 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[14]_new_
.sym 123777 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[10]_new_
.sym 123778 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[11]_new_
.sym 123779 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15972_Y_new_inv_
.sym 123780 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[12]_new_
.sym 123781 $abc$61060$new_n7277_
.sym 123782 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[22]_new_
.sym 123783 soc.cpu.count_instr[0]
.sym 123850 soc.cpu.instr_rdcycle
.sym 123851 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 123852 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15983_Y_new_inv_
.sym 123853 soc.cpu.count_cycle[15]
.sym 123856 soc.cpu.count_instr[0]
.sym 123857 soc.cpu.instr_rdinstr
.sym 123858 soc.cpu.count_cycle[32]
.sym 123859 soc.cpu.instr_rdcycleh
.sym 123862 $false
.sym 123863 $abc$61060$new_n7171_
.sym 123864 soc.cpu.instr_rdinstrh
.sym 123865 soc.cpu.count_instr[32]
.sym 123868 $false
.sym 123869 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27548_new_inv_
.sym 123870 soc.cpu.instr_rdcycleh
.sym 123871 soc.cpu.count_cycle[39]
.sym 123874 soc.cpu.count_instr[15]
.sym 123875 soc.cpu.instr_rdinstr
.sym 123876 soc.cpu.count_cycle[47]
.sym 123877 soc.cpu.instr_rdcycleh
.sym 123880 soc.cpu.count_instr[39]
.sym 123881 soc.cpu.instr_rdinstrh
.sym 123882 soc.cpu.count_instr[7]
.sym 123883 soc.cpu.instr_rdinstr
.sym 123886 $false
.sym 123887 $abc$61060$new_n7358_
.sym 123888 soc.cpu.instr_rdinstrh
.sym 123889 soc.cpu.count_instr[47]
.sym 123892 soc.cpu.pcpi_div.start$2
.sym 123893 $false
.sym 123894 $false
.sym 123895 $false
.sym 123896 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754$2
.sym 123897 clk_16mhz$2$2
.sym 123898 $false
.sym 123899 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[17]_new_
.sym 123900 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[18]_new_
.sym 123901 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[16]_new_
.sym 123902 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[21]_new_
.sym 123903 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[19]_new_
.sym 123904 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[26]_new_
.sym 123905 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15971_Y_new_inv_
.sym 123906 soc.cpu.count_instr[1]
.sym 123935 $true
.sym 123972 soc.cpu.count_instr[0]$2
.sym 123973 $false
.sym 123974 soc.cpu.count_instr[0]
.sym 123975 $false
.sym 123976 $false
.sym 123978 $auto$alumacc.cc:474:replace_alu$7264.C[2]
.sym 123980 $false
.sym 123981 soc.cpu.count_instr[1]
.sym 123984 $auto$alumacc.cc:474:replace_alu$7264.C[3]
.sym 123985 $false
.sym 123986 $false
.sym 123987 soc.cpu.count_instr[2]
.sym 123988 $auto$alumacc.cc:474:replace_alu$7264.C[2]
.sym 123990 $auto$alumacc.cc:474:replace_alu$7264.C[4]
.sym 123991 $false
.sym 123992 $false
.sym 123993 soc.cpu.count_instr[3]
.sym 123994 $auto$alumacc.cc:474:replace_alu$7264.C[3]
.sym 123996 $auto$alumacc.cc:474:replace_alu$7264.C[5]
.sym 123997 $false
.sym 123998 $false
.sym 123999 soc.cpu.count_instr[4]
.sym 124000 $auto$alumacc.cc:474:replace_alu$7264.C[4]
.sym 124002 $auto$alumacc.cc:474:replace_alu$7264.C[6]
.sym 124003 $false
.sym 124004 $false
.sym 124005 soc.cpu.count_instr[5]
.sym 124006 $auto$alumacc.cc:474:replace_alu$7264.C[5]
.sym 124008 $auto$alumacc.cc:474:replace_alu$7264.C[7]
.sym 124009 $false
.sym 124010 $false
.sym 124011 soc.cpu.count_instr[6]
.sym 124012 $auto$alumacc.cc:474:replace_alu$7264.C[6]
.sym 124014 $auto$alumacc.cc:474:replace_alu$7264.C[8]
.sym 124015 $false
.sym 124016 $false
.sym 124017 soc.cpu.count_instr[7]
.sym 124018 $auto$alumacc.cc:474:replace_alu$7264.C[7]
.sym 124019 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127$2
.sym 124020 clk_16mhz$2$2
.sym 124021 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 124022 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$ternary$/usr/local/bin/../share/yosys/techmap.v:445$15964_Y[29]_new_inv_
.sym 124023 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15980_Y_new_inv_
.sym 124024 $abc$61060$new_n7278_
.sym 124025 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15978_Y_new_inv_
.sym 124026 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[28]_new_
.sym 124027 $abc$61060$techmap$techmap\soc.cpu.$procmux$3371.$and$/usr/local/bin/../share/yosys/techmap.v:434$14701_Y[24]_new_
.sym 124028 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15982_Y_new_inv_
.sym 124029 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27560_new_inv_
.sym 124058 $auto$alumacc.cc:474:replace_alu$7264.C[8]
.sym 124095 $auto$alumacc.cc:474:replace_alu$7264.C[9]
.sym 124096 $false
.sym 124097 $false
.sym 124098 soc.cpu.count_instr[8]
.sym 124099 $auto$alumacc.cc:474:replace_alu$7264.C[8]
.sym 124101 $auto$alumacc.cc:474:replace_alu$7264.C[10]
.sym 124102 $false
.sym 124103 $false
.sym 124104 soc.cpu.count_instr[9]
.sym 124105 $auto$alumacc.cc:474:replace_alu$7264.C[9]
.sym 124107 $auto$alumacc.cc:474:replace_alu$7264.C[11]
.sym 124108 $false
.sym 124109 $false
.sym 124110 soc.cpu.count_instr[10]
.sym 124111 $auto$alumacc.cc:474:replace_alu$7264.C[10]
.sym 124113 $auto$alumacc.cc:474:replace_alu$7264.C[12]
.sym 124114 $false
.sym 124115 $false
.sym 124116 soc.cpu.count_instr[11]
.sym 124117 $auto$alumacc.cc:474:replace_alu$7264.C[11]
.sym 124119 $auto$alumacc.cc:474:replace_alu$7264.C[13]
.sym 124120 $false
.sym 124121 $false
.sym 124122 soc.cpu.count_instr[12]
.sym 124123 $auto$alumacc.cc:474:replace_alu$7264.C[12]
.sym 124125 $auto$alumacc.cc:474:replace_alu$7264.C[14]
.sym 124126 $false
.sym 124127 $false
.sym 124128 soc.cpu.count_instr[13]
.sym 124129 $auto$alumacc.cc:474:replace_alu$7264.C[13]
.sym 124131 $auto$alumacc.cc:474:replace_alu$7264.C[15]
.sym 124132 $false
.sym 124133 $false
.sym 124134 soc.cpu.count_instr[14]
.sym 124135 $auto$alumacc.cc:474:replace_alu$7264.C[14]
.sym 124137 $auto$alumacc.cc:474:replace_alu$7264.C[16]
.sym 124138 $false
.sym 124139 $false
.sym 124140 soc.cpu.count_instr[15]
.sym 124141 $auto$alumacc.cc:474:replace_alu$7264.C[15]
.sym 124142 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127$2
.sym 124143 clk_16mhz$2$2
.sym 124144 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 124145 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27564_new_inv_
.sym 124146 $abc$61060$new_n7238_
.sym 124147 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15969_Y_new_inv_
.sym 124148 $abc$61060$new_n7211_
.sym 124149 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15979_Y_new_inv_
.sym 124150 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27524_new_inv_
.sym 124151 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15987_Y_new_inv_
.sym 124152 $abc$61060$new_n7223_
.sym 124181 $auto$alumacc.cc:474:replace_alu$7264.C[16]
.sym 124218 $auto$alumacc.cc:474:replace_alu$7264.C[17]
.sym 124219 $false
.sym 124220 $false
.sym 124221 soc.cpu.count_instr[16]
.sym 124222 $auto$alumacc.cc:474:replace_alu$7264.C[16]
.sym 124224 $auto$alumacc.cc:474:replace_alu$7264.C[18]
.sym 124225 $false
.sym 124226 $false
.sym 124227 soc.cpu.count_instr[17]
.sym 124228 $auto$alumacc.cc:474:replace_alu$7264.C[17]
.sym 124230 $auto$alumacc.cc:474:replace_alu$7264.C[19]
.sym 124231 $false
.sym 124232 $false
.sym 124233 soc.cpu.count_instr[18]
.sym 124234 $auto$alumacc.cc:474:replace_alu$7264.C[18]
.sym 124236 $auto$alumacc.cc:474:replace_alu$7264.C[20]
.sym 124237 $false
.sym 124238 $false
.sym 124239 soc.cpu.count_instr[19]
.sym 124240 $auto$alumacc.cc:474:replace_alu$7264.C[19]
.sym 124242 $auto$alumacc.cc:474:replace_alu$7264.C[21]
.sym 124243 $false
.sym 124244 $false
.sym 124245 soc.cpu.count_instr[20]
.sym 124246 $auto$alumacc.cc:474:replace_alu$7264.C[20]
.sym 124248 $auto$alumacc.cc:474:replace_alu$7264.C[22]
.sym 124249 $false
.sym 124250 $false
.sym 124251 soc.cpu.count_instr[21]
.sym 124252 $auto$alumacc.cc:474:replace_alu$7264.C[21]
.sym 124254 $auto$alumacc.cc:474:replace_alu$7264.C[23]
.sym 124255 $false
.sym 124256 $false
.sym 124257 soc.cpu.count_instr[22]
.sym 124258 $auto$alumacc.cc:474:replace_alu$7264.C[22]
.sym 124260 $auto$alumacc.cc:474:replace_alu$7264.C[24]
.sym 124261 $false
.sym 124262 $false
.sym 124263 soc.cpu.count_instr[23]
.sym 124264 $auto$alumacc.cc:474:replace_alu$7264.C[23]
.sym 124265 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127$2
.sym 124266 clk_16mhz$2$2
.sym 124267 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 124268 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15996_Y_new_inv_
.sym 124270 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15985_Y_new_inv_
.sym 124271 $abc$61060$new_n7410_
.sym 124272 $abc$61060$new_n7380_
.sym 124273 $abc$61060$new_n7347_
.sym 124274 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15992_Y_new_inv_
.sym 124275 $abc$61060$new_n7324_
.sym 124304 $auto$alumacc.cc:474:replace_alu$7264.C[24]
.sym 124341 $auto$alumacc.cc:474:replace_alu$7264.C[25]
.sym 124342 $false
.sym 124343 $false
.sym 124344 soc.cpu.count_instr[24]
.sym 124345 $auto$alumacc.cc:474:replace_alu$7264.C[24]
.sym 124347 $auto$alumacc.cc:474:replace_alu$7264.C[26]
.sym 124348 $false
.sym 124349 $false
.sym 124350 soc.cpu.count_instr[25]
.sym 124351 $auto$alumacc.cc:474:replace_alu$7264.C[25]
.sym 124353 $auto$alumacc.cc:474:replace_alu$7264.C[27]
.sym 124354 $false
.sym 124355 $false
.sym 124356 soc.cpu.count_instr[26]
.sym 124357 $auto$alumacc.cc:474:replace_alu$7264.C[26]
.sym 124359 $auto$alumacc.cc:474:replace_alu$7264.C[28]
.sym 124360 $false
.sym 124361 $false
.sym 124362 soc.cpu.count_instr[27]
.sym 124363 $auto$alumacc.cc:474:replace_alu$7264.C[27]
.sym 124365 $auto$alumacc.cc:474:replace_alu$7264.C[29]
.sym 124366 $false
.sym 124367 $false
.sym 124368 soc.cpu.count_instr[28]
.sym 124369 $auto$alumacc.cc:474:replace_alu$7264.C[28]
.sym 124371 $auto$alumacc.cc:474:replace_alu$7264.C[30]
.sym 124372 $false
.sym 124373 $false
.sym 124374 soc.cpu.count_instr[29]
.sym 124375 $auto$alumacc.cc:474:replace_alu$7264.C[29]
.sym 124377 $auto$alumacc.cc:474:replace_alu$7264.C[31]
.sym 124378 $false
.sym 124379 $false
.sym 124380 soc.cpu.count_instr[30]
.sym 124381 $auto$alumacc.cc:474:replace_alu$7264.C[30]
.sym 124383 $auto$alumacc.cc:474:replace_alu$7264.C[32]
.sym 124384 $false
.sym 124385 $false
.sym 124386 soc.cpu.count_instr[31]
.sym 124387 $auto$alumacc.cc:474:replace_alu$7264.C[31]
.sym 124388 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127$2
.sym 124389 clk_16mhz$2$2
.sym 124390 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 124391 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15984_Y_new_inv_
.sym 124392 $abc$61060$new_n7430_
.sym 124393 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27584_new_inv_
.sym 124394 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15989_Y_new_inv_
.sym 124395 $abc$61060$new_n7420_
.sym 124396 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15986_Y_new_inv_
.sym 124397 $abc$61060$new_n7390_
.sym 124398 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15990_Y_new_inv_
.sym 124427 $auto$alumacc.cc:474:replace_alu$7264.C[32]
.sym 124464 $auto$alumacc.cc:474:replace_alu$7264.C[33]
.sym 124465 $false
.sym 124466 $false
.sym 124467 soc.cpu.count_instr[32]
.sym 124468 $auto$alumacc.cc:474:replace_alu$7264.C[32]
.sym 124470 $auto$alumacc.cc:474:replace_alu$7264.C[34]
.sym 124471 $false
.sym 124472 $false
.sym 124473 soc.cpu.count_instr[33]
.sym 124474 $auto$alumacc.cc:474:replace_alu$7264.C[33]
.sym 124476 $auto$alumacc.cc:474:replace_alu$7264.C[35]
.sym 124477 $false
.sym 124478 $false
.sym 124479 soc.cpu.count_instr[34]
.sym 124480 $auto$alumacc.cc:474:replace_alu$7264.C[34]
.sym 124482 $auto$alumacc.cc:474:replace_alu$7264.C[36]
.sym 124483 $false
.sym 124484 $false
.sym 124485 soc.cpu.count_instr[35]
.sym 124486 $auto$alumacc.cc:474:replace_alu$7264.C[35]
.sym 124488 $auto$alumacc.cc:474:replace_alu$7264.C[37]
.sym 124489 $false
.sym 124490 $false
.sym 124491 soc.cpu.count_instr[36]
.sym 124492 $auto$alumacc.cc:474:replace_alu$7264.C[36]
.sym 124494 $auto$alumacc.cc:474:replace_alu$7264.C[38]
.sym 124495 $false
.sym 124496 $false
.sym 124497 soc.cpu.count_instr[37]
.sym 124498 $auto$alumacc.cc:474:replace_alu$7264.C[37]
.sym 124500 $auto$alumacc.cc:474:replace_alu$7264.C[39]
.sym 124501 $false
.sym 124502 $false
.sym 124503 soc.cpu.count_instr[38]
.sym 124504 $auto$alumacc.cc:474:replace_alu$7264.C[38]
.sym 124506 $auto$alumacc.cc:474:replace_alu$7264.C[40]
.sym 124507 $false
.sym 124508 $false
.sym 124509 soc.cpu.count_instr[39]
.sym 124510 $auto$alumacc.cc:474:replace_alu$7264.C[39]
.sym 124511 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127$2
.sym 124512 clk_16mhz$2$2
.sym 124513 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 124514 $abc$61060$new_n7461_
.sym 124515 $abc$61060$new_n7450_
.sym 124516 $abc$61060$new_n7490_
.sym 124517 $abc$61060$new_n7511_
.sym 124518 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15994_Y_new_inv_
.sym 124519 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15997_Y_new_inv_
.sym 124550 $auto$alumacc.cc:474:replace_alu$7264.C[40]
.sym 124587 $auto$alumacc.cc:474:replace_alu$7264.C[41]
.sym 124588 $false
.sym 124589 $false
.sym 124590 soc.cpu.count_instr[40]
.sym 124591 $auto$alumacc.cc:474:replace_alu$7264.C[40]
.sym 124593 $auto$alumacc.cc:474:replace_alu$7264.C[42]
.sym 124594 $false
.sym 124595 $false
.sym 124596 soc.cpu.count_instr[41]
.sym 124597 $auto$alumacc.cc:474:replace_alu$7264.C[41]
.sym 124599 $auto$alumacc.cc:474:replace_alu$7264.C[43]
.sym 124600 $false
.sym 124601 $false
.sym 124602 soc.cpu.count_instr[42]
.sym 124603 $auto$alumacc.cc:474:replace_alu$7264.C[42]
.sym 124605 $auto$alumacc.cc:474:replace_alu$7264.C[44]
.sym 124606 $false
.sym 124607 $false
.sym 124608 soc.cpu.count_instr[43]
.sym 124609 $auto$alumacc.cc:474:replace_alu$7264.C[43]
.sym 124611 $auto$alumacc.cc:474:replace_alu$7264.C[45]
.sym 124612 $false
.sym 124613 $false
.sym 124614 soc.cpu.count_instr[44]
.sym 124615 $auto$alumacc.cc:474:replace_alu$7264.C[44]
.sym 124617 $auto$alumacc.cc:474:replace_alu$7264.C[46]
.sym 124618 $false
.sym 124619 $false
.sym 124620 soc.cpu.count_instr[45]
.sym 124621 $auto$alumacc.cc:474:replace_alu$7264.C[45]
.sym 124623 $auto$alumacc.cc:474:replace_alu$7264.C[47]
.sym 124624 $false
.sym 124625 $false
.sym 124626 soc.cpu.count_instr[46]
.sym 124627 $auto$alumacc.cc:474:replace_alu$7264.C[46]
.sym 124629 $auto$alumacc.cc:474:replace_alu$7264.C[48]
.sym 124630 $false
.sym 124631 $false
.sym 124632 soc.cpu.count_instr[47]
.sym 124633 $auto$alumacc.cc:474:replace_alu$7264.C[47]
.sym 124634 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127$2
.sym 124635 clk_16mhz$2$2
.sym 124636 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 124673 $auto$alumacc.cc:474:replace_alu$7264.C[48]
.sym 124710 $auto$alumacc.cc:474:replace_alu$7264.C[49]
.sym 124711 $false
.sym 124712 $false
.sym 124713 soc.cpu.count_instr[48]
.sym 124714 $auto$alumacc.cc:474:replace_alu$7264.C[48]
.sym 124716 $auto$alumacc.cc:474:replace_alu$7264.C[50]
.sym 124717 $false
.sym 124718 $false
.sym 124719 soc.cpu.count_instr[49]
.sym 124720 $auto$alumacc.cc:474:replace_alu$7264.C[49]
.sym 124722 $auto$alumacc.cc:474:replace_alu$7264.C[51]
.sym 124723 $false
.sym 124724 $false
.sym 124725 soc.cpu.count_instr[50]
.sym 124726 $auto$alumacc.cc:474:replace_alu$7264.C[50]
.sym 124728 $auto$alumacc.cc:474:replace_alu$7264.C[52]
.sym 124729 $false
.sym 124730 $false
.sym 124731 soc.cpu.count_instr[51]
.sym 124732 $auto$alumacc.cc:474:replace_alu$7264.C[51]
.sym 124734 $auto$alumacc.cc:474:replace_alu$7264.C[53]
.sym 124735 $false
.sym 124736 $false
.sym 124737 soc.cpu.count_instr[52]
.sym 124738 $auto$alumacc.cc:474:replace_alu$7264.C[52]
.sym 124740 $auto$alumacc.cc:474:replace_alu$7264.C[54]
.sym 124741 $false
.sym 124742 $false
.sym 124743 soc.cpu.count_instr[53]
.sym 124744 $auto$alumacc.cc:474:replace_alu$7264.C[53]
.sym 124746 $auto$alumacc.cc:474:replace_alu$7264.C[55]
.sym 124747 $false
.sym 124748 $false
.sym 124749 soc.cpu.count_instr[54]
.sym 124750 $auto$alumacc.cc:474:replace_alu$7264.C[54]
.sym 124752 $auto$alumacc.cc:474:replace_alu$7264.C[56]
.sym 124753 $false
.sym 124754 $false
.sym 124755 soc.cpu.count_instr[55]
.sym 124756 $auto$alumacc.cc:474:replace_alu$7264.C[55]
.sym 124757 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127$2
.sym 124758 clk_16mhz$2$2
.sym 124759 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 124796 $auto$alumacc.cc:474:replace_alu$7264.C[56]
.sym 124833 $auto$alumacc.cc:474:replace_alu$7264.C[57]
.sym 124834 $false
.sym 124835 $false
.sym 124836 soc.cpu.count_instr[56]
.sym 124837 $auto$alumacc.cc:474:replace_alu$7264.C[56]
.sym 124839 $auto$alumacc.cc:474:replace_alu$7264.C[58]
.sym 124840 $false
.sym 124841 $false
.sym 124842 soc.cpu.count_instr[57]
.sym 124843 $auto$alumacc.cc:474:replace_alu$7264.C[57]
.sym 124845 $auto$alumacc.cc:474:replace_alu$7264.C[59]
.sym 124846 $false
.sym 124847 $false
.sym 124848 soc.cpu.count_instr[58]
.sym 124849 $auto$alumacc.cc:474:replace_alu$7264.C[58]
.sym 124851 $auto$alumacc.cc:474:replace_alu$7264.C[60]
.sym 124852 $false
.sym 124853 $false
.sym 124854 soc.cpu.count_instr[59]
.sym 124855 $auto$alumacc.cc:474:replace_alu$7264.C[59]
.sym 124857 $auto$alumacc.cc:474:replace_alu$7264.C[61]
.sym 124858 $false
.sym 124859 $false
.sym 124860 soc.cpu.count_instr[60]
.sym 124861 $auto$alumacc.cc:474:replace_alu$7264.C[60]
.sym 124863 $auto$alumacc.cc:474:replace_alu$7264.C[62]
.sym 124864 $false
.sym 124865 $false
.sym 124866 soc.cpu.count_instr[61]
.sym 124867 $auto$alumacc.cc:474:replace_alu$7264.C[61]
.sym 124869 $auto$alumacc.cc:474:replace_alu$7264.C[63]
.sym 124870 $false
.sym 124871 $false
.sym 124872 soc.cpu.count_instr[62]
.sym 124873 $auto$alumacc.cc:474:replace_alu$7264.C[62]
.sym 124876 $false
.sym 124877 $false
.sym 124878 soc.cpu.count_instr[63]
.sym 124879 $auto$alumacc.cc:474:replace_alu$7264.C[63]
.sym 124880 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127$2
.sym 124881 clk_16mhz$2$2
.sym 124882 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 125081 flash_clk$2
.sym 125084 flash_csb$2
.sym 125395 clock.counterI[2]
.sym 125396 clock.counterI[3]
.sym 125397 clock.counterI[4]
.sym 125398 clock.counterI[5]
.sym 125399 clock.counterI[6]
.sym 125400 clock.counterI[7]
.sym 125473 clock.counterI[3]
.sym 125474 clock.counterI[2]
.sym 125475 clock.counterI[1]
.sym 125476 clock.counterI[0]
.sym 125491 clock.counterI[7]
.sym 125492 clock.counterI[6]
.sym 125493 clock.counterI[5]
.sym 125494 clock.counterI[4]
.sym 125497 $false
.sym 125498 $false
.sym 125499 clock.counterI[1]
.sym 125500 clock.counterI[0]
.sym 125509 $false
.sym 125510 $false
.sym 125511 $false
.sym 125512 clock.counterI[0]
.sym 125513 $true
.sym 125514 clk_16mhz$2$2
.sym 125515 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.sym 125516 clock.counterI[8]
.sym 125517 clock.counterI[9]
.sym 125518 clock.counterI[10]
.sym 125519 clock.counterI[11]
.sym 125520 clock.counterI[12]
.sym 125521 clock.counterI[13]
.sym 125522 clock.counterI[14]
.sym 125523 clock.counterI[15]
.sym 125590 soc.cpu.pcpi_mul.rdx[58]
.sym 125591 soc.cpu.pcpi_mul.rd[58]
.sym 125592 soc.cpu.pcpi_mul.rs1[0]
.sym 125593 soc.cpu.pcpi_mul.rs2[58]
.sym 125596 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[3]_new_inv_
.sym 125597 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[4]_new_inv_
.sym 125598 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[1]_new_inv_
.sym 125599 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[2]_new_inv_
.sym 125602 clock.counterI[15]
.sym 125603 clock.counterI[14]
.sym 125604 clock.counterI[13]
.sym 125605 clock.counterI[12]
.sym 125608 soc.cpu.pcpi_mul.rs2[58]
.sym 125609 soc.cpu.pcpi_mul.rs1[0]
.sym 125610 soc.cpu.pcpi_mul.rdx[58]
.sym 125611 soc.cpu.pcpi_mul.rd[58]
.sym 125614 clock.counterI[11]
.sym 125615 clock.counterI[10]
.sym 125616 clock.counterI[9]
.sym 125617 clock.counterI[8]
.sym 125626 $false
.sym 125627 $false
.sym 125628 $false
.sym 125629 $false
.sym 125636 resetn$2
.sym 125637 clk_16mhz$2$2
.sym 125638 $false
.sym 125639 clock.counterI[16]
.sym 125640 clock.counterI[17]
.sym 125641 clock.counterI[18]
.sym 125642 clock.counterI[19]
.sym 125643 clock.counterI[20]
.sym 125644 clock.counterI[21]
.sym 125645 clock.counterI[22]
.sym 125646 clock.counterI[23]
.sym 125719 clock.counterI[19]
.sym 125720 clock.counterI[18]
.sym 125721 clock.counterI[17]
.sym 125722 clock.counterI[16]
.sym 125725 $false
.sym 125726 $false
.sym 125727 $abc$61060$new_n3975_
.sym 125728 $abc$61060$new_n3970_
.sym 125731 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[7]_new_inv_
.sym 125732 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[0]_new_inv_
.sym 125733 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[5]_new_inv_
.sym 125734 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$8757[6]_new_inv_
.sym 125737 clock.counterI[23]
.sym 125738 clock.counterI[22]
.sym 125739 clock.counterI[21]
.sym 125740 clock.counterI[20]
.sym 125762 clock.counterI[24]
.sym 125763 clock.counterI[25]
.sym 125764 clock.counterI[26]
.sym 125765 clock.counterI[27]
.sym 125766 clock.counterI[28]
.sym 125767 clock.counterI[29]
.sym 125768 clock.counterI[30]
.sym 125769 clock.counterI[31]
.sym 125836 soc.cpu.pcpi_mul.rs2[33]
.sym 125837 soc.cpu.pcpi_mul.rs1[0]
.sym 125838 soc.cpu.pcpi_mul.rdx[33]
.sym 125839 soc.cpu.pcpi_mul.rd[33]
.sym 125842 soc.cpu.pcpi_mul.rdx[33]
.sym 125843 soc.cpu.pcpi_mul.rd[33]
.sym 125844 soc.cpu.pcpi_mul.rs1[0]
.sym 125845 soc.cpu.pcpi_mul.rs2[33]
.sym 125848 clock.counterI[31]
.sym 125849 clock.counterI[30]
.sym 125850 clock.counterI[29]
.sym 125851 clock.counterI[28]
.sym 125854 clock.counterI[27]
.sym 125855 clock.counterI[26]
.sym 125856 clock.counterI[25]
.sym 125857 clock.counterI[24]
.sym 125866 soc.cpu.pcpi_mul.mul_waiting$2
.sym 125867 soc.cpu.pcpi_mul.rs2[57]
.sym 125868 soc.cpu.pcpi_mul.instr_mulh
.sym 125869 soc.cpu.reg_op2[31]
.sym 125872 soc.cpu.pcpi_mul.mul_waiting$2
.sym 125873 soc.cpu.pcpi_mul.rs2[58]
.sym 125874 soc.cpu.pcpi_mul.instr_mulh
.sym 125875 soc.cpu.reg_op2[31]
.sym 125878 $false
.sym 125879 $false
.sym 125880 $false
.sym 125881 $false
.sym 125882 resetn$2
.sym 125883 clk_16mhz$2$2
.sym 125884 $false
.sym 125959 soc.cpu.pcpi_mul.mul_waiting$2
.sym 125960 soc.cpu.pcpi_mul.rs2[59]
.sym 125961 soc.cpu.pcpi_mul.instr_mulh
.sym 125962 soc.cpu.reg_op2[31]
.sym 125977 soc.cpu.pcpi_mul.mul_waiting$2
.sym 125978 soc.cpu.pcpi_mul.rs2[32]
.sym 125979 soc.cpu.pcpi_mul.instr_mulh
.sym 125980 soc.cpu.reg_op2[31]
.sym 125983 $false
.sym 125984 $false
.sym 125985 $false
.sym 125986 $false
.sym 125995 soc.cpu.pcpi_mul.mul_waiting$2
.sym 125996 soc.cpu.pcpi_mul.rs2[33]
.sym 125997 soc.cpu.pcpi_mul.instr_mulh
.sym 125998 soc.cpu.reg_op2[31]
.sym 126001 soc.cpu.pcpi_mul.mul_waiting$2
.sym 126002 soc.cpu.pcpi_mul.rs2[56]
.sym 126003 soc.cpu.pcpi_mul.instr_mulh
.sym 126004 soc.cpu.reg_op2[31]
.sym 126005 resetn$2
.sym 126006 clk_16mhz$2$2
.sym 126007 $false
.sym 126009 soc.cpu.pcpi_mul.rd[14]
.sym 126010 soc.cpu.pcpi_mul.rd[15]
.sym 126011 soc.cpu.pcpi_mul.rdx[16]
.sym 126082 soc.cpu.pcpi_mul.rdx[46]
.sym 126083 soc.cpu.pcpi_mul.rd[46]
.sym 126084 soc.cpu.pcpi_mul.rs1[0]
.sym 126085 soc.cpu.pcpi_mul.rs2[46]
.sym 126088 soc.cpu.pcpi_mul.rdx[15]
.sym 126089 soc.cpu.pcpi_mul.rd[15]
.sym 126090 soc.cpu.pcpi_mul.rs1[0]
.sym 126091 soc.cpu.pcpi_mul.rs2[15]
.sym 126094 soc.cpu.pcpi_mul.rdx[13]
.sym 126095 soc.cpu.pcpi_mul.rd[13]
.sym 126096 soc.cpu.pcpi_mul.rs1[0]
.sym 126097 soc.cpu.pcpi_mul.rs2[13]
.sym 126100 soc.cpu.pcpi_mul.rs2[46]
.sym 126101 soc.cpu.pcpi_mul.rs1[0]
.sym 126102 soc.cpu.pcpi_mul.rdx[46]
.sym 126103 soc.cpu.pcpi_mul.rd[46]
.sym 126106 soc.cpu.pcpi_mul.rs2[15]
.sym 126107 soc.cpu.pcpi_mul.rs1[0]
.sym 126108 soc.cpu.pcpi_mul.rdx[15]
.sym 126109 soc.cpu.pcpi_mul.rd[15]
.sym 126112 soc.cpu.pcpi_mul.rs2[13]
.sym 126113 soc.cpu.pcpi_mul.rs1[0]
.sym 126114 soc.cpu.pcpi_mul.rdx[13]
.sym 126115 soc.cpu.pcpi_mul.rd[13]
.sym 126118 $false
.sym 126119 $false
.sym 126120 $false
.sym 126121 $false
.sym 126124 $false
.sym 126125 $false
.sym 126126 $false
.sym 126127 $false
.sym 126128 resetn$2
.sym 126129 clk_16mhz$2$2
.sym 126130 $false
.sym 126133 $abc$61060$auto$maccmap.cc:112:fulladd$23620[2]
.sym 126134 $abc$61060$auto$maccmap.cc:111:fulladd$23619[2]
.sym 126135 soc.cpu.pcpi_mul.rdx[14]
.sym 126137 soc.cpu.pcpi_mul.rdx[45]
.sym 126167 $false
.sym 126204 $auto$maccmap.cc:240:synth$23558.C[2]
.sym 126206 $abc$61060$auto$maccmap.cc:111:fulladd$23555[1]
.sym 126207 $abc$61060$auto$maccmap.cc:112:fulladd$23556[0]
.sym 126210 $auto$maccmap.cc:240:synth$23558.C[3]
.sym 126211 $false
.sym 126212 $abc$61060$auto$maccmap.cc:111:fulladd$23555[2]
.sym 126213 $abc$61060$auto$maccmap.cc:112:fulladd$23556[1]
.sym 126214 $auto$maccmap.cc:240:synth$23558.C[2]
.sym 126216 $auto$maccmap.cc:240:synth$23558.C[4]
.sym 126217 $false
.sym 126218 $abc$61060$auto$maccmap.cc:111:fulladd$23555[3]
.sym 126219 $abc$61060$auto$maccmap.cc:112:fulladd$23556[2]
.sym 126220 $auto$maccmap.cc:240:synth$23558.C[3]
.sym 126223 $false
.sym 126224 $false
.sym 126225 $abc$61060$auto$maccmap.cc:112:fulladd$23556[3]
.sym 126226 $auto$maccmap.cc:240:synth$23558.C[4]
.sym 126241 $false
.sym 126242 $abc$61060$auto$maccmap.cc:111:fulladd$23619[1]
.sym 126243 $abc$61060$auto$maccmap.cc:112:fulladd$23620[0]
.sym 126244 $false
.sym 126251 resetn$2
.sym 126252 clk_16mhz$2$2
.sym 126253 soc.cpu.pcpi_mul.mul_waiting$2
.sym 126290 $false
.sym 126327 $auto$maccmap.cc:240:synth$23707.C[2]
.sym 126329 $abc$61060$auto$maccmap.cc:111:fulladd$23704[1]
.sym 126330 $abc$61060$auto$maccmap.cc:112:fulladd$23705[0]
.sym 126333 $auto$maccmap.cc:240:synth$23707.C[3]
.sym 126334 $false
.sym 126335 $abc$61060$auto$maccmap.cc:111:fulladd$23704[2]
.sym 126336 $abc$61060$auto$maccmap.cc:112:fulladd$23705[1]
.sym 126337 $auto$maccmap.cc:240:synth$23707.C[2]
.sym 126339 $auto$maccmap.cc:240:synth$23707.C[4]
.sym 126340 $false
.sym 126341 $abc$61060$auto$maccmap.cc:111:fulladd$23704[3]
.sym 126342 $abc$61060$auto$maccmap.cc:112:fulladd$23705[2]
.sym 126343 $auto$maccmap.cc:240:synth$23707.C[3]
.sym 126346 $false
.sym 126347 $false
.sym 126348 $abc$61060$auto$maccmap.cc:112:fulladd$23705[3]
.sym 126349 $auto$maccmap.cc:240:synth$23707.C[4]
.sym 126352 $false
.sym 126353 $abc$61060$auto$maccmap.cc:111:fulladd$23704[1]
.sym 126354 $abc$61060$auto$maccmap.cc:112:fulladd$23705[0]
.sym 126355 $false
.sym 126364 soc.cpu.pcpi_mul.rdx[60]
.sym 126365 soc.cpu.pcpi_mul.rd[60]
.sym 126366 soc.cpu.pcpi_mul.rs1[0]
.sym 126367 soc.cpu.pcpi_mul.rs2[60]
.sym 126374 resetn$2
.sym 126375 clk_16mhz$2$2
.sym 126376 soc.cpu.pcpi_mul.mul_waiting$2
.sym 126378 soc.cpu.pcpi_mul.rd[22]
.sym 126379 soc.cpu.pcpi_mul.rd[23]
.sym 126380 soc.cpu.pcpi_mul.rdx[24]
.sym 126381 soc.cpu.pcpi_mul.rd[24]
.sym 126451 soc.cpu.pcpi_mul.rs2[23]
.sym 126452 soc.cpu.pcpi_mul.rs1[0]
.sym 126453 soc.cpu.pcpi_mul.rdx[23]
.sym 126454 soc.cpu.pcpi_mul.rd[23]
.sym 126457 soc.cpu.pcpi_mul.rdx[23]
.sym 126458 soc.cpu.pcpi_mul.rd[23]
.sym 126459 soc.cpu.pcpi_mul.rs1[0]
.sym 126460 soc.cpu.pcpi_mul.rs2[23]
.sym 126463 soc.cpu.pcpi_mul.rs2[24]
.sym 126464 soc.cpu.pcpi_mul.rs1[0]
.sym 126465 soc.cpu.pcpi_mul.rdx[24]
.sym 126466 soc.cpu.pcpi_mul.rd[24]
.sym 126469 soc.cpu.pcpi_mul.rs2[26]
.sym 126470 soc.cpu.pcpi_mul.rs1[0]
.sym 126471 soc.cpu.pcpi_mul.rdx[26]
.sym 126472 soc.cpu.pcpi_mul.rd[26]
.sym 126475 soc.cpu.pcpi_mul.rdx[26]
.sym 126476 soc.cpu.pcpi_mul.rd[26]
.sym 126477 soc.cpu.pcpi_mul.rs1[0]
.sym 126478 soc.cpu.pcpi_mul.rs2[26]
.sym 126481 $false
.sym 126482 $false
.sym 126483 $false
.sym 126484 $false
.sym 126493 $false
.sym 126494 $false
.sym 126495 $false
.sym 126496 $false
.sym 126497 resetn$2
.sym 126498 clk_16mhz$2$2
.sym 126499 $false
.sym 126501 soc.cpu.pcpi_mul.rd[30]
.sym 126502 soc.cpu.pcpi_mul.rd[31]
.sym 126503 soc.cpu.pcpi_mul.rdx[32]
.sym 126506 soc.cpu.pcpi_mul.rd[21]
.sym 126574 soc.cpu.pcpi_mul.rdx[29]
.sym 126575 soc.cpu.pcpi_mul.rd[29]
.sym 126576 soc.cpu.pcpi_mul.rs1[0]
.sym 126577 soc.cpu.pcpi_mul.rs2[29]
.sym 126580 soc.cpu.pcpi_mul.rdx[21]
.sym 126581 soc.cpu.pcpi_mul.rd[21]
.sym 126582 soc.cpu.pcpi_mul.rs1[0]
.sym 126583 soc.cpu.pcpi_mul.rs2[21]
.sym 126586 soc.cpu.pcpi_mul.rs2[29]
.sym 126587 soc.cpu.pcpi_mul.rs1[0]
.sym 126588 soc.cpu.pcpi_mul.rdx[29]
.sym 126589 soc.cpu.pcpi_mul.rd[29]
.sym 126592 soc.cpu.pcpi_mul.rs2[21]
.sym 126593 soc.cpu.pcpi_mul.rs1[0]
.sym 126594 soc.cpu.pcpi_mul.rdx[21]
.sym 126595 soc.cpu.pcpi_mul.rd[21]
.sym 126598 soc.cpu.pcpi_mul.rdx[62]
.sym 126599 soc.cpu.pcpi_mul.rd[62]
.sym 126600 soc.cpu.pcpi_mul.rs1[0]
.sym 126601 soc.cpu.pcpi_mul.rs2[62]
.sym 126604 soc.cpu.pcpi_mul.rs2[62]
.sym 126605 soc.cpu.pcpi_mul.rs1[0]
.sym 126606 soc.cpu.pcpi_mul.rdx[62]
.sym 126607 soc.cpu.pcpi_mul.rd[62]
.sym 126610 $false
.sym 126611 $false
.sym 126612 $false
.sym 126613 $false
.sym 126616 $false
.sym 126617 $false
.sym 126618 $false
.sym 126619 $false
.sym 126620 resetn$2
.sym 126621 clk_16mhz$2$2
.sym 126622 $false
.sym 126623 $abc$61060$auto$maccmap.cc:112:fulladd$23664[2]
.sym 126624 $abc$61060$auto$maccmap.cc:112:fulladd$23664[3]
.sym 126625 $abc$61060$auto$maccmap.cc:111:fulladd$23663[2]
.sym 126626 $abc$61060$auto$maccmap.cc:111:fulladd$23663[3]
.sym 126629 soc.cpu.pcpi_mul.rdx[31]
.sym 126630 soc.cpu.pcpi_mul.rdx[30]
.sym 126697 $false
.sym 126698 soc.cpu.pcpi_mul.mul_waiting$2
.sym 126699 soc.cpu.reg_op2[31]
.sym 126700 soc.cpu.pcpi_mul.rs2[30]
.sym 126709 $false
.sym 126710 $false
.sym 126711 $false
.sym 126712 $false
.sym 126727 soc.cpu.pcpi_mul.mul_waiting$2
.sym 126728 soc.cpu.pcpi_mul.rs2[31]
.sym 126729 soc.cpu.pcpi_mul.instr_mulh
.sym 126730 soc.cpu.reg_op2[31]
.sym 126743 resetn$2
.sym 126744 clk_16mhz$2$2
.sym 126745 $false
.sym 126826 soc.cpu.pcpi_mul.rs2[56]
.sym 126827 soc.cpu.pcpi_mul.rs1[0]
.sym 126828 soc.cpu.pcpi_mul.rdx[56]
.sym 126829 soc.cpu.pcpi_mul.rd[56]
.sym 126832 soc.cpu.pcpi_mul.rdx[56]
.sym 126833 soc.cpu.pcpi_mul.rd[56]
.sym 126834 soc.cpu.pcpi_mul.rs1[0]
.sym 126835 soc.cpu.pcpi_mul.rs2[56]
.sym 126856 soc.cpu.pcpi_mul.rdx[16]
.sym 126857 soc.cpu.pcpi_mul.rd[16]
.sym 126858 soc.cpu.pcpi_mul.rs1[0]
.sym 126859 soc.cpu.pcpi_mul.rs2[16]
.sym 126866 resetn$2
.sym 126867 clk_16mhz$2$2
.sym 126868 soc.cpu.pcpi_mul.mul_waiting$2
.sym 126943 soc.cpu.pcpi_mul.rs2[52]
.sym 126944 soc.cpu.pcpi_mul.rs1[0]
.sym 126945 soc.cpu.pcpi_mul.rdx[52]
.sym 126946 soc.cpu.pcpi_mul.rd[52]
.sym 126961 soc.cpu.pcpi_mul.mul_waiting$2
.sym 126962 soc.cpu.pcpi_mul.rs2[53]
.sym 126963 soc.cpu.pcpi_mul.instr_mulh
.sym 126964 soc.cpu.reg_op2[31]
.sym 126967 soc.cpu.pcpi_mul.mul_waiting$2
.sym 126968 soc.cpu.pcpi_mul.rs2[55]
.sym 126969 soc.cpu.pcpi_mul.instr_mulh
.sym 126970 soc.cpu.reg_op2[31]
.sym 126973 soc.cpu.pcpi_mul.mul_waiting$2
.sym 126974 soc.cpu.pcpi_mul.rs2[51]
.sym 126975 soc.cpu.pcpi_mul.instr_mulh
.sym 126976 soc.cpu.reg_op2[31]
.sym 126979 soc.cpu.pcpi_mul.mul_waiting$2
.sym 126980 soc.cpu.pcpi_mul.rs2[54]
.sym 126981 soc.cpu.pcpi_mul.instr_mulh
.sym 126982 soc.cpu.reg_op2[31]
.sym 126985 soc.cpu.pcpi_mul.mul_waiting$2
.sym 126986 soc.cpu.pcpi_mul.rs2[52]
.sym 126987 soc.cpu.pcpi_mul.instr_mulh
.sym 126988 soc.cpu.reg_op2[31]
.sym 126989 resetn$2
.sym 126990 clk_16mhz$2$2
.sym 126991 $false
.sym 127066 soc.cpu.pcpi_mul.rdx[54]
.sym 127067 soc.cpu.pcpi_mul.rd[54]
.sym 127068 soc.cpu.pcpi_mul.rs1[0]
.sym 127069 soc.cpu.pcpi_mul.rs2[54]
.sym 127072 soc.cpu.pcpi_mul.rdx[55]
.sym 127073 soc.cpu.pcpi_mul.rd[55]
.sym 127074 soc.cpu.pcpi_mul.rs1[0]
.sym 127075 soc.cpu.pcpi_mul.rs2[55]
.sym 127078 soc.cpu.pcpi_mul.rs2[55]
.sym 127079 soc.cpu.pcpi_mul.rs1[0]
.sym 127080 soc.cpu.pcpi_mul.rdx[55]
.sym 127081 soc.cpu.pcpi_mul.rd[55]
.sym 127084 soc.cpu.pcpi_mul.rs2[20]
.sym 127085 soc.cpu.pcpi_mul.rs1[0]
.sym 127086 soc.cpu.pcpi_mul.rdx[20]
.sym 127087 soc.cpu.pcpi_mul.rd[20]
.sym 127096 soc.cpu.pcpi_mul.rs2[54]
.sym 127097 soc.cpu.pcpi_mul.rs1[0]
.sym 127098 soc.cpu.pcpi_mul.rdx[54]
.sym 127099 soc.cpu.pcpi_mul.rd[54]
.sym 127102 $false
.sym 127103 $false
.sym 127104 $false
.sym 127105 $false
.sym 127108 $false
.sym 127109 $false
.sym 127110 $false
.sym 127111 $false
.sym 127112 resetn$2
.sym 127113 clk_16mhz$2$2
.sym 127114 $false
.sym 127151 $false
.sym 127188 $auto$maccmap.cc:240:synth$23573.C[2]
.sym 127190 $abc$61060$auto$maccmap.cc:111:fulladd$23570[1]
.sym 127191 $abc$61060$auto$maccmap.cc:112:fulladd$23571[0]
.sym 127194 $auto$maccmap.cc:240:synth$23573.C[3]
.sym 127195 $false
.sym 127196 $abc$61060$auto$maccmap.cc:111:fulladd$23570[2]
.sym 127197 $abc$61060$auto$maccmap.cc:112:fulladd$23571[1]
.sym 127198 $auto$maccmap.cc:240:synth$23573.C[2]
.sym 127200 $auto$maccmap.cc:240:synth$23573.C[4]
.sym 127201 $false
.sym 127202 $abc$61060$auto$maccmap.cc:111:fulladd$23570[3]
.sym 127203 $abc$61060$auto$maccmap.cc:112:fulladd$23571[2]
.sym 127204 $auto$maccmap.cc:240:synth$23573.C[3]
.sym 127207 $false
.sym 127208 $false
.sym 127209 $abc$61060$auto$maccmap.cc:112:fulladd$23571[3]
.sym 127210 $auto$maccmap.cc:240:synth$23573.C[4]
.sym 127231 $false
.sym 127232 $abc$61060$auto$maccmap.cc:111:fulladd$23570[1]
.sym 127233 $abc$61060$auto$maccmap.cc:112:fulladd$23571[0]
.sym 127234 $false
.sym 127235 resetn$2
.sym 127236 clk_16mhz$2$2
.sym 127237 soc.cpu.pcpi_mul.mul_waiting$2
.sym 127312 soc.cpu.pcpi_mul.rs2[53]
.sym 127313 soc.cpu.pcpi_mul.rs1[0]
.sym 127314 soc.cpu.pcpi_mul.rdx[53]
.sym 127315 soc.cpu.pcpi_mul.rd[53]
.sym 127318 soc.cpu.pcpi_mul.rdx[53]
.sym 127319 soc.cpu.pcpi_mul.rd[53]
.sym 127320 soc.cpu.pcpi_mul.rs1[0]
.sym 127321 soc.cpu.pcpi_mul.rs2[53]
.sym 127342 $false
.sym 127343 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 127344 soc.cpu.pcpi_mul.rd[21]
.sym 127345 soc.cpu.pcpi_mul.rd[53]
.sym 127358 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$53836
.sym 127359 clk_16mhz$2$2
.sym 127360 $false
.sym 127435 $false
.sym 127436 $false
.sym 127437 soc.cpu.pcpi_mul.mul_finish
.sym 127438 resetn$2
.sym 127447 soc.cpu.pcpi_mul.mul_waiting$2
.sym 127448 soc.cpu.pcpi_mul.mul_counter[6]
.sym 127449 soc.cpu.pcpi_mul.pcpi_wait
.sym 127450 soc.cpu.pcpi_mul.pcpi_wait_q
.sym 127471 $false
.sym 127472 $false
.sym 127473 soc.cpu.pcpi_mul.mul_counter[6]
.sym 127474 soc.cpu.pcpi_mul.mul_waiting$2
.sym 127481 $true
.sym 127482 clk_16mhz$2$2
.sym 127483 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 127486 $abc$61060$auto$wreduce.cc:454:run$7019[5]
.sym 127488 soc.cpu.pcpi_mul.mul_counter[5]
.sym 127520 $true
.sym 127557 soc.cpu.pcpi_mul.mul_counter[0]$2
.sym 127558 $false
.sym 127559 soc.cpu.pcpi_mul.mul_counter[0]
.sym 127560 $false
.sym 127561 $false
.sym 127563 $auto$alumacc.cc:474:replace_alu$7356.C[2]$2
.sym 127565 soc.cpu.pcpi_mul.mul_counter[1]
.sym 127566 $true$2
.sym 127569 $auto$alumacc.cc:474:replace_alu$7356.C[3]$2
.sym 127571 soc.cpu.pcpi_mul.mul_counter[2]
.sym 127572 $true$2
.sym 127573 $auto$alumacc.cc:474:replace_alu$7356.C[2]$2
.sym 127575 $auto$alumacc.cc:474:replace_alu$7356.C[4]$2
.sym 127577 soc.cpu.pcpi_mul.mul_counter[3]
.sym 127578 $true$2
.sym 127579 $auto$alumacc.cc:474:replace_alu$7356.C[3]$2
.sym 127581 $auto$alumacc.cc:474:replace_alu$7356.C[5]$2
.sym 127583 soc.cpu.pcpi_mul.mul_counter[4]
.sym 127584 $true$2
.sym 127585 $auto$alumacc.cc:474:replace_alu$7356.C[4]$2
.sym 127587 $auto$alumacc.cc:474:replace_alu$7356.C[6]
.sym 127589 soc.cpu.pcpi_mul.mul_counter[5]
.sym 127590 $true$2
.sym 127591 $auto$alumacc.cc:474:replace_alu$7356.C[5]$2
.sym 127594 $false
.sym 127595 soc.cpu.pcpi_mul.mul_counter[6]
.sym 127596 $false
.sym 127597 $auto$alumacc.cc:474:replace_alu$7356.C[6]
.sym 127600 $false
.sym 127601 soc.cpu.pcpi_mul.mul_counter[4]
.sym 127602 $false
.sym 127603 $auto$alumacc.cc:474:replace_alu$7356.C[4]
.sym 127604 resetn$2
.sym 127605 clk_16mhz$2$2
.sym 127606 soc.cpu.pcpi_mul.mul_waiting$2
.sym 127687 $false
.sym 127688 soc.cpu.pcpi_mul.mul_counter[1]
.sym 127689 $false
.sym 127690 soc.cpu.pcpi_mul.mul_counter[0]
.sym 127705 $false
.sym 127706 soc.cpu.pcpi_mul.mul_counter[3]
.sym 127707 $false
.sym 127708 $auto$alumacc.cc:474:replace_alu$7356.C[3]
.sym 127711 $false
.sym 127712 $false
.sym 127713 $false
.sym 127714 soc.cpu.pcpi_mul.mul_counter[0]
.sym 127727 resetn$2
.sym 127728 clk_16mhz$2$2
.sym 127729 soc.cpu.pcpi_mul.mul_waiting$2
.sym 127732 soc.cpu.count_cycle[2]
.sym 127733 soc.cpu.count_cycle[3]
.sym 127734 soc.cpu.count_cycle[4]
.sym 127735 soc.cpu.count_cycle[5]
.sym 127736 soc.cpu.count_cycle[6]
.sym 127737 soc.cpu.count_cycle[7]
.sym 127810 $false
.sym 127811 $abc$61060$new_n7238_
.sym 127812 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 127813 soc.cpu.count_cycle[5]
.sym 127816 soc.cpu.instr_rdcycle
.sym 127817 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 127818 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15969_Y_new_inv_
.sym 127819 soc.cpu.count_cycle[1]
.sym 127822 soc.cpu.instr_rdcycle
.sym 127823 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 127824 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15971_Y_new_inv_
.sym 127825 soc.cpu.count_cycle[3]
.sym 127828 soc.cpu.instr_rdcycle
.sym 127829 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 127830 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15972_Y_new_inv_
.sym 127831 soc.cpu.count_cycle[4]
.sym 127834 $false
.sym 127835 $false
.sym 127836 $false
.sym 127837 soc.cpu.count_cycle[0]
.sym 127840 $false
.sym 127841 $false
.sym 127842 soc.cpu.count_cycle[1]
.sym 127843 soc.cpu.count_cycle[0]
.sym 127850 $true
.sym 127851 clk_16mhz$2$2
.sym 127852 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 127853 soc.cpu.count_cycle[8]
.sym 127854 soc.cpu.count_cycle[9]
.sym 127855 soc.cpu.count_cycle[10]
.sym 127856 soc.cpu.count_cycle[11]
.sym 127857 soc.cpu.count_cycle[12]
.sym 127858 soc.cpu.count_cycle[13]
.sym 127859 soc.cpu.count_cycle[14]
.sym 127860 soc.cpu.count_cycle[15]
.sym 127927 soc.cpu.instr_rdcycle
.sym 127928 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 127929 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15982_Y_new_inv_
.sym 127930 soc.cpu.count_cycle[14]
.sym 127933 soc.cpu.instr_rdcycle
.sym 127934 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 127935 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15978_Y_new_inv_
.sym 127936 soc.cpu.count_cycle[10]
.sym 127939 soc.cpu.instr_rdcycle
.sym 127940 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 127941 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15979_Y_new_inv_
.sym 127942 soc.cpu.count_cycle[11]
.sym 127945 $false
.sym 127946 $abc$61060$new_n7223_
.sym 127947 soc.cpu.instr_rdinstr
.sym 127948 soc.cpu.count_instr[4]
.sym 127951 soc.cpu.instr_rdcycle
.sym 127952 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 127953 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15980_Y_new_inv_
.sym 127954 soc.cpu.count_cycle[12]
.sym 127957 $false
.sym 127958 $abc$61060$new_n7278_
.sym 127959 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 127960 soc.cpu.count_cycle[8]
.sym 127963 soc.cpu.instr_rdcycle
.sym 127964 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 127965 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15990_Y_new_inv_
.sym 127966 soc.cpu.count_cycle[22]
.sym 127969 $false
.sym 127970 $false
.sym 127971 $false
.sym 127972 soc.cpu.count_instr[0]
.sym 127973 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127$2
.sym 127974 clk_16mhz$2$2
.sym 127975 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 127976 soc.cpu.count_cycle[16]
.sym 127977 soc.cpu.count_cycle[17]
.sym 127978 soc.cpu.count_cycle[18]
.sym 127979 soc.cpu.count_cycle[19]
.sym 127980 soc.cpu.count_cycle[20]
.sym 127981 soc.cpu.count_cycle[21]
.sym 127982 soc.cpu.count_cycle[22]
.sym 127983 soc.cpu.count_cycle[23]
.sym 128050 soc.cpu.instr_rdcycle
.sym 128051 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 128052 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15985_Y_new_inv_
.sym 128053 soc.cpu.count_cycle[17]
.sym 128056 soc.cpu.instr_rdcycle
.sym 128057 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 128058 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15986_Y_new_inv_
.sym 128059 soc.cpu.count_cycle[18]
.sym 128062 soc.cpu.instr_rdcycle
.sym 128063 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 128064 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15984_Y_new_inv_
.sym 128065 soc.cpu.count_cycle[16]
.sym 128068 soc.cpu.instr_rdcycle
.sym 128069 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 128070 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15989_Y_new_inv_
.sym 128071 soc.cpu.count_cycle[21]
.sym 128074 soc.cpu.instr_rdcycle
.sym 128075 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 128076 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15987_Y_new_inv_
.sym 128077 soc.cpu.count_cycle[19]
.sym 128080 soc.cpu.instr_rdcycle
.sym 128081 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 128082 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15994_Y_new_inv_
.sym 128083 soc.cpu.count_cycle[26]
.sym 128086 $false
.sym 128087 $abc$61060$new_n7211_
.sym 128088 soc.cpu.instr_rdinstr
.sym 128089 soc.cpu.count_instr[3]
.sym 128092 $false
.sym 128093 $false
.sym 128094 soc.cpu.count_instr[1]
.sym 128095 soc.cpu.count_instr[0]
.sym 128096 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$39127$2
.sym 128097 clk_16mhz$2$2
.sym 128098 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 128099 soc.cpu.count_cycle[24]
.sym 128100 soc.cpu.count_cycle[25]
.sym 128101 soc.cpu.count_cycle[26]
.sym 128102 soc.cpu.count_cycle[27]
.sym 128103 soc.cpu.count_cycle[28]
.sym 128104 soc.cpu.count_cycle[29]
.sym 128105 soc.cpu.count_cycle[30]
.sym 128106 soc.cpu.count_cycle[31]
.sym 128173 $false
.sym 128174 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15997_Y_new_inv_
.sym 128175 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 128176 soc.cpu.count_cycle[29]
.sym 128179 $false
.sym 128180 $abc$61060$new_n7324_
.sym 128181 soc.cpu.instr_rdinstr
.sym 128182 soc.cpu.count_instr[12]
.sym 128185 soc.cpu.count_instr[8]
.sym 128186 soc.cpu.instr_rdinstr
.sym 128187 soc.cpu.count_cycle[40]
.sym 128188 soc.cpu.instr_rdcycleh
.sym 128191 $false
.sym 128192 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27560_new_inv_
.sym 128193 soc.cpu.instr_rdcycleh
.sym 128194 soc.cpu.count_cycle[42]
.sym 128197 soc.cpu.instr_rdcycle
.sym 128198 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 128199 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15996_Y_new_inv_
.sym 128200 soc.cpu.count_cycle[28]
.sym 128203 soc.cpu.instr_rdcycle
.sym 128204 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$15963_Y_new_inv_
.sym 128205 $abc$61060$techmap$techmap\soc.cpu.$procmux$3377.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:441$15992_Y_new_inv_
.sym 128206 soc.cpu.count_cycle[24]
.sym 128209 $false
.sym 128210 $abc$61060$new_n7347_
.sym 128211 soc.cpu.instr_rdinstr
.sym 128212 soc.cpu.count_instr[14]
.sym 128215 soc.cpu.count_instr[42]
.sym 128216 soc.cpu.instr_rdinstrh
.sym 128217 soc.cpu.count_instr[10]
.sym 128218 soc.cpu.instr_rdinstr
.sym 128222 soc.cpu.count_cycle[32]
.sym 128223 soc.cpu.count_cycle[33]
.sym 128224 soc.cpu.count_cycle[34]
.sym 128225 soc.cpu.count_cycle[35]
.sym 128226 soc.cpu.count_cycle[36]
.sym 128227 soc.cpu.count_cycle[37]
.sym 128228 soc.cpu.count_cycle[38]
.sym 128229 soc.cpu.count_cycle[39]
.sym 128296 soc.cpu.count_instr[43]
.sym 128297 soc.cpu.instr_rdinstrh
.sym 128298 soc.cpu.count_instr[11]
.sym 128299 soc.cpu.instr_rdinstr
.sym 128302 soc.cpu.count_instr[37]
.sym 128303 soc.cpu.instr_rdinstrh
.sym 128304 soc.cpu.count_cycle[37]
.sym 128305 soc.cpu.instr_rdcycleh
.sym 128308 $false
.sym 128309 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27524_new_inv_
.sym 128310 soc.cpu.instr_rdcycleh
.sym 128311 soc.cpu.count_cycle[33]
.sym 128314 soc.cpu.count_instr[35]
.sym 128315 soc.cpu.instr_rdinstrh
.sym 128316 soc.cpu.count_cycle[35]
.sym 128317 soc.cpu.instr_rdcycleh
.sym 128320 $false
.sym 128321 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27564_new_inv_
.sym 128322 soc.cpu.instr_rdcycleh
.sym 128323 soc.cpu.count_cycle[43]
.sym 128326 soc.cpu.count_instr[33]
.sym 128327 soc.cpu.instr_rdinstrh
.sym 128328 soc.cpu.count_instr[1]
.sym 128329 soc.cpu.instr_rdinstr
.sym 128332 $false
.sym 128333 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27596_new_inv_
.sym 128334 soc.cpu.instr_rdcycleh
.sym 128335 soc.cpu.count_cycle[51]
.sym 128338 soc.cpu.count_instr[36]
.sym 128339 soc.cpu.instr_rdinstrh
.sym 128340 soc.cpu.count_cycle[36]
.sym 128341 soc.cpu.instr_rdcycleh
.sym 128345 soc.cpu.count_cycle[40]
.sym 128346 soc.cpu.count_cycle[41]
.sym 128347 soc.cpu.count_cycle[42]
.sym 128348 soc.cpu.count_cycle[43]
.sym 128349 soc.cpu.count_cycle[44]
.sym 128350 soc.cpu.count_cycle[45]
.sym 128351 soc.cpu.count_cycle[46]
.sym 128352 soc.cpu.count_cycle[47]
.sym 128419 $false
.sym 128420 $abc$61060$new_n7490_
.sym 128421 soc.cpu.instr_rdinstr
.sym 128422 soc.cpu.count_instr[28]
.sym 128431 $false
.sym 128432 $abc$61060$new_n7380_
.sym 128433 soc.cpu.instr_rdinstrh
.sym 128434 soc.cpu.count_instr[49]
.sym 128437 soc.cpu.count_instr[20]
.sym 128438 soc.cpu.instr_rdinstr
.sym 128439 soc.cpu.count_cycle[52]
.sym 128440 soc.cpu.instr_rdcycleh
.sym 128443 soc.cpu.count_instr[17]
.sym 128444 soc.cpu.instr_rdinstr
.sym 128445 soc.cpu.count_cycle[49]
.sym 128446 soc.cpu.instr_rdcycleh
.sym 128449 soc.cpu.count_instr[46]
.sym 128450 soc.cpu.instr_rdinstrh
.sym 128451 soc.cpu.count_cycle[46]
.sym 128452 soc.cpu.instr_rdcycleh
.sym 128455 $false
.sym 128456 $abc$61060$new_n7450_
.sym 128457 soc.cpu.instr_rdinstr
.sym 128458 soc.cpu.count_instr[24]
.sym 128461 soc.cpu.count_instr[44]
.sym 128462 soc.cpu.instr_rdinstrh
.sym 128463 soc.cpu.count_cycle[44]
.sym 128464 soc.cpu.instr_rdcycleh
.sym 128468 soc.cpu.count_cycle[48]
.sym 128469 soc.cpu.count_cycle[49]
.sym 128470 soc.cpu.count_cycle[50]
.sym 128471 soc.cpu.count_cycle[51]
.sym 128472 soc.cpu.count_cycle[52]
.sym 128473 soc.cpu.count_cycle[53]
.sym 128474 soc.cpu.count_cycle[54]
.sym 128475 soc.cpu.count_cycle[55]
.sym 128542 $false
.sym 128543 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27584_new_inv_
.sym 128544 soc.cpu.instr_rdcycleh
.sym 128545 soc.cpu.count_cycle[48]
.sym 128548 soc.cpu.count_instr[22]
.sym 128549 soc.cpu.instr_rdinstr
.sym 128550 soc.cpu.count_cycle[54]
.sym 128551 soc.cpu.instr_rdcycleh
.sym 128554 soc.cpu.count_instr[48]
.sym 128555 soc.cpu.instr_rdinstrh
.sym 128556 soc.cpu.count_instr[16]
.sym 128557 soc.cpu.instr_rdinstr
.sym 128560 $false
.sym 128561 $abc$61060$new_n7420_
.sym 128562 soc.cpu.instr_rdinstrh
.sym 128563 soc.cpu.count_instr[53]
.sym 128566 soc.cpu.count_instr[21]
.sym 128567 soc.cpu.instr_rdinstr
.sym 128568 soc.cpu.count_cycle[53]
.sym 128569 soc.cpu.instr_rdcycleh
.sym 128572 $false
.sym 128573 $abc$61060$new_n7390_
.sym 128574 soc.cpu.instr_rdinstrh
.sym 128575 soc.cpu.count_instr[50]
.sym 128578 soc.cpu.count_instr[18]
.sym 128579 soc.cpu.instr_rdinstr
.sym 128580 soc.cpu.count_cycle[50]
.sym 128581 soc.cpu.instr_rdcycleh
.sym 128584 $false
.sym 128585 $abc$61060$new_n7430_
.sym 128586 soc.cpu.instr_rdinstrh
.sym 128587 soc.cpu.count_instr[54]
.sym 128591 soc.cpu.count_cycle[56]
.sym 128592 soc.cpu.count_cycle[57]
.sym 128593 soc.cpu.count_cycle[58]
.sym 128594 soc.cpu.count_cycle[59]
.sym 128595 soc.cpu.count_cycle[60]
.sym 128596 soc.cpu.count_cycle[61]
.sym 128597 soc.cpu.count_cycle[62]
.sym 128598 soc.cpu.count_cycle[63]
.sym 128665 soc.cpu.count_instr[57]
.sym 128666 soc.cpu.instr_rdinstrh
.sym 128667 soc.cpu.count_cycle[57]
.sym 128668 soc.cpu.instr_rdcycleh
.sym 128671 soc.cpu.count_instr[56]
.sym 128672 soc.cpu.instr_rdinstrh
.sym 128673 soc.cpu.count_cycle[56]
.sym 128674 soc.cpu.instr_rdcycleh
.sym 128677 soc.cpu.count_instr[60]
.sym 128678 soc.cpu.instr_rdinstrh
.sym 128679 soc.cpu.count_cycle[60]
.sym 128680 soc.cpu.instr_rdcycleh
.sym 128683 soc.cpu.count_instr[30]
.sym 128684 soc.cpu.instr_rdinstr
.sym 128685 soc.cpu.count_cycle[62]
.sym 128686 soc.cpu.instr_rdcycleh
.sym 128689 $false
.sym 128690 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27624_new_inv_
.sym 128691 soc.cpu.instr_rdcycleh
.sym 128692 soc.cpu.count_cycle[58]
.sym 128695 $false
.sym 128696 $abc$61060$auto$simplemap.cc:127:simplemap_reduce$27636_new_inv_
.sym 128697 soc.cpu.instr_rdcycleh
.sym 128698 soc.cpu.count_cycle[61]
.sym 129307 flash_io3_di
.sym 129311 pin_go$2
.sym 129534 $true
.sym 129571 clock.counterI[0]$2
.sym 129572 $false
.sym 129573 clock.counterI[0]
.sym 129574 $false
.sym 129575 $false
.sym 129577 $auto$alumacc.cc:474:replace_alu$7249.C[2]
.sym 129579 $false
.sym 129580 clock.counterI[1]
.sym 129583 $auto$alumacc.cc:474:replace_alu$7249.C[3]
.sym 129584 $false
.sym 129585 $false
.sym 129586 clock.counterI[2]
.sym 129587 $auto$alumacc.cc:474:replace_alu$7249.C[2]
.sym 129589 $auto$alumacc.cc:474:replace_alu$7249.C[4]
.sym 129590 $false
.sym 129591 $false
.sym 129592 clock.counterI[3]
.sym 129593 $auto$alumacc.cc:474:replace_alu$7249.C[3]
.sym 129595 $auto$alumacc.cc:474:replace_alu$7249.C[5]
.sym 129596 $false
.sym 129597 $false
.sym 129598 clock.counterI[4]
.sym 129599 $auto$alumacc.cc:474:replace_alu$7249.C[4]
.sym 129601 $auto$alumacc.cc:474:replace_alu$7249.C[6]
.sym 129602 $false
.sym 129603 $false
.sym 129604 clock.counterI[5]
.sym 129605 $auto$alumacc.cc:474:replace_alu$7249.C[5]
.sym 129607 $auto$alumacc.cc:474:replace_alu$7249.C[7]
.sym 129608 $false
.sym 129609 $false
.sym 129610 clock.counterI[6]
.sym 129611 $auto$alumacc.cc:474:replace_alu$7249.C[6]
.sym 129613 $auto$alumacc.cc:474:replace_alu$7249.C[8]
.sym 129614 $false
.sym 129615 $false
.sym 129616 clock.counterI[7]
.sym 129617 $auto$alumacc.cc:474:replace_alu$7249.C[7]
.sym 129618 $true
.sym 129619 clk_16mhz$2$2
.sym 129620 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.sym 129689 $auto$alumacc.cc:474:replace_alu$7249.C[8]
.sym 129726 $auto$alumacc.cc:474:replace_alu$7249.C[9]
.sym 129727 $false
.sym 129728 $false
.sym 129729 clock.counterI[8]
.sym 129730 $auto$alumacc.cc:474:replace_alu$7249.C[8]
.sym 129732 $auto$alumacc.cc:474:replace_alu$7249.C[10]
.sym 129733 $false
.sym 129734 $false
.sym 129735 clock.counterI[9]
.sym 129736 $auto$alumacc.cc:474:replace_alu$7249.C[9]
.sym 129738 $auto$alumacc.cc:474:replace_alu$7249.C[11]
.sym 129739 $false
.sym 129740 $false
.sym 129741 clock.counterI[10]
.sym 129742 $auto$alumacc.cc:474:replace_alu$7249.C[10]
.sym 129744 $auto$alumacc.cc:474:replace_alu$7249.C[12]
.sym 129745 $false
.sym 129746 $false
.sym 129747 clock.counterI[11]
.sym 129748 $auto$alumacc.cc:474:replace_alu$7249.C[11]
.sym 129750 $auto$alumacc.cc:474:replace_alu$7249.C[13]
.sym 129751 $false
.sym 129752 $false
.sym 129753 clock.counterI[12]
.sym 129754 $auto$alumacc.cc:474:replace_alu$7249.C[12]
.sym 129756 $auto$alumacc.cc:474:replace_alu$7249.C[14]
.sym 129757 $false
.sym 129758 $false
.sym 129759 clock.counterI[13]
.sym 129760 $auto$alumacc.cc:474:replace_alu$7249.C[13]
.sym 129762 $auto$alumacc.cc:474:replace_alu$7249.C[15]
.sym 129763 $false
.sym 129764 $false
.sym 129765 clock.counterI[14]
.sym 129766 $auto$alumacc.cc:474:replace_alu$7249.C[14]
.sym 129768 $auto$alumacc.cc:474:replace_alu$7249.C[16]
.sym 129769 $false
.sym 129770 $false
.sym 129771 clock.counterI[15]
.sym 129772 $auto$alumacc.cc:474:replace_alu$7249.C[15]
.sym 129773 $true
.sym 129774 clk_16mhz$2$2
.sym 129775 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.sym 129844 $auto$alumacc.cc:474:replace_alu$7249.C[16]
.sym 129881 $auto$alumacc.cc:474:replace_alu$7249.C[17]
.sym 129882 $false
.sym 129883 $false
.sym 129884 clock.counterI[16]
.sym 129885 $auto$alumacc.cc:474:replace_alu$7249.C[16]
.sym 129887 $auto$alumacc.cc:474:replace_alu$7249.C[18]
.sym 129888 $false
.sym 129889 $false
.sym 129890 clock.counterI[17]
.sym 129891 $auto$alumacc.cc:474:replace_alu$7249.C[17]
.sym 129893 $auto$alumacc.cc:474:replace_alu$7249.C[19]
.sym 129894 $false
.sym 129895 $false
.sym 129896 clock.counterI[18]
.sym 129897 $auto$alumacc.cc:474:replace_alu$7249.C[18]
.sym 129899 $auto$alumacc.cc:474:replace_alu$7249.C[20]
.sym 129900 $false
.sym 129901 $false
.sym 129902 clock.counterI[19]
.sym 129903 $auto$alumacc.cc:474:replace_alu$7249.C[19]
.sym 129905 $auto$alumacc.cc:474:replace_alu$7249.C[21]
.sym 129906 $false
.sym 129907 $false
.sym 129908 clock.counterI[20]
.sym 129909 $auto$alumacc.cc:474:replace_alu$7249.C[20]
.sym 129911 $auto$alumacc.cc:474:replace_alu$7249.C[22]
.sym 129912 $false
.sym 129913 $false
.sym 129914 clock.counterI[21]
.sym 129915 $auto$alumacc.cc:474:replace_alu$7249.C[21]
.sym 129917 $auto$alumacc.cc:474:replace_alu$7249.C[23]
.sym 129918 $false
.sym 129919 $false
.sym 129920 clock.counterI[22]
.sym 129921 $auto$alumacc.cc:474:replace_alu$7249.C[22]
.sym 129923 $auto$alumacc.cc:474:replace_alu$7249.C[24]
.sym 129924 $false
.sym 129925 $false
.sym 129926 clock.counterI[23]
.sym 129927 $auto$alumacc.cc:474:replace_alu$7249.C[23]
.sym 129928 $true
.sym 129929 clk_16mhz$2$2
.sym 129930 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.sym 129999 $auto$alumacc.cc:474:replace_alu$7249.C[24]
.sym 130036 $auto$alumacc.cc:474:replace_alu$7249.C[25]
.sym 130037 $false
.sym 130038 $false
.sym 130039 clock.counterI[24]
.sym 130040 $auto$alumacc.cc:474:replace_alu$7249.C[24]
.sym 130042 $auto$alumacc.cc:474:replace_alu$7249.C[26]
.sym 130043 $false
.sym 130044 $false
.sym 130045 clock.counterI[25]
.sym 130046 $auto$alumacc.cc:474:replace_alu$7249.C[25]
.sym 130048 $auto$alumacc.cc:474:replace_alu$7249.C[27]
.sym 130049 $false
.sym 130050 $false
.sym 130051 clock.counterI[26]
.sym 130052 $auto$alumacc.cc:474:replace_alu$7249.C[26]
.sym 130054 $auto$alumacc.cc:474:replace_alu$7249.C[28]
.sym 130055 $false
.sym 130056 $false
.sym 130057 clock.counterI[27]
.sym 130058 $auto$alumacc.cc:474:replace_alu$7249.C[27]
.sym 130060 $auto$alumacc.cc:474:replace_alu$7249.C[29]
.sym 130061 $false
.sym 130062 $false
.sym 130063 clock.counterI[28]
.sym 130064 $auto$alumacc.cc:474:replace_alu$7249.C[28]
.sym 130066 $auto$alumacc.cc:474:replace_alu$7249.C[30]
.sym 130067 $false
.sym 130068 $false
.sym 130069 clock.counterI[29]
.sym 130070 $auto$alumacc.cc:474:replace_alu$7249.C[29]
.sym 130072 $auto$alumacc.cc:474:replace_alu$7249.C[31]
.sym 130073 $false
.sym 130074 $false
.sym 130075 clock.counterI[30]
.sym 130076 $auto$alumacc.cc:474:replace_alu$7249.C[30]
.sym 130079 $false
.sym 130080 $false
.sym 130081 clock.counterI[31]
.sym 130082 $auto$alumacc.cc:474:replace_alu$7249.C[31]
.sym 130083 $true
.sym 130084 clk_16mhz$2$2
.sym 130085 $abc$61060$auto$dff2dffe.cc:158:make_patterns_logic$55509
.sym 130309 $false
.sym 130346 $auto$maccmap.cc:240:synth$23622.C[2]
.sym 130348 $abc$61060$auto$maccmap.cc:111:fulladd$23619[1]
.sym 130349 $abc$61060$auto$maccmap.cc:112:fulladd$23620[0]
.sym 130352 $auto$maccmap.cc:240:synth$23622.C[3]
.sym 130353 $false
.sym 130354 $abc$61060$auto$maccmap.cc:111:fulladd$23619[2]
.sym 130355 $abc$61060$auto$maccmap.cc:112:fulladd$23620[1]
.sym 130356 $auto$maccmap.cc:240:synth$23622.C[2]
.sym 130358 $auto$maccmap.cc:240:synth$23622.C[4]
.sym 130359 $false
.sym 130360 $abc$61060$auto$maccmap.cc:111:fulladd$23619[3]
.sym 130361 $abc$61060$auto$maccmap.cc:112:fulladd$23620[2]
.sym 130362 $auto$maccmap.cc:240:synth$23622.C[3]
.sym 130365 $false
.sym 130366 $false
.sym 130367 $abc$61060$auto$maccmap.cc:112:fulladd$23620[3]
.sym 130368 $auto$maccmap.cc:240:synth$23622.C[4]
.sym 130393 resetn$2
.sym 130394 clk_16mhz$2$2
.sym 130395 soc.cpu.pcpi_mul.mul_waiting$2
.sym 130514 soc.cpu.pcpi_mul.rs2[14]
.sym 130515 soc.cpu.pcpi_mul.rs1[0]
.sym 130516 soc.cpu.pcpi_mul.rdx[14]
.sym 130517 soc.cpu.pcpi_mul.rd[14]
.sym 130520 soc.cpu.pcpi_mul.rdx[14]
.sym 130521 soc.cpu.pcpi_mul.rd[14]
.sym 130522 soc.cpu.pcpi_mul.rs1[0]
.sym 130523 soc.cpu.pcpi_mul.rs2[14]
.sym 130526 $false
.sym 130527 $false
.sym 130528 $false
.sym 130529 $false
.sym 130538 $false
.sym 130539 $false
.sym 130540 $false
.sym 130541 $false
.sym 130548 resetn$2
.sym 130549 clk_16mhz$2$2
.sym 130550 $false
.sym 130774 $false
.sym 130811 $auto$maccmap.cc:240:synth$23673.C[2]
.sym 130813 $abc$61060$auto$maccmap.cc:111:fulladd$23670[1]
.sym 130814 $abc$61060$auto$maccmap.cc:112:fulladd$23671[0]
.sym 130817 $auto$maccmap.cc:240:synth$23673.C[3]
.sym 130818 $false
.sym 130819 $abc$61060$auto$maccmap.cc:111:fulladd$23670[2]
.sym 130820 $abc$61060$auto$maccmap.cc:112:fulladd$23671[1]
.sym 130821 $auto$maccmap.cc:240:synth$23673.C[2]
.sym 130823 $auto$maccmap.cc:240:synth$23673.C[4]
.sym 130824 $false
.sym 130825 $abc$61060$auto$maccmap.cc:111:fulladd$23670[3]
.sym 130826 $abc$61060$auto$maccmap.cc:112:fulladd$23671[2]
.sym 130827 $auto$maccmap.cc:240:synth$23673.C[3]
.sym 130830 $false
.sym 130831 $false
.sym 130832 $abc$61060$auto$maccmap.cc:112:fulladd$23671[3]
.sym 130833 $auto$maccmap.cc:240:synth$23673.C[4]
.sym 130836 soc.cpu.pcpi_mul.rdx[24]
.sym 130837 soc.cpu.pcpi_mul.rd[24]
.sym 130838 soc.cpu.pcpi_mul.rs1[0]
.sym 130839 soc.cpu.pcpi_mul.rs2[24]
.sym 130858 resetn$2
.sym 130859 clk_16mhz$2$2
.sym 130860 soc.cpu.pcpi_mul.mul_waiting$2
.sym 130929 $false
.sym 130966 $auto$maccmap.cc:240:synth$23666.C[2]
.sym 130968 $abc$61060$auto$maccmap.cc:111:fulladd$23663[1]
.sym 130969 $abc$61060$auto$maccmap.cc:112:fulladd$23664[0]
.sym 130972 $auto$maccmap.cc:240:synth$23666.C[3]
.sym 130973 $false
.sym 130974 $abc$61060$auto$maccmap.cc:111:fulladd$23663[2]
.sym 130975 $abc$61060$auto$maccmap.cc:112:fulladd$23664[1]
.sym 130976 $auto$maccmap.cc:240:synth$23666.C[2]
.sym 130978 $auto$maccmap.cc:240:synth$23666.C[4]
.sym 130979 $false
.sym 130980 $abc$61060$auto$maccmap.cc:111:fulladd$23663[3]
.sym 130981 $abc$61060$auto$maccmap.cc:112:fulladd$23664[2]
.sym 130982 $auto$maccmap.cc:240:synth$23666.C[3]
.sym 130985 $false
.sym 130986 $false
.sym 130987 $abc$61060$auto$maccmap.cc:112:fulladd$23664[3]
.sym 130988 $auto$maccmap.cc:240:synth$23666.C[4]
.sym 131003 $false
.sym 131004 $abc$61060$auto$maccmap.cc:111:fulladd$23670[1]
.sym 131005 $abc$61060$auto$maccmap.cc:112:fulladd$23671[0]
.sym 131006 $false
.sym 131013 resetn$2
.sym 131014 clk_16mhz$2$2
.sym 131015 soc.cpu.pcpi_mul.mul_waiting$2
.sym 131122 soc.cpu.pcpi_mul.rs2[30]
.sym 131123 soc.cpu.pcpi_mul.rs1[0]
.sym 131124 soc.cpu.pcpi_mul.rdx[30]
.sym 131125 soc.cpu.pcpi_mul.rd[30]
.sym 131128 soc.cpu.pcpi_mul.rs2[31]
.sym 131129 soc.cpu.pcpi_mul.rs1[0]
.sym 131130 soc.cpu.pcpi_mul.rdx[31]
.sym 131131 soc.cpu.pcpi_mul.rd[31]
.sym 131134 soc.cpu.pcpi_mul.rdx[30]
.sym 131135 soc.cpu.pcpi_mul.rd[30]
.sym 131136 soc.cpu.pcpi_mul.rs1[0]
.sym 131137 soc.cpu.pcpi_mul.rs2[30]
.sym 131140 soc.cpu.pcpi_mul.rdx[31]
.sym 131141 soc.cpu.pcpi_mul.rd[31]
.sym 131142 soc.cpu.pcpi_mul.rs1[0]
.sym 131143 soc.cpu.pcpi_mul.rs2[31]
.sym 131158 $false
.sym 131159 $false
.sym 131160 $false
.sym 131161 $false
.sym 131164 $false
.sym 131165 $false
.sym 131166 $false
.sym 131167 $false
.sym 131168 resetn$2
.sym 131169 clk_16mhz$2$2
.sym 131170 $false
.sym 132219 $false
.sym 132220 soc.cpu.pcpi_mul.mul_counter[5]
.sym 132221 $false
.sym 132222 $auto$alumacc.cc:474:replace_alu$7356.C[5]
.sym 132231 $false
.sym 132232 soc.cpu.pcpi_mul.mul_waiting$2
.sym 132233 $abc$61060$soc.cpu.pcpi_mul.instr_any_mulh_new_inv_
.sym 132234 $abc$61060$auto$wreduce.cc:454:run$7019[5]
.sym 132253 resetn$2
.sym 132254 clk_16mhz$2$2
.sym 132255 $false
.sym 132479 $true
.sym 132516 soc.cpu.count_cycle[0]$2
.sym 132517 $false
.sym 132518 soc.cpu.count_cycle[0]
.sym 132519 $false
.sym 132520 $false
.sym 132522 $auto$alumacc.cc:474:replace_alu$7258.C[2]
.sym 132524 $false
.sym 132525 soc.cpu.count_cycle[1]
.sym 132528 $auto$alumacc.cc:474:replace_alu$7258.C[3]
.sym 132529 $false
.sym 132530 $false
.sym 132531 soc.cpu.count_cycle[2]
.sym 132532 $auto$alumacc.cc:474:replace_alu$7258.C[2]
.sym 132534 $auto$alumacc.cc:474:replace_alu$7258.C[4]
.sym 132535 $false
.sym 132536 $false
.sym 132537 soc.cpu.count_cycle[3]
.sym 132538 $auto$alumacc.cc:474:replace_alu$7258.C[3]
.sym 132540 $auto$alumacc.cc:474:replace_alu$7258.C[5]
.sym 132541 $false
.sym 132542 $false
.sym 132543 soc.cpu.count_cycle[4]
.sym 132544 $auto$alumacc.cc:474:replace_alu$7258.C[4]
.sym 132546 $auto$alumacc.cc:474:replace_alu$7258.C[6]
.sym 132547 $false
.sym 132548 $false
.sym 132549 soc.cpu.count_cycle[5]
.sym 132550 $auto$alumacc.cc:474:replace_alu$7258.C[5]
.sym 132552 $auto$alumacc.cc:474:replace_alu$7258.C[7]
.sym 132553 $false
.sym 132554 $false
.sym 132555 soc.cpu.count_cycle[6]
.sym 132556 $auto$alumacc.cc:474:replace_alu$7258.C[6]
.sym 132558 $auto$alumacc.cc:474:replace_alu$7258.C[8]
.sym 132559 $false
.sym 132560 $false
.sym 132561 soc.cpu.count_cycle[7]
.sym 132562 $auto$alumacc.cc:474:replace_alu$7258.C[7]
.sym 132563 $true
.sym 132564 clk_16mhz$2$2
.sym 132565 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 132634 $auto$alumacc.cc:474:replace_alu$7258.C[8]
.sym 132671 $auto$alumacc.cc:474:replace_alu$7258.C[9]
.sym 132672 $false
.sym 132673 $false
.sym 132674 soc.cpu.count_cycle[8]
.sym 132675 $auto$alumacc.cc:474:replace_alu$7258.C[8]
.sym 132677 $auto$alumacc.cc:474:replace_alu$7258.C[10]
.sym 132678 $false
.sym 132679 $false
.sym 132680 soc.cpu.count_cycle[9]
.sym 132681 $auto$alumacc.cc:474:replace_alu$7258.C[9]
.sym 132683 $auto$alumacc.cc:474:replace_alu$7258.C[11]
.sym 132684 $false
.sym 132685 $false
.sym 132686 soc.cpu.count_cycle[10]
.sym 132687 $auto$alumacc.cc:474:replace_alu$7258.C[10]
.sym 132689 $auto$alumacc.cc:474:replace_alu$7258.C[12]
.sym 132690 $false
.sym 132691 $false
.sym 132692 soc.cpu.count_cycle[11]
.sym 132693 $auto$alumacc.cc:474:replace_alu$7258.C[11]
.sym 132695 $auto$alumacc.cc:474:replace_alu$7258.C[13]
.sym 132696 $false
.sym 132697 $false
.sym 132698 soc.cpu.count_cycle[12]
.sym 132699 $auto$alumacc.cc:474:replace_alu$7258.C[12]
.sym 132701 $auto$alumacc.cc:474:replace_alu$7258.C[14]
.sym 132702 $false
.sym 132703 $false
.sym 132704 soc.cpu.count_cycle[13]
.sym 132705 $auto$alumacc.cc:474:replace_alu$7258.C[13]
.sym 132707 $auto$alumacc.cc:474:replace_alu$7258.C[15]
.sym 132708 $false
.sym 132709 $false
.sym 132710 soc.cpu.count_cycle[14]
.sym 132711 $auto$alumacc.cc:474:replace_alu$7258.C[14]
.sym 132713 $auto$alumacc.cc:474:replace_alu$7258.C[16]
.sym 132714 $false
.sym 132715 $false
.sym 132716 soc.cpu.count_cycle[15]
.sym 132717 $auto$alumacc.cc:474:replace_alu$7258.C[15]
.sym 132718 $true
.sym 132719 clk_16mhz$2$2
.sym 132720 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 132789 $auto$alumacc.cc:474:replace_alu$7258.C[16]
.sym 132826 $auto$alumacc.cc:474:replace_alu$7258.C[17]
.sym 132827 $false
.sym 132828 $false
.sym 132829 soc.cpu.count_cycle[16]
.sym 132830 $auto$alumacc.cc:474:replace_alu$7258.C[16]
.sym 132832 $auto$alumacc.cc:474:replace_alu$7258.C[18]
.sym 132833 $false
.sym 132834 $false
.sym 132835 soc.cpu.count_cycle[17]
.sym 132836 $auto$alumacc.cc:474:replace_alu$7258.C[17]
.sym 132838 $auto$alumacc.cc:474:replace_alu$7258.C[19]
.sym 132839 $false
.sym 132840 $false
.sym 132841 soc.cpu.count_cycle[18]
.sym 132842 $auto$alumacc.cc:474:replace_alu$7258.C[18]
.sym 132844 $auto$alumacc.cc:474:replace_alu$7258.C[20]
.sym 132845 $false
.sym 132846 $false
.sym 132847 soc.cpu.count_cycle[19]
.sym 132848 $auto$alumacc.cc:474:replace_alu$7258.C[19]
.sym 132850 $auto$alumacc.cc:474:replace_alu$7258.C[21]
.sym 132851 $false
.sym 132852 $false
.sym 132853 soc.cpu.count_cycle[20]
.sym 132854 $auto$alumacc.cc:474:replace_alu$7258.C[20]
.sym 132856 $auto$alumacc.cc:474:replace_alu$7258.C[22]
.sym 132857 $false
.sym 132858 $false
.sym 132859 soc.cpu.count_cycle[21]
.sym 132860 $auto$alumacc.cc:474:replace_alu$7258.C[21]
.sym 132862 $auto$alumacc.cc:474:replace_alu$7258.C[23]
.sym 132863 $false
.sym 132864 $false
.sym 132865 soc.cpu.count_cycle[22]
.sym 132866 $auto$alumacc.cc:474:replace_alu$7258.C[22]
.sym 132868 $auto$alumacc.cc:474:replace_alu$7258.C[24]
.sym 132869 $false
.sym 132870 $false
.sym 132871 soc.cpu.count_cycle[23]
.sym 132872 $auto$alumacc.cc:474:replace_alu$7258.C[23]
.sym 132873 $true
.sym 132874 clk_16mhz$2$2
.sym 132875 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 132944 $auto$alumacc.cc:474:replace_alu$7258.C[24]
.sym 132981 $auto$alumacc.cc:474:replace_alu$7258.C[25]
.sym 132982 $false
.sym 132983 $false
.sym 132984 soc.cpu.count_cycle[24]
.sym 132985 $auto$alumacc.cc:474:replace_alu$7258.C[24]
.sym 132987 $auto$alumacc.cc:474:replace_alu$7258.C[26]
.sym 132988 $false
.sym 132989 $false
.sym 132990 soc.cpu.count_cycle[25]
.sym 132991 $auto$alumacc.cc:474:replace_alu$7258.C[25]
.sym 132993 $auto$alumacc.cc:474:replace_alu$7258.C[27]
.sym 132994 $false
.sym 132995 $false
.sym 132996 soc.cpu.count_cycle[26]
.sym 132997 $auto$alumacc.cc:474:replace_alu$7258.C[26]
.sym 132999 $auto$alumacc.cc:474:replace_alu$7258.C[28]
.sym 133000 $false
.sym 133001 $false
.sym 133002 soc.cpu.count_cycle[27]
.sym 133003 $auto$alumacc.cc:474:replace_alu$7258.C[27]
.sym 133005 $auto$alumacc.cc:474:replace_alu$7258.C[29]
.sym 133006 $false
.sym 133007 $false
.sym 133008 soc.cpu.count_cycle[28]
.sym 133009 $auto$alumacc.cc:474:replace_alu$7258.C[28]
.sym 133011 $auto$alumacc.cc:474:replace_alu$7258.C[30]
.sym 133012 $false
.sym 133013 $false
.sym 133014 soc.cpu.count_cycle[29]
.sym 133015 $auto$alumacc.cc:474:replace_alu$7258.C[29]
.sym 133017 $auto$alumacc.cc:474:replace_alu$7258.C[31]
.sym 133018 $false
.sym 133019 $false
.sym 133020 soc.cpu.count_cycle[30]
.sym 133021 $auto$alumacc.cc:474:replace_alu$7258.C[30]
.sym 133023 $auto$alumacc.cc:474:replace_alu$7258.C[32]
.sym 133024 $false
.sym 133025 $false
.sym 133026 soc.cpu.count_cycle[31]
.sym 133027 $auto$alumacc.cc:474:replace_alu$7258.C[31]
.sym 133028 $true
.sym 133029 clk_16mhz$2$2
.sym 133030 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 133099 $auto$alumacc.cc:474:replace_alu$7258.C[32]
.sym 133136 $auto$alumacc.cc:474:replace_alu$7258.C[33]
.sym 133137 $false
.sym 133138 $false
.sym 133139 soc.cpu.count_cycle[32]
.sym 133140 $auto$alumacc.cc:474:replace_alu$7258.C[32]
.sym 133142 $auto$alumacc.cc:474:replace_alu$7258.C[34]
.sym 133143 $false
.sym 133144 $false
.sym 133145 soc.cpu.count_cycle[33]
.sym 133146 $auto$alumacc.cc:474:replace_alu$7258.C[33]
.sym 133148 $auto$alumacc.cc:474:replace_alu$7258.C[35]
.sym 133149 $false
.sym 133150 $false
.sym 133151 soc.cpu.count_cycle[34]
.sym 133152 $auto$alumacc.cc:474:replace_alu$7258.C[34]
.sym 133154 $auto$alumacc.cc:474:replace_alu$7258.C[36]
.sym 133155 $false
.sym 133156 $false
.sym 133157 soc.cpu.count_cycle[35]
.sym 133158 $auto$alumacc.cc:474:replace_alu$7258.C[35]
.sym 133160 $auto$alumacc.cc:474:replace_alu$7258.C[37]
.sym 133161 $false
.sym 133162 $false
.sym 133163 soc.cpu.count_cycle[36]
.sym 133164 $auto$alumacc.cc:474:replace_alu$7258.C[36]
.sym 133166 $auto$alumacc.cc:474:replace_alu$7258.C[38]
.sym 133167 $false
.sym 133168 $false
.sym 133169 soc.cpu.count_cycle[37]
.sym 133170 $auto$alumacc.cc:474:replace_alu$7258.C[37]
.sym 133172 $auto$alumacc.cc:474:replace_alu$7258.C[39]
.sym 133173 $false
.sym 133174 $false
.sym 133175 soc.cpu.count_cycle[38]
.sym 133176 $auto$alumacc.cc:474:replace_alu$7258.C[38]
.sym 133178 $auto$alumacc.cc:474:replace_alu$7258.C[40]
.sym 133179 $false
.sym 133180 $false
.sym 133181 soc.cpu.count_cycle[39]
.sym 133182 $auto$alumacc.cc:474:replace_alu$7258.C[39]
.sym 133183 $true
.sym 133184 clk_16mhz$2$2
.sym 133185 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 133254 $auto$alumacc.cc:474:replace_alu$7258.C[40]
.sym 133291 $auto$alumacc.cc:474:replace_alu$7258.C[41]
.sym 133292 $false
.sym 133293 $false
.sym 133294 soc.cpu.count_cycle[40]
.sym 133295 $auto$alumacc.cc:474:replace_alu$7258.C[40]
.sym 133297 $auto$alumacc.cc:474:replace_alu$7258.C[42]
.sym 133298 $false
.sym 133299 $false
.sym 133300 soc.cpu.count_cycle[41]
.sym 133301 $auto$alumacc.cc:474:replace_alu$7258.C[41]
.sym 133303 $auto$alumacc.cc:474:replace_alu$7258.C[43]
.sym 133304 $false
.sym 133305 $false
.sym 133306 soc.cpu.count_cycle[42]
.sym 133307 $auto$alumacc.cc:474:replace_alu$7258.C[42]
.sym 133309 $auto$alumacc.cc:474:replace_alu$7258.C[44]
.sym 133310 $false
.sym 133311 $false
.sym 133312 soc.cpu.count_cycle[43]
.sym 133313 $auto$alumacc.cc:474:replace_alu$7258.C[43]
.sym 133315 $auto$alumacc.cc:474:replace_alu$7258.C[45]
.sym 133316 $false
.sym 133317 $false
.sym 133318 soc.cpu.count_cycle[44]
.sym 133319 $auto$alumacc.cc:474:replace_alu$7258.C[44]
.sym 133321 $auto$alumacc.cc:474:replace_alu$7258.C[46]
.sym 133322 $false
.sym 133323 $false
.sym 133324 soc.cpu.count_cycle[45]
.sym 133325 $auto$alumacc.cc:474:replace_alu$7258.C[45]
.sym 133327 $auto$alumacc.cc:474:replace_alu$7258.C[47]
.sym 133328 $false
.sym 133329 $false
.sym 133330 soc.cpu.count_cycle[46]
.sym 133331 $auto$alumacc.cc:474:replace_alu$7258.C[46]
.sym 133333 $auto$alumacc.cc:474:replace_alu$7258.C[48]
.sym 133334 $false
.sym 133335 $false
.sym 133336 soc.cpu.count_cycle[47]
.sym 133337 $auto$alumacc.cc:474:replace_alu$7258.C[47]
.sym 133338 $true
.sym 133339 clk_16mhz$2$2
.sym 133340 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 133409 $auto$alumacc.cc:474:replace_alu$7258.C[48]
.sym 133446 $auto$alumacc.cc:474:replace_alu$7258.C[49]
.sym 133447 $false
.sym 133448 $false
.sym 133449 soc.cpu.count_cycle[48]
.sym 133450 $auto$alumacc.cc:474:replace_alu$7258.C[48]
.sym 133452 $auto$alumacc.cc:474:replace_alu$7258.C[50]
.sym 133453 $false
.sym 133454 $false
.sym 133455 soc.cpu.count_cycle[49]
.sym 133456 $auto$alumacc.cc:474:replace_alu$7258.C[49]
.sym 133458 $auto$alumacc.cc:474:replace_alu$7258.C[51]
.sym 133459 $false
.sym 133460 $false
.sym 133461 soc.cpu.count_cycle[50]
.sym 133462 $auto$alumacc.cc:474:replace_alu$7258.C[50]
.sym 133464 $auto$alumacc.cc:474:replace_alu$7258.C[52]
.sym 133465 $false
.sym 133466 $false
.sym 133467 soc.cpu.count_cycle[51]
.sym 133468 $auto$alumacc.cc:474:replace_alu$7258.C[51]
.sym 133470 $auto$alumacc.cc:474:replace_alu$7258.C[53]
.sym 133471 $false
.sym 133472 $false
.sym 133473 soc.cpu.count_cycle[52]
.sym 133474 $auto$alumacc.cc:474:replace_alu$7258.C[52]
.sym 133476 $auto$alumacc.cc:474:replace_alu$7258.C[54]
.sym 133477 $false
.sym 133478 $false
.sym 133479 soc.cpu.count_cycle[53]
.sym 133480 $auto$alumacc.cc:474:replace_alu$7258.C[53]
.sym 133482 $auto$alumacc.cc:474:replace_alu$7258.C[55]
.sym 133483 $false
.sym 133484 $false
.sym 133485 soc.cpu.count_cycle[54]
.sym 133486 $auto$alumacc.cc:474:replace_alu$7258.C[54]
.sym 133488 $auto$alumacc.cc:474:replace_alu$7258.C[56]
.sym 133489 $false
.sym 133490 $false
.sym 133491 soc.cpu.count_cycle[55]
.sym 133492 $auto$alumacc.cc:474:replace_alu$7258.C[55]
.sym 133493 $true
.sym 133494 clk_16mhz$2$2
.sym 133495 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 133564 $auto$alumacc.cc:474:replace_alu$7258.C[56]
.sym 133601 $auto$alumacc.cc:474:replace_alu$7258.C[57]
.sym 133602 $false
.sym 133603 $false
.sym 133604 soc.cpu.count_cycle[56]
.sym 133605 $auto$alumacc.cc:474:replace_alu$7258.C[56]
.sym 133607 $auto$alumacc.cc:474:replace_alu$7258.C[58]
.sym 133608 $false
.sym 133609 $false
.sym 133610 soc.cpu.count_cycle[57]
.sym 133611 $auto$alumacc.cc:474:replace_alu$7258.C[57]
.sym 133613 $auto$alumacc.cc:474:replace_alu$7258.C[59]
.sym 133614 $false
.sym 133615 $false
.sym 133616 soc.cpu.count_cycle[58]
.sym 133617 $auto$alumacc.cc:474:replace_alu$7258.C[58]
.sym 133619 $auto$alumacc.cc:474:replace_alu$7258.C[60]
.sym 133620 $false
.sym 133621 $false
.sym 133622 soc.cpu.count_cycle[59]
.sym 133623 $auto$alumacc.cc:474:replace_alu$7258.C[59]
.sym 133625 $auto$alumacc.cc:474:replace_alu$7258.C[61]
.sym 133626 $false
.sym 133627 $false
.sym 133628 soc.cpu.count_cycle[60]
.sym 133629 $auto$alumacc.cc:474:replace_alu$7258.C[60]
.sym 133631 $auto$alumacc.cc:474:replace_alu$7258.C[62]
.sym 133632 $false
.sym 133633 $false
.sym 133634 soc.cpu.count_cycle[61]
.sym 133635 $auto$alumacc.cc:474:replace_alu$7258.C[61]
.sym 133637 $auto$alumacc.cc:474:replace_alu$7258.C[63]
.sym 133638 $false
.sym 133639 $false
.sym 133640 soc.cpu.count_cycle[62]
.sym 133641 $auto$alumacc.cc:474:replace_alu$7258.C[62]
.sym 133644 $false
.sym 133645 $false
.sym 133646 soc.cpu.count_cycle[63]
.sym 133647 $auto$alumacc.cc:474:replace_alu$7258.C[63]
.sym 133648 $true
.sym 133649 clk_16mhz$2$2
.sym 133650 $abc$61060$auto$alumacc.cc:474:replace_alu$7246.AA[0]$2
.sym 134231 flash_io3_do
.sym 134233 flash_io3_oe
.sym 134382 uart_out$2
.sym 134681 $abc$61060$auto$dff2dffe.cc:175:make_patterns_logic$47754
.sym 134711 soc.cpu.pcpi_mul.mul_waiting
