

================================================================
== Vitis HLS Report for 'blind_axi_split_module'
================================================================
* Date:           Thu Jul  4 14:26:36 2024

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        blind-axi-split
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|      0 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     12|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       2|     39|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  12|           6|           7|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |in0_TDATA_blk_n   |   9|          2|    1|          2|
    |out0_TDATA_blk_n  |   9|          2|    1|          2|
    |out1_TDATA_blk_n  |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  27|          6|    3|          6|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+--------------+------------------------+--------------+
|  RTL Ports  | Dir | Bits|   Protocol   |      Source Object     |    C Type    |
+-------------+-----+-----+--------------+------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_none|  blind_axi_split_module|  return value|
|ap_rst_n     |   in|    1|  ap_ctrl_none|  blind_axi_split_module|  return value|
|in0_TDATA    |   in|   32|          axis|            in0_V_data_V|       pointer|
|in0_TVALID   |   in|    1|          axis|            in0_V_last_V|       pointer|
|in0_TREADY   |  out|    1|          axis|            in0_V_last_V|       pointer|
|in0_TLAST    |   in|    1|          axis|            in0_V_last_V|       pointer|
|in0_TKEEP    |   in|    4|          axis|            in0_V_keep_V|       pointer|
|in0_TSTRB    |   in|    4|          axis|            in0_V_strb_V|       pointer|
|out0_TDATA   |  out|   32|          axis|           out0_V_data_V|       pointer|
|out0_TVALID  |  out|    1|          axis|           out0_V_last_V|       pointer|
|out0_TREADY  |   in|    1|          axis|           out0_V_last_V|       pointer|
|out0_TLAST   |  out|    1|          axis|           out0_V_last_V|       pointer|
|out0_TKEEP   |  out|    4|          axis|           out0_V_keep_V|       pointer|
|out0_TSTRB   |  out|    4|          axis|           out0_V_strb_V|       pointer|
|out1_TDATA   |  out|   32|          axis|           out1_V_data_V|       pointer|
|out1_TVALID  |  out|    1|          axis|           out1_V_last_V|       pointer|
|out1_TREADY  |   in|    1|          axis|           out1_V_last_V|       pointer|
|out1_TLAST   |  out|    1|          axis|           out1_V_last_V|       pointer|
|out1_TKEEP   |  out|    4|          axis|           out1_V_keep_V|       pointer|
|out1_TSTRB   |  out|    4|          axis|           out1_V_strb_V|       pointer|
+-------------+-----+-----+--------------+------------------------+--------------+

