Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 24 21:14:36 2023
| Host         : S210-07 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file learn_mode_control_sets_placed.rpt
| Design       : learn_mode
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    35 |
| Unused register locations in slices containing registers |   131 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           30 |
| No           | No                    | Yes                    |             322 |          102 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |              46 |           22 |
| Yes          | No                    | Yes                    |             214 |           86 |
| Yes          | Yes                   | No                     |              15 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------------+-----------------------+------------------+----------------+
|    Clock Signal    |          Enable Signal         |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+--------------------+--------------------------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG     | debounce1/key_out_i_1__0_n_0   | c2/clk_1_reg_0        |                1 |              1 |
|  clk_IBUF_BUFG     | debounce0/key_out_i_1_n_0      | c2/clk_1_reg_0        |                1 |              1 |
|  clk_IBUF_BUFG     | debounce2/key_out_i_1__1_n_0   | c2/clk_1_reg_0        |                1 |              1 |
|  clk_IBUF_BUFG     | debounce4/key_out_i_1__3_n_0   | c2/clk_1_reg_0        |                1 |              1 |
|  clk_IBUF_BUFG     | debounce5/key_out_i_1__4_n_0   | c2/clk_1_reg_0        |                1 |              1 |
|  clk_IBUF_BUFG     | debounce6/key_out_i_1__5_n_0   | c2/clk_1_reg_0        |                1 |              1 |
|  clk_IBUF_BUFG     | debounce7/key_out_i_1__6_n_0   | c2/clk_1_reg_0        |                1 |              1 |
|  clk_IBUF_BUFG     | evalbutton/key_out_i_1__8_n_0  | c2/clk_1_reg_0        |                1 |              1 |
|  clk_IBUF_BUFG     | learnbutton/key_out_i_1__7_n_0 | c2/clk_1_reg_0        |                1 |              1 |
|  clk_IBUF_BUFG     | debounce3/key_out_i_1__2_n_0   | c2/clk_1_reg_0        |                1 |              1 |
|  tb/clkout_reg_n_0 |                                | c2/clk_1_reg_0        |                1 |              3 |
|  clk_IBUF_BUFG     | play/range[2]_i_1_n_0          |                       |                1 |              3 |
|  clk_IBUF_BUFG     | state_led[2]_i_1_n_0           |                       |                1 |              3 |
|  clk_IBUF_BUFG     | debounce21/E[0]                | c2/clk_1_reg_0        |                1 |              4 |
|  clk_IBUF_BUFG     | debounce21/digit1_reg[0][0]    | c2/clk_1_reg_0        |                2 |              4 |
|  clk_IBUF_BUFG     | debounce1/E[0]                 | c2/clk_1_reg_0        |                3 |              6 |
|  c2/CLK            |                                |                       |                2 |              7 |
|  clk_IBUF_BUFG     | debounce3/E[0]                 | debounce21/SR[0]      |                2 |              7 |
|  tb/Q[2]           |                                |                       |                3 |              8 |
| ~tb/Q[2]           |                                |                       |                4 |              8 |
|  clk_IBUF_BUFG     | prev                           |                       |                3 |              8 |
|  clk_IBUF_BUFG     | play/frequency[10]_i_1_n_0     |                       |               10 |             11 |
|  clk_IBUF_BUFG     | l7/D[0]                        |                       |                7 |             21 |
|  clk_IBUF_BUFG     | debounce20/state[0]            | c2/clk_1_reg_0        |                7 |             22 |
|  clk_IBUF_BUFG     | ssdebounce/state[0]            | c2/clk_1_reg_0        |                9 |             22 |
|  clk_IBUF_BUFG     | debounce27/state[0]            | c2/clk_1_reg_0        |                9 |             22 |
|  clk_IBUF_BUFG     | debounce21/state[0]            | c2/clk_1_reg_0        |                7 |             22 |
|  clk_IBUF_BUFG     | debounce22/state[0]            | c2/clk_1_reg_0        |                8 |             22 |
|  clk_IBUF_BUFG     | debounce23/state[0]            | c2/clk_1_reg_0        |                7 |             22 |
|  clk_IBUF_BUFG     | debounce24/state[0]            | c2/clk_1_reg_0        |                9 |             22 |
|  clk_IBUF_BUFG     | debounce25/state[0]            | c2/clk_1_reg_0        |                8 |             22 |
|  clk_IBUF_BUFG     | debounce26/state[0]            | c2/clk_1_reg_0        |                9 |             22 |
|  clk_IBUF_BUFG     |                                |                       |               21 |             25 |
|  clk_IBUF_BUFG     |                                | gm/counter[0]_i_1_n_0 |                8 |             32 |
|  clk_IBUF_BUFG     |                                | c2/clk_1_reg_0        |              101 |            319 |
+--------------------+--------------------------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    10 |
| 3      |                     3 |
| 4      |                     2 |
| 6      |                     1 |
| 7      |                     2 |
| 8      |                     3 |
| 11     |                     1 |
| 16+    |                    13 |
+--------+-----------------------+


