/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_56z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [19:0] celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = ~(in_data[1] & celloutsig_0_1z);
  assign celloutsig_0_4z = ~(celloutsig_0_2z & in_data[69]);
  assign celloutsig_0_43z = ~(celloutsig_0_12z[8] & celloutsig_0_8z);
  assign celloutsig_0_49z = ~(celloutsig_0_45z & celloutsig_0_32z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z & celloutsig_1_0z);
  assign celloutsig_1_2z = ~(celloutsig_1_1z & celloutsig_1_1z);
  assign celloutsig_1_4z = ~(in_data[182] & celloutsig_1_0z);
  assign celloutsig_1_5z = ~(in_data[107] & celloutsig_1_0z);
  assign celloutsig_0_7z = ~(in_data[22] & celloutsig_0_4z);
  assign celloutsig_1_18z = ~(celloutsig_1_15z & celloutsig_1_15z);
  assign celloutsig_0_10z = ~(celloutsig_0_0z & in_data[26]);
  assign celloutsig_0_19z = ~(celloutsig_0_8z & in_data[14]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z & celloutsig_0_0z);
  assign celloutsig_0_21z = ~(celloutsig_0_15z & celloutsig_0_18z);
  assign celloutsig_0_22z = ~(celloutsig_0_3z & celloutsig_0_2z);
  assign celloutsig_0_23z = ~(celloutsig_0_22z & celloutsig_0_21z);
  assign celloutsig_0_24z = ~(celloutsig_0_0z & celloutsig_0_19z);
  assign celloutsig_0_26z = ~(celloutsig_0_19z & celloutsig_0_16z);
  assign celloutsig_0_27z = ~(celloutsig_0_14z[1] & celloutsig_0_25z);
  assign celloutsig_0_28z = ~(celloutsig_0_27z & celloutsig_0_1z);
  assign celloutsig_0_29z = ~(celloutsig_0_12z[6] & celloutsig_0_4z);
  assign celloutsig_0_30z = ~(celloutsig_0_5z & celloutsig_0_9z);
  assign celloutsig_0_3z = ~(celloutsig_0_0z & celloutsig_0_1z);
  assign celloutsig_0_31z = ~(celloutsig_0_26z & celloutsig_0_4z);
  assign celloutsig_0_37z = ~(celloutsig_0_3z & celloutsig_0_24z);
  assign celloutsig_0_0z = ^ in_data[95:83];
  assign celloutsig_0_39z = ^ { in_data[56:54], celloutsig_0_21z, celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_31z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_45z = ^ { celloutsig_0_34z, celloutsig_0_40z, celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_37z, celloutsig_0_34z };
  assign celloutsig_0_5z = ^ { in_data[19:11], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_56z = ^ { celloutsig_0_3z, celloutsig_0_30z, celloutsig_0_33z, celloutsig_0_13z };
  assign celloutsig_0_59z = ^ { celloutsig_0_30z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_43z, celloutsig_0_33z, celloutsig_0_34z, celloutsig_0_26z, celloutsig_0_49z, celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_39z, celloutsig_0_29z, celloutsig_0_56z };
  assign celloutsig_0_60z = ^ in_data[61:50];
  assign celloutsig_1_0z = ^ in_data[115:106];
  assign celloutsig_0_6z = ^ { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_3z = ^ in_data[160:158];
  assign celloutsig_1_15z = ^ { celloutsig_1_6z[5:2], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_19z = ^ { in_data[170:164], celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_3z };
  assign celloutsig_0_8z = ^ { in_data[88:87], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_9z = ^ { in_data[50:46], celloutsig_0_2z };
  assign celloutsig_0_11z = ^ { in_data[33:30], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_1z = ^ in_data[86:80];
  assign celloutsig_0_13z = ^ { celloutsig_0_12z[3:2], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_15z = ^ in_data[52:41];
  assign celloutsig_0_16z = ^ celloutsig_0_12z[7:1];
  assign celloutsig_0_17z = ^ { in_data[55:46], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_0_18z = ^ { celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_16z };
  assign celloutsig_0_20z = ^ { celloutsig_0_12z[5:4], celloutsig_0_15z, celloutsig_0_17z };
  assign celloutsig_0_25z = ^ { in_data[93:92], celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_2z };
  assign celloutsig_0_32z = ^ { celloutsig_0_27z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_29z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_5z, celloutsig_0_20z };
  assign celloutsig_0_33z = ^ { celloutsig_0_32z, celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_34z = ^ { celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_28z, celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_10z };
  always_latch
    if (clkin_data[64]) celloutsig_1_6z = 20'h00000;
    else if (!clkin_data[0]) celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z };
  always_latch
    if (clkin_data[32]) celloutsig_0_12z = 9'h000;
    else if (celloutsig_1_19z) celloutsig_0_12z = { in_data[81], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_11z };
  always_latch
    if (clkin_data[32]) celloutsig_0_14z = 3'h0;
    else if (!celloutsig_1_19z) celloutsig_0_14z = celloutsig_0_12z[6:4];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
