INFO: [VRFC 10-163] Analyzing VHDL file "C:/Entwicklung/SixteenShadesOfCpu/vivado/memory_tryout/memory_tryout.ip_user_files/bd/main_block/sim/main_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_block'
