/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [17:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire [13:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [14:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire [17:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [18:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[11] ? in_data[42] : in_data[25];
  assign celloutsig_1_18z = celloutsig_1_6z ? celloutsig_1_1z[3] : celloutsig_1_5z[3];
  assign celloutsig_0_12z = ~(celloutsig_0_0z ^ celloutsig_0_6z);
  assign celloutsig_0_15z = ~(celloutsig_0_7z ^ celloutsig_0_1z);
  assign celloutsig_1_9z = ~(celloutsig_1_2z[0] ^ celloutsig_1_7z[5]);
  assign celloutsig_1_19z = { celloutsig_1_7z[13:2], celloutsig_1_18z, celloutsig_1_1z, celloutsig_1_12z } + { celloutsig_1_0z[0], celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_5z };
  assign celloutsig_0_9z = { celloutsig_0_3z[6:0], celloutsig_0_1z } + { celloutsig_0_2z[6:3], 1'h1, celloutsig_0_2z[1], celloutsig_0_2z[1], celloutsig_0_6z };
  reg [26:0] _07_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _07_ <= 27'h0000000;
    else _07_ <= { celloutsig_0_16z[9:6], celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_4z[17:3], in_data[50], celloutsig_0_4z[1:0] };
  assign out_data[58:32] = _07_;
  assign celloutsig_0_16z = { celloutsig_0_8z, celloutsig_0_15z } / { 1'h1, celloutsig_0_8z[6:3], celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_1_3z = celloutsig_1_1z[3:1] / { 1'h1, celloutsig_1_1z[1:0] };
  assign celloutsig_0_1z = in_data[80:76] == in_data[19:15];
  assign celloutsig_1_12z = { celloutsig_1_0z[4:1], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_8z } <= { in_data[166:150], celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_0_5z = { celloutsig_0_4z[13:8], celloutsig_0_1z, celloutsig_0_1z } <= celloutsig_0_2z[12:5];
  assign celloutsig_1_8z = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_6z } <= { in_data[133:132], celloutsig_1_5z };
  assign celloutsig_1_0z = in_data[131:127] * in_data[150:146];
  assign celloutsig_1_10z = { celloutsig_1_5z[0], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_9z } != { celloutsig_1_7z[8:1], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_0z[4:1], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z } != in_data[131:115];
  assign celloutsig_1_17z = celloutsig_1_7z[10:4] !== { celloutsig_1_7z[14:10], celloutsig_1_12z, celloutsig_1_8z };
  assign celloutsig_0_7z = & celloutsig_0_3z[6:1];
  assign celloutsig_0_21z = & celloutsig_0_9z[7:2];
  assign celloutsig_1_4z = celloutsig_1_2z[2] & celloutsig_1_3z[2];
  assign celloutsig_0_6z = | in_data[42:34];
  assign celloutsig_1_7z = { celloutsig_1_1z[4:3], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z } >> { in_data[190:175], celloutsig_1_4z };
  assign celloutsig_0_10z = { celloutsig_0_9z[3:2], celloutsig_0_3z, celloutsig_0_9z } << { celloutsig_0_4z[17:3], in_data[50], celloutsig_0_4z[1:0] };
  assign celloutsig_1_1z = celloutsig_1_0z << celloutsig_1_0z;
  assign celloutsig_1_5z = { celloutsig_1_2z[1], celloutsig_1_2z } << { in_data[116:115], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_2z = celloutsig_1_0z[3:1] >>> celloutsig_1_1z[3:1];
  assign celloutsig_0_3z = { celloutsig_0_2z[9:3], celloutsig_0_0z } - in_data[42:35];
  assign celloutsig_1_15z = { celloutsig_1_2z[1:0], celloutsig_1_12z, celloutsig_1_8z } ~^ { celloutsig_1_5z[2:0], celloutsig_1_14z };
  assign celloutsig_0_17z = celloutsig_0_8z[3:1] ^ { celloutsig_0_10z[1], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_14z = ~((celloutsig_1_8z & celloutsig_1_6z) | celloutsig_1_8z);
  assign celloutsig_0_8z[2] = ~ celloutsig_0_5z;
  assign { celloutsig_0_2z[14:3], celloutsig_0_2z[1] } = { in_data[17:6], celloutsig_0_0z } ~^ { in_data[84:73], celloutsig_0_1z };
  assign { celloutsig_0_4z[14:12], celloutsig_0_4z[17], celloutsig_0_4z[11], celloutsig_0_4z[16], celloutsig_0_4z[10], celloutsig_0_4z[15], celloutsig_0_4z[9:3], celloutsig_0_4z[1:0] } = { celloutsig_0_2z[14:11], celloutsig_0_2z[11:10], celloutsig_0_2z[10:9], celloutsig_0_2z[9:3], celloutsig_0_2z[1], celloutsig_0_2z[1] } & { in_data[62:60], in_data[65], in_data[59], in_data[64], in_data[58], in_data[63], in_data[57:51], in_data[49:48] };
  assign { celloutsig_0_8z[1:0], celloutsig_0_8z[10:9], celloutsig_0_8z[12], celloutsig_0_8z[8], celloutsig_0_8z[11], celloutsig_0_8z[7:3] } = { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z[7:5], celloutsig_0_3z[5:4], celloutsig_0_3z[4:0] } ^ { celloutsig_0_2z[1], celloutsig_0_2z[1], celloutsig_0_2z[10:9], celloutsig_0_2z[12], celloutsig_0_2z[8], celloutsig_0_2z[11], celloutsig_0_2z[7:3] };
  assign { celloutsig_0_2z[2], celloutsig_0_2z[0] } = { 1'h1, celloutsig_0_2z[1] };
  assign celloutsig_0_4z[2] = in_data[50];
  assign { out_data[128], out_data[114:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z };
endmodule
