*****************************************************************

  Device    [TREG_TDDR_HP]

  Author    [wxcao]

  Abstract  [The Prim Device Of TREG_TDDR_HP]

  Revision History:

********************************************************************************/
prim
device TREG_TDDR_HP
{
    parameter
    (
        config string    CP_TSER_UPD0_SHIFTEN  =   "FALSE"   ,
        config string    CP_TSER_UPD1_SHIFTEN  =   "FALSE"   ,
        config bit       CP_TSER_INIT_SET[1:0] =   2'b00     ,
        config string    CP_TSERDES_MODE       =   "SDR2TO1" ,
        config string    CP_THSMEM_EN          =   "FALSE"   ,
        config string    CP_TSERDES_EN         =   "FALSE"   ,
        config string    CP_TSER_DDREN         =   "FALSE"   ,
        config string    CP_TSER_SDREN         =   "FALSE"   ,
        config string    CP_TLTHEN             =   "FALSE"   ,
        config string    CP_TDFFEN             =   "FALSE"   ,
        config string    CP_SRT_EN             =   "FALSE"   ,
        config string    CP_T_SYNC             =   "ASYNC"   ,
        config string    CP_SRVAL_TQ0          =   "RESET"   ,
        config string    CP_SRVAL_TQ1          =   "RESET"   ,
        config string    CP_SRVAL_TQ2          =   "RESET"   ,
        config string    CP_SRVAL_TQ3          =   "RESET"   ,
        config bit       CP_INIT_TQ            =   1'b0      ,
        config bit       CP_TERM_OFFSET[3:0]   =   4'b0000   ,
        config bit       CP_GRS_DIS            =   1'b0
    );
    port
    (
        input            UPD0_SHIFT                          ,
        input            UPD1_SHIFT                          ,
        input            TS_CTRL[7:0]                        ,
        input            CLK_STG0                            ,
        input            CLK_STG1                            ,
        input            CLK_STG2_0                          ,
        input            CLK_STG2_1                          ,
        input            CLK_STG2_2                          ,
        input            TCE                                 ,
        input            SR                                  ,
        output           Q_SHF[3:0]                          ,
        output           TERM_DDR                            ,
        output           TERM_SDR                            ,
        output           TRI_DD                              ,
        output           TRI_DDR                             ,
        output           TRI_SDR                             ,
        output           OUTEN
    );

}; // end of device TREG_TDDR_HP


