#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Dec  6 14:38:04 2024
# Process ID: 1586469
# Current directory: /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga
# Command line: vivado -mode tcl -source fpga-par.tcl -tclargs torus_credit 32
# Log file: /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/vivado.log
# Journal file: /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/vivado.jou
# Running On: ECEUBUNTU2, OS: Linux, CPU Frequency: 3000.000 MHz, CPU Physical cores: 25, Host memory: 403748 MB
#-----------------------------------------------------------
source fpga-par.tcl
# set top [lindex $argv 0]
# set datawidth [lindex $argv 1]
# create_project -force par ./par -part xc7z020clg400-1
# set_property board_part www.digilentinc.com:pynq-z1:part0:1.0 [current_project]
# add_files ../rtl/torus_xbar_1b.sv
# add_files ../rtl/dor.sv
# add_files ../rtl/dor_bp.sv
# add_files ../rtl/dor_credit.sv
# add_files ../rtl/torus_switch.sv
# add_files ../rtl/torus_switch_bp.sv
# add_files ../rtl/torus_switch_credit.sv
# add_files ../rtl/common_pkg.sv
# add_files ../rtl/credit_bp_rx.sv
# add_files ../rtl/credit_bp_tx.sv
# add_files ../rtl/noc_if.sv
# add_files ../rtl/shadow_reg_combi.sv
# add_files ../rtl/fifo32.sv
# add_files ../rtl/low_swing_rx.sv
# add_files ../rtl/low_swing_tx.sv
# add_files ../rtl/torus.sv
# add_files ../rtl/torus_bp.sv
# add_files ../rtl/torus_credit.sv
# add_files ../rtl/token_bucket.sv
# add_files ../rtl/client_for_synth.sv
# add_files torus.xdc
# add_files floorplan.xdc
# update_compile_order -fileset sources_1
update_compile_order: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2842.793 ; gain = 16.008 ; free physical = 314747 ; free virtual = 373702
# set_property top $top [current_fileset]
# set_property generic "D_W=$datawidth" [current_fileset]
# set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
# launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Dec  6 14:38:23 2024] Launched synth_1...
Run output will be captured here: /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/synth_1/runme.log
# wait_on_run synth_1
[Fri Dec  6 14:38:23 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log torus_credit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source torus_credit.tcl

WARNING: Default location for XILINX_HLS not found

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source torus_credit.tcl -notrace
Command: synth_design -top torus_credit -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1586767
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2826.766 ; gain = 0.000 ; free physical = 312082 ; free virtual = 371066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'torus_credit' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_credit.sv:1]
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'low_swing_rx' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/low_swing_rx.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'low_swing_rx' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/low_swing_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'low_swing_tx' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/low_swing_tx.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'low_swing_tx' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/low_swing_tx.sv:3]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'client' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 0 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'token_bucket' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/token_bucket.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'token_bucket' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/token_bucket.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'client' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_credit' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'torus_xbar_1b' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_xbar_1b.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'torus_xbar_1b' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_xbar_1b.sv:3]
INFO: [Synth 8-6157] synthesizing module 'credit_bp_tx' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/credit_bp_tx.sv:28]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter A_W bound to: 4 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'credit_bp_tx' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/credit_bp_tx.sv:28]
INFO: [Synth 8-6157] synthesizing module 'credit_bp_rx' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/credit_bp_rx.sv:27]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter A_W bound to: 4 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo32' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/fifo32.sv:31]
	Parameter DEPTH32 bound to: 32'sb00000000000000000000000000000001 
	Parameter WIDTH bound to: 32'sb00000000000000000000000000100100 
	Parameter RLATENCY bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'fifo32' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/fifo32.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'credit_bp_rx' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/credit_bp_rx.sv:27]
INFO: [Synth 8-6157] synthesizing module 'DOR_CREDIT' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_CREDIT' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_credit' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized0' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 0 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized0' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_credit__parameterized0' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_CREDIT__parameterized0' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_CREDIT__parameterized0' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_credit__parameterized0' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized1' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 0 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized1' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_credit__parameterized1' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_CREDIT__parameterized1' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_CREDIT__parameterized1' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_credit__parameterized1' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized2' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 0 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized2' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_credit__parameterized2' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_CREDIT__parameterized2' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_CREDIT__parameterized2' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_credit__parameterized2' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized3' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 1 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized3' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_credit__parameterized3' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_CREDIT__parameterized3' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_CREDIT__parameterized3' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_credit__parameterized3' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized4' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 1 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized4' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_credit__parameterized4' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_CREDIT__parameterized4' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_CREDIT__parameterized4' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_credit__parameterized4' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized5' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 1 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized5' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_credit__parameterized5' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_CREDIT__parameterized5' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_CREDIT__parameterized5' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_credit__parameterized5' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized6' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 1 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized6' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_credit__parameterized6' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_CREDIT__parameterized6' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_CREDIT__parameterized6' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_credit__parameterized6' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized7' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized7' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_credit__parameterized7' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_CREDIT__parameterized7' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_CREDIT__parameterized7' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_credit__parameterized7' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized8' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized8' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_credit__parameterized8' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_CREDIT__parameterized8' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_CREDIT__parameterized8' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_credit__parameterized8' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized9' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized9' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_credit__parameterized9' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_CREDIT__parameterized9' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_CREDIT__parameterized9' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_credit__parameterized9' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized10' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized10' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_credit__parameterized10' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_CREDIT__parameterized10' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_CREDIT__parameterized10' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_credit__parameterized10' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized11' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 3 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized11' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_credit__parameterized11' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_CREDIT__parameterized11' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 0 - type: integer 
	Parameter Y bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_CREDIT__parameterized11' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_credit__parameterized11' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized12' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 3 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized12' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_credit__parameterized12' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_CREDIT__parameterized12' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 1 - type: integer 
	Parameter Y bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_CREDIT__parameterized12' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_credit__parameterized12' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Synth 8-6157] synthesizing module 'client__parameterized13' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 3 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'client__parameterized13' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/client_for_synth.sv:3]
INFO: [Synth 8-6157] synthesizing module 'torus_switch_credit__parameterized13' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DOR_CREDIT__parameterized13' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 2 - type: integer 
	Parameter Y bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DOR_CREDIT__parameterized13' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/dor_credit.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'torus_switch_credit__parameterized13' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/torus_switch_credit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'noc_if' [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'noc_if' (0#1) [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/rtl/noc_if.sv:21]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter SIGMA bound to: 3 - type: integer 
	Parameter RATE bound to: 20 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 3 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter N_PACKETS bound to: 128 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
	Parameter VC_W bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter X_MAX bound to: 4 - type: integer 
	Parameter Y_MAX bound to: 4 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 3 - type: integer 
	Parameter X_W bound to: 2 - type: integer 
	Parameter Y_W bound to: 2 - type: integer 
	Parameter X bound to: 3 - type: integer 
	Parameter Y bound to: 3 - type: integer 
WARNING: [Synth 8-7129] Port from_tx\.clk in module credit_bp_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_tx\.rst in module credit_bp_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_rx\.clk in module credit_bp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_rx\.rst in module credit_bp_tx is either unconnected or has no load
WARNING: [Synth 8-7129] Port p2s in module torus_xbar_1b is either unconnected or has no load
WARNING: [Synth 8-7129] Port p2e in module torus_xbar_1b is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2826.766 ; gain = 0.000 ; free physical = 313013 ; free virtual = 371999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2826.766 ; gain = 0.000 ; free physical = 313014 ; free virtual = 372001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2826.766 ; gain = 0.000 ; free physical = 313014 ; free virtual = 372001
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2826.766 ; gain = 0.000 ; free physical = 313004 ; free virtual = 371990
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/torus.xdc]
Finished Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/torus.xdc]
Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y74 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:935]
WARNING: [Place 30-609] SLICE_X77Y110:SLICE_X70Y87 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:936]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y87 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:936]
WARNING: [Place 30-609] SLICE_X70Y87:SLICE_X77Y110 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:936]
WARNING: [Place 30-609] SLICE_X79Y109:SLICE_X78Y88 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:942]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X78Y88 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:942]
WARNING: [Place 30-609] SLICE_X78Y88:SLICE_X79Y109 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:942]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y111 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1120]
WARNING: [Place 30-609] SLICE_X77Y147:SLICE_X70Y124 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1121]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y124 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1121]
WARNING: [Place 30-609] SLICE_X70Y124:SLICE_X77Y147 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1121]
WARNING: [Place 30-609] SLICE_X79Y146:SLICE_X78Y125 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1127]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X78Y125 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1127]
WARNING: [Place 30-609] SLICE_X78Y125:SLICE_X79Y146 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1127]
WARNING: [Place 30-609] SLICE_X77Y73:SLICE_X70Y50 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1306]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y50 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1306]
WARNING: [Place 30-609] SLICE_X70Y50:SLICE_X77Y73 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1306]
WARNING: [Place 30-609] SLICE_X79Y72:SLICE_X78Y51 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1312]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X78Y51 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1312]
WARNING: [Place 30-609] SLICE_X78Y51:SLICE_X79Y72 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1312]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X69Y87 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2415]
WARNING: [Place 30-609] SLICE_X69Y109:SLICE_X68Y88 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2422]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X68Y88 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2422]
WARNING: [Place 30-609] SLICE_X68Y88:SLICE_X69Y109 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2422]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X69Y124 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2600]
WARNING: [Place 30-609] SLICE_X69Y146:SLICE_X68Y125 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2607]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X68Y125 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2607]
WARNING: [Place 30-609] SLICE_X68Y125:SLICE_X69Y146 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2607]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X69Y50 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2785]
WARNING: [Place 30-609] SLICE_X69Y72:SLICE_X68Y51 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2792]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X68Y51 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2792]
WARNING: [Place 30-609] SLICE_X68Y51:SLICE_X69Y72 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2792]
Finished Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/torus_credit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/torus_credit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2890.797 ; gain = 0.000 ; free physical = 312823 ; free virtual = 371818
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2890.797 ; gain = 0.000 ; free physical = 312830 ; free virtual = 371826
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2890.797 ; gain = 64.031 ; free physical = 312949 ; free virtual = 371945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2890.797 ; gain = 64.031 ; free physical = 312949 ; free virtual = 371945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2890.797 ; gain = 64.031 ; free physical = 312949 ; free virtual = 371945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2890.797 ; gain = 64.031 ; free physical = 312934 ; free virtual = 371931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    6 Bit       Adders := 16    
	   2 Input    5 Bit       Adders := 304   
	   2 Input    3 Bit       Adders := 16    
	   2 Input    2 Bit       Adders := 48    
+---XORs : 
	   2 Input      2 Bit         XORs := 16    
+---Registers : 
	               32 Bit    Registers := 48    
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 160   
	                3 Bit    Registers := 32    
	                2 Bit    Registers := 112   
	                1 Bit    Registers := 160   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 48    
	   4 Input    6 Bit        Muxes := 16    
	   2 Input    5 Bit        Muxes := 16    
	   2 Input    3 Bit        Muxes := 128   
	   2 Input    2 Bit        Muxes := 112   
	   2 Input    1 Bit        Muxes := 2496  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port to_east_rx\.clk in module torus_switch_credit__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.rst in module torus_switch_credit__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.clk in module torus_switch_credit__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.rst in module torus_switch_credit__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.clk in module torus_switch_credit__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.rst in module torus_switch_credit__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.clk in module torus_switch_credit__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.rst in module torus_switch_credit__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.clk in module torus_switch_credit__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.rst in module torus_switch_credit__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.clk in module torus_switch_credit__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.rst in module torus_switch_credit__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.clk in module torus_switch_credit__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.rst in module torus_switch_credit__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.clk in module torus_switch_credit__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.rst in module torus_switch_credit__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.clk in module torus_switch_credit__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.rst in module torus_switch_credit__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.clk in module torus_switch_credit__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.rst in module torus_switch_credit__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.clk in module torus_switch_credit__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.rst in module torus_switch_credit__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.clk in module torus_switch_credit__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.rst in module torus_switch_credit__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.clk in module torus_switch_credit__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.rst in module torus_switch_credit__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.clk in module torus_switch_credit__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.rst in module torus_switch_credit__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.clk in module torus_switch_credit__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.rst in module torus_switch_credit__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.clk in module torus_switch_credit__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.rst in module torus_switch_credit__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.clk in module torus_switch_credit__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.rst in module torus_switch_credit__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.clk in module torus_switch_credit__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.rst in module torus_switch_credit__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.clk in module torus_switch_credit__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.rst in module torus_switch_credit__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.clk in module torus_switch_credit__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.rst in module torus_switch_credit__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.clk in module torus_switch_credit__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.rst in module torus_switch_credit__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.clk in module torus_switch_credit__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.rst in module torus_switch_credit__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.clk in module torus_switch_credit__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.rst in module torus_switch_credit__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.clk in module torus_switch_credit__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.rst in module torus_switch_credit__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.clk in module torus_switch_credit__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.rst in module torus_switch_credit__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.clk in module torus_switch_credit__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.rst in module torus_switch_credit__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.clk in module torus_switch_credit__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.rst in module torus_switch_credit__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.clk in module torus_switch_credit__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.rst in module torus_switch_credit__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.clk in module torus_switch_credit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.rst in module torus_switch_credit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.clk in module torus_switch_credit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.rst in module torus_switch_credit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.clk in module torus_switch_credit is either unconnected or has no load
WARNING: [Synth 8-7129] Port to_east_rx\.rst in module torus_switch_credit is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.clk in module torus_switch_credit is either unconnected or has no load
WARNING: [Synth 8-7129] Port from_west_tx\.rst in module torus_switch_credit is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2890.797 ; gain = 64.031 ; free physical = 312790 ; free virtual = 371796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------+----------------------------------------------------+-----------+----------------------+-------------+
|Module Name                   | RTL Object                                         | Inference | Size (Depth x Width) | Primitives  | 
+------------------------------+----------------------------------------------------+-----------+----------------------+-------------+
|\ys[0].xs[0].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[0].xs[0].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[0].xs[0].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[0].xs[1].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[0].xs[1].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[0].xs[1].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[0].xs[2].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[0].xs[2].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[0].xs[2].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[0].xs[3].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[0].xs[3].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[0].xs[3].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[1].xs[0].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[1].xs[0].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[1].xs[0].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[1].xs[1].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[1].xs[1].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[1].xs[1].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[1].xs[2].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[1].xs[2].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[1].xs[2].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[1].xs[3].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[1].xs[3].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[1].xs[3].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[2].xs[0].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[2].xs[0].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[2].xs[0].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[2].xs[1].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[2].xs[1].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[2].xs[1].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[2].xs[2].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[2].xs[2].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[2].xs[2].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[2].xs[3].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[2].xs[3].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[2].xs[3].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[3].xs[0].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[3].xs[0].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[3].xs[0].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[3].xs[1].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[3].xs[1].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[3].xs[1].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[3].xs[2].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[3].xs[2].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[3].xs[2].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[3].xs[3].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[3].xs[3].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[3].xs[3].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
+------------------------------+----------------------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 2890.797 ; gain = 64.031 ; free physical = 312645 ; free virtual = 371651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 2890.797 ; gain = 64.031 ; free physical = 312598 ; free virtual = 371604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------------------------+----------------------------------------------------+-----------+----------------------+-------------+
|Module Name                   | RTL Object                                         | Inference | Size (Depth x Width) | Primitives  | 
+------------------------------+----------------------------------------------------+-----------+----------------------+-------------+
|\ys[0].xs[0].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[0].xs[0].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[0].xs[0].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[0].xs[1].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[0].xs[1].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[0].xs[1].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[0].xs[2].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[0].xs[2].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[0].xs[2].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[0].xs[3].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[0].xs[3].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[0].xs[3].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[1].xs[0].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[1].xs[0].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[1].xs[0].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[1].xs[1].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[1].xs[1].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[1].xs[1].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[1].xs[2].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[1].xs[2].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[1].xs[2].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[1].xs[3].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[1].xs[3].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[1].xs[3].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[2].xs[0].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[2].xs[0].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[2].xs[0].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[2].xs[1].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[2].xs[1].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[2].xs[1].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[2].xs[2].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[2].xs[2].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[2].xs[2].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[2].xs[3].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[2].xs[3].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[2].xs[3].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[3].xs[0].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[3].xs[0].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[3].xs[0].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[3].xs[1].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[3].xs[1].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[3].xs[1].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[3].xs[2].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[3].xs[2].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[3].xs[2].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[3].xs[3].torus_switch_xy  | west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[3].xs[3].torus_switch_xy  | west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
|\ys[3].xs[3].torus_switch_xy  | west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg | Implied   | 32 x 36              | RAM32M x 6  | 
+------------------------------+----------------------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2890.797 ; gain = 64.031 ; free physical = 312567 ; free virtual = 371574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2890.797 ; gain = 64.031 ; free physical = 312508 ; free virtual = 371514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2890.797 ; gain = 64.031 ; free physical = 312508 ; free virtual = 371514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 2890.797 ; gain = 64.031 ; free physical = 312508 ; free virtual = 371514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 2890.797 ; gain = 64.031 ; free physical = 312508 ; free virtual = 371514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 2890.797 ; gain = 64.031 ; free physical = 312509 ; free virtual = 371515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 2890.797 ; gain = 64.031 ; free physical = 312509 ; free virtual = 371515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    32|
|2     |LUT1   |   279|
|3     |LUT2   |   810|
|4     |LUT3   |   993|
|5     |LUT4   |   248|
|6     |LUT5   |   968|
|7     |LUT6   |  1238|
|8     |RAM32M |   288|
|9     |FDRE   |  2480|
|10    |FDSE   |   320|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 2890.797 ; gain = 64.031 ; free physical = 312508 ; free virtual = 371515
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 65 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 2890.797 ; gain = 0.000 ; free physical = 312563 ; free virtual = 371570
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 2890.797 ; gain = 64.031 ; free physical = 312563 ; free virtual = 371570
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2890.797 ; gain = 0.000 ; free physical = 312664 ; free virtual = 371670
INFO: [Netlist 29-17] Analyzing 320 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2890.797 ; gain = 0.000 ; free physical = 312606 ; free virtual = 371613
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 288 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 288 instances

Synth Design complete, checksum: 7d032700
INFO: [Common 17-83] Releasing license: Synthesis
217 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:05 . Memory (MB): peak = 2890.797 ; gain = 64.031 ; free physical = 312714 ; free virtual = 371720
INFO: [Common 17-1381] The checkpoint '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/synth_1/torus_credit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file torus_credit_utilization_synth.rpt -pb torus_credit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 14:39:39 2024...
[Fri Dec  6 14:39:49 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 2843.152 ; gain = 0.000 ; free physical = 314353 ; free virtual = 373350
# launch_runs impl_1 -jobs 4
[Fri Dec  6 14:39:49 2024] Launched impl_1...
Run output will be captured here: /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/impl_1/runme.log
# wait_on_run impl_1
[Fri Dec  6 14:39:49 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log torus_credit.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source torus_credit.tcl -notrace

WARNING: Default location for XILINX_HLS not found

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source torus_credit.tcl -notrace
Command: link_design -top torus_credit -part xc7z020clg400-1 -mode out_of_context
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2826.785 ; gain = 0.000 ; free physical = 313459 ; free virtual = 372457
INFO: [Netlist 29-17] Analyzing 320 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/torus.xdc]
Finished Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/torus.xdc]
Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_vc_info[0].west_rx_vc'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:18]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:18]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_vc_info[0].west_tx_g'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:19]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:19]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_vc_info[1].west_rx_vc'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:20]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_vc_info[1].west_tx_g'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:21]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:21]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[0].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:22]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:22]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[1].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:23]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[2].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:24]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:24]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[3].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:25]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:25]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[4].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:26]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[5].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:27]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:27]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[6].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:28]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:28]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[7].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:29]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[8].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:30]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[9].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:31]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:31]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[10].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:32]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:32]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[11].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:33]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:33]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[12].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:34]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:34]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[13].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:35]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:35]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[14].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:36]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:36]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[15].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:37]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:37]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[16].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:38]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:38]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[17].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:39]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:39]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[18].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:40]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:40]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[19].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:41]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:41]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[20].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:42]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:42]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[21].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:43]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:43]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[22].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:44]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:44]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[23].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:45]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:45]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[24].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:46]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:46]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[25].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:47]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:47]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[26].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:48]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:48]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[27].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:49]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:49]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[28].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:50]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:50]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[29].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:51]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:51]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[30].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:52]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:52]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[31].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:53]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:53]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_addr[0].west_rx_addr'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:54]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:54]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_addr[1].west_rx_addr'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:55]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:55]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_addr[2].west_rx_addr'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:56]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:56]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_addr[3].west_rx_addr'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:57]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:57]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_vc_info[0].east_tx_vc'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:63]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:63]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_vc_info[0].east_rx_g'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:64]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:64]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_vc_info[1].east_tx_vc'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:65]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:65]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_vc_info[1].east_rx_g'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:66]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:66]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[0].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:67]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:67]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[1].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:68]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:68]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[2].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:69]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:69]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[3].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:70]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:70]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[4].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:71]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:71]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[5].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:72]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:72]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[6].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:73]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:73]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[7].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:74]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:74]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[8].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:75]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:75]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[9].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:76]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:76]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[10].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:77]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:77]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[11].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:78]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:78]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[12].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:79]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:79]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[13].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:80]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:80]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[14].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:81]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:81]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[15].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:82]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:82]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[16].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:83]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:83]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[17].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:84]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:84]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[18].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:85]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:85]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[19].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:86]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:86]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[20].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:87]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:87]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[21].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:88]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:88]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[22].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:89]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:89]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[23].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:90]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:90]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[24].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:91]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:91]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[25].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:92]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:92]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[26].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:93]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:93]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[27].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:94]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:94]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[28].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:95]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:95]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[29].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:96]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:96]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[30].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:97]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:97]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[31].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:98]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:98]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_addr[0].east_tx_addr'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:99]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:99]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_addr[1].east_tx_addr'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:100]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:100]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_addr[2].east_tx_addr'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:101]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:101]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_addr[3].east_tx_addr'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:102]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:102]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[0].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:108]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:108]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[1].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:109]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:109]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[2].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:110]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:110]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[3].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:111]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:111]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[4].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:112]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:112]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[5].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:113]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:113]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[6].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:114]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:114]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[7].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:115]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:115]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[8].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:116]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:116]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[9].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:117]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:117]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[10].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:118]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:118]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[11].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:119]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:119]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[12].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:120]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:120]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[13].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:121]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:121]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[14].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:122]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:122]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[15].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:123]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:123]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[16].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:124]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:124]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[17].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:125]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:125]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[18].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:126]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:126]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[19].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:127]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:127]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:127]
INFO: [Common 17-14] Message 'Vivado 12-1433' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:127]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y74 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:935]
WARNING: [Place 30-609] SLICE_X77Y110:SLICE_X70Y87 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:936]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y87 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:936]
WARNING: [Place 30-609] SLICE_X70Y87:SLICE_X77Y110 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:936]
WARNING: [Place 30-609] SLICE_X79Y109:SLICE_X78Y88 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:942]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X78Y88 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:942]
WARNING: [Place 30-609] SLICE_X78Y88:SLICE_X79Y109 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:942]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y111 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1120]
WARNING: [Place 30-609] SLICE_X77Y147:SLICE_X70Y124 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1121]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y124 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1121]
WARNING: [Place 30-609] SLICE_X70Y124:SLICE_X77Y147 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1121]
WARNING: [Place 30-609] SLICE_X79Y146:SLICE_X78Y125 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1127]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X78Y125 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1127]
WARNING: [Place 30-609] SLICE_X78Y125:SLICE_X79Y146 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1127]
WARNING: [Place 30-609] SLICE_X77Y73:SLICE_X70Y50 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1306]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y50 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1306]
WARNING: [Place 30-609] SLICE_X70Y50:SLICE_X77Y73 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1306]
WARNING: [Place 30-609] SLICE_X79Y72:SLICE_X78Y51 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1312]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X78Y51 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1312]
WARNING: [Place 30-609] SLICE_X78Y51:SLICE_X79Y72 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1312]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X69Y87 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2415]
WARNING: [Place 30-609] SLICE_X69Y109:SLICE_X68Y88 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2422]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X68Y88 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2422]
WARNING: [Place 30-609] SLICE_X68Y88:SLICE_X69Y109 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2422]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X69Y124 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2600]
WARNING: [Place 30-609] SLICE_X69Y146:SLICE_X68Y125 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2607]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X68Y125 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2607]
WARNING: [Place 30-609] SLICE_X68Y125:SLICE_X69Y146 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2607]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X69Y50 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2785]
WARNING: [Place 30-609] SLICE_X69Y72:SLICE_X68Y51 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2792]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X68Y51 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2792]
WARNING: [Place 30-609] SLICE_X68Y51:SLICE_X69Y72 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2792]
Finished Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.812 ; gain = 0.000 ; free physical = 313311 ; free virtual = 372309
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 288 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 288 instances

9 Infos, 132 Warnings, 100 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2882.812 ; gain = 56.027 ; free physical = 313311 ; free virtual = 372309
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2946.844 ; gain = 64.031 ; free physical = 313301 ; free virtual = 372300

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: efa7dd36

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2946.844 ; gain = 0.000 ; free physical = 312974 ; free virtual = 371973

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_1__44 into driver instance ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_2__36, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_1__45 into driver instance ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_2__37, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_1__46 into driver instance ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_8__11, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5_i_1__42 into driver instance ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/gen_vc_logic[2].credits[4]_i_3__4, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_0_5_i_1__43 into driver instance ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/gen_vc_logic[1].credits[4]_i_3__2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_1__32 into driver instance ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_2__26, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_1__33 into driver instance ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_2__27, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_1__34 into driver instance ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_8__7, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_1__26 into driver instance ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/gen_vc_logic[2].credits[4]_i_3__2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_1__27 into driver instance ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/gen_vc_logic[1].credits[4]_i_3__1, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_1__28 into driver instance ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/gen_vc_logic[0].credits[4]_i_3__1, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_1 into driver instance ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/gen_vc_logic[2].credits[4]_i_3, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_1__0 into driver instance ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/gen_vc_logic[1].credits[4]_i_3, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_1__1 into driver instance ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/gen_vc_logic[0].credits[4]_i_3, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_1__10 into driver instance ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_8__1, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_1__8 into driver instance ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_2__6, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_1__9 into driver instance ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_2__7, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_1__14 into driver instance ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/gen_vc_logic[2].credits[4]_i_3__0, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_1__15 into driver instance ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/gen_vc_logic[1].credits[4]_i_3__0, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_1__16 into driver instance ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/gen_vc_logic[0].credits[4]_i_3__0, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_1__20 into driver instance ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_2__16, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_1__21 into driver instance ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_2__17, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_1__22 into driver instance ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5_i_8__4, which resulted in an inversion of 7 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11b6f35d9

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3199.891 ; gain = 0.000 ; free physical = 312801 ; free virtual = 371800
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 39 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ae07cc3d

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3199.891 ; gain = 0.000 ; free physical = 312801 ; free virtual = 371800
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ed907e31

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3199.891 ; gain = 0.000 ; free physical = 312800 ; free virtual = 371799
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ed907e31

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3231.906 ; gain = 32.016 ; free physical = 312800 ; free virtual = 371799
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: ed907e31

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3231.906 ; gain = 32.016 ; free physical = 312800 ; free virtual = 371799
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ed907e31

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3231.906 ; gain = 32.016 ; free physical = 312800 ; free virtual = 371799
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              39  |                                              0  |
|  Constant propagation         |               8  |               8  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3231.906 ; gain = 0.000 ; free physical = 312802 ; free virtual = 371801
Ending Logic Optimization Task | Checksum: 1461b5b1d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3231.906 ; gain = 32.016 ; free physical = 312802 ; free virtual = 371801

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1461b5b1d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3231.906 ; gain = 0.000 ; free physical = 312801 ; free virtual = 371800

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1461b5b1d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3231.906 ; gain = 0.000 ; free physical = 312801 ; free virtual = 371800

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3231.906 ; gain = 0.000 ; free physical = 312801 ; free virtual = 371800
Ending Netlist Obfuscation Task | Checksum: 1461b5b1d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3231.906 ; gain = 0.000 ; free physical = 312801 ; free virtual = 371800
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 132 Warnings, 100 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3231.906 ; gain = 349.094 ; free physical = 312801 ; free virtual = 371800
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/impl_1/torus_credit_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file torus_credit_drc_opted.rpt -pb torus_credit_drc_opted.pb -rpx torus_credit_drc_opted.rpx
Command: report_drc -file torus_credit_drc_opted.rpt -pb torus_credit_drc_opted.pb -rpx torus_credit_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/zfsspare/opt/Vivado/2022.1/data/ip'.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/impl_1/torus_credit_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 312586 ; free virtual = 371588
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7ab1dd06

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 312586 ; free virtual = 371588
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 312586 ; free virtual = 371588

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5f07999

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 312641 ; free virtual = 371643

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10231c671

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 312774 ; free virtual = 371773

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10231c671

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 312772 ; free virtual = 371774
Phase 1 Placer Initialization | Checksum: 10231c671

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 312769 ; free virtual = 371771

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 12533de5e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 312749 ; free virtual = 371751

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 12533de5e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 312749 ; free virtual = 371751

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 12533de5e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 312726 ; free virtual = 371728

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1b23a2dd1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 312597 ; free virtual = 371599

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1b23a2dd1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 312597 ; free virtual = 371599
Phase 2.1.1 Partition Driven Placement | Checksum: 1b23a2dd1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 312598 ; free virtual = 371600
Phase 2.1 Floorplanning | Checksum: 1b23a2dd1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 312595 ; free virtual = 371597

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b23a2dd1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 312595 ; free virtual = 371597

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1cf7b60de

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 312581 ; free virtual = 371583

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 111 LUTNM shape to break, 41 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 79, two critical 32, total 111, new lutff created 6
INFO: [Physopt 32-1138] End 1 Pass. Optimized 117 nets or LUTs. Breaked 111 LUTs, combined 6 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 312045 ; free virtual = 371047

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          111  |              6  |                   117  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          111  |              6  |                   117  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 64c1a908

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311632 ; free virtual = 370634
Phase 2.4 Global Placement Core | Checksum: c5181ce2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311463 ; free virtual = 370465
Phase 2 Global Placement | Checksum: c5181ce2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311466 ; free virtual = 370468

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: cfed8681

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311466 ; free virtual = 370464

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13560c485

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311462 ; free virtual = 370444

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b1b16e52

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311455 ; free virtual = 370437

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: a7fdea2b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311455 ; free virtual = 370437

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 12cf4977c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 312430 ; free virtual = 371412

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1302a82e4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 312413 ; free virtual = 371395

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 119595ea4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 312408 ; free virtual = 371390

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 11dd7e1f9

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 312407 ; free virtual = 371389

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: de5af34c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 312110 ; free virtual = 371093
Phase 3 Detail Placement | Checksum: de5af34c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 312110 ; free virtual = 371093

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: b6f30113

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.864 | TNS=-5285.257 |
Phase 1 Physical Synthesis Initialization | Checksum: 16fe2a211

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 312106 ; free virtual = 371088
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1162ae3fb

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 312106 ; free virtual = 371088
Phase 4.1.1.1 BUFG Insertion | Checksum: b6f30113

Time (s): cpu = 00:00:45 ; elapsed = 00:00:18 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 312106 ; free virtual = 371088

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.369. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 9c6e5b15

Time (s): cpu = 00:01:01 ; elapsed = 00:00:33 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311975 ; free virtual = 370967

Time (s): cpu = 00:01:01 ; elapsed = 00:00:33 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311975 ; free virtual = 370967
Phase 4.1 Post Commit Optimization | Checksum: 9c6e5b15

Time (s): cpu = 00:01:01 ; elapsed = 00:00:33 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311945 ; free virtual = 370936

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 9c6e5b15

Time (s): cpu = 00:01:01 ; elapsed = 00:00:33 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311941 ; free virtual = 370933

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 9c6e5b15

Time (s): cpu = 00:01:01 ; elapsed = 00:00:33 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311941 ; free virtual = 370933
Phase 4.3 Placer Reporting | Checksum: 9c6e5b15

Time (s): cpu = 00:01:01 ; elapsed = 00:00:33 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311940 ; free virtual = 370932

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311940 ; free virtual = 370932

Time (s): cpu = 00:01:01 ; elapsed = 00:00:33 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311940 ; free virtual = 370932
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 7ef4dcf0

Time (s): cpu = 00:01:01 ; elapsed = 00:00:33 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311934 ; free virtual = 370926
Ending Placer Task | Checksum: 2370b349

Time (s): cpu = 00:01:01 ; elapsed = 00:00:33 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311935 ; free virtual = 370927
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 133 Warnings, 100 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:33 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311964 ; free virtual = 370956
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311855 ; free virtual = 370859
INFO: [Common 17-1381] The checkpoint '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/impl_1/torus_credit_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file torus_credit_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311835 ; free virtual = 370829
INFO: [runtcl-4] Executing : report_utilization -file torus_credit_utilization_placed.rpt -pb torus_credit_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file torus_credit_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311820 ; free virtual = 370815
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.71s |  WALL: 0.95s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311678 ; free virtual = 370673

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.369 | TNS=-3959.650 |
Phase 1 Physical Synthesis Initialization | Checksum: 18c579814

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311547 ; free virtual = 370542
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.369 | TNS=-3959.650 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 18c579814

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311537 ; free virtual = 370532

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.369 | TNS=-3959.650 |
INFO: [Physopt 32-702] Processed net ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.345 | TNS=-3923.526 |
INFO: [Physopt 32-702] Processed net ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_24_29/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.341 | TNS=-3921.265 |
INFO: [Physopt 32-702] Processed net ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_12_17/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.341 | TNS=-3917.751 |
INFO: [Physopt 32-702] Processed net ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_18_23/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.339 | TNS=-3902.743 |
INFO: [Physopt 32-702] Processed net ys[3].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_18_23/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.338 | TNS=-3865.951 |
INFO: [Physopt 32-663] Processed net ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[2].  Re-placed instance ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail_reg[2]
INFO: [Physopt 32-735] Processed net ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.337 | TNS=-3858.203 |
INFO: [Physopt 32-702] Processed net ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_6_11/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail_reg[0].  Re-placed instance ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail_reg[0]
INFO: [Physopt 32-735] Processed net ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.330 | TNS=-3847.849 |
INFO: [Physopt 32-663] Processed net ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[0].  Re-placed instance ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail_reg[0]
INFO: [Physopt 32-735] Processed net ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.329 | TNS=-3833.929 |
INFO: [Physopt 32-663] Processed net ys[2].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2].  Re-placed instance ys[2].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2]
INFO: [Physopt 32-735] Processed net ys[2].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.329 | TNS=-3834.193 |
INFO: [Physopt 32-663] Processed net ys[2].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[3].  Re-placed instance ys[2].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[3]
INFO: [Physopt 32-735] Processed net ys[2].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.328 | TNS=-3834.707 |
INFO: [Physopt 32-663] Processed net ys[2].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[0].  Re-placed instance ys[2].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[0]
INFO: [Physopt 32-735] Processed net ys[2].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.328 | TNS=-3834.564 |
INFO: [Physopt 32-663] Processed net ys[2].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[2].  Re-placed instance ys[2].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[2]
INFO: [Physopt 32-735] Processed net ys[2].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.328 | TNS=-3834.640 |
INFO: [Physopt 32-663] Processed net ys[2].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[3].  Re-placed instance ys[2].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[3]
INFO: [Physopt 32-735] Processed net ys[2].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.327 | TNS=-3834.948 |
INFO: [Physopt 32-702] Processed net ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_18_23/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[0].  Re-placed instance ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail_reg[0]
INFO: [Physopt 32-735] Processed net ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.324 | TNS=-3827.353 |
INFO: [Physopt 32-702] Processed net ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ys[1].xs[2].client_xy/e_v[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/o_empty_reg_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.319 | TNS=-3823.537 |
INFO: [Physopt 32-702] Processed net ys[2].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[2].  Re-placed instance ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[2]
INFO: [Physopt 32-735] Processed net ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.314 | TNS=-3815.964 |
INFO: [Physopt 32-663] Processed net ys[0].xs[3].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[0].  Re-placed instance ys[0].xs[3].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[0]
INFO: [Physopt 32-735] Processed net ys[0].xs[3].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.314 | TNS=-3815.409 |
INFO: [Physopt 32-663] Processed net ys[0].xs[3].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2].  Re-placed instance ys[0].xs[3].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2]
INFO: [Physopt 32-735] Processed net ys[0].xs[3].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.314 | TNS=-3815.556 |
INFO: [Physopt 32-663] Processed net ys[0].xs[3].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[3].  Re-placed instance ys[0].xs[3].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[3]
INFO: [Physopt 32-735] Processed net ys[0].xs[3].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.314 | TNS=-3815.763 |
INFO: [Physopt 32-702] Processed net ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_24_29/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail[1].  Re-placed instance ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[1]
INFO: [Physopt 32-735] Processed net ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.313 | TNS=-3815.441 |
INFO: [Physopt 32-702] Processed net ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ys[1].xs[0].client_xy/e_v[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/o_empty_reg_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.307 | TNS=-3811.845 |
INFO: [Physopt 32-702] Processed net ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_24_29/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[1].  Re-placed instance ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail_reg[1]
INFO: [Physopt 32-735] Processed net ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.306 | TNS=-3808.850 |
INFO: [Physopt 32-702] Processed net ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_6_11/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail_reg[1].  Re-placed instance ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail_reg[1]
INFO: [Physopt 32-735] Processed net ys[0].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.305 | TNS=-3769.370 |
INFO: [Physopt 32-702] Processed net ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_24_29/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail[1].  Re-placed instance ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[1]
INFO: [Physopt 32-735] Processed net ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.301 | TNS=-3764.120 |
INFO: [Physopt 32-663] Processed net ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[1].  Re-placed instance ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail_reg[1]
INFO: [Physopt 32-735] Processed net ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.296 | TNS=-3749.697 |
INFO: [Physopt 32-663] Processed net ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail_reg[2].  Re-placed instance ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail_reg[2]
INFO: [Physopt 32-735] Processed net ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.296 | TNS=-3745.035 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.296 | TNS=-3745.035 |
Phase 3 Critical Path Optimization | Checksum: 18c579814

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 310146 ; free virtual = 369141

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.296 | TNS=-3745.035 |
INFO: [Physopt 32-702] Processed net ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_24_29/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.290 | TNS=-3744.210 |
INFO: [Physopt 32-702] Processed net ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_18_23/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[3].  Re-placed instance ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail_reg[3]
INFO: [Physopt 32-735] Processed net ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.290 | TNS=-3742.918 |
INFO: [Physopt 32-702] Processed net ys[3].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_24_29/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[1].  Re-placed instance ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail_reg[1]
INFO: [Physopt 32-735] Processed net ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.286 | TNS=-3725.183 |
INFO: [Physopt 32-81] Processed net ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[1]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.285 | TNS=-3718.724 |
INFO: [Physopt 32-702] Processed net ys[1].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[1]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.285 | TNS=-3713.897 |
INFO: [Physopt 32-663] Processed net ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[3].  Re-placed instance ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail_reg[3]
INFO: [Physopt 32-735] Processed net ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.284 | TNS=-3712.270 |
INFO: [Physopt 32-702] Processed net ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_12_17/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail[1].  Re-placed instance ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[1]
INFO: [Physopt 32-735] Processed net ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.282 | TNS=-3705.388 |
INFO: [Physopt 32-702] Processed net ys[2].xs[0].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[0].  Re-placed instance ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[0]
INFO: [Physopt 32-735] Processed net ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.276 | TNS=-3680.050 |
INFO: [Physopt 32-702] Processed net ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_6_11/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.273 | TNS=-3675.405 |
INFO: [Physopt 32-663] Processed net ys[2].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2].  Re-placed instance ys[2].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2]
INFO: [Physopt 32-735] Processed net ys[2].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.273 | TNS=-3675.553 |
INFO: [Physopt 32-663] Processed net ys[2].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[3].  Re-placed instance ys[2].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[3]
INFO: [Physopt 32-735] Processed net ys[2].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[0].credits_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.270 | TNS=-3675.829 |
INFO: [Physopt 32-702] Processed net ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[1]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ys[1].xs[0].client_xy/e_v[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ys[1].xs[0].client_xy/e_v[0]. Critical path length was reduced through logic transformation on cell ys[1].xs[0].client_xy/fifo_data_reg_0_31_0_5_i_8__2_comp.
INFO: [Physopt 32-735] Processed net ys[1].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/e_v114_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.267 | TNS=-3670.276 |
INFO: [Physopt 32-702] Processed net ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_18_23/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail[1].  Re-placed instance ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[1]
INFO: [Physopt 32-735] Processed net ys[0].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.267 | TNS=-3628.903 |
INFO: [Physopt 32-702] Processed net ys[3].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_24_29/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail[1].  Re-placed instance ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[1]
INFO: [Physopt 32-735] Processed net ys[3].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.266 | TNS=-3617.690 |
INFO: [Physopt 32-702] Processed net ys[2].xs[1].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_18_23/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[1]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ys[2].xs[0].client_xy/e_v[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net ys[2].xs[0].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/o_empty_reg_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.261 | TNS=-3611.156 |
INFO: [Physopt 32-702] Processed net ys[0].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_reg_0_31_12_17/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail[3].  Re-placed instance ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail_reg[3]
INFO: [Physopt 32-735] Processed net ys[0].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_tail[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.261 | TNS=-3603.951 |
INFO: [Physopt 32-702] Processed net ys[1].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[1].vc_fifo/fifo_data_reg_0_31_6_11/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ys[1].xs[2].client_xy/e_v[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net ys[1].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/o_empty_reg_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.258 | TNS=-3600.765 |
INFO: [Physopt 32-702] Processed net ys[2].xs[3].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_data_reg_0_31_0_5/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_tail[1].  Re-placed instance ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_tail_reg[1]
INFO: [Physopt 32-735] Processed net ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_tail[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.255 | TNS=-3599.798 |
INFO: [Physopt 32-663] Processed net ys[2].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[2].  Re-placed instance ys[2].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[2]
INFO: [Physopt 32-735] Processed net ys[2].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.255 | TNS=-3600.152 |
INFO: [Physopt 32-663] Processed net ys[2].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[3].  Re-placed instance ys[2].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[3]
INFO: [Physopt 32-735] Processed net ys[2].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.255 | TNS=-3600.756 |
INFO: [Physopt 32-663] Processed net ys[2].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[4].  Re-placed instance ys[2].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[4]
INFO: [Physopt 32-735] Processed net ys[2].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[1].credits_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.255 | TNS=-3601.055 |
INFO: [Physopt 32-702] Processed net ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/fifo_tail[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ys[2].xs[2].client_xy/e_v[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net ys[2].xs[2].torus_switch_xy/west_conn_rx/gen_vc_logic[2].vc_fifo/o_empty_reg_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.250 | TNS=-3597.411 |
INFO: [Physopt 32-663] Processed net ys[2].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[2].credits_reg[2].  Re-placed instance ys[2].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[2].credits_reg[2]
INFO: [Physopt 32-735] Processed net ys[2].xs[2].torus_switch_xy/east_conn_tx/gen_vc_logic[2].credits_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.250 | TNS=-3597.602 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.250 | TNS=-3597.602 |
Phase 4 Critical Path Optimization | Checksum: 18c579814

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311126 ; free virtual = 370083
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311127 ; free virtual = 370084
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.250 | TNS=-3597.602 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.119  |        362.048  |           10  |              0  |                    49  |           0  |           2  |  00:00:06  |
|  Total          |          0.119  |        362.048  |           10  |              0  |                    49  |           0  |           3  |  00:00:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311124 ; free virtual = 370082
Ending Physical Synthesis Task | Checksum: 23abe08dc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311121 ; free virtual = 370079
INFO: [Common 17-83] Releasing license: Implementation
294 Infos, 134 Warnings, 100 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 3391.312 ; gain = 0.000 ; free physical = 311127 ; free virtual = 370084
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3396.121 ; gain = 4.809 ; free physical = 311111 ; free virtual = 370083
INFO: [Common 17-1381] The checkpoint '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/impl_1/torus_credit_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a00c7c39 ConstDB: 0 ShapeSum: b37d2986 RouteDB: 0
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Post Restoration Checksum: NetGraph: 2ded0164 NumContArr: 27ac444d Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 559945b1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3495.609 ; gain = 49.762 ; free physical = 310511 ; free virtual = 369520

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 559945b1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3504.609 ; gain = 58.762 ; free physical = 310465 ; free virtual = 369473

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 559945b1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3504.609 ; gain = 58.762 ; free physical = 310462 ; free virtual = 369470
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: ef7257ce

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3519.492 ; gain = 73.645 ; free physical = 310394 ; free virtual = 369403
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.045 | TNS=-2418.099| WHS=0.065  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7548
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7548
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 133e441cd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 3524.969 ; gain = 79.121 ; free physical = 310365 ; free virtual = 369374

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 133e441cd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 3524.969 ; gain = 79.121 ; free physical = 310366 ; free virtual = 369375
Phase 3 Initial Routing | Checksum: d309fdcb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3524.969 ; gain = 79.121 ; free physical = 310342 ; free virtual = 369351

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1156
 Number of Nodes with overlaps = 230
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.610 | TNS=-3960.592| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1def2c47c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3526.969 ; gain = 81.121 ; free physical = 310321 ; free virtual = 369330

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.747 | TNS=-3885.500| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: bfd535d5

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 3526.969 ; gain = 81.121 ; free physical = 310518 ; free virtual = 369518
Phase 4 Rip-up And Reroute | Checksum: bfd535d5

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 3526.969 ; gain = 81.121 ; free physical = 310518 ; free virtual = 369518

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: bfd535d5

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 3526.969 ; gain = 81.121 ; free physical = 310515 ; free virtual = 369516
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.610 | TNS=-3960.592| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1227b701a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 3526.969 ; gain = 81.121 ; free physical = 310512 ; free virtual = 369512

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1227b701a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 3526.969 ; gain = 81.121 ; free physical = 310512 ; free virtual = 369512
Phase 5 Delay and Skew Optimization | Checksum: 1227b701a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 3526.969 ; gain = 81.121 ; free physical = 310511 ; free virtual = 369512

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bbaa2df2

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 3526.969 ; gain = 81.121 ; free physical = 310511 ; free virtual = 369512
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.554 | TNS=-3879.895| WHS=0.026  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bbaa2df2

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 3526.969 ; gain = 81.121 ; free physical = 310511 ; free virtual = 369512
Phase 6 Post Hold Fix | Checksum: 1bbaa2df2

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 3526.969 ; gain = 81.121 ; free physical = 310511 ; free virtual = 369512

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.18194 %
  Global Horizontal Routing Utilization  = 4.03753 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 64.8649%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: f359f6a3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 3526.969 ; gain = 81.121 ; free physical = 310510 ; free virtual = 369511

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f359f6a3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 3528.969 ; gain = 83.121 ; free physical = 310509 ; free virtual = 369509

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 122513b45

Time (s): cpu = 00:00:48 ; elapsed = 00:00:30 . Memory (MB): peak = 3544.977 ; gain = 99.129 ; free physical = 310506 ; free virtual = 369507

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.554 | TNS=-3879.895| WHS=0.026  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 122513b45

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 3544.977 ; gain = 99.129 ; free physical = 310509 ; free virtual = 369508
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:49 ; elapsed = 00:00:31 . Memory (MB): peak = 3544.977 ; gain = 99.129 ; free physical = 310552 ; free virtual = 369551

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
312 Infos, 138 Warnings, 100 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3544.977 ; gain = 140.852 ; free physical = 310552 ; free virtual = 369551
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3544.977 ; gain = 0.000 ; free physical = 310524 ; free virtual = 369538
INFO: [Common 17-1381] The checkpoint '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/impl_1/torus_credit_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file torus_credit_drc_routed.rpt -pb torus_credit_drc_routed.pb -rpx torus_credit_drc_routed.rpx
Command: report_drc -file torus_credit_drc_routed.rpt -pb torus_credit_drc_routed.pb -rpx torus_credit_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/impl_1/torus_credit_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file torus_credit_methodology_drc_routed.rpt -pb torus_credit_methodology_drc_routed.pb -rpx torus_credit_methodology_drc_routed.rpx
Command: report_methodology -file torus_credit_methodology_drc_routed.rpt -pb torus_credit_methodology_drc_routed.pb -rpx torus_credit_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/par/par.runs/impl_1/torus_credit_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file torus_credit_power_routed.rpt -pb torus_credit_power_summary_routed.pb -rpx torus_credit_power_routed.rpx
Command: report_power -file torus_credit_power_routed.rpt -pb torus_credit_power_summary_routed.pb -rpx torus_credit_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
324 Infos, 139 Warnings, 100 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file torus_credit_route_status.rpt -pb torus_credit_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file torus_credit_timing_summary_routed.rpt -pb torus_credit_timing_summary_routed.pb -rpx torus_credit_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file torus_credit_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file torus_credit_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file torus_credit_bus_skew_routed.rpt -pb torus_credit_bus_skew_routed.pb -rpx torus_credit_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 14:41:41 2024...
[Fri Dec  6 14:41:56 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:02:07 . Memory (MB): peak = 2843.152 ; gain = 0.000 ; free physical = 312877 ; free virtual = 371887
# open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2843.152 ; gain = 0.000 ; free physical = 312394 ; free virtual = 371404
INFO: [Netlist 29-17] Analyzing 320 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/torus.xdc]
Finished Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/torus.xdc]
Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_vc_info[0].west_rx_vc'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:18]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:18]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_vc_info[0].west_tx_g'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:19]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:19]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_vc_info[1].west_rx_vc'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:20]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_vc_info[1].west_tx_g'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:21]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:21]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[0].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:22]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:22]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[1].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:23]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[2].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:24]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:24]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[3].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:25]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:25]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[4].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:26]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[5].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:27]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:27]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[6].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:28]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:28]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[7].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:29]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[8].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:30]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[9].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:31]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:31]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[10].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:32]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:32]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[11].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:33]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:33]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[12].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:34]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:34]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[13].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:35]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:35]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[14].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:36]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:36]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[15].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:37]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:37]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[16].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:38]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:38]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[17].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:39]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:39]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[18].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:40]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:40]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[19].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:41]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:41]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[20].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:42]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:42]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[21].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:43]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:43]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[22].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:44]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:44]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[23].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:45]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:45]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[24].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:46]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:46]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[25].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:47]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:47]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[26].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:48]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:48]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[27].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:49]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:49]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[28].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:50]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:50]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[29].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:51]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:51]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[30].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:52]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:52]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[31].west_rx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:53]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:53]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_addr[0].west_rx_addr'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:54]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:54]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_addr[1].west_rx_addr'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:55]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:55]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_addr[2].west_rx_addr'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:56]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:56]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_addr[3].west_rx_addr'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:57]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:57]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_vc_info[0].east_tx_vc'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:63]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:63]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_vc_info[0].east_rx_g'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:64]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:64]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_vc_info[1].east_tx_vc'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:65]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:65]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_vc_info[1].east_rx_g'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:66]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:66]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[0].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:67]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:67]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[1].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:68]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:68]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[2].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:69]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:69]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[3].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:70]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:70]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[4].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:71]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:71]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[5].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:72]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:72]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[6].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:73]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:73]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[7].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:74]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:74]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[8].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:75]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:75]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[9].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:76]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:76]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[10].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:77]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:77]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[11].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:78]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:78]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[12].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:79]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:79]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[13].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:80]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:80]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[14].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:81]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:81]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[15].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:82]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:82]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[16].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:83]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:83]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[17].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:84]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:84]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[18].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:85]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:85]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[19].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:86]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:86]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[20].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:87]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:87]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[21].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:88]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:88]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[22].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:89]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:89]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[23].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:90]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:90]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[24].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:91]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:91]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[25].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:92]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:92]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[26].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:93]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:93]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[27].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:94]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:94]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[28].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:95]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:95]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[29].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:96]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:96]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[30].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:97]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:97]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_data[31].east_tx_data'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:98]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:98]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_addr[0].east_tx_addr'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:99]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:99]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_addr[1].east_tx_addr'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:100]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:100]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_addr[2].east_tx_addr'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:101]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:101]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].conns_addr[3].east_tx_addr'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:102]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:102]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[0].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:108]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:108]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[1].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:109]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:109]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[2].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:110]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:110]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[3].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:111]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:111]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[4].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:112]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:112]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[5].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:113]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:113]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[6].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:114]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:114]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[7].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:115]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:115]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[8].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:116]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:116]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[9].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:117]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:117]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[10].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:118]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:118]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[11].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:119]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:119]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[12].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:120]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:120]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[13].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:121]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:121]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[14].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:122]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:122]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[15].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:123]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:123]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[16].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:124]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:124]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[17].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:125]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:125]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[18].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:126]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:126]
WARNING: [Vivado 12-180] No cells matched 'ys[0].xs[0].msg_txrx[19].north_rx'. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:127]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:127]
CRITICAL WARNING: [Vivado 12-1433] Expecting a non-empty list of cells to be added to the pblock.  Please verify the correctness of the <cells> argument. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:127]
INFO: [Common 17-14] Message 'Vivado 12-1433' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:127]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y74 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:935]
WARNING: [Place 30-609] SLICE_X77Y110:SLICE_X70Y87 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:936]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y87 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:936]
WARNING: [Place 30-609] SLICE_X70Y87:SLICE_X77Y110 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:936]
WARNING: [Place 30-609] SLICE_X79Y109:SLICE_X78Y88 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:942]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X78Y88 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:942]
WARNING: [Place 30-609] SLICE_X78Y88:SLICE_X79Y109 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:942]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y111 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1120]
WARNING: [Place 30-609] SLICE_X77Y147:SLICE_X70Y124 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1121]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y124 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1121]
WARNING: [Place 30-609] SLICE_X70Y124:SLICE_X77Y147 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1121]
WARNING: [Place 30-609] SLICE_X79Y146:SLICE_X78Y125 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1127]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X78Y125 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1127]
WARNING: [Place 30-609] SLICE_X78Y125:SLICE_X79Y146 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1127]
WARNING: [Place 30-609] SLICE_X77Y73:SLICE_X70Y50 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1306]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X70Y50 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1306]
WARNING: [Place 30-609] SLICE_X70Y50:SLICE_X77Y73 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1306]
WARNING: [Place 30-609] SLICE_X79Y72:SLICE_X78Y51 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1312]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X78Y51 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1312]
WARNING: [Place 30-609] SLICE_X78Y51:SLICE_X79Y72 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:1312]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X69Y87 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2415]
WARNING: [Place 30-609] SLICE_X69Y109:SLICE_X68Y88 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2422]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X68Y88 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2422]
WARNING: [Place 30-609] SLICE_X68Y88:SLICE_X69Y109 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2422]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X69Y124 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2600]
WARNING: [Place 30-609] SLICE_X69Y146:SLICE_X68Y125 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2607]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X68Y125 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2607]
WARNING: [Place 30-609] SLICE_X68Y125:SLICE_X69Y146 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2607]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X69Y50 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2785]
WARNING: [Place 30-609] SLICE_X69Y72:SLICE_X68Y51 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2792]
WARNING: [Place 30-343] pblock modify has invalid range SLICE_X68Y51 [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2792]
WARNING: [Place 30-609] SLICE_X68Y51:SLICE_X69Y72 contains no usable sites [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc:2792]
Finished Parsing XDC File [/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/fpga/floorplan.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.812 ; gain = 0.000 ; free physical = 312200 ; free virtual = 371209
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 288 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 288 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2882.812 ; gain = 39.660 ; free physical = 312190 ; free virtual = 371199
# write_verilog -force -mode funcsim fpga-post-synth.$top.$datawidth.v
# open_run impl_1 -name impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2882.812 ; gain = 0.000 ; free physical = 312121 ; free virtual = 371131
INFO: [Netlist 29-17] Analyzing 320 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3146.828 ; gain = 3.000 ; free physical = 310970 ; free virtual = 369816
Restored from archive | CPU: 0.440000 secs | Memory: 10.774773 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3146.828 ; gain = 3.000 ; free physical = 310970 ; free virtual = 369816
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3146.828 ; gain = 0.000 ; free physical = 310960 ; free virtual = 369806
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 288 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 288 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3146.828 ; gain = 264.016 ; free physical = 310956 ; free virtual = 369802
# write_verilog -force -mode timesim -sdf_anno true -sdf_file fpga-post-par.$top.$datawidth.sdf fpga-post-par.$top.$datawidth.v
# write_sdf -force fpga-post-par.$top.$datawidth.sdf
# report_utilization -file fpga-post-par-utilization.$top.$datawidth.txt
# report_timing -file fpga-post-par-timing.$top.$datawidth.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 14:42:17 2024...
