GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\PSRAM.v'
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\Sync_Debouncer.v'
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\TOP_debug.v'
Undeclared symbol 'endcommand', assumed default net type 'wire'("C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\TOP_debug.v":115)
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\UART.v'
Analyzing Verilog file 'C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\gowin_rpll_27_to_84.v'
Compiling module 'TOP'("C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\TOP_debug.v":2)
Compiling module 'gowin_rpll_27_to_84'("C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\gowin_rpll_27_to_84.v":9)
Compiling module 'psram'("C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\PSRAM.v":223)
Compiling module 'memory_driver'("C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\PSRAM.v":20)
Compiling module 'uart(DELAY_FRAMES=729)'("C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\UART.v":26)
Compiling module 'sync_debouncer'("C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\Sync_Debouncer.v":1)
Compiling module 'sync'("C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\Sync_Debouncer.v":33)
Compiling module 'debouncer'("C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\Sync_Debouncer.v":56)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\Sync_Debouncer.v":75)
Compiling module 'once'("C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\Sync_Debouncer.v":82)
NOTE  (EX0101) : Current top module is "TOP"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\impl\gwsynthesis\Data_acquisition.vg" completed
[100%] Generate report file "C:\Tupao\GowinFPGA\GowinProjects\Data_acquisition_prototype\impl\gwsynthesis\Data_acquisition_syn.rpt.html" completed
GowinSynthesis finish
