
Cadence Innovus(TM) Implementation System.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v23.10-p003_1, built Thu Feb 1 13:54:57 PST 2024
Options:	
Date:		Wed May  7 01:03:25 2025
Host:		mo.ece.pdx.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (1core*32cpus*Intel Xeon Processor (Cascadelake) 16384KB)
OS:		CentOS Linux 7 (Core)

License:
		[01:03:25.350042] Configured Lic search path (23.02-s003): 5280@cadence-lic.cecs.pdx.edu:27000@synopsys-lic.cat.pdx.edu

		invs	Innovus Implementation System	23.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (245 mbytes). Set global soft_stack_size_limit to change the value.
Sourcing startup file ./enc.tcl
<CMD> alias fs set top_design fifo1_sram
<CMD> alias f set top_design fifo1
<CMD> alias o set top_design ORCA_TOP
<CMD> alias e set top_design ExampleRocketSystem
<CMD> set_table_style -name report_timing -max_widths { 8,6,23,70} -no_frame_fix_width
**WARN: (TCLCMD-1083):	'-no_frame_fix_width are global controls that affect all of the various timing reports.  The -name option is used to specify a report-specific behavior, and therefore cannot be used with these global options. You should use a separate set_table_style command to specify the desired global options. You can then use additional set_table_style commands to refine the behaviors of specific timing reports.'
<CMD> set_global report_timing_format  {delay arrival slew cell hpin}

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[INFO] Loading Pegasus 23.20 fill procedures
<CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
<CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
<CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
<CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
<CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
<CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
<CMD> win
invalid command name "segt"
### Start verbose source output (echo mode) for '../../ORCA_TOP.design_config.tcl' ...
# set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# set hack_lef_dir /u/bcruik2/hacked_lefs
# set top_design ORCA_TOP
# set FCL 0
# set add_ios 0
# set pad_design 0
# set design_size {1000 644}
# set design_io_border 10
# set dc_floorplanning 1
# set enable_dft  1
# set innovus_enable_manual_macro_placement 1
# set split_constraints 0
# set rtl_list [list ../../syn/rtl/$top_design.sv ]
# set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
# set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set slow_metal Cmax.tlup_-40
# set fast_metal Cmin.tlup_-40
# set lib_types "$lib_dir/stdcell_rvt/db_nldm $lib_dir/stdcell_lvt/db_nldm $lib_dir/stdcell_hvt/db_nldm $lib_dir/io_std/db_nldm $lib_dir/sram/db_nldm $lib_dir/pll/db_nldm"
# set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_lvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
# set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
# set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_ saed32?vt_ulvl_ saed32?vt_dlvl_"
# set sub_lib_type_target "saed32rvt_"
# set synth_corners_target "ss0p95vn40c ss0p75vn40c" 
# set tech_lef ${hack_lef_dir}/tech.lef 
# set lef_types [list $hack_lef_dir  \
$lib_dir/sram/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
# set sub_lef_type "saed32nm_?vt_*.lef saed32sram.lef saed32io_std_wb saed32_PLL.lef"
# set synth_corners $slow_corner
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram/milkyway $lib_dir/pll/milkyway \
 ]
# set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
# if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
# set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
# set sub_block {SDRAM_TOP 
				BLENDER_0 
				PCI_TOP 
				CONTEXT_MEM 
				RISC_CORE 
				CLOCKING 
				BLENDER_1 
				PARSER 
				}
# set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
# set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
# if {[info exists synopsys_program_name]} {
        if { $synopsys_program_name == "dc_shell" } {
           set_host_options -max_cores 4
        } 
        if { ( $synopsys_program_name == "icc2_shell" ) || ($synopsys_program_name == "fc_shell" ) } {
           set_host_options -max_cores 4
        }
} elseif {[get_db root: .program_short_name] == "innovus"} {
        if [is_common_ui_mode ] {set_multi_cpu_usage -local_cpu 8  
        } else { setMultiCpuUsage -localCpu 8 }
} elseif {[get_db root: .program_short_name] == "genus"} {
  set_db / .max_cpus_per_server 8 
}
<CMD> is_common_ui_mode
<CMD> setMultiCpuUsage -localCpu 8
### End verbose source output for '../../ORCA_TOP.design_config.tcl'.
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> set search_path {}
<CMD> set init_lef_file {/u/bcruik2/hacked_lefs/tech.lef saed32sram.lef saed32nm_rvt_1p9m.lef saed32nm_hvt_1p9m.lef saed32_PLL.lef saed32nm_lvt_1p9m.lef}
<CMD> is_common_ui_mode
<CMD> is_common_ui_mode
<CMD> set init_mmmc_file mmmc.tcl
<CMD> set init_design_netlisttype Verilog
<CMD> set init_verilog ../../syn/outputs/ORCA_TOP.dct.vg
<CMD> set init_top_cell ORCA_TOP
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> init_design
#% Begin Load MMMC data ... (date=05/07 01:07:21, mem=1511.3M)
#% End Load MMMC data ... (date=05/07 01:07:22, total cpu=0:00:00.1, real=0:00:01.0, peak res=1512.0M, current mem=1512.0M)
cmin cmax

Loading LEF file /u/bcruik2/hacked_lefs/tech.lef ...

Loading LEF file saed32sram.lef ...
Set DBUPerIGU to M2 pitch 152.
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32sram.lef at line 197399.

Loading LEF file saed32nm_rvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32nm_rvt_1p9m.lef at line 148040.

Loading LEF file saed32nm_hvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32nm_hvt_1p9m.lef at line 191962.

Loading LEF file saed32_PLL.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32_PLL.lef at line 372.

Loading LEF file saed32nm_lvt_1p9m.lef ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file saed32nm_lvt_1p9m.lef at line 67466.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from mmmc.tcl
Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib.
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84611)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84662)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84713)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT3_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120051)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120102)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120153)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT3_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
Read 294 cells in library saed32rvt_ss0p75vn40c.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib)
Read 24 cells in library saed32rvt_dlvl_ss0p75vn40c_i0p95v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib)
Read 12 cells in library saed32rvt_ulvl_ss0p75vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib)
Read 24 cells in library saed32rvt_dlvl_ss0p75vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib.
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84607)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84658)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84709)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT3_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 120047)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 120098)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 120149)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT1_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT2_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT3_RVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
Read 294 cells in library saed32rvt_ss0p95vn40c.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib)
Read 12 cells in library saed32rvt_ulvl_ss0p95vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib.
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib, Line 84607)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib, Line 84658)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib, Line 84709)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT1_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT2_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT3_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib, Line 120047)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib, Line 120098)
Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT1_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'PMT2_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib)
Message <TECHLIB-313> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 294 cells in library saed32lvt_ss0p75vn40c.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib)
Read 24 cells in library saed32lvt_dlvl_ss0p75vn40c_i0p95v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib)
Read 12 cells in library saed32lvt_ulvl_ss0p75vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib.
Read 24 cells in library saed32lvt_dlvl_ss0p75vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib.
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib, Line 84607)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib, Line 84658)
**WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib, Line 84709)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT1_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT2_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-313):	Property 'fanout_load' can not be set on pin 'D' of cell 'NMT3_LVT' (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_LVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib)
Read 294 cells in library saed32lvt_ss0p95vn40c.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib.
**WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib)
**WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib)
Message <TECHLIB-1161> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 12 cells in library saed32lvt_ulvl_ss0p95vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib.
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
Read 294 cells in library saed32hvt_ss0p75vn40c.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib.
Read 24 cells in library saed32hvt_dlvl_ss0p75vn40c_i0p95v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib.
Read 12 cells in library saed32hvt_ulvl_ss0p75vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib.
Read 24 cells in library saed32hvt_dlvl_ss0p75vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib.
**WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 294 cells in library saed32hvt_ss0p95vn40c.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib.
Read 12 cells in library saed32hvt_ulvl_ss0p95vn40c_i0p75v.
Reading worst_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib.
Read 35 cells in library saed32sram_ss0p95vn40c.
Library reading multithread flow ended.
Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib.
Read 294 cells in library saed32rvt_ff0p95vn40c.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i1p16v.lib.
Read 24 cells in library saed32rvt_dlvl_ff0p95vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff0p95vn40c_i0p95v.lib.
Read 12 cells in library saed32rvt_ulvl_ff0p95vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i0p95v.lib.
Read 24 cells in library saed32rvt_dlvl_ff0p95vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib.
Read 294 cells in library saed32rvt_ff1p16vn40c.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i1p16v.lib.
Read 12 cells in library saed32rvt_ulvl_ff1p16vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff1p16vn40c_i1p16v.lib.
Read 24 cells in library saed32rvt_dlvl_ff1p16vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i0p95v.lib.
Read 12 cells in library saed32rvt_ulvl_ff1p16vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff0p95vn40c.lib.
Read 294 cells in library saed32lvt_ff0p95vn40c.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i1p16v.lib.
Read 24 cells in library saed32lvt_dlvl_ff0p95vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff0p95vn40c_i0p95v.lib.
Read 12 cells in library saed32lvt_ulvl_ff0p95vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i0p95v.lib.
Read 24 cells in library saed32lvt_dlvl_ff0p95vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff1p16vn40c.lib.
Read 294 cells in library saed32lvt_ff1p16vn40c.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i1p16v.lib.
Read 12 cells in library saed32lvt_ulvl_ff1p16vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff1p16vn40c_i1p16v.lib.
Read 24 cells in library saed32lvt_dlvl_ff1p16vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i0p95v.lib.
Read 12 cells in library saed32lvt_ulvl_ff1p16vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95vn40c.lib.
Read 294 cells in library saed32hvt_ff0p95vn40c.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i1p16v.lib.
Read 24 cells in library saed32hvt_dlvl_ff0p95vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff0p95vn40c_i0p95v.lib.
Read 12 cells in library saed32hvt_ulvl_ff0p95vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i0p95v.lib.
Read 24 cells in library saed32hvt_dlvl_ff0p95vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16vn40c.lib.
Read 294 cells in library saed32hvt_ff1p16vn40c.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i1p16v.lib.
Read 12 cells in library saed32hvt_ulvl_ff1p16vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff1p16vn40c_i1p16v.lib.
Read 24 cells in library saed32hvt_dlvl_ff1p16vn40c_i1p16v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i0p95v.lib.
Read 12 cells in library saed32hvt_ulvl_ff1p16vn40c_i0p95v.
Reading best_libs timing library /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.lib.
Read 35 cells in library saed32sram_ff1p16vn40c.
Library reading multithread flow ended.
*** End library_loading (cpu=0.67min, real=0.18min, mem=147.0M, fe_cpu=1.59min, fe_real=4.15min, fe_mem=1932.5M) ***
#% Begin Load netlist data ... (date=05/07 01:07:34, mem=1610.8M)
*** Begin netlist parsing (mem=1932.5M) ***
Created 1025 new cells from 44 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../syn/outputs/ORCA_TOP.dct.vg'

*** Memory Usage v#2 (Current mem = 1932.504M, initial mem = 820.664M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=1932.5M) ***
#% End Load netlist data ... (date=05/07 01:07:34, total cpu=0:00:00.3, real=0:00:00.0, peak res=1653.3M, current mem=1653.3M)
Set top cell to ORCA_TOP.
Hooked 4138 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell ORCA_TOP ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
** info: there are 4264 modules.
** info: there are 38947 stdCell insts.
** info: there are 404 insts with no signal pins.
** info: there are 40 macros.

*** Memory Usage v#2 (Current mem = 1981.418M, initial mem = 820.664M) ***
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 0 (derived)
Start create_tracks
Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
Extraction setup Started for TopCell ORCA_TOP 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap ...
Process name: saed32nm_1p9m_Cmax.
Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap ...
Process name: saed32nm_1p9m_Cmin.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: test_worst_scenario
    RC-Corner Name        : cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: func_worst_scenario
    RC-Corner Name        : cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: test_best_scenario
    RC-Corner Name        : cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: func_best_scenario
    RC-Corner Name        : cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Multithreaded Timing Analysis is initialized with 8 threads

Reading timing constraints file '../../constraints/ORCA_TOP_func_best.sdc' ...
Current (total cpu=0:01:40, real=0:05:59, peak res=2220.9M, current mem=2220.9M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_func_best.sdc, Line 8).

**WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 261).

**WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 286).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 289).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 292).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 786).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 787).

**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_func_best.sdc completed, with 7 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2238.8M, current mem=2237.8M)
Current (total cpu=0:01:41, real=0:05:59, peak res=2238.8M, current mem=2237.8M)
Reading timing constraints file '../../constraints/ORCA_TOP_test_best.sdc' ...
Current (total cpu=0:01:41, real=0:06:00, peak res=2238.8M, current mem=2237.8M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_test_best.sdc, Line 8).

**WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 265).

**WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 290).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 293).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 296).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 822).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 823).

**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_test_best.sdc completed, with 7 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2260.8M, current mem=2260.8M)
Current (total cpu=0:01:41, real=0:06:00, peak res=2260.8M, current mem=2260.8M)
Reading timing constraints file '../../constraints/ORCA_TOP_func_worst.sdc' ...
Current (total cpu=0:01:41, real=0:06:00, peak res=2260.8M, current mem=2260.8M)
**WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 263).

**WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 288).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 291).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 298).

INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_func_worst.sdc completed, with 4 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2261.2M, current mem=2261.2M)
Current (total cpu=0:01:41, real=0:06:00, peak res=2261.2M, current mem=2261.2M)
Reading timing constraints file '../../constraints/ORCA_TOP_test_worst.sdc' ...
Current (total cpu=0:01:41, real=0:06:00, peak res=2261.2M, current mem=2261.2M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 8).

**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 9).

**WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 266).

**WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 291).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 294).

**WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 301).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 831).

**WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 832).

**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_test_worst.sdc completed, with 8 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2261.9M, current mem=2261.9M)
Current (total cpu=0:01:41, real=0:06:00, peak res=2261.9M, current mem=2261.9M)
Total number of combinational cells: 375
Total number of sequential cells: 396
Total number of tristate cells: 18
Total number of level shifter cells: 108
Total number of power gating cells: 0
Total number of isolation cells: 48
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 27
List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
Total number of usable buffers: 5
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: IBUFFX2_HVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT IBUFFX2_LVT INVX8_HVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT INVX8_RVT
Total number of usable inverters: 36
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT
Total number of identified usable delay cells: 19
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
ERROR     DMMMC-271            9  The software does not currently support ...
WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
WARNING   TCLCMD-1015          6  The %s command is not currently supporte...
WARNING   TCLCMD-1142          8  Virtual clock '%s' is being created with...
WARNING   TCLCMD-1333          8  The combinational generated clock %s was...
WARNING   TCLCMD-1461          3  Skipped unsupported command: %s          
WARNING   TECHLIB-302         72  No function defined for cell '%s'. The c...
WARNING   TECHLIB-313         72  Property '%s' can not be set on pin '%s'...
WARNING   TECHLIB-1161       132  The library level attribute %s on line %...
WARNING   TECHLIB-1277        72  The %s '%s' has been defined for %s %s '...
*** Message Summary: 378 warning(s), 9 error(s)

<CMD> defIn ../outputs/ORCA_TOP.floorplan.innovus.macros_3B.def
Reading DEF file '../outputs/ORCA_TOP.floorplan.innovus.macros_3B.def', current time is Wed May  7 01:09:26 2025 ...
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
**WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 0 (derived)
Vertical Layer M2 offset = 0 (derived)
Start create_tracks
Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
--- DIEAREA (0 0) (982528 593712)
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pad_en' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'ppar_out' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'ppar_en' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pc_be_out[3]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pc_be_out[2]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pc_be_out[1]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pc_be_out[0]' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pc_be_en' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pframe_n_out' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pframe_n_en' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'ptrdy_n_out' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'ptrdy_n_en' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pirdy_n_out' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pirdy_n_en' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pdevsel_n_out' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pdevsel_n_en' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pstop_n_out' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pstop_n_en' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pperr_n_out' is inconsistent with netlist.
**WARN: (IMPDF-247):	Net 'VSS' specified in Pin 'pperr_n_en' is inconsistent with netlist.
**WARN: (EMS-27):	Message (IMPDF-247) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_8' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_7' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_6' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_5' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
**WARN: (IMPDF-141):	Linking placement blockage with component 'I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_RAM_4' is only supported by defIn/defOut, but not other applications.
**WARN: (EMS-27):	Message (IMPDF-141) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
DEF file '../outputs/ORCA_TOP.floorplan.innovus.macros_3B.def' is parsed, current time is Wed May  7 01:09:26 2025.
Updating the floorplan ...
<CMD> add_tracks -honor_pitch
Start create_tracks
Generated pitch 2.432 in MRDL is different from previous one 0.228 in unpreferred direction.
Generated pitch 1.216 in M9 is different from previous one 0.152 in unpreferred direction.
Generated pitch 2.432 in M9 is different from previous one 0.228 in preferred direction.
Generated pitch 1.216 in M8 is different from previous one 0.152 in unpreferred direction.
Generated pitch 1.216 in M8 is different from previous one 0.152 in preferred direction.
Generated pitch 0.608 in M7 is different from previous one 0.152 in unpreferred direction.
Generated pitch 1.216 in M7 is different from previous one 0.152 in preferred direction.
Generated pitch 0.608 in M6 is different from previous one 0.152 in unpreferred direction.
Generated pitch 0.608 in M6 is different from previous one 0.152 in preferred direction.
Generated pitch 0.304 in M5 is different from previous one 0.152 in unpreferred direction.
Generated pitch 0.608 in M5 is different from previous one 0.152 in preferred direction.
Generated pitch 0.304 in M4 is different from previous one 0.152 in unpreferred direction.
Generated pitch 0.304 in M4 is different from previous one 0.152 in preferred direction.
Generated pitch 0.304 in M3 is different from previous one 0.152 in preferred direction.
<CMD> defIn /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/syn/outputs/ORCA_TOP.dct.scan.def
Reading DEF file '/u/nmallebo/ECE530-2024-SPRING/finalprj-group4/syn/outputs/ORCA_TOP.dct.scan.def', current time is Wed May  7 01:09:26 2025 ...
--- CASESENSITIVE ON
--- DIVIDERCHAR '/'
DEF file '/u/nmallebo/ECE530-2024-SPRING/finalprj-group4/syn/outputs/ORCA_TOP.dct.scan.def' is parsed, current time is Wed May  7 01:09:26 2025.
<CMD> read_power_intent ../../syn/outputs/ORCA_TOP.dct.upf -1801
Reading power intent file ../../syn/outputs/ORCA_TOP.dct.upf ...
Checking power intent
Checking scoped supply_net connected to top-level supply_net
IEEE1801_RUNTIME: checking scoped supply_net: cpu=0:00:00.00 real=0:00:00.00
Checking supply_set/supply_net
IEEE1801_RUNTIME: checking pst supplies: cpu=0:00:00.01 real=0:00:00.00
Setting boundaryports(3) from port_attr
IEEE1801_RUNTIME: checking port_attribute: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: checking related_supply_net: cpu=0:00:00.00 real=0:00:00.00
<CMD> commit_power_intent
IEEE1801_RUNTIME: freeTimingGraph: cpu=0:00:00.58 real=0:00:01.00
IEEE1801_RUNTIME: commit_logic_port/net: cpu=0:00:00.01 real=0:00:00.00
IEEE1801_RUNTIME: commit_supply_net: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_power_domain: cpu=0:00:00.06 real=0:00:00.00
IEEE1801_RUNTIME: commit_global_connect: cpu=0:00:00.03 real=0:00:00.00
IEEE1801_RUNTIME: commit_power_mode: cpu=0:00:00.00 real=0:00:00.00
worst_corner best_corner
worst_corner best_corner
IEEE1801_RUNTIME: define_low_power_cells: cpu=0:00:00.07 real=0:00:00.00
worst_corner best_corner
IEEE1801_RUNTIME: GNC_connect_existing_iso_shifter: cpu=0:00:00.21 real=0:00:00.00
IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: replaceAlwaysOnAssignBuffer: cpu=0:00:00.00 real=0:00:00.00
number of pgNets = 3
IEEE1801_RUNTIME: commit_power_switch: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_isolation: cpu=0:00:00.00 real=0:00:00.00
INFO: level_shifter strategy ls_out: added 62 level_shifter insts
INFO: level_shifter strategy ls_in: added 36 level_shifter insts
IEEE1801_RUNTIME: commit_level_shifter: cpu=0:00:00.03 real=0:00:00.00
Current (total cpu=0:01:44, real=0:06:03, peak res=2313.6M, current mem=2295.3M)
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2310.0M, current mem=2310.0M)
Current (total cpu=0:01:44, real=0:06:03, peak res=2313.6M, current mem=2310.0M)
Current (total cpu=0:01:44, real=0:06:03, peak res=2313.6M, current mem=2310.0M)
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2313.0M, current mem=2313.0M)
Current (total cpu=0:01:44, real=0:06:03, peak res=2313.6M, current mem=2313.0M)
Current (total cpu=0:01:44, real=0:06:03, peak res=2313.6M, current mem=2313.0M)
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2313.5M, current mem=2313.5M)
Current (total cpu=0:01:44, real=0:06:04, peak res=2313.6M, current mem=2313.5M)
Current (total cpu=0:01:44, real=0:06:04, peak res=2313.6M, current mem=2313.5M)
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
**ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2313.9M, current mem=2313.9M)
Current (total cpu=0:01:45, real=0:06:04, peak res=2313.9M, current mem=2313.9M)
IEEE1801_RUNTIME: buildTimingGraph: cpu=0:00:01.40 real=0:00:02.00
IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: misc: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: update_pd_libset_by_voltages: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: setDenseRecIsoInstToDB: cpu=0:00:00.00 real=0:00:00.00
Total number of combinational cells: 357
Total number of sequential cells: 204
Total number of tristate cells: 18
Total number of level shifter cells: 108
Total number of power gating cells: 0
Total number of isolation cells: 48
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 30
Total number of retention cells: 180
Total number of physical cells: 27
List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
Total number of usable buffers: 5
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: IBUFFX2_HVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT IBUFFX2_LVT INVX8_HVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT INVX8_RVT
Total number of usable inverters: 36
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT
Total number of identified usable delay cells: 19
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
number of pgNets = 3
<CMD> is_common_ui_mode
<CMD> modifyPowerDomainAttr PD_RISC_CORE -box 10.032 10.032 420.032 185.032
**WARN: (IMPMSMV-4010):	The '-box' parameter of the 'modifypowerdomainattr' command is obsolete and will be removed in a future release. Use 'setObjFPlanBox Group <domain_name>' instead.
Type 'man IMPMSMV-4010' for more detail.
Power Domain 'PD_RISC_CORE'.
	  Boundary = 10.0320 10.0320 420.0320 185.0320
	   minGaps = T:0.0560 B:0.0560 L:0.0560 R:0.0560
	   rsExts  = T:0.0000 B:0.0000 L:0.0000 R:0.0000
	   core2Side = T:0.0000 B:0.0000 L:0.0000 R:0.0000
	   rowSpaceType = 0
	   rowSpacing = 0.0000
	   rowFlip = first (fplan:auto)
	   site = unit
<CMD> is_common_ui_mode
<CMD> set_ccopt_property target_max_trans 0.3ns
<CMD> is_common_ui_mode
<CMD> setNanoRouteMode -drouteEndIteration 5
<CMD> is_common_ui_mode
<CMD> setOptMode -opt_enable_podv2_clock_opt_flow false
<CMD> setDesignMode -earlyClockFlow false
<CMD> setNanoRouteMode -routeWithViaOnlyForMacroCellPin false
<CMD> setNanoRouteMode -routeWithViaOnlyForStandardCellPin 1:1
<CMD> setOptMode -usefulSkew false
<CMD> setOptMode -usefulSkewCCOpt none
<CMD> setOptMode -usefulSkewPostRoute false
<CMD> setOptMode -usefulSkewPreCTS false
<CMD> is_common_ui_mode
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> all_constraint_modes -active
func_best_mode test_best_mode func_worst_mode test_worst_mode
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units
<CMD> setDontUse DELLN true
**WARN: (IMPOPT-3593):	The cell DELLN is not defined in any library file. If you wish to use this cell please ensure a timing library file defining this cell is bound to each timing analysis-view.
Type 'man IMPOPT-3593' for more detail.
<CMD> createBasicPathGroups -expanded
Created reg2reg path group
Effort level <high> specified for reg2reg path_group
Created reg2cgate path group
Effort level <high> specified for reg2cgate path_group
<CMD> saveDesign ORCA_TOP_floorplan.innovus
#% Begin save design ... (date=05/07 01:09:32, mem=2353.1M)
INFO: Current data have to be saved into a temporary db: 'ORCA_TOP_floorplan.innovus.dat.tmp' first. It will be renamed to the correct name 'ORCA_TOP_floorplan.innovus.dat' after the old db was deleted.
% Begin Save ccopt configuration ... (date=05/07 01:09:32, mem=2353.1M)
% End Save ccopt configuration ... (date=05/07 01:09:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=2354.8M, current mem=2354.8M)
% Begin Save netlist data ... (date=05/07 01:09:32, mem=2354.8M)
Writing Binary DB to ORCA_TOP_floorplan.innovus.dat.tmp/vbin/ORCA_TOP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/07 01:09:32, total cpu=0:00:00.4, real=0:00:00.0, peak res=2356.4M, current mem=2356.4M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/07 01:09:32, mem=2358.2M)
Saving AAE Data ...
% End Save AAE data ... (date=05/07 01:09:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=2382.2M, current mem=2358.4M)
Saving preference file ORCA_TOP_floorplan.innovus.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
*info - save blackBox cells to lef file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving SCANDEF file ...
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_81" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_540" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__21_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/trans3_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_51" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_50" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__17_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__24_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__0_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__16_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__28_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Wed May  7 01:09:35 2025)
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.prop
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Save Adaptive View Pruning View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=2843.9M) ***
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=2843.9M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=2843.9M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving power intent database ...
worst_corner best_corner
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/07 01:09:36, mem=2373.1M)
% End Save power constraints data ... (date=05/07 01:09:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=2373.2M, current mem=2373.2M)
cmin cmax
Generated self-contained design ORCA_TOP_floorplan.innovus.dat.tmp
best_libs worst_libs
cmin cmax
func_best_mode test_best_mode func_worst_mode test_worst_mode
../../constraints/ORCA_TOP_func_best.sdc
../../constraints/ORCA_TOP_test_best.sdc
../../constraints/ORCA_TOP_func_worst.sdc
../../constraints/ORCA_TOP_test_worst.sdc
#% End save design ... (date=05/07 01:09:41, total cpu=0:00:05.5, real=0:00:09.0, peak res=2402.4M, current mem=2375.7M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1001           2  Unable to trace scan chain "%s". Check t...
WARNING   IMPSC-1138         111  In scan chain "%s" DEF ordered section, ...
WARNING   IMPSC-1143           1  Unable to apply DEF ordered sections for...
WARNING   IMPSC-1144           2  Scan chain "%s" was not traced through. ...
WARNING   IMPSC-1020           2  Instance's output pin "%s/%s" (Cell "%s"...
*** Message Summary: 118 warning(s), 0 error(s)

<CMD> add_tracks -honor_pitch
Start create_tracks
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> checkDesign -powerGround -noHtml -outfile pg.rpt
Design check done.


---
--- Please refer to file pg.rpt for detailed report.
---
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> addRing -type core_rings -nets {VDD VSS} -layer {top M8 bottom M8 left M7 right M7} -offset 1 -width 4 -spacing 1.0
#% Begin addRing (date=05/07 01:09:41, mem=2375.8M)


viaInitial starts at Wed May  7 01:09:41 2025
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR_C' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG_C' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG' and 'VIA12SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR_C' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG_C' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG' and 'VIA23SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR_C' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG_C' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG' and 'VIA34SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR_C' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG_C' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG' and 'VIA45SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR_C' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG_C' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG' and 'VIA56SQ_C'.
Type 'man IMPPP-543' for more detail.
**WARN: (EMS-27):	Message (IMPPP-543) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
viaInitial ends at Wed May  7 01:09:41 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2650.3M)
The power planner has cut rows, and such rows will be considered to be placement objects.
**WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
**WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
Type 'man IMPPP-4051' for more detail.
#% End addRing (date=05/07 01:09:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=2376.7M, current mem=2376.7M)
<CMD> addStripe -nets {VDD VSS} -direction vertical -layer M4 -width 0.060 -set_to_set_distance 20 -spacing 10
#% Begin addStripe (date=05/07 01:09:41, mem=2376.7M)

Initialize fgc environment(mem: 2650.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2650.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2650.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2651.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Stripe generation is complete.
vias are now being generated.
addStripe created 216 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M4   |       216      |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=05/07 01:09:42, total cpu=0:00:00.1, real=0:00:01.0, peak res=2380.6M, current mem=2380.6M)
<CMD> addStripe -nets {VDD VSS} -direction horizontal -layer M5 -width 0.120 -set_to_set_distance 20 -spacing 10
#% Begin addStripe (date=05/07 01:09:42, mem=2380.6M)

Initialize fgc environment(mem: 2652.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2652.3M)
Stripe generation is complete.
vias are now being generated.
addStripe created 308 wires.
ViaGen created 1502 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA4  |      1502      |        0       |
|   M5   |       308      |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=05/07 01:09:42, total cpu=0:00:00.2, real=0:00:00.0, peak res=2381.4M, current mem=2381.4M)
<CMD> addStripe -nets {VDD VSS} -direction vertical -layer M6 -width 0.120 -set_to_set_distance 20 -spacing 10
#% Begin addStripe (date=05/07 01:09:42, mem=2381.4M)

Initialize fgc environment(mem: 2653.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (10.03, 185.12) (10.09, 414.35).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (10.03, 483.97) (10.09, 511.40).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (10.03, 581.02) (10.09, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (30.03, 185.12) (30.09, 405.39).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (30.03, 486.71) (30.09, 502.45).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (50.03, 185.12) (50.09, 405.39).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (50.03, 486.71) (50.09, 502.45).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (70.03, 185.12) (70.09, 404.75).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (70.03, 486.71) (70.09, 501.80).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M6 at (69.96, 486.33) (70.26, 486.63).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M6 at (69.96, 583.38) (70.26, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (90.03, 185.12) (90.09, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (110.03, 185.12) (110.09, 404.75).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (110.03, 486.71) (110.09, 501.80).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (130.03, 185.12) (130.09, 404.49).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (130.03, 486.71) (130.09, 501.55).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M6 at (130.01, 486.33) (130.31, 486.63).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M6 at (130.01, 583.38) (130.31, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (150.03, 185.12) (150.09, 404.75).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M4 at (150.03, 486.71) (150.09, 501.80).
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (350.03, 486.48).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (350.03, 583.53).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.12 at (570.03, 30.09).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.12 at (570.03, 50.09).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.12 at (570.03, 110.09).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.12 at (570.03, 130.09).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (590.03, 486.48).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (590.03, 583.53).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (100.15, 486.48).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (100.15, 583.53).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (280.26, 486.48).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (280.26, 583.53).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (380.17, 486.48).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (380.17, 583.53).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.12 at (500.16, 20.21).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (520.26, 486.48).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (520.26, 583.53).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (760.15, 80.12).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (780.25, 583.53).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 0.12 x 0.30 at (940.16, 10.18).
**WARN: (EMS-27):	Message (IMPPP-612) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
addStripe created 97 wires.
ViaGen created 1577 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA5  |      1577      |        0       |
|   M6   |       97       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=05/07 01:09:42, total cpu=0:00:00.2, real=0:00:00.0, peak res=2381.5M, current mem=2381.5M)
<CMD> addStripe -nets {VDD VSS} -direction horizontal -layer M7 -width 2 -set_to_set_distance 40 -spacing 20
#% Begin addStripe (date=05/07 01:09:42, mem=2381.5M)

Initialize fgc environment(mem: 2653.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (420.12, 10.03) (431.85, 10.15).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (484.52, 10.03) (501.45, 10.15).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (554.12, 10.03) (571.06, 10.15).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (623.73, 10.03) (640.66, 10.15).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (693.33, 10.03) (709.82, 10.15).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (762.49, 10.03) (779.87, 10.15).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (832.54, 10.03) (849.48, 10.15).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (902.15, 10.03) (919.08, 10.15).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M7 & M5 at (971.75, 10.03) (972.50, 10.15).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (920.52, 10.03) (920.82, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (929.52, 10.03) (929.82, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (928.62, 10.03) (928.92, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (925.02, 10.03) (925.32, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (924.12, 10.03) (924.42, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (947.52, 10.03) (947.82, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (945.72, 10.03) (946.02, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (946.62, 10.03) (946.92, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (944.82, 10.03) (945.12, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (941.22, 10.03) (941.52, 10.33).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M7 at (931.32, 10.03) (931.62, 10.33).
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA6 at (480.33, 10.03) (480.38, 10.33).
addStripe created 29 wires.
ViaGen created 3449 vias, deleted 375 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA4  |       756      |       370      |
|  VIA5  |      1113      |        5       |
|  VIA6  |      1580      |        0       |
|   M7   |       29       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=05/07 01:09:42, total cpu=0:00:00.2, real=0:00:00.0, peak res=2382.0M, current mem=2382.0M)
<CMD> addStripe -nets {VDD VSS} -direction vertical -layer M8 -width 4 -set_to_set_distance 80 -spacing 40
#% Begin addStripe (date=05/07 01:09:42, mem=2382.0M)

Initialize fgc environment(mem: 2653.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2653.3M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (10.03, 185.12) (10.09, 414.35).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (10.03, 483.97) (10.09, 511.40).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (10.03, 581.02) (10.09, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M6 at (10.03, 185.12) (10.15, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (13.27, 486.33) (13.56, 486.63).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (11.47, 486.33) (11.77, 486.63).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (13.27, 583.38) (13.56, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (11.47, 583.38) (11.77, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (90.03, 185.12) (90.09, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M6 at (90.03, 185.12) (90.15, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (94.01, 486.33) (94.31, 486.63).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (92.21, 486.33) (92.51, 486.63).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (94.01, 583.38) (94.31, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (92.21, 583.38) (92.51, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (170.03, 185.12) (170.09, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M6 at (170.03, 185.12) (170.15, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (172.95, 486.33) (173.25, 486.63).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M5 & M8 at (172.95, 583.38) (173.25, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M4 at (250.03, 185.12) (250.09, 583.68).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M8 & M6 at (250.03, 185.12) (250.15, 583.68).
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 4.00 x 0.12 at (570.03, 30.09).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 4.00 x 0.12 at (570.03, 50.09).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 4.00 x 0.12 at (570.03, 110.09).
**WARN: (IMPPP-612):	The intersection area is insufficient to satisfy MINIMUMCUT rule, so no via was created between layer: M5 & M6, size: 4.00 x 0.12 at (570.03, 130.09).
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 4.00 x 0.30 at (814.01, 583.53).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 4.00 x 0.30 at (538.01, 80.12).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 4.00 x 0.30 at (534.04, 486.48).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 4.00 x 0.30 at (534.04, 583.53).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 4.00 x 0.30 at (854.04, 583.53).
Type 'man IMPPP-610' for more detail.
addStripe created 24 wires.
ViaGen created 1835 vias, deleted 241 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA5  |       554      |       238      |
|  VIA6  |       554      |        3       |
|  VIA7  |       727      |        0       |
|   M8   |       24       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=05/07 01:09:43, total cpu=0:00:00.2, real=0:00:01.0, peak res=2384.4M, current mem=2384.4M)
<CMD> sroute -connect {corePin padPin} -crossoverViaLayerRange {1 4}
#% Begin sroute (date=05/07 01:09:43, mem=2384.4M)
*** Begin SPECIAL ROUTE on Wed May  7 01:09:43 2025 ***
SPECIAL ROUTE ran on directory: /u/nmallebo/ECE530-2024-SPRING/finalprj-group4/apr/work
SPECIAL ROUTE ran on machine: mo.ece.pdx.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.50Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 4
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 448.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY showBlockEdgeNum not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY showBlockEdgeNum not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY showBlockEdgeNum not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
   **WARN: PROPERTY scScanTag not defined
Finished reading floorplan and netlist information.
   A total of 23 warnings.
Read in 21 layers, 10 routing layers, 1 overlap layer
Read in 1054 macros, 114 used
Read in 219 components
  179 core components: 179 unplaced, 0 placed, 0 fixed
  40 block/ring components: 0 unplaced, 0 placed, 40 fixed
Read in 242 physical pins
  242 physical pins: 0 unplaced, 0 placed, 242 fixed
Read in 3 logical pins
Read in 1 blockages
Read in 220 nets
Read in 3 special nets, 2 routed
Read in 681 terminals
Begin power routing ...
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDDH net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDDH. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-2031):	For net VDDH, no suitable cell can be taken as reference cell for followpin generation at (97.736 10.032) (112.632 11.704). Specify option -corePinLayer to generate followpin on M3 or above layers. Similar warnings suppressed.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (32.235, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (33.603, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (34.971, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (36.339, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (37.707, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (39.075, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (40.443, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (41.811, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (43.179, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (44.547, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (45.915, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (47.283, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (48.651, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (50.019, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (51.387, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (112.977, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (114.345, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (115.713, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (117.081, 501.570), it will not be connected.
**WARN: (IMPSR-481):	Row/Power/Ground pin overlap with a block or obstruction around (118.449, 501.570), it will not be connected.
**WARN: (EMS-27):	Message (IMPSR-481) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
CPU time for VDD FollowPin 0 seconds
CPU time for VDDH FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA4 at (560.08, 560.09) (560.35, 560.10).
  Number of IO ports routed: 0
  Number of Core ports routed: 3662  ignored: 123  open: 475
  Number of Followpin connections: 2486
End power routing: cpu: 0:00:10, real: 0:00:10, peak: 675.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 242 io pins ...
 Updating DB with 36 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Wed May  7 01:09:53 2025
The viaGen is rebuilding shadow vias for net VSS.
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (880.14, 473.58) (880.27, 473.69).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (880.14, 342.40) (880.27, 342.51).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (20.14, 486.80) (20.27, 486.91).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (100.14, 486.80) (100.27, 486.91).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (180.14, 486.80) (180.27, 486.91).
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M3 at (20.14, 501.70) (20.27, 501.81).
sroute post-processing ends at Wed May  7 01:09:54 2025

sroute post-processing starts at Wed May  7 01:09:54 2025
The viaGen is rebuilding shadow vias for net VDD.
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA4 at (972.58, 234.12) (972.60, 234.15).
**WARN: (IMPPP-4500):	Extended number of geometries exist around 50.074000, 501.600000 between the M1 and M2 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-4500):	Extended number of geometries exist around 50.040000, 501.875000 between the M1 and M4 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-4500):	Extended number of geometries exist around 130.091000, 502.056000 between the M1 and M6 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (130.02, 502.00) (130.15, 502.11).
**WARN: (IMPPP-4500):	Extended number of geometries exist around 210.091000, 502.056000 between the M1 and M6 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (210.02, 502.00) (210.15, 502.11).
**WARN: (IMPPP-4500):	Extended number of geometries exist around 290.130000, 502.121000 between the M1 and M6 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (290.03, 501.96) (290.16, 502.07).
**WARN: (IMPPP-4500):	Extended number of geometries exist around 370.091000, 502.056000 between the M1 and M6 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (370.02, 502.00) (370.15, 502.11).
**WARN: (IMPPP-4500):	Extended number of geometries exist around 450.091000, 502.056000 between the M1 and M6 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (450.02, 502.00) (450.15, 502.11).
**WARN: (IMPPP-4500):	Extended number of geometries exist around 530.091000, 502.056000 between the M1 and M6 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: Due to MINAREA rule violation, viaGen fail to generate via on layer M5 at (530.02, 502.00) (530.15, 502.11).
**WARN: (IMPPP-4500):	Extended number of geometries exist around 610.092000, 502.056000 between the M1 and M6 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-4500):	Extended number of geometries exist around 438.188000, 501.261000 between the M2 and M3 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-4500):	Extended number of geometries exist around 438.188000, 501.331000 between the M1 and M2 layers. This may increase the run time.
Type 'man IMPPP-4500' for more detail.
sroute post-processing ends at Wed May  7 01:09:54 2025
sroute created 11109 wires.
ViaGen created 45086 vias, deleted 6 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |      6563      |       NA       |
|  VIA1  |      11678     |        0       |
|   M2   |       308      |       NA       |
|  VIA2  |      11652     |        0       |
|   M3   |       931      |       NA       |
|  VIA3  |      11651     |        0       |
|   M4   |       10       |       NA       |
|  VIA4  |      2709      |        0       |
|   M5   |       115      |       NA       |
|  VIA5  |      2703      |        0       |
|   M6   |       762      |       NA       |
|  VIA6  |      4585      |        5       |
|   M7   |      2420      |       NA       |
|  VIA7  |       108      |        1       |
+--------+----------------+----------------+
#% End sroute (date=05/07 01:09:54, total cpu=0:00:11.2, real=0:00:11.0, peak res=2615.0M, current mem=2407.2M)
<CMD> createRow -area {0.0000 0.0000 1000 644} -site unitdouble
<CMD> deselectAll
<CMD> getAnalysisMode -socv -quiet
<CMD> setOptMode -opt_enable_podv2_clock_opt_flow false
<CMD> getAnalysisMode -socv -quiet
<CMD> setDesignMode -earlyClockFlow false
<CMD> setOptMode -usefulSkew true
<CMD> setOptMode -usefulSkewCCOpt standard
<CMD> setDesignMode -flowEffort standard
<CMD> setOptMode -usefulSkewPostRoute false
<CMD> setOptMode -usefulSkewPreCTS false
<CMD> createInstGroup CLOCK_GROUP
<CMD> deselectAll
<CMD> selectInst I_CLOCKING*
<CMD> selectInst occ*
<CMD> addInstToInstGroup CLOCK_GROUP {occ_int2/U_gf_mux_2/U6 occ_int2/U_clk_control_i_2/U_decode_i/U11 {occ_int2/U_clk_control_i_2/U_cycle_ctr_i/count_int_reg[1]} occ_int2/U_clk_control_i_2/U13 occ_int2/slow_clk_1_clkgt/u_icg occ_int2/U_clk_control_i_1/U_decode_i/U9 occ_int2/U_clk_control_i_1/U_cycle_ctr_i/U9 occ_int2/U_clk_control_i_1/U14 occ_int2/U_clk_control_i_1/pipeline_or_tree_l_reg occ_int2/U_clk_control_i_0/U_decode_i/U8 occ_int2/U_clk_control_i_0/U_cycle_ctr_i/U10 occ_int2/U_clk_control_i_0/U15 occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg occ_int2/U_gf_mux_2/U8 occ_int2/U_clk_control_i_2/U_cycle_ctr_i/add_421/U2 {occ_int2/U_clk_control_i_2/U_cycle_ctr_i/count_int_reg[0]} occ_int2/U_clk_control_i_2/U12 occ_int2/fast_clk_1_clkgt/u_icg occ_int2/U_clk_control_i_1/U_decode_i/U12 occ_int2/U_clk_control_i_1/U_cycle_ctr_i/tercnt_n_reg_reg occ_int2/U_clk_control_i_1/U13 occ_int2/slow_clk_0_clkgt/u_icg occ_int2/U_clk_control_i_0/U_decode_i/U9 occ_int2/U_clk_control_i_0/U_cycle_ctr_i/U9 occ_int2/U_clk_control_i_0/U14 occ_int2/U_clk_control_i_0/pipeline_or_tree_l_reg occ_int2/U_gf_mux_2/U7 occ_int2/U_clk_control_i_2/U_cycle_ctr_i/add_421/U1 occ_int2/U_clk_control_i_2/U17 occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg occ_int2/U_gf_mux_1/U6 occ_int2/U_clk_control_i_1/U_decode_i/U11 {occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]} occ_int2/U_clk_control_i_1/U12 occ_int2/fast_clk_0_clkgt/u_icg occ_int2/U_clk_control_i_0/U_decode_i/U12 occ_int2/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg occ_int2/U_clk_control_i_0/U13 occ_int2/U4 occ_int2/U_gf_mux_2/U5 occ_int2/U_clk_control_i_2/U_cycle_ctr_i/add_421/U3 occ_int2/U_clk_control_i_2/U11 occ_int2/U_clk_control_i_2/load_n_meta_1_l_reg occ_int2/U_gf_mux_1/U8 occ_int2/U_clk_control_i_1/U_cycle_ctr_i/add_252/U2 {occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[0]} occ_int2/U_clk_control_i_1/load_n_meta_2_l_reg occ_int2/U_gf_mux_0/U6 occ_int2/U_clk_control_i_0/U_decode_i/U11 {occ_int2/U_clk_control_i_0/U_cycle_ctr_i/count_int_reg[1]} occ_int2/U_clk_control_i_0/U12 occ_int2/U3 occ_int2/U_clk_control_i_2/U_or_tree_i/U2 occ_int2/U_clk_control_i_2/U_cycle_ctr_i/U11 occ_int2/U_clk_control_i_2/U10 occ_int2/U_clk_control_i_2/load_n_meta_0_l_reg occ_int2/U_gf_mux_1/U7 occ_int2/U_clk_control_i_1/U_cycle_ctr_i/add_252/U1 occ_int2/U_clk_control_i_1/U11 occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg occ_int2/U_gf_mux_0/U8 occ_int2/U_clk_control_i_0/U_cycle_ctr_i/add_83/U2 {occ_int2/U_clk_control_i_0/U_cycle_ctr_i/count_int_reg[0]} occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg occ_int2/U2 occ_int2/U_clk_control_i_2/U_decode_i/U8 occ_int2/U_clk_control_i_2/U_cycle_ctr_i/U10 occ_int2/U_clk_control_i_2/U16 occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg occ_int2/U_gf_mux_1/U5 occ_int2/U_clk_control_i_1/U_cycle_ctr_i/add_252/U3 occ_int2/U_clk_control_i_1/U10 occ_int2/U_clk_control_i_1/load_n_meta_0_l_reg occ_int2/U_gf_mux_0/U7 occ_int2/U_clk_control_i_0/U_cycle_ctr_i/add_83/U1 occ_int2/U_clk_control_i_0/U11 occ_int2/U_clk_control_i_0/load_n_meta_1_l_reg occ_int2/U1 occ_int2/slow_clk_2_clkgt/u_icg occ_int2/U_clk_control_i_2/U_decode_i/U9 occ_int2/U_clk_control_i_2/U_cycle_ctr_i/U9 occ_int2/U_clk_control_i_2/U15 occ_int2/U_clk_control_i_2/fast_clk_enable_l_reg occ_int2/U_clk_control_i_1/U_or_tree_i/U2 occ_int2/U_clk_control_i_1/U_cycle_ctr_i/U11 occ_int2/U_clk_control_i_1/U16 occ_int2/U_clk_control_i_1/slow_clk_enable_l_reg occ_int2/U_gf_mux_0/U5 occ_int2/U_clk_control_i_0/U_cycle_ctr_i/add_83/U3 occ_int2/U_clk_control_i_0/U10 occ_int2/U_clk_control_i_0/load_n_meta_0_l_reg occ_int2/fast_clk_2_clkgt/u_icg occ_int2/U_clk_control_i_2/U_decode_i/U12 occ_int2/U_clk_control_i_2/U_cycle_ctr_i/tercnt_n_reg_reg occ_int2/U_clk_control_i_2/U14 occ_int2/U_clk_control_i_2/pipeline_or_tree_l_reg occ_int2/U_clk_control_i_1/U_decode_i/U8 occ_int2/U_clk_control_i_1/U_cycle_ctr_i/U10 occ_int2/U_clk_control_i_1/U15 occ_int2/U_clk_control_i_1/fast_clk_enable_l_reg occ_int2/U_clk_control_i_0/U_or_tree_i/U2 occ_int2/U_clk_control_i_0/U_cycle_ctr_i/U11 occ_int2/U_clk_control_i_0/U16 occ_int2/U_clk_control_i_0/slow_clk_enable_l_reg I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg I_CLOCKING/occ_int1/U_gf_mux_0/U8 I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/add_83/U2 {I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/count_int_reg[0]} I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg I_CLOCKING/U6 I_CLOCKING/U3 I_CLOCKING/prst_ff_reg I_CLOCKING/snps_clk_chain_0/U1 I_CLOCKING/occ_int1/U_gf_mux_0/U7 I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/add_83/U1 I_CLOCKING/occ_int1/U_clk_control_i_0/U11 I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_1_l_reg I_CLOCKING/U4 I_CLOCKING/U2 I_CLOCKING/pci_rst_n_buf_reg I_CLOCKING/snps_clk_chain_0/U3 I_CLOCKING/occ_int1/U_gf_mux_0/U5 I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/add_83/U3 I_CLOCKING/occ_int1/U_clk_control_i_0/U10 I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_0_l_reg I_CLOCKING/U11 I_CLOCKING/U5 I_CLOCKING/sys_rst_n_buf_reg I_CLOCKING/snps_clk_chain_0/U2 I_CLOCKING/occ_int1/U_clk_control_i_0/U_or_tree_i/U2 I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/U11 I_CLOCKING/occ_int1/U_clk_control_i_0/U16 I_CLOCKING/occ_int1/U_clk_control_i_0/slow_clk_enable_l_reg I_CLOCKING/U8 I_CLOCKING/U1 I_CLOCKING/sdram_rst_n_buf_reg I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_1/q_reg I_CLOCKING/occ_int1/U_clk_control_i_0/U_decode_i/U8 I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/U10 I_CLOCKING/occ_int1/U_clk_control_i_0/U15 I_CLOCKING/occ_int1/U_clk_control_i_0/fast_clk_enable_l_reg I_CLOCKING/sys_2x_rst_n_testctl I_CLOCKING/sys_clk_in_reg I_CLOCKING/sys_2x_rst_n_buf_reg I_CLOCKING/occ_int1/slow_clk_clkgt/u_icg I_CLOCKING/occ_int1/U_clk_control_i_0/U_decode_i/U9 I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/U9 I_CLOCKING/occ_int1/U_clk_control_i_0/U14 I_CLOCKING/occ_int1/U_clk_control_i_0/pipeline_or_tree_l_reg I_CLOCKING/sys_rst_n_testctl I_CLOCKING/sys_2x_rst_ff_reg I_CLOCKING/icc_clock3 I_CLOCKING/occ_int1/fast_clk_clkgt/u_icg I_CLOCKING/occ_int1/U_clk_control_i_0/U_decode_i/U12 I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg I_CLOCKING/occ_int1/U_clk_control_i_0/U13 I_CLOCKING/occ_int1/U2 I_CLOCKING/sdram_rst_n_testctl I_CLOCKING/sdram_rst_ff_reg I_CLOCKING/snps_clk_chain_0/U4 I_CLOCKING/occ_int1/U_gf_mux_0/U6 I_CLOCKING/occ_int1/U_clk_control_i_0/U_decode_i/U11 {I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/count_int_reg[1]} I_CLOCKING/occ_int1/U_clk_control_i_0/U12 I_CLOCKING/occ_int1/U1 I_CLOCKING/pci_rst_n_testctl I_CLOCKING/sys_rst_ff_reg}
<CMD> createRegion CLOCK_GROUP 10.792 312.664 147.44 351.12
### Start verbose source output (echo mode) for '../scripts/ORCA_TOP.pre.place.tcl' ...
# if { [info exists synopsys_program_name ] } {
    source -echo -verbose ../scripts/fix_macro_outputs_place.tcl
    echo READING SCANDEF
    if { ( ! [ info exists fc_rtl ] ) ||  ( ! $fc_rtl ) } {
        echo READING SCANDEF
        read_def ../../syn/outputs/ORCA_TOP.dct.scan.def
        echo FINISHED READING SCANDEF
    }

    # Creating seperate voltage area for core area. 
    remove_voltage_areas *
    create_voltage_area -power_domains PD_RISC_CORE -region {{11 400} {450 640}}
    # Commit the UPF settings for ORCA.
    commit_upf
} else {
  source ../scripts/update_vddh_libs.tcl

  if { [ is_common_ui_mode ] } {  set_db eco_batch_mode true
  } else { setEcoMode -batchMode true }

  foreach_in_collection i [ get_cells -hier -filter "ref_name=~LSD*||ref_name==LSUP" ] {
     set vt [regsub  ".VT" [get_db $i .base_cell.base_name ] LVT ] 
     if { [ is_common_ui_mode ] } {  eco_update_cell -insts [get_db $i .name ] -cells $vt   
     } else { ecoChangeCell -inst [get_db $i .name ] -cell $vt  }
  }
  if { [ is_common_ui_mode ] } {  set_db eco_batch_mode false
  } else { setEcoMode -batchMode false  }
}
<CMD> create_library_set -name worst_libs_vddh -timing {
<CMD> update_delay_corner -name worst_corner -power_domain PD_RISC_CORE -library_set worst_libs_vddh
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_35_test_si1', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_34_scan_enable', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_33_Instrn_0_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_32_Instrn_1_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_31_Instrn_2_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_30_Instrn_3_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_29_Instrn_4_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_28_Instrn_5_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_27_Instrn_6_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_26_Instrn_7_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_25_Instrn_8_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_24_Instrn_9_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_23_Instrn_10_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_22_Instrn_11_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_21_Instrn_12_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_20_Instrn_13_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_19_Instrn_14_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_18_Instrn_15_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_17_Instrn_16_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_16_Instrn_17_', cell 'LSUPX1_RVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
**ERROR: (IMPTS-424):	 Missing library for some instance found in view(s). Please check the library binding of instances in active views and set the missing library in corresponding views.
<CMD> is_common_ui_mode
<CMD> setEcoMode -batchMode true
**WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode false' after all ECOs are over.
Type 'man IMPOPT-6115' for more detail.
**WARN: (IMPOPT-6103):	Timing updates for ECO operations done inside batch mode will happen when exiting batch mode.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_61_test_so1 -cell LSDNSSX8_LVT
**WARN: (IMPSP-362):	Site 'unit' has one std.Cell height, so ignoring its X-symmetry.
Type 'man IMPSP-362' for more detail.
Estimated cell power/ground rail width = 0.104 um

#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=3026 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
[NR-eGR] Started Early Global Route ( Curr Mem: 2.88 MB )
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.88 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 99082 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 23020
[NR-eGR] #PG Blockages       : 99082
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute 0 out of 41631 routable nets
[NR-eGR] #prerouted nets         : 41631
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 41631 nets ( ignored 41631 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] No Net to Route
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] No Net to Route
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1    (1H)             0     0 
[NR-eGR]  M2    (2V)             0     0 
[NR-eGR]  M3    (3H)             0     0 
[NR-eGR]  M4    (4V)             0     0 
[NR-eGR]  M5    (5H)             0     0 
[NR-eGR]  M6    (6V)             0     0 
[NR-eGR]  M7    (7H)             0     0 
[NR-eGR]  M8    (8V)             0     0 
[NR-eGR]  M9    (9H)             0     0 
[NR-eGR]  MRDL  (10V)            0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total            0     0 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 940860um
[NR-eGR] Total length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.62 sec, Real: 0.56 sec, Curr Mem: 2.91 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.66 sec, Real: 0.58 sec, Curr Mem: 2.89 MB )
Extraction called for design 'ORCA_TOP' of instances=39085 and nets=42514 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2998.426M)
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'func_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'test_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'func_worst_scenario'
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'test_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'func_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'test_worst_scenario'
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2751.66)
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_36, driver I_RISC_CORE/ls_in_35_test_si1/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/SI (cell SDFFX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_34, driver I_RISC_CORE/ls_in_33_Instrn_0_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_27, driver I_RISC_CORE/ls_in_26_Instrn_7_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_26, driver I_RISC_CORE/ls_in_25_Instrn_8_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_25, driver I_RISC_CORE/ls_in_24_Instrn_9_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_24, driver I_RISC_CORE/ls_in_23_Instrn_10_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_23, driver I_RISC_CORE/ls_in_22_Instrn_11_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_22, driver I_RISC_CORE/ls_in_21_Instrn_12_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_21, driver I_RISC_CORE/ls_in_20_Instrn_13_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_20, driver I_RISC_CORE/ls_in_19_Instrn_14_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_14_/D (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_19, driver I_RISC_CORE/ls_in_18_Instrn_15_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/D (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_18, driver I_RISC_CORE/ls_in_17_Instrn_16_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/D (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_28, driver I_RISC_CORE/ls_in_27_Instrn_6_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_32, driver I_RISC_CORE/ls_in_31_Instrn_2_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/D (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_35, driver I_RISC_CORE/ls_in_34_scan_enable/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U18/A (cell NBUFFX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_33, driver I_RISC_CORE/ls_in_32_Instrn_1_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_1_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_31, driver I_RISC_CORE/ls_in_30_Instrn_3_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_30, driver I_RISC_CORE/ls_in_29_Instrn_4_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_17, driver I_RISC_CORE/ls_in_16_Instrn_17_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/D (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/n_29, driver I_RISC_CORE/ls_in_28_Instrn_5_/Y (cell LSUPX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/D (cell SDFFARX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
Total number of fetched objects 48210
End delay calculation. (MEM=2800.83 CPU=0:00:10.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2753.89 CPU=0:00:16.8 REAL=0:00:10.0)
   _____________________________________________________________
  /  Design State
 +--------------------------------------------------------------
 | unconnected nets:       16
 | signal nets: 
 |    routed nets:        0 (0.0% routed)
 |     total nets:    41543
 | clock nets: 
 |    routed nets:        0 (0.0% routed)
 |     total nets:       88
 +--------------------------------------------------------------
**INFO: Fewer than half of the nets are detail routed, this design is not in postRoute stage
Resize ls_out_61_test_so1 (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_60_STACK_FULL -cell LSDNSSX8_LVT
Resize ls_out_60_STACK_FULL (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_59_OUT_VALID -cell LSDNSSX8_LVT
Resize ls_out_59_OUT_VALID (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_58_RESULT_DATA_0_ -cell LSDNSSX8_LVT
Resize ls_out_58_RESULT_DATA_0_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_57_RESULT_DATA_1_ -cell LSDNSSX8_LVT
Resize ls_out_57_RESULT_DATA_1_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_56_RESULT_DATA_2_ -cell LSDNSSX8_LVT
Resize ls_out_56_RESULT_DATA_2_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_55_RESULT_DATA_3_ -cell LSDNSSX8_LVT
Resize ls_out_55_RESULT_DATA_3_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_54_RESULT_DATA_4_ -cell LSDNSSX8_LVT
Resize ls_out_54_RESULT_DATA_4_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_53_RESULT_DATA_5_ -cell LSDNSSX8_LVT
Resize ls_out_53_RESULT_DATA_5_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_52_RESULT_DATA_6_ -cell LSDNSSX8_LVT
Resize ls_out_52_RESULT_DATA_6_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_51_RESULT_DATA_7_ -cell LSDNSSX8_LVT
Resize ls_out_51_RESULT_DATA_7_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_50_RESULT_DATA_8_ -cell LSDNSSX8_LVT
Resize ls_out_50_RESULT_DATA_8_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_49_RESULT_DATA_9_ -cell LSDNSSX8_LVT
Resize ls_out_49_RESULT_DATA_9_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_48_RESULT_DATA_10_ -cell LSDNSSX8_LVT
Resize ls_out_48_RESULT_DATA_10_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_47_RESULT_DATA_11_ -cell LSDNSSX8_LVT
Resize ls_out_47_RESULT_DATA_11_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_46_RESULT_DATA_12_ -cell LSDNSSX8_LVT
Resize ls_out_46_RESULT_DATA_12_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_45_RESULT_DATA_13_ -cell LSDNSSX8_LVT
Resize ls_out_45_RESULT_DATA_13_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_44_RESULT_DATA_14_ -cell LSDNSSX8_LVT
Resize ls_out_44_RESULT_DATA_14_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_43_RESULT_DATA_15_ -cell LSDNSSX8_LVT
Resize ls_out_43_RESULT_DATA_15_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_42_Rd_Instr -cell LSDNSSX8_LVT
Resize ls_out_42_Rd_Instr (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_41_PSW_2_ -cell LSDNSSX8_LVT
Resize ls_out_41_PSW_2_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_40_PSW_3_ -cell LSDNSSX8_LVT
Resize ls_out_40_PSW_3_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_39_PSW_4_ -cell LSDNSSX8_LVT
Resize ls_out_39_PSW_4_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_38_PSW_5_ -cell LSDNSSX8_LVT
Resize ls_out_38_PSW_5_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_37_PSW_6_ -cell LSDNSSX8_LVT
Resize ls_out_37_PSW_6_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_36_PSW_7_ -cell LSDNSSX8_LVT
Resize ls_out_36_PSW_7_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_35_PSW_8_ -cell LSDNSSX8_LVT
Resize ls_out_35_PSW_8_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_34_PSW_9_ -cell LSDNSSX8_LVT
Resize ls_out_34_PSW_9_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_33_PSW_10_ -cell LSDNSSX8_LVT
Resize ls_out_33_PSW_10_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_32_EndOfInstrn -cell LSDNSSX8_LVT
Resize ls_out_32_EndOfInstrn (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_31_Xecutng_Instrn_0_ -cell LSDNSSX8_LVT
Resize ls_out_31_Xecutng_Instrn_0_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_30_Xecutng_Instrn_1_ -cell LSDNSSX8_LVT
Resize ls_out_30_Xecutng_Instrn_1_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_29_Xecutng_Instrn_2_ -cell LSDNSSX8_LVT
Resize ls_out_29_Xecutng_Instrn_2_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_28_Xecutng_Instrn_3_ -cell LSDNSSX8_LVT
Resize ls_out_28_Xecutng_Instrn_3_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_27_Xecutng_Instrn_4_ -cell LSDNSSX8_LVT
Resize ls_out_27_Xecutng_Instrn_4_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_26_Xecutng_Instrn_5_ -cell LSDNSSX8_LVT
Resize ls_out_26_Xecutng_Instrn_5_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_25_Xecutng_Instrn_6_ -cell LSDNSSX8_LVT
Resize ls_out_25_Xecutng_Instrn_6_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_24_Xecutng_Instrn_7_ -cell LSDNSSX8_LVT
Resize ls_out_24_Xecutng_Instrn_7_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_23_Xecutng_Instrn_8_ -cell LSDNSSX8_LVT
Resize ls_out_23_Xecutng_Instrn_8_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_22_Xecutng_Instrn_9_ -cell LSDNSSX8_LVT
Resize ls_out_22_Xecutng_Instrn_9_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_21_Xecutng_Instrn_10_ -cell LSDNSSX8_LVT
Resize ls_out_21_Xecutng_Instrn_10_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_20_Xecutng_Instrn_11_ -cell LSDNSSX8_LVT
Resize ls_out_20_Xecutng_Instrn_11_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_19_Xecutng_Instrn_12_ -cell LSDNSSX8_LVT
Resize ls_out_19_Xecutng_Instrn_12_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_18_Xecutng_Instrn_13_ -cell LSDNSSX8_LVT
Resize ls_out_18_Xecutng_Instrn_13_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_17_Xecutng_Instrn_14_ -cell LSDNSSX8_LVT
Resize ls_out_17_Xecutng_Instrn_14_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_16_Xecutng_Instrn_15_ -cell LSDNSSX8_LVT
Resize ls_out_16_Xecutng_Instrn_15_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_15_Xecutng_Instrn_16_ -cell LSDNSSX8_LVT
Resize ls_out_15_Xecutng_Instrn_16_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_14_Xecutng_Instrn_17_ -cell LSDNSSX8_LVT
Resize ls_out_14_Xecutng_Instrn_17_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_13_Xecutng_Instrn_18_ -cell LSDNSSX8_LVT
Resize ls_out_13_Xecutng_Instrn_18_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_12_Xecutng_Instrn_19_ -cell LSDNSSX8_LVT
Resize ls_out_12_Xecutng_Instrn_19_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_11_Xecutng_Instrn_20_ -cell LSDNSSX8_LVT
Resize ls_out_11_Xecutng_Instrn_20_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_10_Xecutng_Instrn_21_ -cell LSDNSSX8_LVT
Resize ls_out_10_Xecutng_Instrn_21_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_9_Xecutng_Instrn_22_ -cell LSDNSSX8_LVT
Resize ls_out_9_Xecutng_Instrn_22_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_8_Xecutng_Instrn_23_ -cell LSDNSSX8_LVT
Resize ls_out_8_Xecutng_Instrn_23_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_7_Xecutng_Instrn_24_ -cell LSDNSSX8_LVT
Resize ls_out_7_Xecutng_Instrn_24_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_6_Xecutng_Instrn_25_ -cell LSDNSSX8_LVT
Resize ls_out_6_Xecutng_Instrn_25_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_5_Xecutng_Instrn_26_ -cell LSDNSSX8_LVT
Resize ls_out_5_Xecutng_Instrn_26_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_4_Xecutng_Instrn_27_ -cell LSDNSSX8_LVT
Resize ls_out_4_Xecutng_Instrn_27_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_3_Xecutng_Instrn_28_ -cell LSDNSSX8_LVT
Resize ls_out_3_Xecutng_Instrn_28_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_2_Xecutng_Instrn_29_ -cell LSDNSSX8_LVT
Resize ls_out_2_Xecutng_Instrn_29_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_1_Xecutng_Instrn_30_ -cell LSDNSSX8_LVT
Resize ls_out_1_Xecutng_Instrn_30_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> ecoChangeCell -inst ls_out_0_Xecutng_Instrn_31_ -cell LSDNSSX8_LVT
Resize ls_out_0_Xecutng_Instrn_31_ (LSDNSSX8_RVT) to LSDNSSX8_LVT.
<CMD> is_common_ui_mode
<CMD> setEcoMode -batchMode false

*** Starting refinePlace (0:02:41 mem=3391.7M) ***
Total net bbox length = 8.561e+05 (5.116e+05 3.445e+05) (ext = 6.704e+04)
**WARN: (IMPSP-2022):	No instances to legalize in design.
Type 'man IMPSP-2022' for more detail.
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Total net bbox length = 8.561e+05 (5.116e+05 3.445e+05) (ext = 6.704e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3391.7MB
*** Finished refinePlace (0:02:41 mem=3391.7M) ***
### End verbose source output for '../scripts/ORCA_TOP.pre.place.tcl'.
<CMD> place_opt_design
#% Begin place_opt_design (date=05/07 01:10:11, mem=2761.0M)
**INFO: User settings:
setDesignMode -earlyClockFlow                false
setDesignMode -flowEffort                    standard
setDelayCalMode -engine                      aae
setOptMode -opt_enable_podv2_clock_opt_flow  false
setOptMode -opt_skew                         true
setOptMode -opt_skew_ccopt                   standard
setOptMode -opt_skew_post_route              false
setOptMode -opt_skew_pre_cts                 false
setAnalysisMode -analysisType                bcwc

*** place_opt_design #1 [begin] () : totSession cpu/real = 0:02:41.4/0:06:42.3 (0.4), mem = 3425.0M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***

*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:42.2/0:06:42.8 (0.4), mem = 3423.7M
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_81" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_540" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__21_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/trans3_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_51" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_50" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__17_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__24_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__0_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__16_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__28_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 10.48% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** Start deleteBufferTree ***
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'func_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'test_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'func_worst_scenario'
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'test_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'func_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'test_worst_scenario'
Warning: Found 48 MSV violating nets before deleteBufferTree
  Will not remove AON buffers because removing them could give unexpected results
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 3434 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:04.5) ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 19267 (50.3%) nets
3		: 10980 (28.7%) nets
4     -	14	: 7236 (18.9%) nets
15    -	39	: 760 (2.0%) nets
40    -	79	: 10 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 3 (0.0%) nets
320   -	639	: 14 (0.0%) nets
640   -	1279	: 5 (0.0%) nets
1280  -	2559	: 4 (0.0%) nets
2560  -	5119	: 3 (0.0%) nets
5120+		: 0 (0.0%) nets
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
#std cell=35696 (0 fixed + 35696 movable) #buf cell=32 #inv cell=3802 #block=40 (0 floating + 40 preplaced)
#ioInst=0 #net=38229 #term=149448 #term/net=3.91, #fixedIo=0, #floatIo=0, #fixedPin=215, #floatPin=0
stdCell: 35660 single + 36 double + 0 multi
Total standard cell length = 80.6555 (mm), area = 0.1350 (mm^2)

Average module density = 0.566.
Density for module 'CLOCK_GROUP' = 0.570.
       = stdcell_area 2449 sites (622 um^2) / alloc_area 4297 sites (1092 um^2).
Density for module 'PD_RISC_CORE' = 0.473.
       = stdcell_area 22849 sites (5807 um^2) / alloc_area 48331 sites (12283 um^2).
Density for the rest of the design = 0.570.
       = stdcell_area 505834 sites (128555 um^2) / alloc_area 887512 sites (225556 um^2).
Density for the design = 0.565.
       = stdcell_area 531132 sites (134984 um^2) / alloc_area 940140 sites (238931 um^2).
Pin Density = 0.06513.
            = total # of pins 149448 / total area 2294720.
Identified 419 spare or floating instances, with no clusters.




Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 10 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.742e+05 (3.96e+05 1.79e+05)
              Est.  stn bbox = 6.315e+05 (4.34e+05 1.97e+05)
              cpu = 0:00:02.9 real = 0:00:01.0 mem = 3469.8M
Iteration  2: Total net bbox = 5.742e+05 (3.96e+05 1.79e+05)
              Est.  stn bbox = 6.315e+05 (4.34e+05 1.97e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3470.8M
*** Finished SKP initialization (cpu=0:00:31.3, real=0:00:11.0)***

Active views After View pruning: 
func_worst_scenario
Iteration  3: Total net bbox = 5.296e+05 (3.82e+05 1.47e+05)
              Est.  stn bbox = 6.353e+05 (4.57e+05 1.78e+05)
              cpu = 0:01:38 real = 0:00:25.0 mem = 4372.7M
Iteration  4: Total net bbox = 4.898e+05 (3.38e+05 1.52e+05)
              Est.  stn bbox = 5.946e+05 (4.09e+05 1.86e+05)
              cpu = 0:02:49 real = 0:00:33.0 mem = 4489.3M
Iteration  5: Total net bbox = 4.898e+05 (3.38e+05 1.52e+05)
              Est.  stn bbox = 5.946e+05 (4.09e+05 1.86e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 4489.3M
Iteration  6: Total net bbox = 5.846e+05 (3.74e+05 2.11e+05)
              Est.  stn bbox = 7.073e+05 (4.49e+05 2.58e+05)
              cpu = 0:03:39 real = 0:00:41.0 mem = 4515.3M
Iteration  7: Total net bbox = 6.239e+05 (4.06e+05 2.18e+05)
              Est.  stn bbox = 7.485e+05 (4.83e+05 2.65e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4291.2M
Iteration  8: Total net bbox = 6.239e+05 (4.06e+05 2.18e+05)
              Est.  stn bbox = 7.485e+05 (4.83e+05 2.65e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4291.2M
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Iteration  9: Total net bbox = 6.633e+05 (4.22e+05 2.41e+05)
              Est.  stn bbox = 7.993e+05 (5.02e+05 2.97e+05)
              cpu = 0:03:49 real = 0:00:43.0 mem = 4266.4M
Iteration 10: Total net bbox = 6.633e+05 (4.22e+05 2.41e+05)
              Est.  stn bbox = 7.993e+05 (5.02e+05 2.97e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4266.4M
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Iteration 11: Total net bbox = 6.850e+05 (4.35e+05 2.50e+05)
              Est.  stn bbox = 8.288e+05 (5.20e+05 3.09e+05)
              cpu = 0:02:36 real = 0:00:30.0 mem = 4274.2M
Iteration 12: Total net bbox = 6.850e+05 (4.35e+05 2.50e+05)
              Est.  stn bbox = 8.288e+05 (5.20e+05 3.09e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4274.2M
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Iteration 13: Total net bbox = 7.159e+05 (4.52e+05 2.64e+05)
              Est.  stn bbox = 8.613e+05 (5.38e+05 3.23e+05)
              cpu = 0:03:06 real = 0:00:34.0 mem = 4256.5M
Iteration 14: Total net bbox = 7.159e+05 (4.52e+05 2.64e+05)
              Est.  stn bbox = 8.613e+05 (5.38e+05 3.23e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4256.5M
Iteration 15: Total net bbox = 7.439e+05 (4.67e+05 2.77e+05)
              Est.  stn bbox = 8.883e+05 (5.52e+05 3.36e+05)
              cpu = 0:03:13 real = 0:00:38.0 mem = 4282.0M
Iteration 16: Total net bbox = 7.439e+05 (4.67e+05 2.77e+05)
              Est.  stn bbox = 8.883e+05 (5.52e+05 3.36e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4282.0M
Iteration 17: Total net bbox = 7.439e+05 (4.67e+05 2.77e+05)
              Est.  stn bbox = 8.883e+05 (5.52e+05 3.36e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 4282.0M
Finished Global Placement (cpu=0:20:57, real=0:04:06, mem=4282.0M)
Keep Tdgp Graph and DB for later use
Info: 15 clock gating cells identified, 15 (on average) moved 120/8
Begin: Reorder Scan Chains
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Found 0 hierarchical instance(s) in the file.
**WARN: (IMPSC-1105):	Unable to skip buffer for scan chain "5".
**WARN: (IMPSC-1105):	Unable to skip buffer for scan chain "6".
*** Scan Skip Mode Summary:
INFO: Unable to skip buffers for 2 scan groups!
Start flexRegrouping ...
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
SC-INFO: saving current scan group ...
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1117):	Skip reordering scan chain "5" because tracing did not succeed.
**WARN: (IMPSC-1117):	Skip reordering scan chain "6" because tracing did not succeed.
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1117):	Skip reordering scan chain "5" because tracing did not succeed.
**WARN: (IMPSC-1117):	Skip reordering scan chain "6" because tracing did not succeed.
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
SC-INFO: saving current scan group ...
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
**WARN: (IMPSC-1117):	Skip reordering scan chain "5" because tracing did not succeed.
**WARN: (IMPSC-1117):	Skip reordering scan chain "6" because tracing did not succeed.
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
**WARN: (IMPSC-1117):	Skip reordering scan chain "5" because tracing did not succeed.
**WARN: (IMPSC-1117):	Skip reordering scan chain "6" because tracing did not succeed.
Start wep ...
**WARN: (IMPSC-1108):	Unable to update netlist with reordered scan chain connections for scan chain "5".
**WARN: (IMPSC-1108):	Unable to update netlist with reordered scan chain connections for scan chain "6".
INFO: Finished netlist update for 3 scan groups.
INFO: Failed to update netlist for 2 scan groups.
**WARN: (EMS-27):	Message (IMPSC-1020) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (IMPSC-1001) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
**WARN: (IMPSC-1117):	Skip reordering scan chain "5" because tracing did not succeed.
**WARN: (IMPSC-1117):	Skip reordering scan chain "6" because tracing did not succeed.
Finished flexRegrouping
*** Summary: Scan Reorder within scan chain
Initial total scan wire length:   166657.594 (floating:   157757.479)
Final   total scan wire length:    44600.040 (floating:    35699.925)
Improvement:   122057.554   percent 73.24 (floating improvement:   122057.554   percent 77.37)
Initial scan reorder max long connection:      879.532
Final   scan reorder max long connection:      556.087
Improvement:      323.445   percent 36.77
Total net length = 7.453e+05 (4.676e+05 2.777e+05) (ext = 4.914e+04)
*** End of ScanReorder (cpu=0:00:04.7, real=0:00:03.0, mem=4568.7M) ***
End: Reorder Scan Chains

*** Starting refinePlace (0:23:51 mem=4602.1M) ***
Total net bbox length = 7.611e+05 (4.771e+05 2.841e+05) (ext = 4.039e+04)
98 shifters have been successfully placed.
98 shifters were given a new location.
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 35594 insts, mean move: 0.86 um, max move: 32.37 um 
	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/DQ_in_1_reg_20_): (153.38, 369.52) --> (180.73, 364.50)
	Runtime: CPU: 0:00:17.1 REAL: 0:00:08.0 MEM: 4698.1MB
Summary Report:
Instances move: 35692 (out of 35696 movable)
Instances flipped: 3
Mean displacement: 0.97 um
Max displacement: 166.04 um (Instance: ls_out_43_RESULT_DATA_15_) (294.221, 185.594) -> (420.128, 145.464)
	Length: 17 sites, height: 1 rows, site name: unit, cell type: LSDNSSX8_LVT
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 7.190e+05 (4.361e+05 2.829e+05) (ext = 4.038e+04)
Runtime: CPU: 0:00:17.4 REAL: 0:00:08.0 MEM: 4698.1MB
*** Finished refinePlace (0:24:08 mem=4698.1M) ***
*** Finished Initial Placement (cpu=0:21:21, real=0:04:18, mem=4481.7M) ***

powerDomain PD_ORCA_TOP : bins with density > 0.750 = 37.76 % ( 802 / 2124 )
powerDomain PD_RISC_CORE : bins with density > 0.750 = 56.73 % ( 156 / 275 )

*** Start incrementalPlace ***
Active views:
  func_worst_scenario
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 99082 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 23020
[NR-eGR] #PG Blockages       : 99082
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 38282 nets ( ignored 0 )
[NR-eGR] There are 88 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38282
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38282 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.31% H + 0.02% V. EstWL: 8.576156e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       181( 0.14%)        21( 0.02%)   ( 0.16%) 
[NR-eGR]      M3 ( 3)      1001( 0.80%)        19( 0.02%)   ( 0.81%) 
[NR-eGR]      M4 ( 4)        27( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5 ( 5)       331( 0.26%)         4( 0.00%)   ( 0.26%) 
[NR-eGR]      M6 ( 6)        44( 0.02%)         2( 0.00%)   ( 0.02%) 
[NR-eGR]      M7 ( 7)       620( 0.31%)        11( 0.01%)   ( 0.32%) 
[NR-eGR]      M8 ( 8)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)        14( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      2222( 0.17%)        57( 0.00%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.28% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.15 sec, Real: 2.54 sec, Curr Mem: 4.30 MB )
Early Global Route congestion estimation runtime: 2.56 seconds, mem = 4521.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 24845um, number of vias: 11280
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  153565 
[NR-eGR]  M2    (2V)        209680  209088 
[NR-eGR]  M3    (3H)        302996   63003 
[NR-eGR]  M4    (4V)        124961   13751 
[NR-eGR]  M5    (5H)        132859    3726 
[NR-eGR]  M6    (6V)         46601    2021 
[NR-eGR]  M7    (7H)         67375     378 
[NR-eGR]  M8    (8V)          4076     138 
[NR-eGR]  M9    (9H)          9699       0 
[NR-eGR]  MRDL  (10V)            0       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       898246  445670 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 719019um
[NR-eGR] Total length: 898246um, number of vias: 445670
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Early Global Route wiring runtime: 0.75 seconds, mem = 4578.0M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:08.6, real=0:00:04.0)***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 10.48% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
Tdgp not enabled or already been cleared! skip clearing
**placeDesign ... cpu = 0:21:35, real = 0: 4:27, mem = 4108.9M **
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:21:35.6/0:04:27.0 (4.9), totSession cpu/real = 0:24:17.8/0:11:09.8 (2.2), mem = 4108.9M
Enable CTE adjustment.
Enable Layer aware incrSKP.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2907.2M, totSessionCpu=0:24:18 **
GigaOpt running with 8 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:24:17.9/0:11:09.9 (2.2), mem = 4108.9M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[GPS-MSV] Msv Violating net with fanout count = 1: I_RISC_CORE/I_REG_FILE_data_out_A[15]
[GPS-MSV] Timing and DRV optimization for this net is limited, Please correct the MSV violation. 
[GPS-MSV] UPF Flow. Number of Power Domains: 2
[GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default
RODC: v2.8s

**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FOOT2X16_HVT, site unit.
	Cell FOOT2X16_LVT, site unit.
	Cell FOOT2X16_RVT, site unit.
	Cell FOOT2X2_HVT, site unit.
	Cell FOOT2X2_LVT, site unit.
	Cell FOOT2X2_RVT, site unit.
	Cell FOOT2X32_HVT, site unit.
	Cell FOOT2X32_LVT, site unit.
	Cell FOOT2X32_RVT, site unit.
	Cell FOOT2X4_HVT, site unit.
	Cell FOOT2X4_LVT, site unit.
	Cell FOOT2X4_RVT, site unit.
	Cell FOOT2X8_HVT, site unit.
	Cell FOOT2X8_LVT, site unit.
	Cell FOOT2X8_RVT, site unit.
	Cell FOOTX16_HVT, site unit.
	Cell FOOTX16_LVT, site unit.
	Cell FOOTX16_RVT, site unit.
	Cell FOOTX2_HVT, site unit.
	Cell FOOTX2_LVT, site unit.
	...
	Reporting only the 20 first cells found...
.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=4104.75 CPU=0:00:00.0 REAL=0:00:00.0) 
Info: Using SynthesisEngine executable '/pkgs/cadence/2024-03/DDI231/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.

**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:06, real = 0:00:27, mem = 2803.2M, totSessionCpu=0:24:24 **
#optDebug: { P: 90 W: 4195 FE: standard PE: none LDR: 1}
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.

Multi-VT timing optimization disabled based on library information.
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
[NR-eGR] Started Early Global Route ( Curr Mem: 3.85 MB )
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.85 MB )
[NR-eGR] Read rows... (mem=3.9M)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 0) - (982528, 1672) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 1672) - (982528, 3344) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 3344) - (982528, 5016) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 5016) - (982528, 6688) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 6688) - (982528, 8360) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 8360) - (9880, 10032) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (420128, 8360) - (982528, 10032) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 10032) - (9880, 11704) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 11704) - (9880, 13376) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 13376) - (9880, 15048) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 15048) - (9880, 16720) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 16720) - (9880, 18392) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 18392) - (9880, 20064) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 20064) - (9880, 21736) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 21736) - (9880, 23408) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 23408) - (9880, 25080) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 25080) - (9880, 26752) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 26752) - (9880, 28424) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 28424) - (9880, 30096) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 30096) - (9880, 31768) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: [NR-eGR] Only the first 20 messages are printed.
**WARN: (IMPPSP-1132):	For techSite unit, have a total of 118 rows defined outside of core-box
[NR-eGR] Done Read rows (cpu=0.000s, mem=3.9M)

[NR-eGR] Read module constraints... (mem=3.9M)
[NR-eGR] Done Read module constraints (cpu=0.000s, mem=3.9M)

[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 99082 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 23020
[NR-eGR] #PG Blockages       : 99082
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 38282 nets ( ignored 0 )
[NR-eGR] There are 88 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38282
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38282 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.16% H + 0.02% V. EstWL: 8.658001e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       184( 0.15%)        17( 0.01%)   ( 0.16%) 
[NR-eGR]      M3 ( 3)      1247( 0.99%)        70( 0.06%)   ( 1.05%) 
[NR-eGR]      M4 ( 4)        33( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M5 ( 5)       383( 0.30%)         5( 0.00%)   ( 0.31%) 
[NR-eGR]      M6 ( 6)        49( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR]      M7 ( 7)       277( 0.14%)        10( 0.01%)   ( 0.15%) 
[NR-eGR]      M8 ( 8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)        12( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      2186( 0.17%)       103( 0.01%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.13% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 25533um, number of vias: 11302
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  153565 
[NR-eGR]  M2    (2V)        215060  210689 
[NR-eGR]  M3    (3H)        313821   62018 
[NR-eGR]  M4    (4V)        125498   13866 
[NR-eGR]  M5    (5H)        131465    3679 
[NR-eGR]  M6    (6V)         44750    2021 
[NR-eGR]  M7    (7H)         63377     371 
[NR-eGR]  M8    (8V)          3003     140 
[NR-eGR]  M9    (9H)         10416       0 
[NR-eGR]  MRDL  (10V)            0       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       907390  446349 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 719019um
[NR-eGR] Total length: 907390um, number of vias: 446349
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 7.69 sec, Real: 2.82 sec, Curr Mem: 3.96 MB )
[NR-eGR] Finished Early Global Route ( CPU: 7.77 sec, Real: 2.89 sec, Curr Mem: 3.86 MB )
Extraction called for design 'ORCA_TOP' of instances=35736 and nets=39266 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 4083.754M)
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'func_worst_scenario'
Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'test_worst_scenario'
Message <TCLCMD-1005> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3047.79)
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN61_n169, driver I_RISC_CORE/FE_DBTC61_n169/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1104/A1 (cell AND2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN61_n169, driver I_RISC_CORE/FE_DBTC61_n169/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U307/A2 (cell OR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN53_n470, driver I_RISC_CORE/FE_DBTC53_n470/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1281/A2 (cell OR3X2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN53_n470, driver I_RISC_CORE/FE_DBTC53_n470/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U764/A1 (cell AND3X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN52_n481, driver I_RISC_CORE/FE_DBTC52_n481/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1124/A2 (cell AND3X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN52_n481, driver I_RISC_CORE/FE_DBTC52_n481/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U764/A2 (cell AND3X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN51_n784, driver I_RISC_CORE/FE_DBTC51_n784/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U120/A3 (cell OA21X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN51_n784, driver I_RISC_CORE/FE_DBTC51_n784/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1010/A1 (cell NAND2X0_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN51_n784, driver I_RISC_CORE/FE_DBTC51_n784/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U820/A3 (cell OA21X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN50_n1118, driver I_RISC_CORE/FE_DBTC50_n1118/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1220/A2 (cell XNOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN50_n1118, driver I_RISC_CORE/FE_DBTC50_n1118/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1025/A2 (cell OA21X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN56_n303, driver I_RISC_CORE/FE_DBTC56_n303/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U570/A1 (cell XNOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN56_n303, driver I_RISC_CORE/FE_DBTC56_n303/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U599/A3 (cell NOR3X0_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN59_n170, driver I_RISC_CORE/FE_DBTC59_n170/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1104/A2 (cell AND2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN54_n835, driver I_RISC_CORE/FE_DBTC54_n835/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U541/A1 (cell NAND2X0_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN60_n595, driver I_RISC_CORE/FE_DBTC60_n595/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U335/A2 (cell OAI22X2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN58_n328, driver I_RISC_CORE/FE_DBTC58_n328/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U597/A1 (cell XNOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN57_n995, driver I_RISC_CORE/FE_DBTC57_n995/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U431/A1 (cell AND2X2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN49_n1029, driver I_RISC_CORE/FE_DBTC49_n1029/Y (cell INVX2_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U1154/A1 (cell AND2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_DBTN55_n304, driver I_RISC_CORE/FE_DBTC55_n304/Y (cell INVX1_RVT) voltage 0.95 does not match receiver I_RISC_CORE/U599/A2 (cell NOR3X0_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 44861
End delay calculation. (MEM=3433.52 CPU=0:00:11.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3298.83 CPU=0:00:18.9 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:38.4 real=0:00:13.0 totSessionCpu=0:25:14 mem=4800.6M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -18.340 |
|           TNS (ns):|-815.046 |
|    Violating Paths:|   327   |
|          All Paths:|  9697   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1635 (1635)    |   -8.392   |   1673 (1673)    |
|   max_tran     |   3989 (17044)   |  -52.509   |   3989 (17047)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 39.298%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:58, real = 0:00:47, mem = 3011.8M, totSessionCpu=0:25:16 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:58.7/0:00:47.4 (1.2), totSession cpu/real = 0:25:16.6/0:11:57.3 (2.1), mem = 4239.6M
** INFO : this run is activating medium effort placeOptDesign flow


*** Starting optimizing excluded clock nets MEM= 4239.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.8  MEM= 4239.7M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:25:18.8/0:11:58.2 (2.1), mem = 4239.7M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.3 (2.1), totSession cpu/real = 0:25:19.4/0:11:58.5 (2.1), mem = 4239.7M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:25:29.3/0:12:02.1 (2.1), mem = 4503.4M
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 88 clock nets excluded from IPO operation.



Footprint cell information for calculating maxBufDist
*info: There are 18 candidate always on buffer/inverter cells
*info: There are 23 candidate Buffer cells
*info: There are 15 candidate Inverter cells
Buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" has 38 buffer(s) to use
	PowerDomain "PD_ORCA_TOP" has 38 buffer(s) to use
Always on buffers found for each power domain:
	PowerDomain "PD_RISC_CORE" (pd tag = "1") has 18 always on buffer(s) to use
	PowerDomain "PD_ORCA_TOP" (pd tag = "2") has 18 always on buffer(s) to use

	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 98 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:08.4/0:00:07.0 (1.2), totSession cpu/real = 0:25:37.7/0:12:09.1 (2.1), mem = 4249.4M
Running new flow changes for HFN
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:25:37.8/0:12:09.2 (2.1), mem = 4249.4M
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 88 clock nets excluded from IPO operation.


	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
**WARN: (IMPOPT-7330):	Net scan_enable has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n586 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n387 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n388 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n389 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   39.40%|        -| -18.340|-815.047|   0:00:00.0| 4639.4M|
**WARN: (IMPOPT-7330):	Net scan_enable has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n586 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n387 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n388 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
**WARN: (IMPOPT-7330):	Net n389 has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
|   41.05%|     2761| -18.340|-10437.566|   0:00:03.0| 5096.2M|
+---------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:10.4 real=0:00:03.0 mem=5096.2M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.

*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:14.5/0:00:04.4 (3.3), totSession cpu/real = 0:25:52.3/0:12:13.6 (2.1), mem = 4505.9M
End: GigaOpt high fanout net optimization
**INFO: Always on buffers available for drv fixing
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:25:53.8/0:12:14.4 (2.1), mem = 4505.9M
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 88 clock nets excluded from IPO operation.


	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  4544| 15047|   -21.05|  2054|  4108|    -0.58|     0|     0|     0|     0|   -18.34|-10437.57|       0|       0|       0| 41.05%|          |         |
|     5|     5|    -0.04|    31|    62|    -0.00|     0|     0|     0|     0|    -0.46|    -6.55|    1630|     571|     639| 42.87%| 0:00:11.0|  5187.4M|
|     0|     0|     0.00|    10|    20|    -0.00|     0|     0|     0|     0|    -0.46|    -6.55|      11|       0|      19| 42.88%| 0:00:01.0|  5187.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 9 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has MSV violation, use  'reportPowerDomain -net <netname> -verbose' to check details.

*info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:46.0 real=0:00:12.0 mem=5187.4M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:52.5/0:00:15.4 (3.4), totSession cpu/real = 0:26:46.4/0:12:29.8 (2.1), mem = 4564.1M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:28, real = 0:01:20, mem = 3312.0M, totSessionCpu=0:26:46 **

Active setup views:
 func_worst_scenario
  Dominating endpoints: 6050
  Dominating TNS: -1.819

 test_worst_scenario
  Dominating endpoints: 2797
  Dominating TNS: -4.899

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 88 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:26:49.0/0:12:31.4 (2.1), mem = 4825.8M


*info: 88 clock nets excluded
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 1008 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.457  TNS Slack -6.545 
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.457|  -6.545|   42.88%|   0:00:00.0| 4954.1M|func_worst_scenario|  default| I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empt |
|        |        |         |            |        |                   |         | y_int_reg/D                                        |
|  -0.245|  -4.990|   42.89%|   0:00:02.0| 5145.8M|func_worst_scenario|  default| I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empt |
|        |        |         |            |        |                   |         | y_int_reg/D                                        |
|  -0.245|  -4.990|   42.89%|   0:00:00.0| 5154.9M|func_worst_scenario|  default| I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empt |
|        |        |         |            |        |                   |         | y_int_reg/D                                        |
|  -0.245|  -4.990|   42.89%|   0:00:00.0| 5154.9M|func_worst_scenario|  default| I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_CTL_U2_empt |
|        |        |         |            |        |                   |         | y_int_reg/D                                        |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5157.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:01.0| 5157.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5158.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5158.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5158.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:01.0| 5158.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5158.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5158.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5158.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:01.0| 5158.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5158.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5158.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:01.0| 5158.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:01.0| 5159.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5159.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5159.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:00.0| 5159.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
|  -0.172|  -4.652|   42.89%|   0:00:01.0| 5159.9M|test_worst_scenario|  default| sd_DQ_out[30]                                      |
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:18.7 real=0:00:08.0 mem=5159.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:18.7 real=0:00:08.0 mem=5159.9M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.172  TNS Slack -4.652 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:25.0/0:00:11.8 (2.1), totSession cpu/real = 0:27:14.0/0:12:43.2 (2.1), mem = 4586.6M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.172
*** Check timing (0:00:00.0)
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 88 clock nets excluded from IPO operation.


Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:27:16.8/0:12:44.9 (2.1), mem = 4976.6M
Reclaim Optimization WNS Slack -0.172  TNS Slack -4.652 Density 42.89
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   42.89%|        -|  -0.172|  -4.652|   0:00:00.0| 4978.6M|
|   42.88%|       51|  -0.172|  -4.652|   0:00:03.0| 5168.9M|
|   42.88%|        1|  -0.172|  -4.652|   0:00:00.0| 5170.4M|
|   42.88%|        0|  -0.172|  -4.652|   0:00:00.0| 5170.4M|
|   42.80%|      127|  -0.172|  -4.652|   0:00:04.0| 5170.4M|
|   42.53%|     1819|  -0.172|  -4.652|   0:00:13.0| 5170.4M|
|   42.52%|       30|  -0.172|  -4.652|   0:00:01.0| 5170.4M|
|   42.52%|        2|  -0.172|  -4.652|   0:00:01.0| 5170.4M|
|   42.52%|        0|  -0.172|  -4.652|   0:00:00.0| 5170.4M|
|   42.52%|        0|  -0.172|  -4.652|   0:00:00.0| 5170.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.172  TNS Slack -4.652 Density 42.52
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:01:10) (real = 0:00:24.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:01:10.2/0:00:24.4 (2.9), totSession cpu/real = 0:28:27.0/0:13:09.3 (2.2), mem = 5170.4M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:01:11, real=0:00:25, mem=4595.09M, totSessionCpu=0:28:27).

*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:28:28.2/0:13:10.2 (2.2), mem = 4595.1M

*** Start incrementalPlace ***
Active views:
  func_worst_scenario
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.39 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 99082 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 23020
[NR-eGR] #PG Blockages       : 99082
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 43070 nets ( ignored 0 )
[NR-eGR] There are 88 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43070
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43070 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.18% H + 0.03% V. EstWL: 8.853524e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       201( 0.16%)        16( 0.01%)   ( 0.17%) 
[NR-eGR]      M3 ( 3)      1209( 0.96%)        23( 0.02%)   ( 0.98%) 
[NR-eGR]      M4 ( 4)        33( 0.03%)         1( 0.00%)   ( 0.03%) 
[NR-eGR]      M5 ( 5)       486( 0.38%)         6( 0.00%)   ( 0.39%) 
[NR-eGR]      M6 ( 6)        39( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR]      M7 ( 7)       323( 0.16%)         8( 0.00%)   ( 0.17%) 
[NR-eGR]      M8 ( 8)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      2294( 0.17%)        55( 0.00%)   ( 0.18%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.14% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.71 sec, Real: 2.12 sec, Curr Mem: 4.43 MB )
Early Global Route congestion estimation runtime: 2.15 seconds, mem = 4632.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start


Identified 419 spare or floating instances, with no clusters.
*** Finished SKP initialization (cpu=0:00:15.2, real=0:00:05.0)***
SKP will use view:
  func_worst_scenario
Iteration  8: Total net bbox = 8.020e+05 (4.86e+05 3.16e+05)
              Est.  stn bbox = 9.346e+05 (5.59e+05 3.75e+05)
              cpu = 0:02:45 real = 0:00:28.0 mem = 5155.7M
Iteration  9: Total net bbox = 8.247e+05 (5.02e+05 3.23e+05)
              Est.  stn bbox = 9.591e+05 (5.77e+05 3.83e+05)
              cpu = 0:03:04 real = 0:00:31.0 mem = 5155.5M
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.85 MB )
Iteration 10: Total net bbox = 8.224e+05 (5.01e+05 3.21e+05)
              Est.  stn bbox = 9.555e+05 (5.75e+05 3.80e+05)
              cpu = 0:04:02 real = 0:00:39.0 mem = 5160.7M
Iteration 11: Total net bbox = 8.455e+05 (5.14e+05 3.32e+05)
              Est.  stn bbox = 9.789e+05 (5.88e+05 3.90e+05)
              cpu = 0:05:06 real = 0:00:51.0 mem = 5263.0M
Iteration 12: Total net bbox = 8.403e+05 (5.13e+05 3.27e+05)
              Est.  stn bbox = 9.723e+05 (5.87e+05 3.86e+05)
              cpu = 0:01:01 real = 0:00:10.0 mem = 5201.0M
Move report: Timing Driven Placement moves 39967 insts, mean move: 14.59 um, max move: 197.59 um 
	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/FE_OFC3094_sd_DQ_in_16): (1.37, 421.34) --> (147.10, 369.49)

Finished Incremental Placement (cpu=0:16:33, real=0:02:48, mem=4943.6M)
Begin: Reorder Scan Chains
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_81" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_96_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_77_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_79_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_540" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__21_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_35_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_673" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_43_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/trans3_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_676_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_38_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
**WARN: (IMPSC-1117):	Skip reordering scan chain "5" because tracing did not succeed.
**WARN: (IMPSC-1117):	Skip reordering scan chain "6" because tracing did not succeed.
*** Summary: Scan Reorder within scan chain
Initial total scan wire length:    44406.296 (floating:    34914.776)
Final   total scan wire length:    42360.926 (floating:    32869.406)
Improvement:     2045.370   percent  4.61 (floating improvement:     2045.370   percent  5.86)
Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
Final   scan reorder max long connection:      481.214
Total net length = 1.454e+06 (9.211e+05 5.330e+05) (ext = 1.762e+04)
*** End of ScanReorder (cpu=0:00:01.8, real=0:00:01.0, mem=5103.6M) ***
End: Reorder Scan Chains

*** Starting refinePlace (0:45:09 mem=5137.0M) ***
Total net bbox length = 8.712e+05 (5.373e+05 3.340e+05) (ext = 1.258e+04)
98 shifters were already placed.
98 shifters have been successfully placed.
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 40065 insts, mean move: 0.41 um, max move: 42.56 um 
	Max move on inst (I_CONTEXT_MEM/icc_clock31): (412.69, 499.92) --> (455.24, 499.93)
	Runtime: CPU: 0:00:13.2 REAL: 0:00:05.0 MEM: 5105.0MB
Summary Report:
Instances move: 40065 (out of 40484 movable)
Instances flipped: 4
Mean displacement: 0.41 um
Max displacement: 42.56 um (Instance: I_CONTEXT_MEM/icc_clock31) (412.686, 499.923) -> (455.24, 499.928)
	Length: 5 sites, height: 1 rows, site name: unit, cell type: TIEH_HVT
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.269e+05 (4.932e+05 3.338e+05) (ext = 1.273e+04)
Runtime: CPU: 0:00:13.4 REAL: 0:00:06.0 MEM: 5105.0MB
*** Finished refinePlace (0:45:22 mem=5105.0M) ***
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 99082 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 23020
[NR-eGR] #PG Blockages       : 99082
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 43070 nets ( ignored 0 )
[NR-eGR] There are 88 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43070
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43070 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.14% H + 0.03% V. EstWL: 9.113086e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       190( 0.15%)        18( 0.01%)   ( 0.16%) 
[NR-eGR]      M3 ( 3)      1086( 0.86%)        30( 0.02%)   ( 0.89%) 
[NR-eGR]      M4 ( 4)        31( 0.02%)         2( 0.00%)   ( 0.03%) 
[NR-eGR]      M5 ( 5)       313( 0.25%)         4( 0.00%)   ( 0.25%) 
[NR-eGR]      M6 ( 6)        35( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M7 ( 7)       270( 0.14%)        21( 0.01%)   ( 0.15%) 
[NR-eGR]      M8 ( 8)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      1929( 0.15%)        75( 0.01%)   ( 0.15%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.12% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.08 sec, Real: 2.38 sec, Curr Mem: 4.63 MB )
Early Global Route congestion estimation runtime: 2.46 seconds, mem = 4895.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 23996um, number of vias: 11195
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  163058 
[NR-eGR]  M2    (2V)        228388  219834 
[NR-eGR]  M3    (3H)        337875   67725 
[NR-eGR]  M4    (4V)        138680   15212 
[NR-eGR]  M5    (5H)        140088    3880 
[NR-eGR]  M6    (6V)         43194    2106 
[NR-eGR]  M7    (7H)         60433     351 
[NR-eGR]  M8    (8V)          2511     127 
[NR-eGR]  M9    (9H)          6022       2 
[NR-eGR]  MRDL  (10V)            5       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       957195  472295 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 826941um
[NR-eGR] Total length: 957195um, number of vias: 472295
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Early Global Route wiring runtime: 1.11 seconds, mem = 4927.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:17:04, real=0:03:02)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4598.8M)
Extraction called for design 'ORCA_TOP' of instances=40524 and nets=44123 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 4601.793M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:21:16, real = 0:05:05, mem = 3142.3M, totSessionCpu=0:45:34 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3279.02)
Total number of fetched objects 49649
End delay calculation. (MEM=3317.18 CPU=0:00:10.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3317.18 CPU=0:00:14.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:25.9 real=0:00:06.0 totSessionCpu=0:46:00 mem=5032.7M)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:17:32.5/0:03:11.5 (5.5), totSession cpu/real = 0:46:00.8/0:16:21.7 (2.8), mem = 4583.7M
Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
**INFO: Always on buffers available for drv fixing
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:46:03.9/0:16:22.6 (2.8), mem = 4607.7M
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 88 clock nets excluded from IPO operation.


	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   162|   168|    -0.54|  1016|  2032|    -0.01|     0|     0|     0|     0|    -0.05|    -0.86|       0|       0|       0| 42.52%|          |         |
|     0|     0|     0.00|    13|    26|    -0.00|     0|     0|     0|     0|    -0.05|    -0.86|     307|      10|     791| 42.85%| 0:00:06.0|  5373.8M|
|     0|     0|     0.00|     7|    14|    -0.00|     0|     0|     0|     0|    -0.05|    -0.86|       0|       0|       6| 42.86%| 0:00:00.0|  5373.8M|
|     0|     0|     0.00|     7|    14|    -0.00|     0|     0|     0|     0|    -0.05|    -0.86|       0|       0|       0| 42.86%| 0:00:01.0|  5373.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 7 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:26.6 real=0:00:07.0 mem=5373.8M) ***


*** Starting refinePlace (0:46:38 mem=5349.5M) ***
Total net bbox length = 8.295e+05 (4.941e+05 3.355e+05) (ext = 1.196e+04)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 1010 insts, mean move: 0.47 um, max move: 4.26 um 
	Max move on inst (I_RISC_CORE/FE_OFC2915_n_21): (397.18, 180.58) --> (399.76, 178.90)
	Runtime: CPU: 0:00:07.2 REAL: 0:00:03.0 MEM: 5367.5MB
Summary Report:
Instances move: 1010 (out of 40801 movable)
Instances flipped: 0
Mean displacement: 0.47 um
Max displacement: 4.26 um (Instance: I_RISC_CORE/FE_OFC2915_n_21) (397.176, 180.576) -> (399.76, 178.904)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT, constraint:Fence
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.297e+05 (4.942e+05 3.355e+05) (ext = 1.196e+04)
Runtime: CPU: 0:00:07.4 REAL: 0:00:03.0 MEM: 5367.5MB
*** Finished refinePlace (0:46:46 mem=5367.5M) ***
*** maximum move = 4.26 um ***
*** Finished re-routing un-routed nets (5391.5M) ***


*** Finish Physical Update (cpu=0:00:10.3 real=0:00:04.0 mem=5391.8M) ***
*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:44.5/0:00:15.5 (2.9), totSession cpu/real = 0:46:48.3/0:16:38.1 (2.8), mem = 4790.5M
End: GigaOpt DRV Optimization
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.


------------------------------------------------------------------
     Summary (cpu=0.74min real=0.25min mem=4790.5M)
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.053  |  0.162  |  0.143  |  0.141  |  0.237  | -0.053  |  0.728  |
|           TNS (ns):| -0.857  |  0.000  |  0.000  |  0.000  |  0.000  | -0.857  |  0.000  |
|    Violating Paths:|   26    |    0    |    0    |    0    |    0    |   26    |    0    |
|          All Paths:|  9695   |  9447   |    8    |   126   |   114   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     35 (35)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.745%
Routing Overflow: 0.12% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:22:34, real = 0:05:29, mem = 3369.0M, totSessionCpu=0:46:51 **
*** Timing NOT met, worst failing slack is -0.053
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 88 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:46:51.9/0:16:39.8 (2.8), mem = 4791.5M


*info: 88 clock nets excluded
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 1014 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.053 TNS Slack -0.857 Density 42.86
OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default|-0.053|-0.857|
|reg2cgate                    | 0.143| 0.000|
|reg2reg                      | 0.162| 0.000|
|HEPG                         | 0.143| 0.000|
|All Paths                    |-0.053|-0.857|
+-----------------------------+------+------+

Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.053|   -0.053|  -0.857|   -0.857|   42.86%|   0:00:01.0| 5181.5M|test_worst_scenario|   in2out| sd_DQ_out[30]                                      |
|   0.017|    0.141|   0.000|    0.000|   42.86%|   0:00:00.0| 5333.2M|                 NA|       NA| NA                                                 |
|   0.017|    0.141|   0.000|    0.000|   42.86%|   0:00:00.0| 5333.2M|test_worst_scenario|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=5333.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:01.0 mem=5333.2M) ***
OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+-----+-----+
|Path Group                   |  WNS|  TNS|
+-----------------------------+-----+-----+
|in2out in2reg reg2out default|0.141|0.000|
|reg2cgate                    |0.143|0.000|
|reg2reg                      |0.162|0.000|
|HEPG                         |0.143|0.000|
|All Paths                    |0.141|0.000|
+-----------------------------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 42.86

*** Starting refinePlace (0:47:09 mem=5332.9M) ***
Total net bbox length = 8.297e+05 (4.942e+05 3.355e+05) (ext = 1.196e+04)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.1, real=0:00:00.0, mem=5300.9M)
End of Small incrNP (cpu=0:00:00.1, real=0:00:00.0)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:04.3 REAL: 0:00:02.0 MEM: 5310.4MB
Summary Report:
Instances move: 0 (out of 40801 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.297e+05 (4.942e+05 3.355e+05) (ext = 1.196e+04)
Runtime: CPU: 0:00:04.5 REAL: 0:00:03.0 MEM: 5310.4MB
*** Finished refinePlace (0:47:13 mem=5310.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (5334.5M) ***


*** Finish Physical Update (cpu=0:00:07.4 real=0:00:04.0 mem=5334.7M) ***
** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 42.86
OptDebug: End of Setup Fixing:
+-----------------------------+-----+-----+
|Path Group                   |  WNS|  TNS|
+-----------------------------+-----+-----+
|in2out in2reg reg2out default|0.141|0.000|
|reg2cgate                    |0.143|0.000|
|reg2reg                      |0.162|0.000|
|HEPG                         |0.143|0.000|
|All Paths                    |0.141|0.000|
+-----------------------------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:19.1 real=0:00:07.0 mem=5334.7M) ***

*** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:24.6/0:00:11.3 (2.2), totSession cpu/real = 0:47:16.6/0:16:51.1 (2.8), mem = 4793.4M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 88 clock nets excluded from IPO operation.


Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:47:18.7/0:16:52.5 (2.8), mem = 5183.4M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 42.86
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   42.86%|        -|   0.000|   0.000|   0:00:00.0| 5183.4M|
|   42.86%|        0|   0.000|   0.000|   0:00:01.0| 5183.4M|
|   42.72%|      215|   0.000|   0.000|   0:00:05.0| 5372.2M|
|   42.68%|      209|   0.000|   0.000|   0:00:04.0| 5374.3M|
|   42.68%|        5|   0.000|   0.000|   0:00:01.0| 5374.3M|
|   42.68%|        0|   0.000|   0.000|   0:00:00.0| 5374.3M|
|   42.68%|        0|   0.000|   0.000|   0:00:00.0| 5374.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 42.68
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 652 skipped = 0, called in commitmove = 214, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:31.3) (real = 0:00:12.0) **

*** Starting refinePlace (0:47:51 mem=5374.0M) ***
Total net bbox length = 8.288e+05 (4.936e+05 3.351e+05) (ext = 1.235e+04)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:04.0 REAL: 0:00:02.0 MEM: 5342.0MB
Summary Report:
Instances move: 0 (out of 40574 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.288e+05 (4.936e+05 3.351e+05) (ext = 1.235e+04)
Runtime: CPU: 0:00:04.2 REAL: 0:00:02.0 MEM: 5342.0MB
*** Finished refinePlace (0:47:55 mem=5342.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (5374.0M) ***


*** Finish Physical Update (cpu=0:00:07.1 real=0:00:03.0 mem=5374.3M) ***
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:38.5/0:00:15.1 (2.5), totSession cpu/real = 0:47:57.2/0:17:07.6 (2.8), mem = 5374.3M
End: Area Reclaim Optimization (cpu=0:00:39, real=0:00:15, mem=4795.96M, totSessionCpu=0:47:58).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:47:58.0/0:17:08.2 (2.8), mem = 4796.0M
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 88 clock nets excluded from IPO operation.


	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     8|    16|    -0.00|     0|     0|     0|     0|     0.14|     0.00|       0|       0|       0| 42.68%|          |         |
|     0|     0|     0.00|     7|    14|    -0.00|     0|     0|     0|     0|     0.14|     0.00|       0|       0|       1| 42.68%| 0:00:01.0|  5369.0M|
|     0|     0|     0.00|     7|    14|    -0.00|     0|     0|     0|     0|     0.14|     0.00|       0|       0|       0| 42.68%| 0:00:00.0|  5374.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 7 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:03.9 real=0:00:01.0 mem=5374.1M) ***

*** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:09.5/0:00:03.9 (2.4), totSession cpu/real = 0:48:07.5/0:17:12.2 (2.8), mem = 4795.8M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true

*** Starting refinePlace (0:48:08 mem=4795.8M) ***
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.1, real=0:00:00.0, mem=4763.8M)
End of Small incrNP (cpu=0:00:00.1, real=0:00:00.0)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:04.4 REAL: 0:00:02.0 MEM: 4773.3MB
Summary Report:
Instances move: 0 (out of 40574 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:04.7 REAL: 0:00:02.0 MEM: 4773.3MB
*** Finished refinePlace (0:48:13 mem=4773.3M) ***
Register exp ratio and priority group on 0 nets on 43176 nets : 

Active setup views:
 func_worst_scenario
  Dominating endpoints: 6086
  Dominating TNS: -0.000

 test_worst_scenario
  Dominating endpoints: 2763
  Dominating TNS: -0.000

Extraction called for design 'ORCA_TOP' of instances=40614 and nets=44220 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Grid density data update skipped
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 4611.336M)
Skewing Data Summary (End_of_FINAL)

Skew summary for view test_worst_scenario:
* Accumulated skew : count = 0

Skew summary for view func_worst_scenario:
* Accumulated skew : count = 0

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3333.87)
Total number of fetched objects 49739
End delay calculation. (MEM=3376.1 CPU=0:00:11.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3376.1 CPU=0:00:16.1 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:26.3 real=0:00:06.0 totSessionCpu=0:48:55 mem=5105.2M)
OPTC: user 20.0
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 99082 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 23020
[NR-eGR] #PG Blockages       : 99082
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 43160 nets ( ignored 0 )
[NR-eGR] There are 88 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43160
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43160 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.14% H + 0.02% V. EstWL: 9.109340e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       192( 0.15%)        20( 0.02%)   ( 0.17%) 
[NR-eGR]      M3 ( 3)      1190( 0.95%)        28( 0.02%)   ( 0.97%) 
[NR-eGR]      M4 ( 4)        31( 0.02%)         1( 0.00%)   ( 0.03%) 
[NR-eGR]      M5 ( 5)       301( 0.24%)         3( 0.00%)   ( 0.24%) 
[NR-eGR]      M6 ( 6)        40( 0.02%)         2( 0.00%)   ( 0.02%) 
[NR-eGR]      M7 ( 7)       258( 0.13%)        26( 0.01%)   ( 0.14%) 
[NR-eGR]      M8 ( 8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      2015( 0.15%)        80( 0.01%)   ( 0.16%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.12% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.10 sec, Real: 2.32 sec, Curr Mem: 4.41 MB )
[NR-eGR] Finished Early Global Route ( CPU: 5.15 sec, Real: 2.35 sec, Curr Mem: 4.37 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.26 |          0.26 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |     0.00   334.40    26.75   361.15 |        0.26   | I_PCI_TOP                     |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.79 |          2.36 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.79, normalized total congestion hotspot area = 2.36 (area is in unit of 4 std-cell row bins)
[hotspot] top 3 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |   214.02   401.28   240.77   428.03 |        1.31   | I_CONTEXT_MEM                 |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |   254.14   387.90   280.90   414.66 |        0.79   | I_CONTEXT_MEM                 |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  3  |     0.00   334.40    26.75   361.15 |        0.26   | I_PCI_TOP                     |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:24:44, real = 0:06:19, mem = 3306.5M, totSessionCpu=0:49:02 **
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.


------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.140  |  0.161  |  0.143  |  0.140  |  0.237  |  0.368  |  0.728  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  9697   |  9448   |    8    |   127   |   114   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     35 (35)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.570%
Routing Overflow: 0.12% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 -------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs        |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap  |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+------|
| initial_summary         |           |  -18.340 |           |     -815 |       39.30 |            |              | 0:00:14  |        4245 | 3989 | 1635 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        4240 |      |      |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:07  |        4249 |      |      |
| drv_fixing              |   -18.340 |  -18.340 |    -10438 |   -10438 |       41.05 |            |              | 0:00:05  |        4506 |      |      |
| drv_fixing_2            |    -0.457 |   -0.457 |        -7 |       -7 |       42.88 |            |              | 0:00:15  |        4564 |    0 |   10 |
| global_opt              |           |   -0.172 |           |       -5 |       42.88 |            |              | 0:00:13  |        4587 |      |      |
| area_reclaiming         |    -0.172 |   -0.172 |        -5 |       -5 |       42.52 |            |              | 0:00:26  |        4595 |      |      |
| incremental_replacement |           |   -0.053 |           |       -1 |             |       0.26 |         0.26 | 0:03:12  |        4633 |      |      |
| drv_fixing_3            |    -0.053 |   -0.053 |        -1 |       -1 |       42.75 |            |              | 0:00:17  |        4792 |    0 |    0 |
| wns_fixing              |     0.143 |    0.000 |         0 |        0 |       42.86 |            |              | 0:00:11  |        5335 |      |      |
| area_reclaiming_2       |     0.143 |    0.141 |         0 |        0 |       42.68 |            |              | 0:00:16  |        4796 |      |      |
| drv_eco_fixing          |     0.143 |    0.141 |         0 |        0 |       42.68 |            |              | 0:00:04  |        4796 |    0 |    7 |
| final_summary           |     0.143 |    0.140 |           |        0 |       42.57 |       0.79 |         2.36 | 0:00:11  |        4662 |    0 |    0 |
 -------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:25:00, real = 0:06:28, mem = 3332.5M, totSessionCpu=0:49:18 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_prects
Info: final physical memory for 9 CRR processes is 923.98MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Removing temporary dont_use automatically set for cells with technology sites with no row.
Disable CTE adjustment.
Disable Layer aware incrSKP.
**place_opt_design ... cpu = 0:46:40, real = 0:11:15, mem = 4585.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMSMV-1810      2444  Net %s, driver %s (cell %s) voltage %g d...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
WARNING   IMPSC-1001          24  Unable to trace scan chain "%s". Check t...
WARNING   IMPSC-1105           2  Unable to skip buffer for scan chain "%s...
WARNING   IMPSC-1138        1170  In scan chain "%s" DEF ordered section, ...
WARNING   IMPSC-1108           2  Unable to update netlist with reordered ...
WARNING   IMPSC-1143           7  Unable to apply DEF ordered sections for...
WARNING   IMPSC-1144          22  Scan chain "%s" was not traced through. ...
WARNING   IMPSC-1117          12  Skip reordering scan chain "%s" because ...
WARNING   IMPSC-1020          24  Instance's output pin "%s/%s" (Cell "%s"...
WARNING   IMPOPT-3668          7  There are %d nets with MSV violations, t...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7330         10  Net %s has fanout exceed delaycal_use_de...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPPSP-1131         20  For techSite %s, row: (%d, %d) - (%d, %d...
WARNING   IMPPSP-1132          1  For techSite %s, have a total of %d rows...
*** Message Summary: 3752 warning(s), 2 error(s)

*** place_opt_design #1 [finish] () : cpu/real = 0:46:40.3/0:11:14.1 (4.2), totSession cpu/real = 0:49:21.7/0:17:56.4 (2.8), mem = 4585.2M
#% End place_opt_design (date=05/07 01:21:26, total cpu=0:46:40, real=0:11:15, peak res=3668.8M, current mem=3215.5M)
<CMD> redirect -tee ../reports/ORCA_TOP.innovus.place.congestion.2d.rpt { reportCongestion -hotSpot -overflow -includeBlockage }
<CMD> redirect -tee ../reports/ORCA_TOP.innovus.place.congestion.3d.rpt { reportCongestion -hotSpot -overflow -includeBlockage -3d }
<CMD> timeDesign -preCTS -prefix place -outDir ../reports/ORCA_TOP.innovus -expandedViews
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
*** timeDesign #1 [begin] () : totSession cpu/real = 0:49:22.6/0:17:57.2 (2.8), mem = 4585.2M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4585.2M)
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.


------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.140  |  0.161  |  0.143  |  0.140  |  0.237  |  0.368  |  0.728  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  9697   |  9448   |    8    |   127   |   114   |   32    |    8    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_worst_scenario |  0.143  |  0.661  |  0.143  |  0.798  |  0.237  |  0.455  | 14.762  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|                    |  3508   |  3337   |    8    |   53    |   114   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_worst_scenario |  0.140  |  0.161  |   N/A   |  0.140  |  0.237  |  0.368  |  0.728  |
|                    |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |   N/A   |    0    |    0    |    0    |    0    |
|                    |  6550   |  6326   |   N/A   |   110   |   110   |   32    |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     35 (35)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.570%
Routing Overflow: 0.13% H and 0.01% V
------------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
Total CPU time: 17.32 sec
Total Real time: 9.0 sec
Total Memory Usage: 4585.105469 Mbytes
*** timeDesign #1 [finish] () : cpu/real = 0:00:17.1/0:00:08.2 (2.1), totSession cpu/real = 0:49:39.7/0:18:05.4 (2.7), mem = 4585.1M
<CMD> redirect -tee ../reports/ORCA_TOP.innovus.place.density.rpt { reportDensityMap }
<CMD> summaryReport -noHtml -outfile ../reports/ORCA_TOP.innovus.place.summary.rpt
Start to collect the design information.
Build netlist information for Cell ORCA_TOP.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ../reports/ORCA_TOP.innovus.place.summary.rpt
<CMD> saveDesign ORCA_TOP_place.innovus
#% Begin save design ... (date=05/07 01:21:36, mem=3224.3M)
INFO: Current data have to be saved into a temporary db: 'ORCA_TOP_place.innovus.dat.tmp' first. It will be renamed to the correct name 'ORCA_TOP_place.innovus.dat' after the old db was deleted.
% Begin Save ccopt configuration ... (date=05/07 01:21:36, mem=3224.3M)
% End Save ccopt configuration ... (date=05/07 01:21:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=3224.6M, current mem=3224.6M)
% Begin Save netlist data ... (date=05/07 01:21:36, mem=3224.6M)
Writing Binary DB to ORCA_TOP_place.innovus.dat.tmp/vbin/ORCA_TOP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/07 01:21:37, total cpu=0:00:00.4, real=0:00:01.0, peak res=3224.6M, current mem=3224.6M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/07 01:21:37, mem=3225.5M)
Saving AAE Data ...
% End Save AAE data ... (date=05/07 01:21:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=3225.5M, current mem=3224.8M)
Saving preference file ORCA_TOP_place.innovus.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
*info - save blackBox cells to lef file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.bbox.lef
Saving Drc markers ...
... 475 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving SCANDEF file ...
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_81" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_96_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_77_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_79_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_540" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__21_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_35_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_673" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_43_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/trans3_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_676_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_38_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Wed May  7 01:21:40 2025)
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.prop
Save Adaptive View Pruning View Names to Binary file
func_worst_scenario
*** Completed saveProperty (cpu=0:00:00.4 real=0:00:00.0 mem=4863.7M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.5 real=0:00:00.0 mem=4855.7M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:01.0 mem=4839.7M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map ORCA_TOP_place.innovus.dat.tmp/ORCA_TOP.congmap.gz ...
Saving power intent database ...
worst_corner best_corner
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/07 01:21:42, mem=3246.9M)
% End Save power constraints data ... (date=05/07 01:21:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=3246.9M, current mem=3246.9M)
cmin cmax
Generated self-contained design ORCA_TOP_place.innovus.dat.tmp
best_libs worst_libs_vddh worst_libs
cmin cmax
func_best_mode test_best_mode func_worst_mode test_worst_mode
../../constraints/ORCA_TOP_func_best.sdc
../../constraints/ORCA_TOP_test_best.sdc
../../constraints/ORCA_TOP_func_worst.sdc
../../constraints/ORCA_TOP_test_worst.sdc
#% End save design ... (date=05/07 01:21:48, total cpu=0:00:07.4, real=0:00:12.0, peak res=3248.1M, current mem=3248.1M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1001           2  Unable to trace scan chain "%s". Check t...
WARNING   IMPSC-1138         134  In scan chain "%s" DEF ordered section, ...
WARNING   IMPSC-1143           1  Unable to apply DEF ordered sections for...
WARNING   IMPSC-1144           2  Scan chain "%s" was not traced through. ...
WARNING   IMPSC-1020           2  Instance's output pin "%s/%s" (Cell "%s"...
*** Message Summary: 141 warning(s), 0 error(s)

<CMD> setDesignMode -process 28
##  Process: 28            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 28nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
<CMD> getAnalysisMode -socv -quiet
<CMD> setOptMode -opt_enable_podv2_clock_opt_flow false
<CMD> setOptMode -usefulSkew true
setAnalysisMode -usefulSkew already set.
<CMD> setOptMode -usefulSkewCCOpt none
<CMD> setDesignMode -flowEffort extreme
**INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -opt_exp_flow_effort_extreme true'
<CMD> setOptMode -usefulSkewPostRoute false
<CMD> setOptMode -usefulSkewPreCTS false
<CMD> set_ccopt_property update_io_latency false
<CMD> set_ccopt_property target_skew 0.085
<CMD> set_ccopt_property use_inverters false
<CMD> set_dont_use {*/NBUFX32_LVT} true
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*/NBUFX32_LVT'
**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '*/NBUFX32_LVT'
<CMD> set_ccopt_property buffer_cells */NBUF*LVT*
<CMD> set_ccopt_property target_max_trans 0.243
<CMD> set_ccopt_property target_insertion_delay 0.8
<CMD> set_ccopt_property max_fanout 30
<CMD> set_ccopt_property routing_top_min_fanout 10000
<CMD> add_ndr -name CTS_RULE -spacing {M1 0.1 M2:M8 0.112 } -width_multiplier {M3:M8 2 } -generate_via
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
<CMD> create_route_type -name top_type -non_default_rule CTS_RULE -top_preferred_layer M8 -bottom_preferred_layer M7
<CMD> set_ccopt_property -net_type top route_type top_type
<CMD> create_route_type -name trunk_type -non_default_rule CTS_RULE -top_preferred_layer M6 -bottom_preferred_layer M5
<CMD> set_ccopt_property -net_type trunk route_type trunk_type
<CMD> create_ccopt_clock_tree_spec -file ccopt.spec
Creating clock tree spec for modes (timing configs): test_worst_mode func_worst_mode test_best_mode func_best_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLK has source pin sd_CK, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
**WARN: (IMPCCOPT-4144):	The SDC clock SD_DDR_CLKn has source pin sd_CKn, which is an input pin. Clock trees for this clock will be defined under the corresponding output pins instead.
Type 'man IMPCCOPT-4144' for more detail.
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt.spec
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property sink_type -pin sd_CK ignore
<CMD> set_ccopt_property sink_type_reasons -pin sd_CK {implicit design_io}
<CMD> set_ccopt_property sink_type -pin sd_CKn ignore
<CMD> set_ccopt_property sink_type_reasons -pin sd_CKn {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[0]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[0]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[10]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[10]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[11]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[11]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[12]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[12]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[13]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[13]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[14]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[14]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[15]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[15]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[16]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[16]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[17]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[17]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[18]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[18]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[19]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[19]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[1]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[1]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[20]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[20]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[21]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[21]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[22]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[22]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[23]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[23]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[24]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[24]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[25]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[25]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[26]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[26]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[27]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[27]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[28]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[28]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[29]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[29]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[2]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[2]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[30]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[30]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[31]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[31]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[3]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[3]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[4]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[4]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[5]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[5]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[6]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[6]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[7]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[7]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[8]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[8]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin {sd_DQ_out[9]} ignore
<CMD> set_ccopt_property sink_type_reasons -pin {sd_DQ_out[9]} {implicit design_io}
<CMD> set_ccopt_property sink_type -pin I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK stop
<CMD> set_ccopt_property sink_type_reasons -pin I_PCI_TOP/I_PCI_CORE_clk_gate_pad_out_buf_reg/latch/CLK no_sdc_clock
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin I_CLOCKING/sys_clk_in_reg/Q true
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin ate_clk true
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin pclk true
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin sd_CK true
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin sd_CKn true
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin sdram_clk true
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin sys_2x_clk true
<CMD> set_ccopt_property case_analysis -pin I_CLOCKING/sys_clk_in_reg/SE 0
<CMD> set_ccopt_property case_analysis -pin I_CLOCKING/sys_clk_in_reg/SI 0
<CMD> create_ccopt_clock_tree -name ate_clk -source ate_clk -no_skew_group
Extracting original clock gating for ate_clk...
  clock_tree ate_clk contains 3514 sinks and 22 clock gates.
    Found 32 clock convergence points while defining clock tree.
Extracting original clock gating for ate_clk done.
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -early -clock_tree ate_clk 0.200
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -late -clock_tree ate_clk 0.200
<CMD> set_ccopt_property source_driver -clock_tree ate_clk {INVX8_HVT/A INVX8_HVT/Y}
<CMD> set_ccopt_property clock_period -pin ate_clk 30
<CMD> create_ccopt_clock_tree -name SYS_2x_CLK -source sys_2x_clk -no_skew_group
Extracting original clock gating for SYS_2x_CLK...
  clock_tree SYS_2x_CLK contains 205 sinks and 17 clock gates.
Extracting original clock gating for SYS_2x_CLK done.
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -early -clock_tree SYS_2x_CLK 0.200
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -late -clock_tree SYS_2x_CLK 0.200
<CMD> set_ccopt_property source_driver -clock_tree SYS_2x_CLK {INVX8_HVT/A INVX8_HVT/Y}
<CMD> set_ccopt_property clock_period -pin sys_2x_clk 2.4
<CMD> create_ccopt_clock_tree -name SDRAM_CLK -source sdram_clk -no_skew_group
Extracting original clock gating for SDRAM_CLK...
  clock_tree SDRAM_CLK contains 2919 sinks and 3 clock gates.
    Found 32 clock convergence points while defining clock tree.
Extracting original clock gating for SDRAM_CLK done.
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -early -clock_tree SDRAM_CLK 0.200
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -late -clock_tree SDRAM_CLK 0.200
<CMD> set_ccopt_property source_driver -clock_tree SDRAM_CLK {INVX8_HVT/A INVX8_HVT/Y}
<CMD> set_ccopt_property clock_period -pin sdram_clk 4.1
<CMD> create_ccopt_clock_tree -name PCI_CLK -source pclk -no_skew_group
Extracting original clock gating for PCI_CLK...
  clock_tree PCI_CLK contains 401 sinks and 1 clock gates.
Extracting original clock gating for PCI_CLK done.
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -early -clock_tree PCI_CLK 0.200
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -late -clock_tree PCI_CLK 0.200
<CMD> set_ccopt_property source_driver -clock_tree PCI_CLK {INVX8_HVT/A INVX8_HVT/Y}
<CMD> set_ccopt_property clock_period -pin pclk 7.5
<CMD> create_ccopt_generated_clock_tree -name SYS_CLK -source I_CLOCKING/sys_clk_in_reg/Q -generated_by I_CLOCKING/sys_clk_in_reg/CLK
Extracting original clock gating for SYS_CLK...
  clock_tree SYS_CLK contains 10 sinks and 1 clock gates.
Extracting original clock gating for SYS_CLK done.
Found 1 generator input for clock tree SYS_CLK.
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -early -clock_tree SYS_CLK 0.200
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner worst_corner -late -clock_tree SYS_CLK 0.200
<CMD> set_ccopt_property clock_period -pin I_CLOCKING/sys_clk_in_reg/Q 4.8
<CMD> set_ccopt_property timing_connectivity_info {}
<CMD> create_ccopt_skew_group -name PCI_CLK/test_worst_mode -sources pclk -auto_sinks
The skew group PCI_CLK/test_worst_mode was created. It contains 401 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group PCI_CLK/test_worst_mode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group PCI_CLK/test_worst_mode PCI_CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group PCI_CLK/test_worst_mode {test_worst_mode  }
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group PCI_CLK/test_worst_mode worst_corner
<CMD> create_ccopt_skew_group -name SDRAM_CLK/test_worst_mode -sources sdram_clk -auto_sinks
The skew group SDRAM_CLK/test_worst_mode was created. It contains 2887 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group SDRAM_CLK/test_worst_mode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group SDRAM_CLK/test_worst_mode SDRAM_CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group SDRAM_CLK/test_worst_mode {test_worst_mode  }
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group SDRAM_CLK/test_worst_mode worst_corner
<CMD> create_ccopt_skew_group -name SYS_2x_CLK/test_worst_mode -sources sys_2x_clk -auto_sinks
The skew group SYS_2x_CLK/test_worst_mode was created. It contains 214 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group SYS_2x_CLK/test_worst_mode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group SYS_2x_CLK/test_worst_mode SYS_2x_CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group SYS_2x_CLK/test_worst_mode {test_worst_mode  }
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group SYS_2x_CLK/test_worst_mode worst_corner
<CMD> modify_ccopt_skew_group -skew_group SYS_2x_CLK/test_worst_mode -add_ignore_pins {  I_RISC_CORE/ls_in_0_clk/A  }
Added 1 ignore pin (of 1 specified) to skew group SYS_2x_CLK/test_worst_mode. Skew group now contains 1 ignore pin.
<CMD> create_ccopt_skew_group -name SYS_CLK/test_worst_mode -sources I_CLOCKING/sys_clk_in_reg/Q -auto_sinks
The skew group SYS_CLK/test_worst_mode was created. It contains 10 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group SYS_CLK/test_worst_mode true
<CMD> set_ccopt_property constrains -skew_group SYS_CLK/test_worst_mode none
<CMD> set_ccopt_property extracted_from_clock_name -skew_group SYS_CLK/test_worst_mode SYS_CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group SYS_CLK/test_worst_mode {test_worst_mode  }
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group SYS_CLK/test_worst_mode worst_corner
<CMD> create_ccopt_skew_group -name ate_clk/test_worst_mode -sources ate_clk -auto_sinks
The skew group ate_clk/test_worst_mode was created. It contains 3482 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group ate_clk/test_worst_mode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group ate_clk/test_worst_mode ate_clk
<CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group ate_clk/test_worst_mode {test_worst_mode  }
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group ate_clk/test_worst_mode worst_corner
<CMD> modify_ccopt_skew_group -skew_group ate_clk/test_worst_mode -add_ignore_pins {  I_RISC_CORE/ls_in_0_clk/A  }
Added 1 ignore pin (of 1 specified) to skew group ate_clk/test_worst_mode. Skew group now contains 1 ignore pin.
<CMD> create_ccopt_skew_group -name PCI_CLK/func_worst_mode -sources pclk -auto_sinks
The skew group PCI_CLK/func_worst_mode was created. It contains 401 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group PCI_CLK/func_worst_mode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group PCI_CLK/func_worst_mode PCI_CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group PCI_CLK/func_worst_mode {func_worst_mode  }
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group PCI_CLK/func_worst_mode worst_corner
<CMD> create_ccopt_skew_group -name SDRAM_CLK/func_worst_mode -sources sdram_clk -auto_sinks
The skew group SDRAM_CLK/func_worst_mode was created. It contains 2887 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group SDRAM_CLK/func_worst_mode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group SDRAM_CLK/func_worst_mode SDRAM_CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group SDRAM_CLK/func_worst_mode {func_worst_mode  }
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group SDRAM_CLK/func_worst_mode worst_corner
<CMD> create_ccopt_skew_group -name SYS_2x_CLK/func_worst_mode -sources sys_2x_clk -auto_sinks
The skew group SYS_2x_CLK/func_worst_mode was created. It contains 214 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group SYS_2x_CLK/func_worst_mode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group SYS_2x_CLK/func_worst_mode SYS_2x_CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group SYS_2x_CLK/func_worst_mode {func_worst_mode  }
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group SYS_2x_CLK/func_worst_mode worst_corner
<CMD> modify_ccopt_skew_group -skew_group SYS_2x_CLK/func_worst_mode -add_ignore_pins {  I_RISC_CORE/ls_in_0_clk/A  }
Added 1 ignore pin (of 1 specified) to skew group SYS_2x_CLK/func_worst_mode. Skew group now contains 1 ignore pin.
<CMD> create_ccopt_skew_group -name SYS_CLK/func_worst_mode -sources I_CLOCKING/sys_clk_in_reg/Q -auto_sinks
The skew group SYS_CLK/func_worst_mode was created. It contains 10 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group SYS_CLK/func_worst_mode true
<CMD> set_ccopt_property constrains -skew_group SYS_CLK/func_worst_mode none
<CMD> set_ccopt_property extracted_from_clock_name -skew_group SYS_CLK/func_worst_mode SYS_CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group SYS_CLK/func_worst_mode {func_worst_mode  }
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group SYS_CLK/func_worst_mode worst_corner
<CMD> create_ccopt_skew_group -name PCI_CLK/test_best_mode -sources pclk -auto_sinks
The skew group PCI_CLK/test_best_mode was created. It contains 401 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group PCI_CLK/test_best_mode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group PCI_CLK/test_best_mode PCI_CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group PCI_CLK/test_best_mode {test_best_mode  }
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group PCI_CLK/test_best_mode best_corner
<CMD> create_ccopt_skew_group -name SDRAM_CLK/test_best_mode -sources sdram_clk -auto_sinks
The skew group SDRAM_CLK/test_best_mode was created. It contains 2887 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group SDRAM_CLK/test_best_mode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group SDRAM_CLK/test_best_mode SDRAM_CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group SDRAM_CLK/test_best_mode {test_best_mode  }
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group SDRAM_CLK/test_best_mode best_corner
<CMD> create_ccopt_skew_group -name SYS_2x_CLK/test_best_mode -sources sys_2x_clk -auto_sinks
The skew group SYS_2x_CLK/test_best_mode was created. It contains 214 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group SYS_2x_CLK/test_best_mode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group SYS_2x_CLK/test_best_mode SYS_2x_CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group SYS_2x_CLK/test_best_mode {test_best_mode  }
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group SYS_2x_CLK/test_best_mode best_corner
<CMD> create_ccopt_skew_group -name SYS_CLK/test_best_mode -sources I_CLOCKING/sys_clk_in_reg/Q -auto_sinks
The skew group SYS_CLK/test_best_mode was created. It contains 10 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group SYS_CLK/test_best_mode true
<CMD> set_ccopt_property constrains -skew_group SYS_CLK/test_best_mode none
<CMD> set_ccopt_property extracted_from_clock_name -skew_group SYS_CLK/test_best_mode SYS_CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group SYS_CLK/test_best_mode {test_best_mode  }
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group SYS_CLK/test_best_mode best_corner
<CMD> create_ccopt_skew_group -name ate_clk/test_best_mode -sources ate_clk -auto_sinks
The skew group ate_clk/test_best_mode was created. It contains 3482 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group ate_clk/test_best_mode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group ate_clk/test_best_mode ate_clk
<CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group ate_clk/test_best_mode {test_best_mode  }
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group ate_clk/test_best_mode best_corner
<CMD> create_ccopt_skew_group -name PCI_CLK/func_best_mode -sources pclk -auto_sinks
The skew group PCI_CLK/func_best_mode was created. It contains 401 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group PCI_CLK/func_best_mode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group PCI_CLK/func_best_mode PCI_CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group PCI_CLK/func_best_mode {func_best_mode  }
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group PCI_CLK/func_best_mode best_corner
<CMD> create_ccopt_skew_group -name SDRAM_CLK/func_best_mode -sources sdram_clk -auto_sinks
The skew group SDRAM_CLK/func_best_mode was created. It contains 2887 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group SDRAM_CLK/func_best_mode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group SDRAM_CLK/func_best_mode SDRAM_CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group SDRAM_CLK/func_best_mode {func_best_mode  }
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group SDRAM_CLK/func_best_mode best_corner
<CMD> create_ccopt_skew_group -name SYS_2x_CLK/func_best_mode -sources sys_2x_clk -auto_sinks
The skew group SYS_2x_CLK/func_best_mode was created. It contains 214 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group SYS_2x_CLK/func_best_mode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group SYS_2x_CLK/func_best_mode SYS_2x_CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group SYS_2x_CLK/func_best_mode {func_best_mode  }
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group SYS_2x_CLK/func_best_mode best_corner
<CMD> create_ccopt_skew_group -name SYS_CLK/func_best_mode -sources I_CLOCKING/sys_clk_in_reg/Q -auto_sinks
The skew group SYS_CLK/func_best_mode was created. It contains 10 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group SYS_CLK/func_best_mode true
<CMD> set_ccopt_property constrains -skew_group SYS_CLK/func_best_mode none
<CMD> set_ccopt_property extracted_from_clock_name -skew_group SYS_CLK/func_best_mode SYS_CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group SYS_CLK/func_best_mode {func_best_mode  }
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group SYS_CLK/func_best_mode best_corner
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> create_ccopt_flexible_htree -name flex_HTREE -trunk_cell INVX16_LVT -final_cell INVX8_LVT -no_symmetry_buffers -sink_instance_prefix HJ -pin sdram_clk -sink_grid {4 4} -sink_grid_box {82 146 697 397}
**WARN: (IMPCCOPT-2415):	The parameter '-no_symmetry_buffers' for command 'create_ccopt_flexible_htree' is deprecated. It still works, but it may be removed in a future release. Instead, use '-omit_symmetry drivers' (see documentation).
<CMD> synthesize_ccopt_flexible_htrees
Initializing...
  Validating CTS configuration...
  Using cell based legalization.
  Initializing placement interface...
    Use check_library -place or consult logv if problems occur.
    Leaving CCOpt scope - Initializing placement interface...

    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.8 real=0:00:00.4)
  Initializing placement interface done.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.4 real=0:00:00.1)
  Leaving CCOpt scope - Initializing placement interface...

  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.5 real=0:00:00.3)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[PSP]    Load db... (mem=4.3M)
[PSP]    Read data from FE... (mem=4.3M)
[PSP]    Read rows... (mem=4.3M)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 0) - (982528, 3344) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 3344) - (982528, 6688) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 6688) - (982528, 10032) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 581856) - (982528, 585200) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 585200) - (982528, 588544) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 588544) - (982528, 591888) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1132):	For techSite unitdouble, have a total of 6 rows defined outside of core-box
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 0) - (982528, 1672) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 1672) - (982528, 3344) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 3344) - (982528, 5016) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 5016) - (982528, 6688) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 6688) - (982528, 8360) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 8360) - (9880, 10032) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (420128, 8360) - (982528, 10032) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 10032) - (9880, 11704) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 11704) - (9880, 13376) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 13376) - (9880, 15048) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 15048) - (9880, 16720) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 16720) - (9880, 18392) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 18392) - (9880, 20064) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 20064) - (9880, 21736) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: [PSP]    Only the first 20 messages are printed.
**WARN: (IMPPSP-1132):	For techSite unit, have a total of 118 rows defined outside of core-box
[PSP]    Done Read rows (cpu=0.000s, mem=4.3M)

[PSP]    Read module constraints... (mem=4.3M)
[PSP]    Done Read module constraints (cpu=0.010s, mem=4.3M)

[PSP]    Done Read data from FE (cpu=0.080s, mem=4.3M)

[PSP]    Done Load db (cpu=0.080s, mem=4.3M)

[PSP]    Constructing placeable region... (mem=4.3M)
**WARN: [PSP]    Hinsts PD_RISC_CORE and core region have partial overlap region (10.032 10.032 420.032 185.032)
[PSP]    Compute region effective width... (mem=4.3M)
[PSP]    Done Compute region effective width (cpu=0.000s, mem=4.3M)

[PSP]    Done Constructing placeable region (cpu=0.020s, mem=4.3M)

**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M3. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M4. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M5. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M6. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
Turning off fast DC mode.
**WARN: (IMPCCOPT-1286):	The pattern '*/NBUF*LVT*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree SYS_CLK -power_domain PD_RISC_CORE.
**WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree SYS_CLK -power_domain PD_RISC_CORE.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree SYS_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1286):	The pattern '*/NBUF*LVT*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree SYS_CLK -power_domain PD_ORCA_TOP.
**WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree SYS_CLK -power_domain PD_ORCA_TOP.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree SYS_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**ERROR: (IMPCCOPT-1208):	No buffers have been provided to CTS, but the property use_inverters is set to false. CTS will continue, but the request to not use inverters in tree balancing cannot be honored.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree SYS_CLK and net_type leaf. CTS will proceed using 0.184ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree SYS_CLK and net_type trunk. CTS will proceed using 0.184ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree SYS_CLK and net_type top. CTS will proceed using 0.184ns.
**WARN: (IMPCCOPT-1286):	The pattern '*/NBUF*LVT*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree PCI_CLK -power_domain PD_RISC_CORE.
**WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree PCI_CLK -power_domain PD_RISC_CORE.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree PCI_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1286):	The pattern '*/NBUF*LVT*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree PCI_CLK -power_domain PD_ORCA_TOP.
**WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree PCI_CLK -power_domain PD_ORCA_TOP.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree PCI_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**ERROR: (IMPCCOPT-1208):	No buffers have been provided to CTS, but the property use_inverters is set to false. CTS will continue, but the request to not use inverters in tree balancing cannot be honored.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree PCI_CLK and net_type leaf. CTS will proceed using 0.184ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree PCI_CLK and net_type trunk. CTS will proceed using 0.184ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree PCI_CLK and net_type top. CTS will proceed using 0.184ns.
**WARN: (IMPCCOPT-1286):	The pattern '*/NBUF*LVT*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree SDRAM_CLK -power_domain PD_RISC_CORE.
**WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree SDRAM_CLK -power_domain PD_RISC_CORE.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree SDRAM_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1286):	The pattern '*/NBUF*LVT*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree SDRAM_CLK -power_domain PD_ORCA_TOP.
**WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree SDRAM_CLK -power_domain PD_ORCA_TOP.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree SDRAM_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**ERROR: (IMPCCOPT-1208):	No buffers have been provided to CTS, but the property use_inverters is set to false. CTS will continue, but the request to not use inverters in tree balancing cannot be honored.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M8. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '112' on M7. As a result, an RC of wire width '56' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree SDRAM_CLK and net_type leaf. CTS will proceed using 0.184ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree SDRAM_CLK and net_type trunk. CTS will proceed using 0.184ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree SDRAM_CLK and net_type top. CTS will proceed using 0.184ns.
**WARN: (IMPCCOPT-1286):	The pattern '*/NBUF*LVT*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree SYS_2x_CLK -power_domain PD_RISC_CORE.
**WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree SYS_2x_CLK -power_domain PD_RISC_CORE.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree SYS_2x_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1286):	The pattern '*/NBUF*LVT*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree SYS_2x_CLK -power_domain PD_ORCA_TOP.
**WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree SYS_2x_CLK -power_domain PD_ORCA_TOP.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree SYS_2x_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**ERROR: (IMPCCOPT-1208):	No buffers have been provided to CTS, but the property use_inverters is set to false. CTS will continue, but the request to not use inverters in tree balancing cannot be honored.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree SYS_2x_CLK and net_type leaf. CTS will proceed using 0.184ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree SYS_2x_CLK and net_type trunk. CTS will proceed using 0.184ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree SYS_2x_CLK and net_type top. CTS will proceed using 0.184ns.
**WARN: (IMPCCOPT-1286):	The pattern '*/NBUF*LVT*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree ate_clk -power_domain PD_RISC_CORE.
**WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree ate_clk -power_domain PD_RISC_CORE.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_RISC_CORE, while balancing clock_tree ate_clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**WARN: (IMPCCOPT-1286):	The pattern '*/NBUF*LVT*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree ate_clk -power_domain PD_ORCA_TOP.
**WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree ate_clk -power_domain PD_ORCA_TOP.
**WARN: (IMPCCOPT-1183):	The library has no usable balanced buffers for power domain PD_ORCA_TOP, while balancing clock_tree ate_clk. If this is not intended behavior, you can specify a list of lib_cells to use with the buffer_cells property.
**ERROR: (IMPCCOPT-1208):	No buffers have been provided to CTS, but the property use_inverters is set to false. CTS will continue, but the request to not use inverters in tree balancing cannot be honored.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree ate_clk and net_type leaf. CTS will proceed using 0.184ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree ate_clk and net_type trunk. CTS will proceed using 0.184ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree ate_clk and net_type top. CTS will proceed using 0.184ns.
**WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group PCI_CLK/func_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group PCI_CLK/func_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group PCI_CLK/test_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group PCI_CLK/test_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group SDRAM_CLK/func_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group SDRAM_CLK/func_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group SDRAM_CLK/test_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group SDRAM_CLK/test_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group SYS_2x_CLK/func_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group SYS_2x_CLK/func_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group SYS_2x_CLK/test_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group SYS_2x_CLK/test_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group SYS_CLK/func_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group SYS_CLK/func_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group SYS_CLK/test_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group SYS_CLK/test_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group ate_clk/test_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group ate_clk/test_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group PCI_CLK/func_best_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.085ns for skew_group PCI_CLK/func_worst_mode in primary delay corner worst_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.204ns. The skew target has been relaxed to 0.204ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-1261) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
  Primary reporting skew groups are:
  skew_group SDRAM_CLK/func_best_mode with 2887 clock sinks
  No ideal or dont_touch nets found in the clock tree
  No dont_touch hnets found in the clock tree
  
  Total number of dont_touch hpins in the clock network: 1
    Large numbers of dont_touch hpins may damage runtime and QoR.
    Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
  
  Summary of reasons for dont_touch hpins in the clock network:
  
  -----------------------
  Reason            Count
  -----------------------
  upf_constraint      1
  -----------------------
  
  Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
  
  Summary of dont_touch hpins in the clock network representing physical hierarchy:
  
  ---------------------
  Type            Count
  ---------------------
  ilm               0
  partition         0
  power_domain      1
  fence             0
  none              0
  ---------------------
  Total             1
  ---------------------
  
  Checking for illegal sizes of clock logic instances...
  Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
  Validating CTS configuration done. (took cpu=0:00:03.8 real=0:00:02.5)
  CCOpt configuration status: all checks passed.
Initializing done.
Using inst based legalization.
#% Begin earlyGlobalRoute (date=05/07 01:21:56, mem=3220.3M)
[NR-eGR] Started Early Global Route ( Curr Mem: 6.08 MB )
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 6.08 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 10848 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 10848
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute 0 out of 43160 routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 43160 nets ( ignored 43160 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] No Net to Route
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] No Net to Route
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1    (1H)             0     0 
[NR-eGR]  M2    (2V)             0     0 
[NR-eGR]  M3    (3H)             0     0 
[NR-eGR]  M4    (4V)             0     0 
[NR-eGR]  M5    (5H)             0     0 
[NR-eGR]  M6    (6V)             0     0 
[NR-eGR]  M7    (7H)             0     0 
[NR-eGR]  M8    (8V)             0     0 
[NR-eGR]  M9    (9H)             0     0 
[NR-eGR]  MRDL  (10V)            0     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total            0     0 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 0um
[NR-eGR] Total length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  163174 
[NR-eGR]  M2    (2V)        230630  219469 
[NR-eGR]  M3    (3H)        339747   66928 
[NR-eGR]  M4    (4V)        136032   15079 
[NR-eGR]  M5    (5H)        136887    3888 
[NR-eGR]  M6    (6V)         42917    2095 
[NR-eGR]  M7    (7H)         61312     338 
[NR-eGR]  M8    (8V)          2414     147 
[NR-eGR]  M9    (9H)          5983       2 
[NR-eGR]  MRDL  (10V)            5       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       955926  471120 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 828762um
[NR-eGR] Total length: 955926um, number of vias: 471120
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.19 sec, Real: 0.91 sec, Curr Mem: 6.09 MB )
[NR-eGR] Finished Early Global Route ( CPU: 1.20 sec, Real: 0.92 sec, Curr Mem: 6.07 MB )
#% End earlyGlobalRoute (date=05/07 01:21:57, total cpu=0:00:01.3, real=0:00:01.0, peak res=3220.3M, current mem=3214.0M)
**WARN: (IMPCCOPT-5076):	Output pin of flexH driver INVX16_LVT has no stack via rule list and stack via required property configured.
Grid density data update skipped
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Computing placement data for trunk cell 'INVX16_LVT', final cell 'INVX8_LVT', power domain 'PD_ORCA_TOP'...
Computing placement data for trunk cell 'INVX16_LVT', final cell 'INVX8_LVT', power domain 'PD_ORCA_TOP' done.
Disconnecting clock tree from netlist...
Disconnecting clock tree from netlist done.
Preparing to synthesize flexible H-tree 'flex_HTREE'...
Preparing to synthesize flexible H-tree 'flex_HTREE' done.
Synthesizing flexible H-tree 'flex_HTREE' (max driver distance 632.016um)...
Synthesizing flexible H-tree 'flex_HTREE' (max driver distance 632.016um) done.
Resynthesising clock tree into netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
Resynthesising clock tree into netlist done.
Leaving CCOpt scope - ClockRefiner...
Soft fixed 104 clock instances.
Performing a single pass refine place with checks partially disabled for clock sinks and datapath.

*** Starting refinePlace (0:50:30 mem=6573.5M) ***
Total net bbox length = 8.307e+05 (4.950e+05 3.357e+05) (ext = 1.230e+04)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 169 insts, mean move: 1.12 um, max move: 4.26 um 
	Max move on inst (I_RISC_CORE/U1549): (170.39, 163.86) --> (167.81, 162.18)
	Runtime: CPU: 0:00:10.5 REAL: 0:00:04.0 MEM: 6569.3MB
Summary Report:
Instances move: 223 (out of 40574 movable)
Instances flipped: 0
Mean displacement: 1.26 um
Max displacement: 5.02 um (Instance: I_RISC_CORE/FE_OFC2925_n_1) (146.832, 160.512) -> (146.832, 155.496)
	Length: 15 sites, height: 1 rows, site name: unit, cell type: NBUFFX8_LVT, constraint:Fence
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.309e+05 (4.951e+05 3.358e+05) (ext = 1.231e+04)
Runtime: CPU: 0:00:10.7 REAL: 0:00:04.0 MEM: 6569.3MB
*** Finished refinePlace (0:50:41 mem=6569.3M) ***
ClockRefiner summary
All clock instances: Moved 86, flipped 37 and cell swapped 0 (out of a total of 3603).
All Clock instances: Average move = 1.63um
The largest move was 5.02 um for I_RISC_CORE/FE_OFC2925_n_1.
Restoring pStatusCts on 104 clock instances.

Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:12.6 real=0:00:04.9)
Clock implementation routing...
  Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=7, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 45236 (unrouted=2153, trialRouted=42823, noStatus=260, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2076, (crossesIlmBoundary AND tooFewTerms=0)])
  Routing using NRHF...

CCOPT: Preparing to route 7 clock nets with NanoRoute.
  0 nets are default rule and 7 are CTS_RULE.
  Preferred NanoRoute mode settings: Current
-route_detail_end_iteration 0
-route_with_via_only_for_stdcell_pin false
    Clock detailed routing...
      NanoRoute...
#% Begin globalDetailRoute (date=05/07 01:22:30, mem=3319.7M)

globalDetailRoute

#Start globalDetailRoute on Wed May  7 01:22:30 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 2096 um.
#Total half perimeter of net bounding box = 1769 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER M3 = 0 um.
#Total wire length on LAYER M4 = 0 um.
#Total wire length on LAYER M5 = 2 um.
#Total wire length on LAYER M6 = 6 um.
#Total wire length on LAYER M7 = 1306 um.
#Total wire length on LAYER M8 = 782 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 255
#Up-Via Summary (total 255):
#           
#-----------------------
# M1                 28
# M2                 28
# M3                 28
# M4                 28
# M5                 74
# M6                 29
# M7                 40
#-----------------------
#                   255 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Start routing data preparation on Wed May  7 01:22:33 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 
#WARNING (NRDB-2040) Rule CTS_RULE doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
# M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
# MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(MRDL)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3438.49 (MB), peak = 4242.97 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 3481.55 (MB), peak = 4242.97 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Start instance access analysis using 8 threads...
#Set layer M1 to be advanced pin access layer.
#Set instance access analysis scope -6.68800, 181.43300, 630.09500, 390.36400
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 7.50 (MB)
#Total memory = 3489.09 (MB)
#Peak memory = 4242.97 (MB)
#
#Distribution of nets:
#  
# #pin range           #net       % 
#------------------------------------
#          2           21060 ( 46.5%)
#          3           11580 ( 25.6%)
#          4            2715 (  6.0%)
#          5            1654 (  3.7%)
#          6            2933 (  6.5%)
#          7             301 (  0.7%)
#          8             270 (  0.6%)
#          9             391 (  0.9%)
#  10  -  19            1699 (  3.8%)
#  20  -  29             426 (  0.9%)
#  30  -  39              85 (  0.2%)
#  40  -  49              31 (  0.1%)
#  50  -  59              14 (  0.0%)
#  60  -  69               3 (  0.0%)
#  70  -  79               1 (  0.0%)
#  100 - 199               1 (  0.0%)
#  300 - 399               1 (  0.0%)
#  1300-1399               2 (  0.0%)
#     >=2000               0 (  0.0%)
#
#Total: 45243 nets, 43167 non-trivial nets
#                                    #net       % 
#-------------------------------------------------
#  Fully global routed                  7 ( 0.0%)
#  Clock                                7
#  Nondefault rule                      7
#  Prefer layer range               43167
#
#  Rule            #net     #shield
#----------------------------------
#  CTS_RULE           7           0
#
#Nets in 2 layer ranges:
#  Bottom Pref.Layer    Top Pref.Layer       #net       % 
#---------------------------------------------------------
#            -------           6 M6  *      43160 (100.0%)
#             7 M7             8 M8             7 (  0.0%)
#
#7 nets selected.
#
#
#...
#
#Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --0.67 [8]--
#Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --0.66 [8]--
#Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:3.5 GB, peak:4.1 GB --0.64 [8]--
#
#Line Assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.89 (MB)
#Total memory = 3539.11 (MB)
#Peak memory = 4242.97 (MB)
#End Line Assignment: cpu:00:00:02, real:00:00:02, mem:3.5 GB, peak:4.1 GB --1.26 [8]--
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 2096 um.
#Total half perimeter of net bounding box = 1769 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER M3 = 0 um.
#Total wire length on LAYER M4 = 0 um.
#Total wire length on LAYER M5 = 2 um.
#Total wire length on LAYER M6 = 6 um.
#Total wire length on LAYER M7 = 1306 um.
#Total wire length on LAYER M8 = 782 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 255
#Up-Via Summary (total 255):
#           
#-----------------------
# M1                 28
# M2                 28
# M3                 28
# M4                 28
# M5                 74
# M6                 29
# M7                 40
#-----------------------
#                   255 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:04
#Increased memory = 137.25 (MB)
#Total memory = 3514.41 (MB)
#Peak memory = 4242.97 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Using multithreading with 8 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:08, elapsed time = 00:00:02, memory = 3625.39 (MB), peak = 4347.57 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 7
#Total wire length = 2119 um.
#Total half perimeter of net bounding box = 1769 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 13 um.
#Total wire length on LAYER M3 = 1 um.
#Total wire length on LAYER M4 = 1 um.
#Total wire length on LAYER M5 = 1 um.
#Total wire length on LAYER M6 = 7 um.
#Total wire length on LAYER M7 = 1321 um.
#Total wire length on LAYER M8 = 775 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 207
#Up-Via Summary (total 207):
#           
#-----------------------
# M1                 28
# M2                 28
# M3                 28
# M4                 28
# M5                 28
# M6                 29
# M7                 38
#-----------------------
#                   207 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:09
#Elapsed time = 00:00:02
#Increased memory = 85.54 (MB)
#Total memory = 3600.00 (MB)
#Peak memory = 4347.57 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:02
#Increased memory = 85.61 (MB)
#Total memory = 3600.02 (MB)
#Peak memory = 4347.57 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:10
#Increased memory = 226.75 (MB)
#Total memory = 3546.58 (MB)
#Peak memory = 4347.57 (MB)
#Number of warnings = 16
#Total number of warnings = 16
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed May  7 01:22:40 2025
#
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  globalDetailRoute      | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:05|     00:00:03|         1.8|
#  DB Export              | 00:00:02|     00:00:01|         1.0|
#  Cell Pin Access        | 00:00:03|     00:00:01|         1.0|
#  Instance Pin Access    | 00:00:01|     00:00:00|         1.0|
#  Data Preparation       | 00:00:01|     00:00:01|         1.4|
#  Line Assignment        | 00:00:02|     00:00:02|         1.3|
#  Detail Routing         | 00:00:09|     00:00:02|         4.6|
#  Entire Command         | 00:00:24|     00:00:10|         2.4|
#-------------------------+---------+-------------+------------+
#
#% End globalDetailRoute (date=05/07 01:22:40, total cpu=0:00:24.1, real=0:00:10.0, peak res=4347.6M, current mem=3507.0M)
      NanoRoute done. (took cpu=0:00:24.2 real=0:00:10.0)
    Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 7 net(s)
  Routing using NRHF done.
Net route status summary:
  Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=7, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 45236 (unrouted=45236, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2076, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.


  Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:25.3 real=0:00:10.8)
Clock implementation routing done.
Ignoring AAE DB Resetting ...
Updating timing graph...
  
  Leaving CCOpt scope - BuildTimeGraph...
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=40636 and nets=45242 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 6624.867M)
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3648.41)
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25665_n1200, driver I_RISC_CORE/FE_OFC5297_n1200/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U290/A1 (cell OR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25635_n_12, driver I_RISC_CORE/FE_OFC5267_n_12/Y (cell INVX1_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/D (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25603_n1556, driver I_RISC_CORE/FE_OFC5236_n1556/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1043/S0 (cell MUX21X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25603_n1556, driver I_RISC_CORE/FE_OFC5236_n1556/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1047/S0 (cell MUX21X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25603_n1556, driver I_RISC_CORE/FE_OFC5236_n1556/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U243/A3 (cell OA21X2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25603_n1556, driver I_RISC_CORE/FE_OFC5236_n1556/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1004/A2 (cell OA21X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25603_n1556, driver I_RISC_CORE/FE_OFC5236_n1556/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1207/A2 (cell XNOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25603_n1556, driver I_RISC_CORE/FE_OFC5236_n1556/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U818/A1 (cell NOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25665_n1200, driver I_RISC_CORE/FE_OFC5297_n1200/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U757/A1 (cell NOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25665_n1200, driver I_RISC_CORE/FE_OFC5297_n1200/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U904/A1 (cell OA21X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25653_I_DATA_PATH_N55, driver I_RISC_CORE/FE_OFC5285_I_DATA_PATH_N55/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_/D (cell SDFFX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25570_n, driver I_RISC_CORE/FE_OFC5204_n360_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/SI (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25570_n, driver I_RISC_CORE/FE_OFC5204_n360_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1357/A2 (cell OR4X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25661_n681, driver I_RISC_CORE/FE_OFC5293_n681/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_/D (cell SDFFX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25652_n, driver I_RISC_CORE/U1617/Y (cell AO22X1_LVT) voltage 0.75 does not match receiver I_RISC_CORE/FE_OFC5284_n714/A (cell NBUFFX2_LVT) voltage 0.95 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25575_n, driver I_RISC_CORE/FE_OFC5209_n378_1/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A2[1] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25665_n1200, driver I_RISC_CORE/FE_OFC5297_n1200/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1080/A1 (cell NOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25583_n, driver I_RISC_CORE/FE_OFC5217_n376_1/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A2[3] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25655_RegPort_C_13, driver I_RISC_CORE/FE_OFC5287_RegPort_C_13/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[13] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25667_Addr_A_6, driver I_RISC_CORE/FE_OFC5299_Addr_A_6/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[6] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
Total number of fetched objects 49761
End delay calculation. (MEM=3698.13 CPU=0:00:10.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3698.13 CPU=0:00:13.3 REAL=0:00:03.0)
  Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:22.8 real=0:00:05.7)
Updating timing graph done.
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:04.3 real=0:00:00.9)
Updating latch analysis done.
Clock tree timing engine global stage delay update for worst_corner:setup.late...
Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.6 real=0:00:00.2)
Clock tree timing engine global stage delay update for worst_corner:setup.late...
Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   synthesis group 0
Extracting original clock gating for flexible_htree_flex_HTREE_0...
  clock_tree flexible_htree_flex_HTREE_0 contains 2919 sinks and 3 clock gates.
    Found 32 clock convergence points while defining clock tree.
Extracting original clock gating for flexible_htree_flex_HTREE_0 done.
Found 1 generator input for clock tree flexible_htree_flex_HTREE_0.
Extracting original clock gating for flexible_htree_flex_HTREE_1...
  clock_tree flexible_htree_flex_HTREE_1 contains 0 sinks and 0 clock gates.
Extracting original clock gating for flexible_htree_flex_HTREE_1 done.
Found 1 generator input for clock tree flexible_htree_flex_HTREE_1.
Extracting original clock gating for flexible_htree_flex_HTREE_2...
  clock_tree flexible_htree_flex_HTREE_2 contains 0 sinks and 0 clock gates.
Extracting original clock gating for flexible_htree_flex_HTREE_2 done.
Found 1 generator input for clock tree flexible_htree_flex_HTREE_2.
Extracting original clock gating for flexible_htree_flex_HTREE_3...
  clock_tree flexible_htree_flex_HTREE_3 contains 0 sinks and 0 clock gates.
Extracting original clock gating for flexible_htree_flex_HTREE_3 done.
Found 1 generator input for clock tree flexible_htree_flex_HTREE_3.
Extracting original clock gating for flexible_htree_flex_HTREE_4...
  clock_tree flexible_htree_flex_HTREE_4 contains 0 sinks and 0 clock gates.
Extracting original clock gating for flexible_htree_flex_HTREE_4 done.
Found 1 generator input for clock tree flexible_htree_flex_HTREE_4.
Extracting original clock gating for flexible_htree_flex_HTREE_5...
  clock_tree flexible_htree_flex_HTREE_5 contains 0 sinks and 0 clock gates.
Extracting original clock gating for flexible_htree_flex_HTREE_5 done.
Found 1 generator input for clock tree flexible_htree_flex_HTREE_5.
Extracting original clock gating for flexible_htree_flex_HTREE_6...
  clock_tree flexible_htree_flex_HTREE_6 contains 0 sinks and 0 clock gates.
Extracting original clock gating for flexible_htree_flex_HTREE_6 done.
Found 1 generator input for clock tree flexible_htree_flex_HTREE_6.
Extracting original clock gating for flexible_htree_flex_HTREE_7...
  clock_tree flexible_htree_flex_HTREE_7 contains 0 sinks and 0 clock gates.
Extracting original clock gating for flexible_htree_flex_HTREE_7 done.
Found 1 generator input for clock tree flexible_htree_flex_HTREE_7.
Extracting original clock gating for flexible_htree_flex_HTREE_8...
  clock_tree flexible_htree_flex_HTREE_8 contains 0 sinks and 0 clock gates.
Extracting original clock gating for flexible_htree_flex_HTREE_8 done.
Found 1 generator input for clock tree flexible_htree_flex_HTREE_8.
Extracting original clock gating for flexible_htree_flex_HTREE_9...
  clock_tree flexible_htree_flex_HTREE_9 contains 0 sinks and 0 clock gates.
Extracting original clock gating for flexible_htree_flex_HTREE_9 done.
Found 1 generator input for clock tree flexible_htree_flex_HTREE_9.
Extracting original clock gating for flexible_htree_flex_HTREE_10...
  clock_tree flexible_htree_flex_HTREE_10 contains 0 sinks and 0 clock gates.
Extracting original clock gating for flexible_htree_flex_HTREE_10 done.
Found 1 generator input for clock tree flexible_htree_flex_HTREE_10.
Extracting original clock gating for flexible_htree_flex_HTREE_11...
  clock_tree flexible_htree_flex_HTREE_11 contains 0 sinks and 0 clock gates.
Extracting original clock gating for flexible_htree_flex_HTREE_11 done.
Found 1 generator input for clock tree flexible_htree_flex_HTREE_11.
Extracting original clock gating for flexible_htree_flex_HTREE_12...
  clock_tree flexible_htree_flex_HTREE_12 contains 0 sinks and 0 clock gates.
Extracting original clock gating for flexible_htree_flex_HTREE_12 done.
Found 1 generator input for clock tree flexible_htree_flex_HTREE_12.
Extracting original clock gating for flexible_htree_flex_HTREE_13...
  clock_tree flexible_htree_flex_HTREE_13 contains 0 sinks and 0 clock gates.
Extracting original clock gating for flexible_htree_flex_HTREE_13 done.
Found 1 generator input for clock tree flexible_htree_flex_HTREE_13.
Extracting original clock gating for flexible_htree_flex_HTREE_14...
  clock_tree flexible_htree_flex_HTREE_14 contains 0 sinks and 0 clock gates.
Extracting original clock gating for flexible_htree_flex_HTREE_14 done.
Found 1 generator input for clock tree flexible_htree_flex_HTREE_14.
Extracting original clock gating for flexible_htree_flex_HTREE_15...
  clock_tree flexible_htree_flex_HTREE_15 contains 0 sinks and 0 clock gates.
Extracting original clock gating for flexible_htree_flex_HTREE_15 done.
Found 1 generator input for clock tree flexible_htree_flex_HTREE_15.
The skew group flexible_htree_flex_HTREE/reporting_only was created. It contains 16 sinks and 1 sources.

Flexible H-Tree Metrics Summary after routing
  Flexible H-Tree: flex_HTREE
    sinks=16, insts=6, levels=3
    wire_length=2118.891, vias=207, nets=7
    insertion_delay (min, max, avg)= (0.199, 0.199, 0.199), skew= 0.000
    transition time violating pins: num=0, max=0.000, sum=0.000
      target=0.185 (total 22 pins): num=0, max=0.000, sum=0.000

      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   synthesize_flexible_htrees
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.1)
<CMD> set_ccopt_property extract_balance_multi_source_clocks true
<CMD> set_ccopt_property top_buffer_cells NBUFFX32_LVT
<CMD> set_ccopt_property buffer_cells {NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT}
<CMD> set_ccopt_property leaf_buffer_cells {NBUFFX4_LVT NBUFFX8_LVT }
<CMD> get_ccopt_clock_tree_cells -node_types clock_gate
<CMD> create_route_type -name topshieldRoute -top_preferred_layer M8 -bottom_preferred_layer M7 -shield_net VSS
<CMD> set_ccopt_property -net_type top route_type topshieldRoute
<CMD> create_route_type -name trunkshieldRoute -top_preferred_layer M6 -bottom_preferred_layer M5 -shield_net VSS
<CMD> set_ccopt_property -net_type trunk route_type trunkshieldRoute
<CMD> setNanoRouteMode -droutePostRouteSpreadWire false
### Start verbose source output (echo mode) for '../scripts/ORCA_TOP.pre.cts.tcl' ...
# if {[info exists synopsys_program_name]} {

} else {
  if [is_common_ui_mode ] {
    #set_db [get_pin occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK ] .cts_pin_insertion_delay 350ps
   #set_db cts_use_inverters false
  set_db cts_buffer_cells [ get_db [get_lib_cells */NBUF*LVT* ] .base_name ] 
   # set_ccopt_property inverter_cells [ get_db [get_lib_cells */IBUF*LVT* ] .base_name ]
  } else {

    #set_ccopt_property insertion_delay 350ps -pin occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
   # set_dont_touch [dbGet top.insts.cell.name *NBUFF*]
   # set_ccopt_property use_inverters false 
    set_ccopt_property buffer_cells [ get_db [get_lib_cells */NBUF*LVT* ] .base_name ]
    #set_ccopt_property inverter_cells [ get_db [get_lib_cells */IBUF*LVT* ] .base_name ]
  }
}
<CMD> is_common_ui_mode
<CMD> set_ccopt_property buffer_cells [ get_db [get_lib_cells */NBUF*LVT* ] .base_name ]
### End verbose source output for '../scripts/ORCA_TOP.pre.cts.tcl'.
<CMD> ccopt_design
#% Begin ccopt_design (date=05/07 01:22:49, mem=3524.5M)
*** ccopt_design #1 [begin] () : totSession cpu/real = 0:51:37.3/0:19:19.8 (2.7), mem = 5120.8M
Runtime...
**INFO: User's settings:
setNanoRouteMode -route_detail_end_iteration                   5
setNanoRouteMode -route_detail_post_route_spread_wire          false
setNanoRouteMode -route_extract_third_party_compatible         false
setNanoRouteMode -route_global_exp_timing_driven_std_delay     11
setNanoRouteMode -route_with_via_only_for_block_cell_pin       false
setNanoRouteMode -route_with_via_only_for_stdcell_pin          1:1
setDesignMode -earlyClockFlow                                  false
setDesignMode -flowEffort                                      extreme
setDesignMode -process                                         28
setExtractRCMode -coupling_c_th                                0.1
setExtractRCMode -engine                                       preRoute
setExtractRCMode -relative_c_th                                1
setExtractRCMode -total_c_th                                   0
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setOptMode -opt_view_pruning_hold_views_active_list            { test_best_scenario func_best_scenario }
setOptMode -opt_view_pruning_setup_views_active_list           { test_worst_scenario func_worst_scenario }
setOptMode -opt_view_pruning_setup_views_persistent_list       { func_worst_scenario test_worst_scenario}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { func_worst_scenario test_worst_scenario}
setOptMode -opt_drv_margin                                     0
setOptMode -opt_enable_podv2_clock_opt_flow                    false
setOptMode -opt_exp_buffer_tat_enhancement                     true
setOptMode -opt_exp_flow_effort_extreme                        true
setOptMode -opt_exp_global_sizing_tat_fix                      true
setOptMode -opt_exp_pre_cts_new_standard_flow                  true
setOptMode -opt_exp_reclaim_area_rebuffer_tat_fix              true
setOptMode -opt_exp_roi_flow_tat_enhancements                  true
setOptMode -opt_exp_view_pruning_timer_mode                    low
setOptMode -opt_flow_ccopt_extreme_tat_enhancement_v2          true
setOptMode -opt_drv                                            true
setOptMode -opt_post_route_enable_si_attacker_sizing           false
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_view_pruning_placement_setup_view_list         { func_worst_scenario  }
setOptMode -opt_preserve_all_sequential                        true
setOptMode -opt_area_recovery                                  true
setOptMode -opt_setup_target_slack                             0
setOptMode -opt_skew                                           true
setOptMode -opt_skew_ccopt                                     none
setOptMode -opt_skew_post_route                                false
setOptMode -opt_skew_pre_cts                                   false

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort none.
Updating ideal nets and annotations...
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt::Phase::Initialization...
Check Prerequisites...
Net 'sdram_clk' is pre-routed or has the -skip_routing attribute.
Net 'CTS_39' is pre-routed or has the -skip_routing attribute.
Net 'CTS_38' is pre-routed or has the -skip_routing attribute.
Net 'CTS_34' is pre-routed or has the -skip_routing attribute.
Net 'CTS_35' is pre-routed or has the -skip_routing attribute.
Net 'CTS_36' is pre-routed or has the -skip_routing attribute.
Net 'CTS_37' is pre-routed or has the -skip_routing attribute.
Found 7 pre-routed clock net(s). Pre-routed clock nets are treated as dont_touch and their routing geometry will be preserved.
Leaving CCOpt scope - CheckPlace...

Begin checking placement ... (start mem=5120.8M, init mem=4909.2M)
*info: Placed = 40636          (Fixed = 160)
*info: Unplaced = 0           
Placement Density:42.59%(145734/342155)
Placement Density (including fixed std cells):42.68%(146258/342679)
PowerDomain Density <PD_RISC_CORE>:26.16%(5993/22909)
PowerDomain Density <PD_ORCA_TOP>:43.77%(139741/319247)
Finished checkPlace (total: cpu=0:00:01.3, real=0:00:00.0; vio checks: cpu=0:00:01.0, real=0:00:00.0; mem=4875.8M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:01.3 real=0:00:00.5)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

No differences between SDC and CTS ideal net status found.
No differences between SDC and CTS transition time annotations found.
No differences between SDC and CTS delay annotations found.
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:01.3 real=0:00:00.5)
CCOpt::Phase::Initialization done. (took cpu=0:00:01.3 real=0:00:00.5)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:51:38.8/0:19:20.3 (2.7), mem = 4875.8M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 3514 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 3514 clock tree sinks)
**WARN: (IMPCCOPT-1127):	The skew group default.PCI_CLK/func_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.PCI_CLK/test_best_mode has been identified as a duplicate of: PCI_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.PCI_CLK/test_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.SDRAM_CLK/func_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.SDRAM_CLK/test_best_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.SDRAM_CLK/test_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.SYS_2x_CLK/test_best_mode has been identified as a duplicate of: SYS_2x_CLK/func_best_mode
**WARN: (IMPCCOPT-1127):	The skew group default.SYS_2x_CLK/test_worst_mode has been identified as a duplicate of: SYS_2x_CLK/func_worst_mode
The skew group PCI_CLK/func_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode, so it will not be cloned.
The skew group PCI_CLK/test_best_mode has been identified as a duplicate of: PCI_CLK/func_best_mode, so it will not be cloned.
The skew group PCI_CLK/test_worst_mode has been identified as a duplicate of: PCI_CLK/func_best_mode, so it will not be cloned.
The skew group SDRAM_CLK/func_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode, so it will not be cloned.
The skew group SDRAM_CLK/test_best_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode, so it will not be cloned.
The skew group SDRAM_CLK/test_worst_mode has been identified as a duplicate of: SDRAM_CLK/func_best_mode, so it will not be cloned.
The skew group SYS_2x_CLK/test_best_mode has been identified as a duplicate of: SYS_2x_CLK/func_best_mode, so it will not be cloned.
The skew group SYS_2x_CLK/test_worst_mode has been identified as a duplicate of: SYS_2x_CLK/func_worst_mode, so it will not be cloned.
Leaving CCOpt scope - optDesignGlobalRouteStep...
[PSP]    Started Early Global Route ( Curr Mem: 4.54 MB )
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[PSP]    Started Early Global Route kernel ( Curr Mem: 4.54 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 99082 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 23020
[NR-eGR] #PG Blockages       : 99082
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 7
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 284
[NR-eGR] Read 43167 nets ( ignored 7 )
[NR-eGR] There are 88 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 43160
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43160 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.14% H + 0.02% V. EstWL: 9.113303e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       186( 0.15%)        20( 0.02%)   ( 0.16%) 
[NR-eGR]      M3 ( 3)      1185( 0.94%)        16( 0.01%)   ( 0.96%) 
[NR-eGR]      M4 ( 4)        26( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5 ( 5)       295( 0.23%)         4( 0.00%)   ( 0.24%) 
[NR-eGR]      M6 ( 6)        37( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR]      M7 ( 7)       260( 0.13%)        27( 0.01%)   ( 0.15%) 
[NR-eGR]      M8 ( 8)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      1993( 0.15%)        68( 0.01%)   ( 0.16%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.12% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 24262um, number of vias: 11213
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  163267 
[NR-eGR]  M2    (2V)        229760  220021 
[NR-eGR]  M3    (3H)        337841   67925 
[NR-eGR]  M4    (4V)        137917   15326 
[NR-eGR]  M5    (5H)        139318    3958 
[NR-eGR]  M6    (6V)         42507    2164 
[NR-eGR]  M7    (7H)         62383     399 
[NR-eGR]  M8    (8V)          3368     127 
[NR-eGR]  M9    (9H)          6275       2 
[NR-eGR]  MRDL  (10V)            5       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       959373  473189 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 830875um
[NR-eGR] Total length: 959373um, number of vias: 473189
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 9.19 sec, Real: 3.64 sec, Curr Mem: 4.52 MB )
[NR-eGR] Finished Early Global Route ( CPU: 9.24 sec, Real: 3.69 sec, Curr Mem: 4.44 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:09.3 real=0:00:03.7)
Legalization setup...
Using cell based legalization.
Leaving CCOpt scope - Initializing placement interface...

Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.7 real=0:00:00.4)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[PSP]    Load db... (mem=4.4M)
[PSP]    Read data from FE... (mem=4.4M)
[PSP]    Read rows... (mem=4.5M)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 0) - (982528, 3344) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 3344) - (982528, 6688) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 6688) - (982528, 10032) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 581856) - (982528, 585200) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 585200) - (982528, 588544) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unitdouble, row: (0, 588544) - (982528, 591888) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1132):	For techSite unitdouble, have a total of 6 rows defined outside of core-box
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 0) - (982528, 1672) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 1672) - (982528, 3344) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 3344) - (982528, 5016) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 5016) - (982528, 6688) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 6688) - (982528, 8360) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 8360) - (9880, 10032) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (420128, 8360) - (982528, 10032) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 10032) - (9880, 11704) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 11704) - (9880, 13376) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 13376) - (9880, 15048) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 15048) - (9880, 16720) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 16720) - (9880, 18392) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 18392) - (9880, 20064) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: (IMPPSP-1131):	For techSite unit, row: (0, 20064) - (9880, 21736) is outside of core-box: (10032, 10032) - (972496, 583680)
**WARN: [PSP]    Only the first 20 messages are printed.
**WARN: (IMPPSP-1132):	For techSite unit, have a total of 118 rows defined outside of core-box
[PSP]    Done Read rows (cpu=0.000s, mem=4.5M)

[PSP]    Read module constraints... (mem=4.5M)
[PSP]    Done Read module constraints (cpu=0.000s, mem=4.5M)

[PSP]    Done Read data from FE (cpu=0.070s, mem=4.5M)

[PSP]    Done Load db (cpu=0.070s, mem=4.5M)

[PSP]    Constructing placeable region... (mem=4.5M)
**WARN: [PSP]    Hinsts PD_RISC_CORE and core region have partial overlap region (10.032 10.032 420.032 185.032)
[PSP]    Compute region effective width... (mem=4.5M)
[PSP]    Done Compute region effective width (cpu=0.000s, mem=4.5M)

[PSP]    Done Constructing placeable region (cpu=0.020s, mem=4.5M)

Legalization setup done. (took cpu=0:00:00.8 real=0:00:00.5)
Validating CTS configuration...
CCOpt power management detected and enabled.
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    extract_balance_multi_source_clocks: true (default: false)
    leaf_buffer_cells is set for at least one object
    primary_delay_corner: worst_corner (default: )
    route_type is set for at least one object
    routing_top_min_fanout is set for at least one object
    source_driver is set for at least one object
    source_group_clock_trees is set for at least one object
    target_insertion_delay is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
    top_buffer_cells is set for at least one object
    update_io_latency: 0 (default: true)
    use_inverters is set for at least one object
  Private non-default CCOpt properties:
    clock_nets_detailed_routed: 1 (default: false)
    no_symmetry_buffers is set for at least one object
    single_driver_per_grid_point is set for at least one object
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Route type trimming info:
  No route type modifications were made.
Library trimming buffers in power domain PD_RISC_CORE and half-corner worst_corner:setup.late removed 0 of 5 cells
Original list had 5 cells:
NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
Library trimming was not able to trim any cells:
NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
Library trimming buffers in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 0 of 5 cells
Original list had 5 cells:
NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
Library trimming was not able to trim any cells:
NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT 
Library trimming inverters in power domain PD_RISC_CORE and half-corner worst_corner:setup.late removed 3 of 7 cells
Original list had 7 cells:
IBUFFX32_RVT IBUFFX32_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT IBUFFX8_HVT IBUFFX4_HVT 
New trimmed list has 4 cells:
IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT 
Library trimming inverters in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 5 of 7 cells
Original list had 7 cells:
IBUFFX32_RVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX32_HVT IBUFFX16_HVT IBUFFX8_HVT IBUFFX4_HVT 
New trimmed list has 2 cells:
IBUFFX32_RVT IBUFFX16_LVT 
Library trimming buffers in power domain PD_RISC_CORE and half-corner worst_corner:setup.late removed 0 of 2 cells
Original list had 2 cells:
NBUFFX8_LVT NBUFFX4_LVT 
Library trimming was not able to trim any cells:
NBUFFX8_LVT NBUFFX4_LVT 
Library trimming buffers in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 0 of 2 cells
Original list had 2 cells:
NBUFFX8_LVT NBUFFX4_LVT 
Library trimming was not able to trim any cells:
NBUFFX8_LVT NBUFFX4_LVT 
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_15 and net_type leaf. CTS will proceed using 0.174ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_15 and net_type trunk. CTS will proceed using 0.174ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_15 and net_type top. CTS will proceed using 0.174ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_14 and net_type leaf. CTS will proceed using 0.174ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_14 and net_type trunk. CTS will proceed using 0.174ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_14 and net_type top. CTS will proceed using 0.174ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_13 and net_type leaf. CTS will proceed using 0.174ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_13 and net_type trunk. CTS will proceed using 0.174ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_13 and net_type top. CTS will proceed using 0.174ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_12 and net_type leaf. CTS will proceed using 0.174ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_12 and net_type trunk. CTS will proceed using 0.174ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_12 and net_type top. CTS will proceed using 0.174ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_11 and net_type leaf. CTS will proceed using 0.174ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_11 and net_type trunk. CTS will proceed using 0.174ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_11 and net_type top. CTS will proceed using 0.174ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_10 and net_type leaf. CTS will proceed using 0.174ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_10 and net_type trunk. CTS will proceed using 0.174ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_10 and net_type top. CTS will proceed using 0.174ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_9 and net_type leaf. CTS will proceed using 0.174ns.
**WARN: (IMPCCOPT-2427):	The target_max_trans 0.243ns is too high for delay_corner worst_corner and delay_type late for clock_tree flexible_htree_flex_HTREE_9 and net_type trunk. CTS will proceed using 0.174ns.
**WARN: (EMS-27):	Message (IMPCCOPT-2427) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Clock tree balancer configuration for clock_trees flexible_htree_flex_HTREE_15 flexible_htree_flex_HTREE_14 flexible_htree_flex_HTREE_13 flexible_htree_flex_HTREE_12 flexible_htree_flex_HTREE_11 flexible_htree_flex_HTREE_10 flexible_htree_flex_HTREE_9 flexible_htree_flex_HTREE_8 flexible_htree_flex_HTREE_7 flexible_htree_flex_HTREE_6 flexible_htree_flex_HTREE_5 flexible_htree_flex_HTREE_4 flexible_htree_flex_HTREE_3 flexible_htree_flex_HTREE_2 flexible_htree_flex_HTREE_1 flexible_htree_flex_HTREE_0 SYS_CLK:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): topshieldRoute (default: default)
    route_type (trunk): trunkshieldRoute (default: default)
    routing_top_min_fanout: 10000 (default: unset)
    use_inverters: false (default: auto)
  No private non-default CCOpt properties
For power domain PD_RISC_CORE:
  Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT
  Inverters:   IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT
  Top net buffers:     NBUFFX32_LVT
  Leaf net buffers:     NBUFFX8_LVT NBUFFX4_LVT
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT
For power domain PD_ORCA_TOP:
  Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT
  Inverters:   IBUFFX32_RVT IBUFFX16_LVT
  Top net buffers:     NBUFFX32_LVT
  Leaf net buffers:     NBUFFX8_LVT NBUFFX4_LVT
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT
  Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 23569.889um^2
  Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 290638.758um^2
Top Routing info:
  Route-type name: topshieldRoute; Top/bottom preferred layer name: M8/M7; 
  Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunkshieldRoute; Top/bottom preferred layer name: M6/M5; 
  Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
  Slew time target (leaf):    0.243ns
  Slew time target (trunk):   0.243ns
  Slew time target (top):     0.243ns
  Buffer unit delay: 0.161ns
  Buffer max distance: 1360.360um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1133.302um, saturatedSlew=0.180ns, speed=3854.769um per ns, cellArea=9.419um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=880.000um, saturatedSlew=0.150ns, speed=3073.699um per ns, cellArea=7.509um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=610.000um, saturatedSlew=0.242ns, speed=1081.944um per ns, cellArea=13.749um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1130.167um, saturatedSlew=0.181ns, speed=3836.276um per ns, cellArea=9.445um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=880.000um, saturatedSlew=0.151ns, speed=3060.337um per ns, cellArea=7.509um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=604.888um, saturatedSlew=0.242ns, speed=1072.877um per ns, cellArea=13.865um^2 per 1000um}
For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
  Slew time target (leaf):    0.175ns (Too low; min: 0.227ns)
  Slew time target (trunk):   0.175ns (Too low; min: 0.227ns)
  Slew time target (top):     0.175ns (Too low; min: 0.227ns)
  Buffer unit delay: 0.082ns
  Buffer max distance: 1217.320um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=788.452um, saturatedSlew=0.083ns, speed=6384.227um per ns, cellArea=13.538um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=880.000um, saturatedSlew=0.100ns, speed=5587.302um per ns, cellArea=7.509um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=680.000um, saturatedSlew=0.129ns, speed=2696.273um per ns, cellArea=12.333um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=786.362um, saturatedSlew=0.083ns, speed=6357.009um per ns, cellArea=13.574um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=880.000um, saturatedSlew=0.100ns, speed=5557.310um per ns, cellArea=7.509um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=680.000um, saturatedSlew=0.130ns, speed=2687.747um per ns, cellArea=12.333um^2 per 1000um}

Clock tree balancer configuration for clock_trees PCI_CLK SDRAM_CLK SYS_2x_CLK ate_clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): topshieldRoute (default: default)
    route_type (trunk): trunkshieldRoute (default: default)
    routing_top_min_fanout: 10000 (default: unset)
    source_driver: INVX8_HVT/A INVX8_HVT/Y (default: )
    use_inverters: false (default: auto)
  No private non-default CCOpt properties
For power domain PD_RISC_CORE:
  Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT
  Inverters:   IBUFFX32_RVT IBUFFX16_LVT IBUFFX8_HVT IBUFFX4_HVT
  Top net buffers:     NBUFFX32_LVT
  Leaf net buffers:     NBUFFX8_LVT NBUFFX4_LVT
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_LVT CGLPPSX4_RVT CGLPPSX16_HVT CGLPPSX8_HVT CGLPPSX2_LVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT
For power domain PD_ORCA_TOP:
  Buffers:     NBUFFX32_LVT NBUFFX16_LVT NBUFFX8_LVT NBUFFX4_LVT NBUFFX2_LVT
  Inverters:   IBUFFX32_RVT IBUFFX16_LVT
  Top net buffers:     NBUFFX32_LVT
  Leaf net buffers:     NBUFFX8_LVT NBUFFX4_LVT
  Clock gates: CGLPPSX16_LVT CGLPPSX8_LVT CGLPPSX4_LVT CGLPPSX16_RVT CGLPPSX8_RVT CGLPPSX4_RVT CGLPPSX2_LVT CGLPPSX2_RVT CGLPPSX8_HVT CGLPPSX16_HVT CGLPPSX4_HVT CGLPPSX2_HVT
  Unblocked area available for placement of any clock cells in power_domain PD_RISC_CORE: 23569.889um^2
  Unblocked area available for placement of any clock cells in power_domain PD_ORCA_TOP: 290638.758um^2
Top Routing info:
  Route-type name: topshieldRoute; Top/bottom preferred layer name: M8/M7; 
  Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: trunkshieldRoute; Top/bottom preferred layer name: M6/M5; 
  Shielded - shield side: Two Side; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner worst_corner:setup, late and power domain PD_ORCA_TOP:
  Slew time target (leaf):    0.243ns
  Slew time target (trunk):   0.243ns
  Slew time target (top):     0.243ns
  Buffer unit delay: 0.161ns
  Buffer max distance: 1360.360um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1133.302um, saturatedSlew=0.180ns, speed=3854.769um per ns, cellArea=9.419um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=880.000um, saturatedSlew=0.150ns, speed=3073.699um per ns, cellArea=7.509um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=610.000um, saturatedSlew=0.242ns, speed=1081.944um per ns, cellArea=13.749um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=1130.167um, saturatedSlew=0.181ns, speed=3836.276um per ns, cellArea=9.445um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=880.000um, saturatedSlew=0.151ns, speed=3060.337um per ns, cellArea=7.509um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=604.888um, saturatedSlew=0.242ns, speed=1072.877um per ns, cellArea=13.865um^2 per 1000um}
For timing_corner worst_corner:setup, late and power domain PD_RISC_CORE:
  Slew time target (leaf):    0.175ns (Too low; min: 0.227ns)
  Slew time target (trunk):   0.175ns (Too low; min: 0.227ns)
  Slew time target (top):     0.175ns (Too low; min: 0.227ns)
  Buffer unit delay: 0.082ns
  Buffer max distance: 1217.320um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=788.452um, saturatedSlew=0.083ns, speed=6384.227um per ns, cellArea=13.538um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=880.000um, saturatedSlew=0.100ns, speed=5587.302um per ns, cellArea=7.509um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=680.000um, saturatedSlew=0.129ns, speed=2696.273um per ns, cellArea=12.333um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:NBUFFX32_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=786.362um, saturatedSlew=0.083ns, speed=6357.009um per ns, cellArea=13.574um^2 per 1000um}
    Inverter  : {lib_cell:IBUFFX16_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=880.000um, saturatedSlew=0.100ns, speed=5557.310um per ns, cellArea=7.509um^2 per 1000um}
    Clock gate: {lib_cell:CGLPPSX8_LVT, fastest_considered_half_corner=worst_corner:setup.late, optimalDrivingDistance=680.000um, saturatedSlew=0.130ns, speed=2687.747um per ns, cellArea=12.333um^2 per 1000um}


Logic Sizing Table:

------------------------------------------------------------------------------------------------------------------
Cell          Instance count    Source         Eligible library cells
------------------------------------------------------------------------------------------------------------------
AO21X1_RVT           4          library set    {AO21X2_LVT AO21X2_RVT AO21X1_LVT AO21X2_HVT AO21X1_RVT AO21X1_HVT}
AO22X1_RVT          16          library set    {AO22X2_HVT AO22X1_RVT}
AO22X2_RVT          16          library set    {AO22X2_RVT AO22X2_HVT}
LSUPX1_RVT           1          library set    {LSUPX8_LVT LSUPX4_LVT LSUPX2_LVT LSUPX1_LVT}
------------------------------------------------------------------------------------------------------------------


Clock tree timing engine global stage delay update for worst_corner:setup.late...
Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
Clock tree SDRAM_CLK has 1 max_capacitance violation.
Clock tree balancer configuration for skew_group PCI_CLK/func_best_mode:
 Created from constraint modes: {[]}
  Sources:                     pin pclk
  Total number of sinks:       401
  Delay constrained sinks:     401
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.085ns
  Insertion delay target:      0.800ns
Clock tree balancer configuration for skew_group SDRAM_CLK/func_best_mode:
 Created from constraint modes: {[]}
  Sources:                     pin sdram_clk
  Total number of sinks:       2887
  Delay constrained sinks:     2853
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.085ns
  Insertion delay target:      0.800ns
Clock tree balancer configuration for skew_group SYS_2x_CLK/func_best_mode:
 Created from constraint modes: {[]}
  Sources:                     pin sys_2x_clk
  Total number of sinks:       214
  Delay constrained sinks:     214
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.085ns
  Insertion delay target:      0.800ns
Clock tree balancer configuration for skew_group SYS_2x_CLK/func_worst_mode:
 Created from constraint modes: {[]}
  Sources:                     pin sys_2x_clk
  Total number of sinks:       20
  Delay constrained sinks:     20
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 1
 Timing corner worst_corner:setup.late:
  Skew target:                 0.085ns
  Insertion delay target:      0.800ns
Clock tree balancer configuration for skew_group ate_clk/test_best_mode:
 Created from constraint modes: {[]}
  Sources:                     pin ate_clk
  Total number of sinks:       3482
  Delay constrained sinks:     3448
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worst_corner:setup.late:
  Skew target:                 0.085ns
  Insertion delay target:      0.800ns
Clock tree balancer configuration for skew_group ate_clk/test_worst_mode:
 Created from constraint modes: {[]}
  Sources:                     pin ate_clk
  Total number of sinks:       3288
  Delay constrained sinks:     3254
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 1
 Timing corner worst_corner:setup.late:
  Skew target:                 0.085ns
  Insertion delay target:      0.800ns

Clock Tree Violations Report
============================

The clock tree has violations that CCOpt may not be able to correct due to the design settings.
A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
Consider reviewing your design and relaunching CCOpt.


Max Capacitance Violations
--------------------------

Did not meet the max_capacitance constraint of 82.000fF below cell CTS_cfh_inv_00002 (a lib_cell INVX16_LVT) at (374.376,381.216), in power domain PD_ORCA_TOP, which drives a net CTS_38 which is user don't touch. Achieved capacitance of 82.473fF.


Primary reporting skew groups are:
skew_group SDRAM_CLK/func_best_mode with 2887 clock sinks


Constraint summary
==================

Transition constraints are active in the following delay corners:

worst_corner:setup.late

Cap constraints are active in the following delay corners:

worst_corner:setup.late

Transition constraint summary:

------------------------------------------------------------------------------------------------------------------------------------------------------
Delay corner                         Target (ns)    Num pins    Target source       Clock tree(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
worst_corner:setup.late (primary)         -            -               -                                            -
                -                       0.243         3568      explicit            all
                -                       0.078            8      liberty explicit    SYS_2x_CLK
                -                       0.110            8      liberty explicit    SYS_2x_CLK
                -                       0.177            9      liberty explicit    ate_clk, SYS_2x_CLK, PCI_CLK, SYS_CLK, flexible_htree_flex_HTREE_0
                -                       0.180            1      liberty explicit    flexible_htree_flex_HTREE_0
                -                       0.241            1      liberty explicit    SYS_CLK
                -                       0.175          219      tool modified       SYS_2x_CLK
------------------------------------------------------------------------------------------------------------------------------------------------------

Capacitance constraint summary:

---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Delay corner                         Limit (fF)    Num nets    Target source                Clock tree(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
worst_corner:setup.late (primary)        -            -                    -                                                             -
                -                       8.000         23       library_or_sdc_constraint    SYS_2x_CLK, PCI_CLK, SYS_CLK, flexible_htree_flex_HTREE_0
                -                      16.000         38       library_or_sdc_constraint    ate_clk, SYS_2x_CLK, PCI_CLK, SYS_CLK, flexible_htree_flex_HTREE_0
                -                      32.000         26       library_or_sdc_constraint    flexible_htree_flex_HTREE_0
                -                      64.000         39       library_or_sdc_constraint    ate_clk, SYS_2x_CLK, SDRAM_CLK, PCI_CLK, flexible_htree_flex_HTREE_0
                                                                                             , flexible_htree_flex_HTREE_1, flexible_htree_flex_HTREE_2, flexible_htree_flex_HTREE_3
                                                                                             , flexible_htree_flex_HTREE_4, flexible_htree_flex_HTREE_5, flexible_htree_flex_HTREE_6
                                                                                             , flexible_htree_flex_HTREE_7, flexible_htree_flex_HTREE_8, flexible_htree_flex_HTREE_9
                                                                                             , flexible_htree_flex_HTREE_10, flexible_htree_flex_HTREE_11, flexible_htree_flex_HTREE_12
                                                                                             , flexible_htree_flex_HTREE_13, flexible_htree_flex_HTREE_14, flexible_htree_flex_HTREE_15
                -                      82.000          6       library_or_sdc_constraint    SDRAM_CLK
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG stats initial state:
  cell counts      : b=36, i=11, icg=26, dcg=0, l=37, total=110
  sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
  misc counts      : r=21, pp=1, mci=36
  cell areas       : b=104.199um^2, i=39.646um^2, icg=168.752um^2, dcg=0.000um^2, l=102.674um^2, total=415.271um^2
  hp wire lengths  : top=1740.096um, trunk=5193.688um, leaf=9748.616um, total=16682.400um
Clock DAG library cell distribution initial state {count}:
   Bufs: NBUFFX8_LVT: 4 NBUFFX8_RVT: 6 NBUFFX4_RVT: 26 
   Invs: INVX16_LVT: 6 INVX8_RVT: 1 INVX2_RVT: 4 
   ICGs: CGLPPRX8_LVT: 8 CGLPPRX2_LVT: 9 CGLNPRX2_LVT: 9 
 Logics: AO22X2_RVT: 16 LSUPX1_RVT: 1 AO21X1_RVT: 4 AO22X1_RVT: 16 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState

Distribution of half-perimeter wire length by ICG depth:

-----------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
-----------------------------------------------------------------------------
   0          0        98      [min=4, max=816, avg=139, sd=135, total=13640]
   0          1        11      [min=5, max=1205, avg=191, sd=352, total=2106]
   0          2         7      [min=12, max=415, avg=216, sd=153, total=1513]
-----------------------------------------------------------------------------

Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
**WARN: (IMPCCOPT-2314):	CCOpt found 7 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.

Ideal and dont_touch net fanout counts:

-----------------------------------------------------------
Min fanout    Max fanout    Number of ideal/dont_touch nets
-----------------------------------------------------------
      1            10                      7
     11           100                      0
    101          1000                      0
   1001         10000                      0
  10001           +                        0
-----------------------------------------------------------

Top ideal and dont_touch nets by fanout:

----------------------
Net name     Fanout ()
----------------------
CTS_38           4
CTS_37           4
CTS_36           4
CTS_35           4
CTS_34           4
sdram_clk        1
CTS_39           1
----------------------


No dont_touch hnets found in the clock tree

Total number of dont_touch hpins in the clock network: 1
  Large numbers of dont_touch hpins may damage runtime and QoR.
  Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.

Summary of reasons for dont_touch hpins in the clock network:

-----------------------
Reason            Count
-----------------------
upf_constraint      1
-----------------------

Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0

Summary of dont_touch hpins in the clock network representing physical hierarchy:

---------------------
Type            Count
---------------------
ilm               0
partition         0
power_domain      1
fence             0
none              0
---------------------
Total             1
---------------------

Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:04.6 real=0:00:03.6)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
Adding driver cells for primary IOs done.
Adding driver cells for primary IOs...
Adding driver cells for primary IOs done.

----------------------------------------------------------------------------------------------
CCOpt reported the following when adding drivers below input ports and above output ports     
----------------------------------------------------------------------------------------------
  (empty table)
----------------------------------------------------------------------------------------------


Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:14.7 real=0:00:07.9)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.4 real=0:00:00.1)
  Leaving CCOpt scope - Initializing placement interface...

  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.2)
  Library trimming clock gates in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 4 of 6 cells
  Original list had 6 cells:
  CGLNPRX8_LVT CGLNPRX8_RVT CGLNPRX2_LVT CGLNPRX2_RVT CGLNPRX8_HVT CGLNPRX2_HVT 
  New trimmed list has 2 cells:
  CGLNPRX8_LVT CGLNPRX2_LVT 
  Library trimming clock gates in power domain PD_RISC_CORE and half-corner worst_corner:setup.late removed 3 of 6 cells
  Original list had 6 cells:
  CGLPPRX8_LVT CGLPPRX8_RVT CGLPPRX8_HVT CGLPPRX2_LVT CGLPPRX2_RVT CGLPPRX2_HVT 
  New trimmed list has 3 cells:
  CGLPPRX8_LVT CGLPPRX2_LVT CGLPPRX2_HVT 
  Library trimming clock gates in power domain PD_ORCA_TOP and half-corner worst_corner:setup.late removed 4 of 6 cells
  Original list had 6 cells:
  CGLPPRX8_LVT CGLPPRX8_RVT CGLPPRX2_LVT CGLPPRX2_RVT CGLPPRX8_HVT CGLPPRX2_HVT 
  New trimmed list has 2 cells:
  CGLPPRX8_LVT CGLPPRX2_LVT 
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=8, icg=26, dcg=0, l=37, total=71
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=21, pp=1, mci=36
      cell areas       : b=0.000um^2, i=35.072um^2, icg=168.752um^2, dcg=0.000um^2, l=102.674um^2, total=306.498um^2
      hp wire lengths  : top=1740.096um, trunk=145.464um, leaf=14582.013um, total=16467.573um
    Clock DAG library cell distribution before merging {count}:
       Invs: INVX16_LVT: 6 INVX8_RVT: 1 INVX2_RVT: 1 
       ICGs: CGLPPRX8_LVT: 8 CGLPPRX2_LVT: 9 CGLNPRX2_LVT: 9 
     Logics: AO22X2_RVT: 16 LSUPX1_RVT: 1 AO21X1_RVT: 4 AO22X1_RVT: 16 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                             26
    Globally unique enables                       25
    Potentially mergeable clock gates              1
    Actually merged clock gates                    0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  24
    UndrivenEnablePins               2
    --------------------------------------------
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                             37
    Globally unique logic expressions              37
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  37
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.9 real=0:00:00.6)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=8, icg=26, dcg=0, l=37, total=71
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=21, pp=1, mci=36
      cell areas       : b=0.000um^2, i=53.879um^2, icg=196.199um^2, dcg=0.000um^2, l=111.823um^2, total=361.901um^2
      hp wire lengths  : top=1740.096um, trunk=145.464um, leaf=14582.013um, total=16467.573um
    Clock DAG library cell distribution before clustering {count}:
       Invs: INVX16_LVT: 6 IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 17 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 4 AO22X2_RVT: 16 AO22X2_HVT: 16 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Source group sink pre-allocation...
    
    Allocating sinks for source group: flexible_htree_flex_HTREE
    The target for maximum allowed number of cloned nodes is 7 (38 existing nodes * 0.2 maximum cloned fraction)
    assigning ICG groups for internal nodes...
    Computed default driving distance for flexible_htree_flex_HTREE is 73.5 microns.
    
    Structure information for source group flexible_htree_flex_HTREE
    ================================================================
    
    Number of source group roots         :   16
    Number of sinks directly under roots :    8
    Total number of sinks                : 2887
    
    Internal objects (ICGs, logics, preserved ports) by level:
    
    ----------------
    Level    Objects
    ----------------
      4         1
      3         1
      2         2
      1        34
    ----------------
    
    Uncloneable objects:
    
    ----------------------------------------------------------------------------------------------------------
    Level    Downstream    Reasons                                         Type    Name
               Sinks                                                               
    ----------------------------------------------------------------------------------------------------------
      2          3         correspondingCell: dont_touch.prevent_assign    inst    I_SDRAM_TOP/I_SDRAM_IF/U303
    ----------------------------------------------------------------------------------------------------------
    
    This source group does not drive any generated clock trees.
    
      parameters: min_sinks_per_tap_ratio=0.2, max_sinks_per_tap_ratio=100, max_cloned_pct=0.2, icg_driving_distances=61.2433333333 73.492 88.1904 105.82848, icg_optimization_level=3
[CLU] 
[CLU] Tap allocation statistics:
[CLU] tap                                     anchor           size   radius     hpwl       mst   L1ICGs L2ICGs L3ICGs L4ICGs
[CLU] =======================================================================================================================
[CLU] flexible_htree_flex_HTREE_0    (   162.488,   188.784)      0     0.00     0.00      0.00        0      0      0      0
[CLU] flexible_htree_flex_HTREE_1    (   162.488,   242.288)      0     0.00     0.00      0.00        0      0      0      0
[CLU] flexible_htree_flex_HTREE_2    (   315.704,   188.784)      0     0.00     0.00      0.00        0      0      0      0
[CLU] flexible_htree_flex_HTREE_3    (   315.704,   242.288)      0     0.00     0.00      0.00        0      0      0      0
[CLU] flexible_htree_flex_HTREE_4    (   161.272,   312.816)    807   225.72   474.70   3101.24       33      2      1      1
[CLU] flexible_htree_flex_HTREE_5    (   161.272,   366.320)      7   151.39    28.42    171.76        0      0      0      0
[CLU] flexible_htree_flex_HTREE_6    (   314.488,   312.816)      0     0.00     0.00      0.00        0      0      0      0
[CLU] flexible_htree_flex_HTREE_7    (   314.488,   366.320)      0     0.00     0.00      0.00        0      0      0      0
[CLU] flexible_htree_flex_HTREE_8    (   470.136,   188.784)      0     0.00     0.00      0.00        0      0      0      0
[CLU] flexible_htree_flex_HTREE_9    (   470.136,   242.288)    443   170.85   295.79   1572.63        1      0      1      1
[CLU] flexible_htree_flex_HTREE_10   (   623.352,   188.784)      0     0.00     0.00      0.00        0      0      0      0
[CLU] flexible_htree_flex_HTREE_11   (   623.352,   242.288)    610   503.09   704.22   3218.43        1      0      1      1
[CLU] flexible_htree_flex_HTREE_12   (   468.920,   312.816)      0     0.00     0.00      0.00        0      0      0      0
[CLU] flexible_htree_flex_HTREE_13   (   468.920,   366.320)   1020   331.97   630.50   4006.07        2      0      1      1
[CLU] flexible_htree_flex_HTREE_14   (   622.136,   312.816)      0     0.00     0.00      0.00        0      0      0      0
[CLU] flexible_htree_flex_HTREE_15   (   622.136,   366.320)      0     0.00     0.00      0.00        0      0      0      0
[CLU] -----------------------------------------------------------------------------------------------------------------------
[CLU] -----------------------------------------------------------------------------------------------------------------------
[CLU] 
[CLU] Result Summary:
[CLU] Cluster#=16 maxSizeRatio=100.00  minSizeRatio=0.20
[CLU] +----------+---------------------------------------------------------+
[CLU] |          |   Min      Avg       Max  Max Diff              Std Dev |
[CLU] +----------+---------------------------------------------------------+
[CLU] |   #Sinks | 0.000  180.438  1020.000  1020.000  (100.000%)  329.690 |
[CLU] |   Radius | 0.000   86.438   503.085   503.085  (100.000%)  147.226 |
[CLU] |     HPWL | 0.002  133.353   704.222   704.220  (100.000%)  240.125 |
[CLU] | Diameter | 0.000  129.521   627.269   627.269  (100.000%)  216.497 |
[CLU] +----------+---------------------------------------------------------+
[CLU] Total MST length 10908.02
[CLU]  #Sinks   : Number of sinks in a cluster
[CLU]  HPWL     : Half perimeter wire length of a cluster
[CLU]  Radius   : Max tap-to-sink distance in a cluster
[CLU]  Diameter : Max sink-to-sink distance in a cluster
[CLU] MST : avg=754.38 max=4006 min=0.00 max diff=4006.07(100.00%) stdev=1356.05
[CLU] ICG Level 1: minExpectedICGs=34     extraICGs=3    (8.82%)  driveDis=206.70
[CLU] ICG Level 2: minExpectedICGs=2      extraICGs=0    (0.00%)  driveDis=248.04
[CLU] ICG Level 3: minExpectedICGs=1      extraICGs=3    (300.00%)  driveDis=297.64
[CLU] ICG Level 4: minExpectedICGs=1      extraICGs=3    (300.00%)  driveDis=357.17
[CLU] Total ICGs : minExpectedICGs=38     extraICGs=9    (23.68%)
[CLU] 
    Source group allocation rewiring/cloning: implement before clustering.
    Performing source group allocation...
      Resynthesising clock tree into netlist...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
      Resynthesising clock tree into netlist done.
      Disconnecting clock tree from netlist...
      Disconnecting clock tree from netlist done.
      Clock DAG stats after Performing source group allocation:
        cell counts      : b=0, i=8, icg=32, dcg=0, l=40, total=80
        sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
        misc counts      : r=21, pp=1, mci=39
        cell areas       : b=0.000um^2, i=53.879um^2, icg=242.962um^2, dcg=0.000um^2, l=120.210um^2, total=417.050um^2
        hp wire lengths  : top=1740.096um, trunk=751.032um, leaf=16370.293um, total=18861.421um
      Clock DAG library cell distribution after Performing source group allocation {count}:
         Invs: INVX16_LVT: 6 IBUFFX32_RVT: 2 
         ICGs: CGLNPRX8_LVT: 14 CGLPPRX8_LVT: 18 
       Logics: LSUPX8_LVT: 1 AO21X2_LVT: 7 AO22X2_RVT: 16 AO22X2_HVT: 16 
    Performing source group allocation done.
    
    Post-Implementation Source Group Assignment Report
    ==================================================
    
    There are no forced sink assignments.
    
    Unique Root Allocation Summary:
    
    -------------------------------------
    Root Allocation                 Sinks
    -------------------------------------
    flexible_htree_flex_HTREE_11     610
    flexible_htree_flex_HTREE_13    1020
    flexible_htree_flex_HTREE_4      807
    flexible_htree_flex_HTREE_5        7
    flexible_htree_flex_HTREE_9      443
    -------------------------------------
    Total                           2887
    -------------------------------------
    
    Number of cloned nodes : 9
    
    Source group sink pre-allocation done. (took cpu=0:00:00.3 real=0:00:00.3)
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.3 real=0:00:00.1)
    Initialize for clustering done. (took cpu=0:00:00.8 real=0:00:00.5)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clock tree timing engine global stage delay update for worst_corner:setup.late...
      Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clustering clock_tree flexible_htree_flex_HTREE_1...
      Clustering clock_tree flexible_htree_flex_HTREE_1 done.
      Clustering clock_tree flexible_htree_flex_HTREE_2...
      Clustering clock_tree flexible_htree_flex_HTREE_2 done.
      Clustering clock_tree flexible_htree_flex_HTREE_3...
      Clustering clock_tree flexible_htree_flex_HTREE_3 done.
      Clustering clock_tree flexible_htree_flex_HTREE_0...
      Clustering clock_tree flexible_htree_flex_HTREE_0 done.
      Clustering clock_tree flexible_htree_flex_HTREE_5...
      Clustering clock_tree flexible_htree_flex_HTREE_5 done.
      Clustering clock_tree flexible_htree_flex_HTREE_6...
      Clustering clock_tree flexible_htree_flex_HTREE_6 done.
      Clustering clock_tree flexible_htree_flex_HTREE_7...
      Clustering clock_tree flexible_htree_flex_HTREE_7 done.
      Clustering clock_tree flexible_htree_flex_HTREE_8...
      Clustering clock_tree flexible_htree_flex_HTREE_8 done.
      Clustering clock_tree flexible_htree_flex_HTREE_10...
      Clustering clock_tree flexible_htree_flex_HTREE_10 done.
      Clustering clock_tree flexible_htree_flex_HTREE_12...
      Clustering clock_tree flexible_htree_flex_HTREE_12 done.
      Clustering clock_tree flexible_htree_flex_HTREE_14...
      Clustering clock_tree flexible_htree_flex_HTREE_14 done.
      Clustering clock_tree flexible_htree_flex_HTREE_15...
      Clustering clock_tree flexible_htree_flex_HTREE_15 done.
      Clustering clock_tree SYS_CLK...
      Clustering clock_tree SYS_CLK done.
      Clustering clock_tree PCI_CLK...
      Clustering clock_tree PCI_CLK done.
      Clustering clock_tree flexible_htree_flex_HTREE_9...
      Clustering clock_tree flexible_htree_flex_HTREE_9 done.
      Clustering clock_tree flexible_htree_flex_HTREE_11...
      Clustering clock_tree flexible_htree_flex_HTREE_11 done.
      Clustering clock_tree flexible_htree_flex_HTREE_13...
      Clustering clock_tree flexible_htree_flex_HTREE_13 done.
      Clustering clock_tree flexible_htree_flex_HTREE_4...
      Clustering clock_tree flexible_htree_flex_HTREE_4 done.
      Clustering clock_tree SYS_2x_CLK...
      Clustering clock_tree SYS_2x_CLK done.
      Clustering clock_tree ate_clk...
      Clustering clock_tree ate_clk done.
      Clustering clock_tree SDRAM_CLK...
      Clustering clock_tree SDRAM_CLK done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=170, i=8, icg=32, dcg=0, l=40, total=250
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=21, pp=1, mci=39
      cell areas       : b=811.482um^2, i=53.879um^2, icg=224.663um^2, dcg=0.000um^2, l=120.210um^2, total=1210.234um^2
      hp wire lengths  : top=1740.096um, trunk=5033.328um, leaf=12173.780um, total=18947.204um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: NBUFFX32_LVT: 24 NBUFFX8_LVT: 145 NBUFFX4_LVT: 1 
       Invs: INVX16_LVT: 6 IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 14 CGLPPRX8_LVT: 6 CGLPPRX2_LVT: 12 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 7 AO22X2_RVT: 16 AO22X2_HVT: 16 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:05.1 real=0:00:02.6)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.

*** Starting refinePlace (0:52:02 mem=6622.1M) ***
Total net bbox length = 8.504e+05 (5.098e+05 3.406e+05) (ext = 9.910e+03)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 1070 insts, mean move: 1.81 um, max move: 16.11 um 
	Max move on inst (I_SDRAM_TOP/I_SDRAM_IF/U15580): (79.19, 332.73) --> (73.11, 342.76)
	Runtime: CPU: 0:00:10.2 REAL: 0:00:04.0 MEM: 6602.6MB
Summary Report:
Instances move: 1070 (out of 40714 movable)
Instances flipped: 0
Mean displacement: 1.81 um
Max displacement: 16.11 um (Instance: I_SDRAM_TOP/I_SDRAM_IF/U15580) (79.192, 332.728) -> (73.112, 342.76)
	Length: 11 sites, height: 1 rows, site name: unit, cell type: AO22X2_HVT
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.518e+05 (5.105e+05 3.413e+05) (ext = 9.876e+03)
Runtime: CPU: 0:00:10.4 REAL: 0:00:04.0 MEM: 6602.6MB
*** Finished refinePlace (0:52:12 mem=6602.6M) ***
    ClockRefiner summary
    All clock instances: Moved 363, flipped 114 and cell swapped 0 (out of a total of 3743).
    All Clock instances: Average move = 3.08um
    The largest move was 16.1 um for I_SDRAM_TOP/I_SDRAM_IF/U15579.

    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:12.0 real=0:00:04.5)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.4 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...

    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.2)
    Clock tree timing engine global stage delay update for worst_corner:setup.late...
    Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.8 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    ----------------------------------
    Movement (um)      Number of cells
    ----------------------------------
    [0.152,1.748)            22
    [1.748,3.344)            12
    [3.344,4.94)             31
    [4.94,6.536)             23
    [6.536,8.132)            12
    [8.132,9.728)             5
    [9.728,11.324)            3
    [11.324,12.92)            3
    [12.92,14.516)            9
    [14.516,16.112)          12
    ----------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    --------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired             Achieved            Node
                     location            location            
    --------------------------------------------------------------------------------------------------------------------------------------------------------------------
       16.112        (79.192,332.728)    (73.112,342.760)    cell I_SDRAM_TOP/I_SDRAM_IF/U15580 (a lib_cell AO22X2_HVT) at (73.112,342.760), in power domain PD_ORCA_TOP
       16.112        (79.192,332.728)    (85.272,322.696)    cell I_SDRAM_TOP/I_SDRAM_IF/U15579 (a lib_cell AO22X2_HVT) at (85.272,322.696), in power domain PD_ORCA_TOP
       15.808        (79.192,332.728)    (70.072,339.416)    cell I_SDRAM_TOP/I_SDRAM_IF/U15574 (a lib_cell AO22X2_HVT) at (70.072,339.416), in power domain PD_ORCA_TOP
       15.808        (79.192,332.728)    (76.760,346.104)    cell I_SDRAM_TOP/I_SDRAM_IF/U15577 (a lib_cell AO22X2_HVT) at (76.760,346.104), in power domain PD_ORCA_TOP
       15.808        (79.192,332.728)    (70.072,326.040)    cell I_SDRAM_TOP/I_SDRAM_IF/U15573 (a lib_cell AO22X2_HVT) at (70.072,326.040), in power domain PD_ORCA_TOP
       15.808        (79.192,332.728)    (76.760,319.352)    cell I_SDRAM_TOP/I_SDRAM_IF/U15575 (a lib_cell AO22X2_HVT) at (76.760,319.352), in power domain PD_ORCA_TOP
       15.504        (79.192,332.728)    (73.720,322.696)    cell I_SDRAM_TOP/I_SDRAM_IF/U15571 (a lib_cell AO22X2_HVT) at (73.720,322.696), in power domain PD_ORCA_TOP
       15.2          (79.192,332.728)    (87.704,339.416)    cell I_SDRAM_TOP/I_SDRAM_IF/U15570 (a lib_cell AO22X2_HVT) at (87.704,339.416), in power domain PD_ORCA_TOP
       15.2          (79.192,332.728)    (87.704,326.040)    cell I_SDRAM_TOP/I_SDRAM_IF/U15569 (a lib_cell AO22X2_HVT) at (87.704,326.040), in power domain PD_ORCA_TOP
       14.896        (79.192,332.728)    (94.088,332.728)    cell I_SDRAM_TOP/I_SDRAM_IF/U15568 (a lib_cell AO22X2_HVT) at (94.088,332.728), in power domain PD_ORCA_TOP
    --------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:14.2 real=0:00:05.7)
    Clock DAG stats after 'Clustering':
      cell counts      : b=170, i=8, icg=32, dcg=0, l=40, total=250
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=21, pp=1, mci=39
      cell areas       : b=811.482um^2, i=53.879um^2, icg=224.663um^2, dcg=0.000um^2, l=120.210um^2, total=1210.234um^2
      cell capacitance : b=286.546fF, i=66.065fF, icg=22.625fF, dcg=0.000fF, l=38.239fF, total=413.475fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=191.346fF, trunk=742.267fF, leaf=1828.506fF, total=2762.119fF
      wire lengths     : top=2118.891um, trunk=8441.921um, leaf=18805.613um, total=29366.425um
      hp wire lengths  : top=1740.096um, trunk=5594.056um, leaf=12254.796um, total=19588.948um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=19, worst=[0.112ns, 0.112ns, 0.104ns, 0.104ns, 0.103ns, 0.103ns, 0.100ns, 0.100ns, 0.100ns, 0.093ns, ...]} avg=0.081ns sd=0.037ns sum=1.541ns
      Capacitance          : {count=1, worst=[0.473fF]} avg=0.473fF sd=0.000fF sum=0.473fF
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Trunk : target=0.075ns count=1 avg=0.050ns sd=0.000ns min=0.050ns max=0.050ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.110ns count=1 avg=0.057ns sd=0.000ns min=0.057ns max=0.057ns {1 <= 0.066ns, 0 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Trunk : target=0.175ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.184ns count=14 avg=0.123ns sd=0.020ns min=0.109ns max=0.171ns {5 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.235ns count=6 avg=0.078ns sd=0.004ns min=0.073ns max=0.083ns {6 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=2 avg=0.120ns sd=0.000ns min=0.120ns max=0.121ns {2 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.241ns count=1 avg=0.165ns sd=0.000ns min=0.165ns max=0.165ns {0 <= 0.144ns, 1 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.243ns count=64 avg=0.114ns sd=0.134ns min=0.000ns max=0.355ns {48 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns} {0 <= 0.255ns, 0 <= 0.267ns, 0 <= 0.292ns, 16 <= 0.364ns, 0 > 0.364ns}
      Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 6 <= 0.070ns, 1 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.175ns count=3 avg=0.040ns sd=0.015ns min=0.031ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.185ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.235ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Leaf  : target=0.243ns count=171 avg=0.104ns sd=0.049ns min=0.029ns max=0.247ns {152 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 13 <= 0.243ns} {3 <= 0.255ns, 0 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: NBUFFX32_LVT: 24 NBUFFX8_LVT: 145 NBUFFX4_LVT: 1 
       Invs: INVX16_LVT: 6 IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 14 CGLPPRX8_LVT: 6 CGLPPRX2_LVT: 12 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 7 AO22X2_RVT: 16 AO22X2_HVT: 16 
    Primary reporting skew groups after 'Clustering':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.268, max=1.531, avg=1.419, sd=0.113, skn=-3.602, kur=29.442], skew [1.263 vs 0.085*], 53.6% {1.461, 1.531} (wid=0.108 ws=0.081) (gid=1.463 gs=1.225)
    Skew group summary after 'Clustering':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.097, max=0.730, avg=0.691, sd=0.087, skn=-6.448, kur=41.745], skew [0.634 vs 0.085*], 98% {0.676, 0.730} (wid=0.044 ws=0.044) (gid=0.686 gs=0.590)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.268, max=1.531, avg=1.419, sd=0.113, skn=-3.602, kur=29.442], skew [1.263 vs 0.085*], 53.6% {1.461, 1.531} (wid=0.108 ws=0.081) (gid=1.463 gs=1.225)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.109, max=0.991, avg=0.870, sd=0.160, skn=-4.145, kur=16.933], skew [0.882 vs 0.085*], 83.6% {0.888, 0.973} (wid=0.015 ws=0.015) (gid=0.990 gs=0.882)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.109, max=0.991, avg=0.485, sd=0.329, skn=-0.127, kur=-1.630], skew [0.882 vs 0.085*], 40% {0.109, 0.194} (wid=0.002 ws=0.001) (gid=0.990 gs=0.882)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.349, max=1.293, avg=1.146, sd=0.143, skn=-1.488, kur=1.668], skew [0.944 vs 0.085*], 53.7% {1.213, 1.293} (wid=0.058 ws=0.057) (gid=1.247 gs=0.899)
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.349, max=1.293, avg=1.156, sd=0.141, skn=-1.757, kur=2.594], skew [0.944 vs 0.085*], 56.9% {1.213, 1.293} (wid=0.058 ws=0.056) (gid=1.247 gs=0.899)
    Legalizer API calls during this step: 3587 succeeded with high effort: 3587 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:20.4 real=0:00:09.1)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       271 (unrouted=264, trialRouted=0, noStatus=0, routed=0, fixed=7, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 46940 (unrouted=3985, trialRouted=42955, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3889, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 264 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 264 nets for routing of which 253 have one or more fixed wires.
(ccopt eGR): Start to route 264 all nets
[PSP]    Started Early Global Route ( Curr Mem: 6.25 MB )
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[PSP]    Started Early Global Route kernel ( Curr Mem: 6.25 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 5206 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 23020
[NR-eGR] #PG Blockages       : 5206
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute 253 out of 43304 routable nets
[NR-eGR] #prerouted nets         : 7
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 284
[NR-eGR] Read 43311 nets ( ignored 43058 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 253 clock nets ( 253 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 73
[NR-eGR] Rule id: 1  Nets: 180
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 73 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.03% V. EstWL: 8.719480e+03um
[NR-eGR] Create a new net group with 14 nets and layer range [5, 8]
[NR-eGR] Layer group 2: route 180 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.01% H + 0.01% V. EstWL: 2.653631e+04um
[NR-eGR] Create a new net group with 19 nets and layer range [3, 6]
[NR-eGR] Layer group 3: route 14 net(s) in layer range [5, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.08% H + 0.02% V. EstWL: 2.898078e+04um
[NR-eGR] Create a new net group with 10 nets and layer range [5, 9]
[NR-eGR] Layer group 4: route 19 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 4: 0.04% H + 0.01% V. EstWL: 3.153058e+04um
[NR-eGR] Create a new net group with 15 nets and layer range [3, 8]
[NR-eGR] Layer group 5: route 10 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 5: 0.06% H + 0.01% V. EstWL: 3.309891e+04um
[NR-eGR] Create a new net group with 5 nets and layer range [3, 9]
[NR-eGR] Layer group 6: route 15 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 6: 0.03% H + 0.01% V. EstWL: 3.537618e+04um
[NR-eGR] Move 13 nets to the existing net group with layer range [3, 9]
[NR-eGR] Layer group 7: route 18 net(s) in layer range [3, 9]
[NR-eGR] Early Global Route overflow of layer group 7: 0.01% H + 0.01% V. EstWL: 3.898435e+04um
[NR-eGR] Create a new net group with 14 nets and layer range [2, 9]
[NR-eGR] Layer group 8: route 14 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 8: 0.01% H + 0.00% V. EstWL: 4.259587e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         6( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)       147( 0.11%)         0( 0.00%)   ( 0.11%) 
[NR-eGR]      M6 ( 6)       226( 0.11%)         8( 0.00%)   ( 0.11%) 
[NR-eGR]      M7 ( 7)       248( 0.13%)         3( 0.00%)   ( 0.13%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       631( 0.05%)        11( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 27526um, number of vias: 12382
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]               Length (um)   Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1    (1H)             0   4002 
[NR-eGR]  M2    (2V)          2531   4446 
[NR-eGR]  M3    (3H)          9696   3070 
[NR-eGR]  M4    (4V)          6339    397 
[NR-eGR]  M5    (5H)          5114    298 
[NR-eGR]  M6    (6V)          2176    117 
[NR-eGR]  M7    (7H)          1569     48 
[NR-eGR]  M8    (8V)            71      4 
[NR-eGR]  M9    (9H)            30      0 
[NR-eGR]  MRDL  (10V)            0      0 
[NR-eGR] ---------------------------------
[NR-eGR]        Total        27526  12382 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 19827um
[NR-eGR] Total length: 27526um, number of vias: 12382
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 27526um, number of vias: 12382
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  163124 
[NR-eGR]  M2    (2V)        226500  218076 
[NR-eGR]  M3    (3H)        335187   68741 
[NR-eGR]  M4    (4V)        141010   15349 
[NR-eGR]  M5    (5H)        137574    4166 
[NR-eGR]  M6    (6V)         44191    2209 
[NR-eGR]  M7    (7H)         62089     413 
[NR-eGR]  M8    (8V)          3377     131 
[NR-eGR]  M9    (9H)          6305       2 
[NR-eGR]  MRDL  (10V)            5       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       956238  472211 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 851776um
[NR-eGR] Total length: 956238um, number of vias: 472211
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.87 sec, Real: 2.87 sec, Curr Mem: 6.29 MB )
[NR-eGR] Finished Early Global Route ( CPU: 4.89 sec, Real: 2.89 sec, Curr Mem: 6.24 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:05.1 real=0:00:03.1)
    Routing using eGR only done.
Net route status summary:
  Clock:       271 (unrouted=11, trialRouted=0, noStatus=0, routed=253, fixed=7, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 46940 (unrouted=3985, trialRouted=42955, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3889, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:52:21.3/0:19:42.1 (2.7), mem = 6638.1M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 6.24 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 99082 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 23020
[NR-eGR] #PG Blockages       : 99082
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 260
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 14555
[NR-eGR] Read 43311 nets ( ignored 260 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 3  Nets: 43051
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43051 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.13% H + 0.02% V. EstWL: 9.025590e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       194( 0.15%)        22( 0.02%)   ( 0.17%) 
[NR-eGR]      M3 ( 3)      1394( 1.11%)        32( 0.03%)   ( 1.13%) 
[NR-eGR]      M4 ( 4)        34( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M5 ( 5)       312( 0.25%)         1( 0.00%)   ( 0.25%) 
[NR-eGR]      M6 ( 6)        24( 0.01%)         2( 0.00%)   ( 0.01%) 
[NR-eGR]      M7 ( 7)       227( 0.11%)        21( 0.01%)   ( 0.13%) 
[NR-eGR]      M8 ( 8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      2188( 0.17%)        78( 0.01%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.11% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.07 sec, Real: 2.46 sec, Curr Mem: 6.27 MB )
Early Global Route congestion estimation runtime: 2.47 seconds, mem = 6667.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  163551 
[NR-eGR]  M2    (2V)        227470  218977 
[NR-eGR]  M3    (3H)        346589   68962 
[NR-eGR]  M4    (4V)        141688   15701 
[NR-eGR]  M5    (5H)        143674    4368 
[NR-eGR]  M6    (6V)         44734    2301 
[NR-eGR]  M7    (7H)         63732     404 
[NR-eGR]  M8    (8V)          3630     127 
[NR-eGR]  M9    (9H)          6136       2 
[NR-eGR]  MRDL  (10V)            5       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       977658  474393 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 851776um
[NR-eGR] Total length: 977658um, number of vias: 474393
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Early Global Route wiring runtime: 1.49 seconds, mem = 6706.8M
Tdgp not enabled or already been cleared! skip clearing
End of congRepair (cpu=0:00:09.6, real=0:00:04.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:09.6/0:00:04.0 (2.4), totSession cpu/real = 0:52:30.9/0:19:46.1 (2.7), mem = 6706.8M
Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
    Congestion Repair done. (took cpu=0:00:09.6 real=0:00:04.1)
  CCOpt: Starting congestion repair using flow wrapper done.

  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:16.5 real=0:00:08.5)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=40776 and nets=47211 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 6708.473M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.2 real=0:00:01.2)
  Clock tree timing engine global stage delay update for worst_corner:setup.late...
  Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.8 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=170, i=8, icg=32, dcg=0, l=40, total=250
    sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
    misc counts      : r=21, pp=1, mci=39
    cell areas       : b=811.482um^2, i=53.879um^2, icg=224.663um^2, dcg=0.000um^2, l=120.210um^2, total=1210.234um^2
    cell capacitance : b=286.546fF, i=66.065fF, icg=22.625fF, dcg=0.000fF, l=38.239fF, total=413.475fF
    sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
    wire capacitance : top=191.504fF, trunk=743.994fF, leaf=1831.115fF, total=2766.612fF
    wire lengths     : top=2118.891um, trunk=8441.921um, leaf=18805.613um, total=29366.425um
    hp wire lengths  : top=1740.096um, trunk=5594.056um, leaf=12254.796um, total=19588.948um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=19, worst=[0.113ns, 0.112ns, 0.105ns, 0.104ns, 0.104ns, 0.103ns, 0.101ns, 0.100ns, 0.100ns, 0.093ns, ...]} avg=0.081ns sd=0.037ns sum=1.546ns
    Capacitance          : {count=1, worst=[0.498fF]} avg=0.498fF sd=0.000fF sum=0.498fF
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
    Trunk : target=0.075ns count=1 avg=0.050ns sd=0.000ns min=0.050ns max=0.050ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
    Trunk : target=0.110ns count=1 avg=0.057ns sd=0.000ns min=0.057ns max=0.057ns {1 <= 0.066ns, 0 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
    Trunk : target=0.175ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
    Trunk : target=0.184ns count=14 avg=0.123ns sd=0.020ns min=0.109ns max=0.171ns {5 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
    Trunk : target=0.235ns count=6 avg=0.078ns sd=0.004ns min=0.073ns max=0.083ns {6 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.240ns count=2 avg=0.120ns sd=0.000ns min=0.120ns max=0.121ns {2 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
    Trunk : target=0.241ns count=1 avg=0.166ns sd=0.000ns min=0.166ns max=0.166ns {0 <= 0.144ns, 1 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
    Trunk : target=0.243ns count=64 avg=0.115ns sd=0.134ns min=0.000ns max=0.356ns {48 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns} {0 <= 0.255ns, 0 <= 0.267ns, 0 <= 0.292ns, 16 <= 0.364ns, 0 > 0.364ns}
    Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 6 <= 0.070ns, 1 <= 0.074ns, 1 <= 0.078ns}
    Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
    Leaf  : target=0.175ns count=3 avg=0.039ns sd=0.015ns min=0.031ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
    Leaf  : target=0.185ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
    Leaf  : target=0.235ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Leaf  : target=0.243ns count=171 avg=0.104ns sd=0.049ns min=0.028ns max=0.247ns {152 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 13 <= 0.243ns} {3 <= 0.255ns, 0 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: NBUFFX32_LVT: 24 NBUFFX8_LVT: 145 NBUFFX4_LVT: 1 
     Invs: INVX16_LVT: 6 IBUFFX32_RVT: 2 
     ICGs: CGLNPRX8_LVT: 14 CGLPPRX8_LVT: 6 CGLPPRX2_LVT: 12 
   Logics: LSUPX8_LVT: 1 AO21X2_LVT: 7 AO22X2_RVT: 16 AO22X2_HVT: 16 
  Primary reporting skew groups after clustering cong repair call:
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.533, avg=1.421, sd=0.113, skn=-3.617, kur=29.652], skew [1.264 vs 0.085*], 53.6% {1.464, 1.533} (wid=0.108 ws=0.081) (gid=1.466 gs=1.226)
  Skew group summary after clustering cong repair call:
    skew_group PCI_CLK/func_best_mode: insertion delay [min=0.096, max=0.730, avg=0.692, sd=0.087, skn=-6.463, kur=41.882], skew [0.634 vs 0.085*], 98% {0.676, 0.730} (wid=0.044 ws=0.044) (gid=0.686 gs=0.591)
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.533, avg=1.421, sd=0.113, skn=-3.617, kur=29.652], skew [1.264 vs 0.085*], 53.6% {1.464, 1.533} (wid=0.108 ws=0.081) (gid=1.466 gs=1.226)
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.109, max=0.992, avg=0.869, sd=0.160, skn=-4.149, kur=16.951], skew [0.883 vs 0.085*], 83.6% {0.888, 0.973} (wid=0.015 ws=0.015) (gid=0.990 gs=0.882)
    skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.109, max=0.992, avg=0.485, sd=0.329, skn=-0.126, kur=-1.627], skew [0.883 vs 0.085*], 40% {0.109, 0.194} (wid=0.002 ws=0.001) (gid=0.990 gs=0.882)
    skew_group ate_clk/test_best_mode: insertion delay [min=0.351, max=1.295, avg=1.148, sd=0.143, skn=-1.486, kur=1.656], skew [0.944 vs 0.085*], 53.8% {1.189, 1.274} (wid=0.057 ws=0.057) (gid=1.250 gs=0.900)
    skew_group ate_clk/test_worst_mode: insertion delay [min=0.351, max=1.295, avg=1.158, sd=0.141, skn=-1.757, kur=2.597], skew [0.944 vs 0.085*], 57% {1.189, 1.274} (wid=0.057 ws=0.056) (gid=1.250 gs=0.900)
  CongRepair After Initial Clustering done. (took cpu=0:00:18.8 real=0:00:10.2)
  Stage::Clustering done. (took cpu=0:00:39.3 real=0:00:19.3)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=171, i=8, icg=32, dcg=0, l=40, total=251
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=21, pp=1, mci=39
      cell areas       : b=813.515um^2, i=53.879um^2, icg=224.663um^2, dcg=0.000um^2, l=116.144um^2, total=1208.201um^2
      cell capacitance : b=287.108fF, i=66.065fF, icg=22.625fF, dcg=0.000fF, l=40.752fF, total=416.550fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=191.504fF, trunk=744.201fF, leaf=1830.749fF, total=2766.453fF
      wire lengths     : top=2118.891um, trunk=8442.681um, leaf=18801.357um, total=29362.929um
      hp wire lengths  : top=1740.096um, trunk=5591.168um, leaf=12251.908um, total=19583.172um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Trunk : target=0.075ns count=1 avg=0.050ns sd=0.000ns min=0.050ns max=0.050ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.110ns count=1 avg=0.057ns sd=0.000ns min=0.057ns max=0.057ns {1 <= 0.066ns, 0 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Trunk : target=0.175ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.184ns count=14 avg=0.123ns sd=0.020ns min=0.109ns max=0.171ns {5 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.235ns count=6 avg=0.078ns sd=0.004ns min=0.073ns max=0.083ns {6 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=2 avg=0.120ns sd=0.000ns min=0.120ns max=0.121ns {2 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.241ns count=1 avg=0.166ns sd=0.000ns min=0.166ns max=0.166ns {0 <= 0.144ns, 1 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.243ns count=65 avg=0.066ns sd=0.054ns min=0.000ns max=0.164ns {57 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 6 <= 0.070ns, 1 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.175ns count=3 avg=0.039ns sd=0.015ns min=0.031ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.185ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.235ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Leaf  : target=0.243ns count=171 avg=0.101ns sd=0.049ns min=0.028ns max=0.242ns {153 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: NBUFFX32_LVT: 24 NBUFFX8_LVT: 145 NBUFFX4_LVT: 1 NBUFFX2_LVT: 1 
       Invs: INVX16_LVT: 6 IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 14 CGLPPRX8_LVT: 6 CGLPPRX2_LVT: 12 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 7 AO22X2_RVT: 16 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.533], skew [1.264 vs 0.085*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.096, max=0.730], skew [0.634 vs 0.085*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.533], skew [1.264 vs 0.085*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.109, max=0.992], skew [0.883 vs 0.085*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.109, max=0.992], skew [0.883 vs 0.085*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.351, max=1.295], skew [0.944 vs 0.085*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.351, max=1.295], skew [0.944 vs 0.085*]
    Legalizer API calls during this step: 86 succeeded with high effort: 86 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.5 real=0:00:00.5)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=171, i=8, icg=32, dcg=0, l=40, total=251
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=21, pp=1, mci=39
      cell areas       : b=813.515um^2, i=53.879um^2, icg=224.663um^2, dcg=0.000um^2, l=116.144um^2, total=1208.201um^2
      cell capacitance : b=287.108fF, i=66.065fF, icg=22.625fF, dcg=0.000fF, l=40.752fF, total=416.550fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=191.504fF, trunk=744.201fF, leaf=1830.749fF, total=2766.453fF
      wire lengths     : top=2118.891um, trunk=8442.681um, leaf=18801.357um, total=29362.929um
      hp wire lengths  : top=1740.096um, trunk=5591.168um, leaf=12251.908um, total=19583.172um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Trunk : target=0.075ns count=1 avg=0.050ns sd=0.000ns min=0.050ns max=0.050ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.110ns count=1 avg=0.057ns sd=0.000ns min=0.057ns max=0.057ns {1 <= 0.066ns, 0 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Trunk : target=0.175ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.184ns count=14 avg=0.123ns sd=0.020ns min=0.109ns max=0.171ns {5 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.235ns count=6 avg=0.078ns sd=0.004ns min=0.073ns max=0.083ns {6 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=2 avg=0.120ns sd=0.000ns min=0.120ns max=0.121ns {2 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.241ns count=1 avg=0.166ns sd=0.000ns min=0.166ns max=0.166ns {0 <= 0.144ns, 1 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.243ns count=65 avg=0.066ns sd=0.054ns min=0.000ns max=0.164ns {57 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 6 <= 0.070ns, 1 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.175ns count=3 avg=0.039ns sd=0.015ns min=0.031ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.185ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.235ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Leaf  : target=0.243ns count=171 avg=0.101ns sd=0.049ns min=0.028ns max=0.242ns {153 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: NBUFFX32_LVT: 24 NBUFFX8_LVT: 145 NBUFFX4_LVT: 1 NBUFFX2_LVT: 1 
       Invs: INVX16_LVT: 6 IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 14 CGLPPRX8_LVT: 6 CGLPPRX2_LVT: 12 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 7 AO22X2_RVT: 16 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.533, avg=1.421, sd=0.113, skn=-3.617, kur=29.652], skew [1.264 vs 0.085*], 53.6% {1.464, 1.533} (wid=0.108 ws=0.081) (gid=1.466 gs=1.226)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.096, max=0.730, avg=0.692, sd=0.087, skn=-6.463, kur=41.882], skew [0.634 vs 0.085*], 98% {0.676, 0.730} (wid=0.044 ws=0.044) (gid=0.686 gs=0.591)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.533, avg=1.421, sd=0.113, skn=-3.617, kur=29.652], skew [1.264 vs 0.085*], 53.6% {1.464, 1.533} (wid=0.108 ws=0.081) (gid=1.466 gs=1.226)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.109, max=0.992, avg=0.869, sd=0.160, skn=-4.149, kur=16.951], skew [0.883 vs 0.085*], 83.6% {0.888, 0.973} (wid=0.015 ws=0.015) (gid=0.990 gs=0.882)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.109, max=0.992, avg=0.485, sd=0.329, skn=-0.126, kur=-1.627], skew [0.883 vs 0.085*], 40% {0.109, 0.194} (wid=0.002 ws=0.001) (gid=0.990 gs=0.882)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.351, max=1.295, avg=1.148, sd=0.143, skn=-1.486, kur=1.656], skew [0.944 vs 0.085*], 53.8% {1.189, 1.274} (wid=0.057 ws=0.057) (gid=1.250 gs=0.900)
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.351, max=1.295, avg=1.158, sd=0.141, skn=-1.757, kur=2.597], skew [0.944 vs 0.085*], 57% {1.189, 1.274} (wid=0.057 ws=0.056) (gid=1.250 gs=0.900)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::DRV Fixing done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=171, i=8, icg=32, dcg=0, l=40, total=251
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=21, pp=1, mci=39
      cell areas       : b=813.515um^2, i=53.879um^2, icg=224.663um^2, dcg=0.000um^2, l=116.144um^2, total=1208.201um^2
      cell capacitance : b=287.108fF, i=66.065fF, icg=22.625fF, dcg=0.000fF, l=40.752fF, total=416.550fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=191.504fF, trunk=744.201fF, leaf=1830.749fF, total=2766.453fF
      wire lengths     : top=2118.891um, trunk=8442.681um, leaf=18801.357um, total=29362.929um
      hp wire lengths  : top=1740.096um, trunk=5591.168um, leaf=12251.908um, total=19583.172um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Trunk : target=0.075ns count=1 avg=0.050ns sd=0.000ns min=0.050ns max=0.050ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.110ns count=1 avg=0.057ns sd=0.000ns min=0.057ns max=0.057ns {1 <= 0.066ns, 0 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Trunk : target=0.175ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.184ns count=14 avg=0.123ns sd=0.020ns min=0.109ns max=0.171ns {5 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.235ns count=6 avg=0.078ns sd=0.004ns min=0.073ns max=0.083ns {6 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=2 avg=0.120ns sd=0.000ns min=0.120ns max=0.121ns {2 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.241ns count=1 avg=0.166ns sd=0.000ns min=0.166ns max=0.166ns {0 <= 0.144ns, 1 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.243ns count=65 avg=0.066ns sd=0.054ns min=0.000ns max=0.164ns {57 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 6 <= 0.070ns, 1 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.175ns count=3 avg=0.039ns sd=0.015ns min=0.031ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.185ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.235ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Leaf  : target=0.243ns count=171 avg=0.101ns sd=0.049ns min=0.028ns max=0.242ns {153 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: NBUFFX32_LVT: 24 NBUFFX8_LVT: 145 NBUFFX4_LVT: 1 NBUFFX2_LVT: 1 
       Invs: INVX16_LVT: 6 IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 14 CGLPPRX8_LVT: 6 CGLPPRX2_LVT: 12 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 7 AO22X2_RVT: 16 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.533], skew [1.264 vs 0.085*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.096, max=0.730], skew [0.634 vs 0.085*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.533], skew [1.264 vs 0.085*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.109, max=0.992], skew [0.883 vs 0.085*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.109, max=0.992], skew [0.883 vs 0.085*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.351, max=1.295], skew [0.944 vs 0.085*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.351, max=1.295], skew [0.944 vs 0.085*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=171, i=8, icg=32, dcg=0, l=40, total=251
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=21, pp=1, mci=39
      cell areas       : b=813.515um^2, i=53.879um^2, icg=224.663um^2, dcg=0.000um^2, l=116.144um^2, total=1208.201um^2
      cell capacitance : b=287.108fF, i=66.065fF, icg=22.625fF, dcg=0.000fF, l=40.752fF, total=416.550fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=191.504fF, trunk=744.201fF, leaf=1830.749fF, total=2766.453fF
      wire lengths     : top=2118.891um, trunk=8442.681um, leaf=18801.357um, total=29362.929um
      hp wire lengths  : top=1740.096um, trunk=5591.168um, leaf=12251.908um, total=19583.172um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Trunk : target=0.075ns count=1 avg=0.050ns sd=0.000ns min=0.050ns max=0.050ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.110ns count=1 avg=0.057ns sd=0.000ns min=0.057ns max=0.057ns {1 <= 0.066ns, 0 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Trunk : target=0.175ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.184ns count=14 avg=0.123ns sd=0.020ns min=0.109ns max=0.171ns {5 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.235ns count=6 avg=0.078ns sd=0.004ns min=0.073ns max=0.083ns {6 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=2 avg=0.120ns sd=0.000ns min=0.120ns max=0.121ns {2 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.241ns count=1 avg=0.166ns sd=0.000ns min=0.166ns max=0.166ns {0 <= 0.144ns, 1 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.243ns count=65 avg=0.066ns sd=0.054ns min=0.000ns max=0.164ns {57 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 6 <= 0.070ns, 1 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.175ns count=3 avg=0.039ns sd=0.015ns min=0.031ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.185ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.235ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Leaf  : target=0.243ns count=171 avg=0.101ns sd=0.049ns min=0.028ns max=0.242ns {153 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: NBUFFX32_LVT: 24 NBUFFX8_LVT: 145 NBUFFX4_LVT: 1 NBUFFX2_LVT: 1 
       Invs: INVX16_LVT: 6 IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 14 CGLPPRX8_LVT: 6 CGLPPRX2_LVT: 12 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 7 AO22X2_RVT: 16 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.533], skew [1.264 vs 0.085*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.096, max=0.730], skew [0.634 vs 0.085*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.533], skew [1.264 vs 0.085*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.109, max=0.992], skew [0.883 vs 0.085*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.109, max=0.992], skew [0.883 vs 0.085*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.351, max=1.295], skew [0.944 vs 0.085*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.351, max=1.295], skew [0.944 vs 0.085*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=172, i=8, icg=32, dcg=0, l=40, total=252
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=21, pp=1, mci=39
      cell areas       : b=815.548um^2, i=53.879um^2, icg=224.663um^2, dcg=0.000um^2, l=116.144um^2, total=1210.234um^2
      cell capacitance : b=287.670fF, i=66.065fF, icg=22.625fF, dcg=0.000fF, l=40.752fF, total=417.112fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=191.504fF, trunk=745.004fF, leaf=1830.749fF, total=2767.257fF
      wire lengths     : top=2118.891um, trunk=8451.193um, leaf=18801.357um, total=29371.441um
      hp wire lengths  : top=1740.096um, trunk=5619.288um, leaf=12251.908um, total=19611.292um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Trunk : target=0.075ns count=1 avg=0.050ns sd=0.000ns min=0.050ns max=0.050ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.110ns count=1 avg=0.057ns sd=0.000ns min=0.057ns max=0.057ns {1 <= 0.066ns, 0 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Trunk : target=0.175ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.184ns count=14 avg=0.123ns sd=0.020ns min=0.109ns max=0.171ns {5 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.235ns count=6 avg=0.078ns sd=0.004ns min=0.073ns max=0.083ns {6 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=2 avg=0.120ns sd=0.000ns min=0.120ns max=0.121ns {2 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.241ns count=1 avg=0.085ns sd=0.000ns min=0.085ns max=0.085ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.243ns count=66 avg=0.066ns sd=0.054ns min=0.000ns max=0.164ns {58 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 6 <= 0.070ns, 1 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.175ns count=3 avg=0.039ns sd=0.015ns min=0.031ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.185ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.235ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Leaf  : target=0.243ns count=171 avg=0.101ns sd=0.049ns min=0.028ns max=0.242ns {153 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: NBUFFX32_LVT: 24 NBUFFX8_LVT: 145 NBUFFX4_LVT: 1 NBUFFX2_LVT: 2 
       Invs: INVX16_LVT: 6 IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 14 CGLPPRX8_LVT: 6 CGLPPRX2_LVT: 12 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 7 AO22X2_RVT: 16 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.533], skew [1.264 vs 0.085*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.096, max=0.730], skew [0.634 vs 0.085*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.533], skew [1.264 vs 0.085*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.109, max=0.987], skew [0.878 vs 0.085*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.109, max=0.987], skew [0.878 vs 0.085*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.351, max=1.295], skew [0.944 vs 0.085*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.351, max=1.295], skew [0.944 vs 0.085*]
    Legalizer API calls during this step: 62 succeeded with high effort: 62 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=169, i=8, icg=32, dcg=0, l=40, total=249
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=21, pp=1, mci=39
      cell areas       : b=775.393um^2, i=53.879um^2, icg=223.138um^2, dcg=0.000um^2, l=116.144um^2, total=1168.554um^2
      cell capacitance : b=275.032fF, i=66.065fF, icg=22.619fF, dcg=0.000fF, l=40.752fF, total=404.467fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=191.504fF, trunk=743.010fF, leaf=1830.749fF, total=2765.262fF
      wire lengths     : top=2118.891um, trunk=8430.826um, leaf=18801.357um, total=29351.074um
      hp wire lengths  : top=1740.096um, trunk=5611.536um, leaf=12251.908um, total=19603.540um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Trunk : target=0.075ns count=1 avg=0.050ns sd=0.000ns min=0.050ns max=0.050ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.110ns count=1 avg=0.057ns sd=0.000ns min=0.057ns max=0.057ns {1 <= 0.066ns, 0 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Trunk : target=0.175ns count=1 avg=0.024ns sd=0.000ns min=0.024ns max=0.024ns {1 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.180ns count=1 avg=0.079ns sd=0.000ns min=0.079ns max=0.079ns {1 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=14 avg=0.123ns sd=0.020ns min=0.109ns max=0.171ns {5 <= 0.111ns, 7 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.235ns count=6 avg=0.090ns sd=0.032ns min=0.073ns max=0.155ns {5 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.240ns count=1 avg=0.121ns sd=0.000ns min=0.121ns max=0.121ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.216ns, 0 <= 0.228ns, 0 <= 0.240ns}
      Trunk : target=0.241ns count=1 avg=0.085ns sd=0.000ns min=0.085ns max=0.085ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.243ns count=63 avg=0.067ns sd=0.055ns min=0.000ns max=0.164ns {55 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 6 <= 0.070ns, 1 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.175ns count=3 avg=0.039ns sd=0.015ns min=0.031ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.185ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.235ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Leaf  : target=0.243ns count=171 avg=0.101ns sd=0.049ns min=0.028ns max=0.242ns {153 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: NBUFFX32_LVT: 20 NBUFFX8_LVT: 145 NBUFFX4_LVT: 2 NBUFFX2_LVT: 2 
       Invs: INVX16_LVT: 6 IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 14 CGLPPRX8_LVT: 5 CGLPPRX2_LVT: 13 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 7 AO22X2_RVT: 16 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.451], skew [1.182 vs 0.085*]
    Skew group summary after 'Removing longest path buffering':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.096, max=0.730], skew [0.634 vs 0.085*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.451], skew [1.182 vs 0.085*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.109, max=0.987], skew [0.878 vs 0.085*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.109, max=0.987], skew [0.878 vs 0.085*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.351, max=1.213], skew [0.863 vs 0.085*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.351, max=1.213], skew [0.863 vs 0.085*]
    Legalizer API calls during this step: 454 succeeded with high effort: 454 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:03.8 real=0:00:03.8)
  Reducing delay of long paths...
    Clock DAG stats after 'Reducing delay of long paths':
      cell counts      : b=172, i=8, icg=32, dcg=0, l=40, total=252
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=21, pp=1, mci=39
      cell areas       : b=759.128um^2, i=53.879um^2, icg=215.514um^2, dcg=0.000um^2, l=115.636um^2, total=1144.156um^2
      cell capacitance : b=270.857fF, i=66.065fF, icg=22.591fF, dcg=0.000fF, l=40.789fF, total=400.302fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=191.504fF, trunk=618.649fF, leaf=2326.183fF, total=3136.336fF
      wire lengths     : top=2118.891um, trunk=6993.360um, leaf=24336.444um, total=33448.695um
      hp wire lengths  : top=1740.096um, trunk=4899.112um, leaf=17649.884um, total=24289.092um
    Clock DAG net violations after 'Reducing delay of long paths': none
    Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
      Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Trunk : target=0.075ns count=1 avg=0.051ns sd=0.000ns min=0.051ns max=0.051ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.078ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Trunk : target=0.175ns count=2 avg=0.023ns sd=0.000ns min=0.022ns max=0.023ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.177ns count=3 avg=0.061ns sd=0.008ns min=0.056ns max=0.070ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=2 avg=0.080ns sd=0.001ns min=0.079ns max=0.081ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=11 avg=0.122ns sd=0.016ns min=0.109ns max=0.151ns {4 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=1 avg=0.070ns sd=0.000ns min=0.070ns max=0.070ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=5 avg=0.089ns sd=0.037ns min=0.070ns max=0.155ns {4 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.243ns count=63 avg=0.067ns sd=0.055ns min=0.000ns max=0.164ns {55 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.175ns count=3 avg=0.038ns sd=0.016ns min=0.029ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.185ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.243ns count=173 avg=0.107ns sd=0.048ns min=0.028ns max=0.242ns {155 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
    Clock DAG library cell distribution after 'Reducing delay of long paths' {count}:
       Bufs: NBUFFX32_LVT: 15 NBUFFX16_LVT: 4 NBUFFX8_LVT: 147 NBUFFX4_LVT: 4 NBUFFX2_LVT: 2 
       Invs: INVX16_LVT: 6 IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 11 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 3 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 5 AO22X2_RVT: 16 AO21X1_LVT: 2 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Reducing delay of long paths':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.350, avg=1.289, sd=0.076, skn=-7.257, kur=88.417], skew [1.081 vs 0.085*], 70.3% {1.275, 1.350} (wid=0.108 ws=0.081) (gid=1.298 gs=1.059)
    Skew group summary after 'Reducing delay of long paths':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.096, max=0.730, avg=0.692, sd=0.087, skn=-6.463, kur=41.882], skew [0.634 vs 0.085*], 98% {0.676, 0.730} (wid=0.044 ws=0.044) (gid=0.686 gs=0.591)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.350, avg=1.289, sd=0.076, skn=-7.257, kur=88.417], skew [1.081 vs 0.085*], 70.3% {1.275, 1.350} (wid=0.108 ws=0.081) (gid=1.298 gs=1.059)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.110, max=0.877, avg=0.782, sd=0.139, skn=-4.345, kur=18.264], skew [0.768 vs 0.085*], 90.7% {0.747, 0.832} (wid=0.015 ws=0.015) (gid=0.876 gs=0.767)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.110, max=0.877, avg=0.462, sd=0.307, skn=-0.211, kur=-1.844], skew [0.768 vs 0.085*], 40% {0.110, 0.194} (wid=0.002 ws=0.001) (gid=0.876 gs=0.767)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.351, max=1.111, avg=1.036, sd=0.090, skn=-1.964, kur=5.643], skew [0.760 vs 0.085*], 66.8% {1.021, 1.106} (wid=0.057 ws=0.057) (gid=1.094 gs=0.745)
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.351, max=1.111, avg=1.041, sd=0.091, skn=-2.161, kur=6.376], skew [0.760 vs 0.085*], 70.8% {1.021, 1.106} (wid=0.057 ws=0.056) (gid=1.094 gs=0.745)
    Legalizer API calls during this step: 10090 succeeded with high effort: 10090 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing delay of long paths done. (took cpu=0:00:21.9 real=0:00:21.9)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:26.1 real=0:00:26.0)
  CCOpt::Phase::Construction done. (took cpu=0:01:06 real=0:00:45.9)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=172, i=8, icg=32, dcg=0, l=40, total=252
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=21, pp=1, mci=39
      cell areas       : b=759.128um^2, i=53.879um^2, icg=215.514um^2, dcg=0.000um^2, l=115.636um^2, total=1144.156um^2
      cell capacitance : b=270.857fF, i=66.065fF, icg=22.591fF, dcg=0.000fF, l=40.789fF, total=400.302fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=191.504fF, trunk=618.600fF, leaf=2326.183fF, total=3136.287fF
      wire lengths     : top=2118.891um, trunk=6992.753um, leaf=24336.444um, total=33448.088um
      hp wire lengths  : top=1740.096um, trunk=4899.112um, leaf=17649.884um, total=24289.092um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Trunk : target=0.075ns count=1 avg=0.051ns sd=0.000ns min=0.051ns max=0.051ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.078ns count=1 avg=0.035ns sd=0.000ns min=0.035ns max=0.035ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Trunk : target=0.175ns count=2 avg=0.023ns sd=0.000ns min=0.022ns max=0.023ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.177ns count=3 avg=0.061ns sd=0.008ns min=0.056ns max=0.070ns {3 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=2 avg=0.080ns sd=0.001ns min=0.079ns max=0.081ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=11 avg=0.122ns sd=0.016ns min=0.109ns max=0.151ns {4 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=1 avg=0.070ns sd=0.000ns min=0.070ns max=0.070ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=5 avg=0.089ns sd=0.037ns min=0.070ns max=0.155ns {4 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.243ns count=63 avg=0.067ns sd=0.055ns min=0.000ns max=0.164ns {55 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.175ns count=3 avg=0.038ns sd=0.016ns min=0.029ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.185ns count=1 avg=0.066ns sd=0.000ns min=0.066ns max=0.066ns {1 <= 0.111ns, 0 <= 0.148ns, 0 <= 0.166ns, 0 <= 0.176ns, 0 <= 0.185ns}
      Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.243ns count=173 avg=0.107ns sd=0.048ns min=0.028ns max=0.242ns {155 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: NBUFFX32_LVT: 15 NBUFFX16_LVT: 4 NBUFFX8_LVT: 147 NBUFFX4_LVT: 4 NBUFFX2_LVT: 2 
       Invs: INVX16_LVT: 6 IBUFFX32_RVT: 2 
       ICGs: CGLNPRX8_LVT: 11 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 3 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 5 AO22X2_RVT: 16 AO21X1_LVT: 2 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.350], skew [1.081 vs 0.085*]
    Skew group summary after 'Improving clock tree routing':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.096, max=0.730], skew [0.634 vs 0.085*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.350], skew [1.081 vs 0.085*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.110, max=0.877], skew [0.768 vs 0.085*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.110, max=0.877], skew [0.768 vs 0.085*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.351, max=1.111], skew [0.760 vs 0.085*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.351, max=1.111], skew [0.760 vs 0.085*]
    Legalizer API calls during this step: 98 succeeded with high effort: 98 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.3 real=0:00:00.2)
  Reducing clock tree power 1...
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=172, i=8, icg=32, dcg=0, l=40, total=252
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=21, pp=1, mci=39
      cell areas       : b=629.261um^2, i=43.713um^2, icg=213.989um^2, dcg=0.000um^2, l=115.127um^2, total=1002.090um^2
      cell capacitance : b=220.614fF, i=64.848fF, icg=22.586fF, dcg=0.000fF, l=40.827fF, total=348.875fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=191.504fF, trunk=618.719fF, leaf=2326.764fF, total=3136.986fF
      wire lengths     : top=2118.891um, trunk=6994.577um, leaf=24343.132um, total=33456.600um
      hp wire lengths  : top=1740.096um, trunk=4896.680um, leaf=17662.804um, total=24299.580um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.177ns count=4 avg=0.060ns sd=0.007ns min=0.056ns max=0.070ns {4 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=2 avg=0.069ns sd=0.002ns min=0.067ns max=0.070ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=10 avg=0.123ns sd=0.016ns min=0.109ns max=0.151ns {3 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.062ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=3 avg=0.094ns sd=0.035ns min=0.074ns max=0.135ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.243ns count=63 avg=0.067ns sd=0.050ns min=0.000ns max=0.146ns {61 <= 0.146ns, 2 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.243ns count=173 avg=0.114ns sd=0.047ns min=0.028ns max=0.242ns {151 <= 0.146ns, 7 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: NBUFFX32_LVT: 5 NBUFFX16_LVT: 2 NBUFFX8_LVT: 118 NBUFFX4_LVT: 36 NBUFFX2_LVT: 11 
       Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 10 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 4 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.348], skew [1.078 vs 0.085*]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.109, max=0.726], skew [0.616 vs 0.085*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.348], skew [1.078 vs 0.085*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.123, max=0.874], skew [0.751 vs 0.085*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.123, max=0.874], skew [0.751 vs 0.085*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.369, max=1.100], skew [0.730 vs 0.085*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.369, max=1.100], skew [0.730 vs 0.085*]
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=172, i=8, icg=32, dcg=0, l=40, total=252
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=21, pp=1, mci=39
      cell areas       : b=629.261um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1000.565um^2
      cell capacitance : b=220.614fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=348.870fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=191.504fF, trunk=618.875fF, leaf=2326.764fF, total=3137.142fF
      wire lengths     : top=2118.891um, trunk=6996.401um, leaf=24343.132um, total=33458.424um
      hp wire lengths  : top=1740.096um, trunk=4896.680um, leaf=17662.804um, total=24299.580um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.177ns count=5 avg=0.060ns sd=0.006ns min=0.056ns max=0.070ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=2 avg=0.069ns sd=0.002ns min=0.067ns max=0.070ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=9 avg=0.124ns sd=0.016ns min=0.109ns max=0.151ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.062ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=3 avg=0.094ns sd=0.035ns min=0.074ns max=0.135ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.243ns count=63 avg=0.067ns sd=0.050ns min=0.000ns max=0.146ns {61 <= 0.146ns, 2 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.243ns count=173 avg=0.114ns sd=0.047ns min=0.028ns max=0.242ns {151 <= 0.146ns, 7 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Bufs: NBUFFX32_LVT: 5 NBUFFX16_LVT: 2 NBUFFX8_LVT: 118 NBUFFX4_LVT: 36 NBUFFX2_LVT: 11 
       Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.346], skew [1.077 vs 0.085*]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.109, max=0.726], skew [0.616 vs 0.085*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.346], skew [1.077 vs 0.085*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.123, max=0.874], skew [0.751 vs 0.085*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.123, max=0.874], skew [0.751 vs 0.085*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.369, max=1.100], skew [0.730 vs 0.085*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.369, max=1.100], skew [0.730 vs 0.085*]
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=172, i=8, icg=32, dcg=0, l=40, total=252
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=21, pp=1, mci=39
      cell areas       : b=629.261um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1000.565um^2
      cell capacitance : b=220.614fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=348.870fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=191.504fF, trunk=618.875fF, leaf=2326.764fF, total=3137.142fF
      wire lengths     : top=2118.891um, trunk=6996.401um, leaf=24343.132um, total=33458.424um
      hp wire lengths  : top=1740.096um, trunk=4896.680um, leaf=17662.804um, total=24299.580um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.177ns count=5 avg=0.060ns sd=0.006ns min=0.056ns max=0.070ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=2 avg=0.069ns sd=0.002ns min=0.067ns max=0.070ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=9 avg=0.124ns sd=0.016ns min=0.109ns max=0.151ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.062ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=3 avg=0.094ns sd=0.035ns min=0.074ns max=0.135ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.243ns count=63 avg=0.067ns sd=0.050ns min=0.000ns max=0.146ns {61 <= 0.146ns, 2 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.243ns count=173 avg=0.114ns sd=0.047ns min=0.028ns max=0.242ns {151 <= 0.146ns, 7 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: NBUFFX32_LVT: 5 NBUFFX16_LVT: 2 NBUFFX8_LVT: 118 NBUFFX4_LVT: 36 NBUFFX2_LVT: 11 
       Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.346], skew [1.077 vs 0.085*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.109, max=0.726], skew [0.616 vs 0.085*]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.346], skew [1.077 vs 0.085*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.123, max=0.874], skew [0.751 vs 0.085*]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.123, max=0.874], skew [0.751 vs 0.085*]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.369, max=1.100], skew [0.730 vs 0.085*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.369, max=1.100], skew [0.730 vs 0.085*]
    Legalizer API calls during this step: 1716 succeeded with high effort: 1716 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:04.3 real=0:00:01.1)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=172, i=8, icg=32, dcg=0, l=40, total=252
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=21, pp=1, mci=39
      cell areas       : b=632.564um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1003.869um^2
      cell capacitance : b=221.593fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=349.849fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=191.504fF, trunk=713.779fF, leaf=2382.032fF, total=3287.315fF
      wire lengths     : top=2118.891um, trunk=8094.601um, leaf=24963.444um, total=35176.936um
      hp wire lengths  : top=1740.096um, trunk=5771.288um, leaf=18272.324um, total=25783.708um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.177ns count=5 avg=0.060ns sd=0.006ns min=0.056ns max=0.070ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=2 avg=0.069ns sd=0.002ns min=0.067ns max=0.070ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=9 avg=0.125ns sd=0.016ns min=0.109ns max=0.151ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.062ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=3 avg=0.094ns sd=0.035ns min=0.074ns max=0.135ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.243ns count=63 avg=0.073ns sd=0.054ns min=0.000ns max=0.174ns {58 <= 0.146ns, 5 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.243ns count=173 avg=0.116ns sd=0.047ns min=0.028ns max=0.242ns {149 <= 0.146ns, 9 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: NBUFFX32_LVT: 5 NBUFFX16_LVT: 3 NBUFFX8_LVT: 117 NBUFFX4_LVT: 38 NBUFFX2_LVT: 9 
       Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.332, avg=1.256, sd=0.072, skn=-7.491, kur=93.899], skew [1.062 vs 0.085*], 70.3% {1.209, 1.294} (wid=0.106 ws=0.079) (gid=1.289 gs=1.050)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.236, max=0.776, avg=0.747, sd=0.074, skn=-6.515, kur=42.303], skew [0.540 vs 0.085*], 98% {0.724, 0.776} (wid=0.045 ws=0.042) (gid=0.762 gs=0.542)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.332, avg=1.256, sd=0.072, skn=-7.491, kur=93.899], skew [1.062 vs 0.085*], 70.3% {1.209, 1.294} (wid=0.106 ws=0.079) (gid=1.289 gs=1.050)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.140, max=0.874, avg=0.789, sd=0.135, skn=-4.303, kur=17.955], skew [0.734 vs 0.085*], 90.7% {0.759, 0.844} (wid=0.015 ws=0.015) (gid=0.872 gs=0.735)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.140, max=0.874, avg=0.474, sd=0.291, skn=-0.202, kur=-1.823], skew [0.734 vs 0.085*], 40% {0.140, 0.224} (wid=0.002 ws=0.001) (gid=0.872 gs=0.735)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.713, max=1.098, avg=1.056, sd=0.042, skn=-2.851, kur=14.414], skew [0.385 vs 0.085*], 85% {1.011, 1.096} (wid=0.055 ws=0.054) (gid=1.082 gs=0.381)
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.713, max=1.098, avg=1.055, sd=0.043, skn=-2.794, kur=13.873], skew [0.385 vs 0.085*], 84.2% {1.011, 1.096} (wid=0.055 ws=0.052) (gid=1.075 gs=0.373)
    Legalizer API calls during this step: 580 succeeded with high effort: 580 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.8 real=0:00:00.8)
  Stage::Reducing Power done. (took cpu=0:00:05.3 real=0:00:02.0)
  Stage::Balancing...
  Improving subtree skew...
    Clock DAG stats after 'Improving subtree skew':
      cell counts      : b=172, i=8, icg=32, dcg=0, l=40, total=252
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=21, pp=1, mci=39
      cell areas       : b=643.238um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1014.543um^2
      cell capacitance : b=225.574fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=353.830fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=191.504fF, trunk=714.270fF, leaf=2381.834fF, total=3287.607fF
      wire lengths     : top=2118.891um, trunk=8100.073um, leaf=24961.316um, total=35180.280um
      hp wire lengths  : top=1740.096um, trunk=5770.224um, leaf=18270.500um, total=25780.820um
    Clock DAG net violations after 'Improving subtree skew': none
    Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
      Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.177ns count=5 avg=0.060ns sd=0.006ns min=0.056ns max=0.070ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=2 avg=0.075ns sd=0.006ns min=0.070ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=9 avg=0.125ns sd=0.016ns min=0.109ns max=0.151ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.062ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=3 avg=0.094ns sd=0.035ns min=0.074ns max=0.135ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.243ns count=63 avg=0.073ns sd=0.054ns min=0.000ns max=0.174ns {58 <= 0.146ns, 5 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.243ns count=173 avg=0.115ns sd=0.046ns min=0.028ns max=0.242ns {151 <= 0.146ns, 7 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
    Clock DAG library cell distribution after 'Improving subtree skew' {count}:
       Bufs: NBUFFX32_LVT: 6 NBUFFX16_LVT: 3 NBUFFX8_LVT: 119 NBUFFX4_LVT: 35 NBUFFX2_LVT: 9 
       Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Improving subtree skew':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.331, avg=1.253, sd=0.073, skn=-7.128, kur=87.766], skew [1.062 vs 0.085*], 64.4% {1.246, 1.331} (wid=0.107 ws=0.079) (gid=1.279 gs=1.040)
    Skew group summary after 'Improving subtree skew':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.236, max=0.776, avg=0.747, sd=0.074, skn=-6.515, kur=42.303], skew [0.540 vs 0.085*], 98% {0.724, 0.776} (wid=0.045 ws=0.042) (gid=0.762 gs=0.542)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.331, avg=1.253, sd=0.073, skn=-7.128, kur=87.766], skew [1.062 vs 0.085*], 64.4% {1.246, 1.331} (wid=0.107 ws=0.079) (gid=1.279 gs=1.040)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.140, max=0.874, avg=0.789, sd=0.135, skn=-4.303, kur=17.955], skew [0.734 vs 0.085*], 90.7% {0.759, 0.844} (wid=0.015 ws=0.015) (gid=0.872 gs=0.735)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.140, max=0.874, avg=0.474, sd=0.291, skn=-0.202, kur=-1.823], skew [0.734 vs 0.085*], 40% {0.140, 0.224} (wid=0.002 ws=0.001) (gid=0.872 gs=0.735)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.716, max=1.097, avg=1.054, sd=0.041, skn=-3.050, kur=16.602], skew [0.381 vs 0.085*], 88.8% {1.008, 1.093} (wid=0.055 ws=0.054) (gid=1.082 gs=0.378)
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.716, max=1.097, avg=1.053, sd=0.041, skn=-3.006, kur=16.111], skew [0.381 vs 0.085*], 88.2% {1.008, 1.093} (wid=0.055 ws=0.052) (gid=1.074 gs=0.370)
    Legalizer API calls during this step: 288 succeeded with high effort: 288 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving subtree skew done. (took cpu=0:00:00.4 real=0:00:00.2)
  Offloading subtrees by buffering...
    Clock DAG stats after 'Offloading subtrees by buffering':
      cell counts      : b=177, i=8, icg=32, dcg=0, l=40, total=257
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=21, pp=1, mci=39
      cell areas       : b=661.283um^2, i=43.713um^2, icg=210.940um^2, dcg=0.000um^2, l=115.127um^2, total=1031.062um^2
      cell capacitance : b=230.651fF, i=64.848fF, icg=22.577fF, dcg=0.000fF, l=40.827fF, total=358.902fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=191.504fF, trunk=739.218fF, leaf=2381.577fF, total=3312.299fF
      wire lengths     : top=2118.891um, trunk=8382.945um, leaf=24958.428um, total=35460.264um
      hp wire lengths  : top=1740.096um, trunk=6051.576um, leaf=18270.500um, total=26062.172um
    Clock DAG net violations after 'Offloading subtrees by buffering': none
    Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
      Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.177ns count=6 avg=0.062ns sd=0.009ns min=0.056ns max=0.077ns {6 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=2 avg=0.075ns sd=0.006ns min=0.070ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=8 avg=0.126ns sd=0.017ns min=0.109ns max=0.151ns {2 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.062ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=3 avg=0.094ns sd=0.035ns min=0.074ns max=0.135ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.243ns count=68 avg=0.071ns sd=0.052ns min=0.000ns max=0.174ns {65 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.243ns count=173 avg=0.115ns sd=0.046ns min=0.028ns max=0.242ns {150 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
    Clock DAG library cell distribution after 'Offloading subtrees by buffering' {count}:
       Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 3 NBUFFX8_LVT: 118 NBUFFX4_LVT: 37 NBUFFX2_LVT: 12 
       Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 6 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Offloading subtrees by buffering':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.325, avg=1.253, sd=0.072, skn=-7.375, kur=91.722], skew [1.056 vs 0.085*], 70.3% {1.242, 1.325} (wid=0.106 ws=0.079) (gid=1.273 gs=1.034)
    Skew group summary after 'Offloading subtrees by buffering':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.236, max=0.776, avg=0.747, sd=0.074, skn=-6.515, kur=42.303], skew [0.540 vs 0.085*], 98% {0.724, 0.776} (wid=0.045 ws=0.042) (gid=0.762 gs=0.542)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=0.269, max=1.325, avg=1.253, sd=0.072, skn=-7.375, kur=91.722], skew [1.056 vs 0.085*], 70.3% {1.242, 1.325} (wid=0.106 ws=0.079) (gid=1.273 gs=1.034)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.140, max=0.873, avg=0.792, sd=0.134, skn=-4.451, kur=18.970], skew [0.734 vs 0.085*], 90.7% {0.759, 0.844} (wid=0.015 ws=0.015) (gid=0.872 gs=0.734)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.140, max=0.873, avg=0.498, sd=0.311, skn=-0.248, kur=-1.944], skew [0.734 vs 0.085*], 40% {0.140, 0.224} (wid=0.002 ws=0.001) (gid=0.872 gs=0.734)
      skew_group ate_clk/test_best_mode: insertion delay [min=0.641, max=1.097, avg=1.045, sd=0.043, skn=-2.605, kur=17.056], skew [0.456 vs 0.085*], 83.6% {1.007, 1.092} (wid=0.055 ws=0.055) (gid=1.074 gs=0.440)
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.641, max=1.097, avg=1.048, sd=0.042, skn=-2.995, kur=20.613], skew [0.456 vs 0.085*], 87.2% {1.007, 1.092} (wid=0.055 ws=0.053) (gid=1.074 gs=0.440)
    Legalizer API calls during this step: 591 succeeded with high effort: 591 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Offloading subtrees by buffering done. (took cpu=0:00:01.3 real=0:00:00.7)
  AdjustingMinPinPIDs for balancing...
    Approximately balancing fragments step...
      Resolve constraints - Approximately balancing fragments...
      Resolving skew group constraints...
        Solving LP: 6 skew groups; 163 fragments, 185 fraglets and 149 vertices; 211 variables and 576 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group SDRAM_CLK/func_best_mode from 0.843ns to 1.324ns.
Type 'man IMPCCOPT-1059' for more detail.
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group SYS_2x_CLK/func_best_mode from 0.843ns to 0.872ns.
Type 'man IMPCCOPT-1059' for more detail.
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group SYS_2x_CLK/func_worst_mode from 0.843ns to 0.872ns.
Type 'man IMPCCOPT-1059' for more detail.
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group ate_clk/test_best_mode from 0.843ns to 1.096ns.
Type 'man IMPCCOPT-1059' for more detail.
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group ate_clk/test_worst_mode from 0.843ns to 1.096ns.
Type 'man IMPCCOPT-1059' for more detail.
        
        Slackened skew group targets:
        
        --------------------------------------------------------------------------
        Skew group                    Desired    Slackened    Desired    Slackened
                                      Target     Target       Target     Target
                                      Max ID     Max ID       Skew       Skew
        --------------------------------------------------------------------------
        SDRAM_CLK/func_best_mode       0.843       1.324         -           -
        SYS_2x_CLK/func_best_mode      0.843       0.872         -           -
        SYS_2x_CLK/func_worst_mode     0.843       0.872         -           -
        ate_clk/test_best_mode         0.843       1.096         -           -
        ate_clk/test_worst_mode        0.843       1.096         -           -
        --------------------------------------------------------------------------
        
        
      Resolving skew group constraints done.
      Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
      Estimate delay to be added in balancing - Approximately balancing fragments...
      Trial balancer estimated the amount of delay to be added in balancing: 4.076ns
      Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments...
        Moving gates to improve sub-tree skew...
          Tried: 296 Succeeded: 0
          Topology Tried: 0 Succeeded: 0
          0 Succeeded with SS ratio
          0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
          Total reducing skew: 0 Average reducing skew for 0 nets : 0
          Clock DAG stats after 'Moving gates to improve sub-tree skew':
            cell counts      : b=177, i=8, icg=32, dcg=0, l=40, total=257
            sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
            misc counts      : r=21, pp=1, mci=39
            cell areas       : b=661.283um^2, i=43.713um^2, icg=210.940um^2, dcg=0.000um^2, l=115.127um^2, total=1031.062um^2
            cell capacitance : b=230.651fF, i=64.848fF, icg=22.577fF, dcg=0.000fF, l=40.827fF, total=358.902fF
            sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
            wire capacitance : top=191.504fF, trunk=739.218fF, leaf=2381.577fF, total=3312.299fF
            wire lengths     : top=2118.891um, trunk=8382.945um, leaf=24958.428um, total=35460.264um
            hp wire lengths  : top=1740.096um, trunk=6051.576um, leaf=18270.500um, total=26062.172um
          Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
          Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
            Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
            Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
            Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
            Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
            Trunk : target=0.177ns count=6 avg=0.062ns sd=0.009ns min=0.056ns max=0.077ns {6 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
            Trunk : target=0.180ns count=2 avg=0.075ns sd=0.006ns min=0.070ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
            Trunk : target=0.184ns count=8 avg=0.126ns sd=0.017ns min=0.109ns max=0.151ns {2 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
            Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.062ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Trunk : target=0.235ns count=3 avg=0.094ns sd=0.035ns min=0.074ns max=0.135ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
            Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
            Trunk : target=0.243ns count=68 avg=0.071ns sd=0.052ns min=0.000ns max=0.174ns {65 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
            Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
            Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
            Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
            Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
            Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Leaf  : target=0.243ns count=173 avg=0.115ns sd=0.046ns min=0.028ns max=0.242ns {150 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
          Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
             Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 3 NBUFFX8_LVT: 118 NBUFFX4_LVT: 37 NBUFFX2_LVT: 12 
             Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
             ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 6 
           Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
        Approximately balancing fragments bottom up...
          Clock DAG stats after 'Approximately balancing fragments bottom up':
            cell counts      : b=177, i=8, icg=32, dcg=0, l=40, total=257
            sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
            misc counts      : r=21, pp=1, mci=39
            cell areas       : b=661.283um^2, i=43.713um^2, icg=210.940um^2, dcg=0.000um^2, l=115.127um^2, total=1031.062um^2
            cell capacitance : b=230.651fF, i=64.848fF, icg=22.577fF, dcg=0.000fF, l=40.827fF, total=358.902fF
            sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
            wire capacitance : top=191.504fF, trunk=739.218fF, leaf=2381.577fF, total=3312.299fF
            wire lengths     : top=2118.891um, trunk=8382.945um, leaf=24958.428um, total=35460.264um
            hp wire lengths  : top=1740.096um, trunk=6051.576um, leaf=18270.500um, total=26062.172um
          Clock DAG net violations after 'Approximately balancing fragments bottom up': none
          Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
            Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
            Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
            Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
            Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
            Trunk : target=0.177ns count=6 avg=0.062ns sd=0.009ns min=0.056ns max=0.077ns {6 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
            Trunk : target=0.180ns count=2 avg=0.075ns sd=0.006ns min=0.070ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
            Trunk : target=0.184ns count=8 avg=0.126ns sd=0.017ns min=0.109ns max=0.151ns {2 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
            Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.062ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Trunk : target=0.235ns count=3 avg=0.094ns sd=0.035ns min=0.074ns max=0.135ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
            Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
            Trunk : target=0.243ns count=68 avg=0.071ns sd=0.052ns min=0.000ns max=0.174ns {65 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
            Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
            Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
            Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
            Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
            Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Leaf  : target=0.243ns count=173 avg=0.115ns sd=0.046ns min=0.028ns max=0.242ns {150 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
          Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
             Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 3 NBUFFX8_LVT: 118 NBUFFX4_LVT: 37 NBUFFX2_LVT: 12 
             Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
             ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 6 
           Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
        Approximately balancing fragments, wire and cell delays...
        Approximately balancing fragments, wire and cell delays, iteration 1...
          Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
            cell counts      : b=208, i=8, icg=32, dcg=0, l=40, total=288
            sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
            misc counts      : r=21, pp=1, mci=39
            cell areas       : b=724.819um^2, i=43.713um^2, icg=210.940um^2, dcg=0.000um^2, l=115.127um^2, total=1094.598um^2
            cell capacitance : b=248.256fF, i=64.848fF, icg=22.577fF, dcg=0.000fF, l=40.827fF, total=376.507fF
            sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
            wire capacitance : top=191.504fF, trunk=1062.298fF, leaf=2413.555fF, total=3667.357fF
            wire lengths     : top=2118.891um, trunk=12060.435um, leaf=25325.811um, total=39505.137um
            hp wire lengths  : top=1740.096um, trunk=9522.040um, leaf=18786.692um, total=30048.828um
          Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
          Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
            Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
            Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
            Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
            Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
            Trunk : target=0.177ns count=6 avg=0.069ns sd=0.014ns min=0.056ns max=0.093ns {6 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
            Trunk : target=0.180ns count=2 avg=0.075ns sd=0.006ns min=0.070ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
            Trunk : target=0.184ns count=8 avg=0.127ns sd=0.017ns min=0.110ns max=0.151ns {2 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
            Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.062ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Trunk : target=0.235ns count=3 avg=0.094ns sd=0.035ns min=0.074ns max=0.135ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
            Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
            Trunk : target=0.243ns count=99 avg=0.080ns sd=0.047ns min=0.000ns max=0.182ns {96 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
            Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
            Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
            Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
            Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
            Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Leaf  : target=0.243ns count=173 avg=0.116ns sd=0.046ns min=0.028ns max=0.242ns {147 <= 0.146ns, 11 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
          Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
             Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 3 NBUFFX8_LVT: 118 NBUFFX4_LVT: 38 NBUFFX2_LVT: 42 
             Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
             ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 6 
           Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
        Approximately balancing fragments, wire and cell delays, iteration 1 done.
        Approximately balancing fragments, wire and cell delays, iteration 2...
          Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
            cell counts      : b=208, i=8, icg=32, dcg=0, l=40, total=288
            sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
            misc counts      : r=21, pp=1, mci=39
            cell areas       : b=724.819um^2, i=43.713um^2, icg=210.940um^2, dcg=0.000um^2, l=115.127um^2, total=1094.598um^2
            cell capacitance : b=248.256fF, i=64.848fF, icg=22.577fF, dcg=0.000fF, l=40.827fF, total=376.507fF
            sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
            wire capacitance : top=191.504fF, trunk=1062.298fF, leaf=2413.555fF, total=3667.357fF
            wire lengths     : top=2118.891um, trunk=12060.435um, leaf=25325.811um, total=39505.137um
            hp wire lengths  : top=1740.096um, trunk=9522.040um, leaf=18786.692um, total=30048.828um
          Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
          Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
            Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
            Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
            Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
            Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
            Trunk : target=0.177ns count=6 avg=0.069ns sd=0.014ns min=0.056ns max=0.093ns {6 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
            Trunk : target=0.180ns count=2 avg=0.075ns sd=0.006ns min=0.070ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
            Trunk : target=0.184ns count=8 avg=0.127ns sd=0.017ns min=0.110ns max=0.151ns {2 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
            Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.062ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Trunk : target=0.235ns count=3 avg=0.094ns sd=0.035ns min=0.074ns max=0.135ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
            Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
            Trunk : target=0.243ns count=99 avg=0.080ns sd=0.047ns min=0.000ns max=0.182ns {96 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
            Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
            Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
            Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
            Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
            Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Leaf  : target=0.243ns count=173 avg=0.116ns sd=0.046ns min=0.028ns max=0.242ns {147 <= 0.146ns, 11 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
          Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
             Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 3 NBUFFX8_LVT: 118 NBUFFX4_LVT: 38 NBUFFX2_LVT: 42 
             Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
             ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 6 
           Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
        Approximately balancing fragments, wire and cell delays, iteration 2 done.
        Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:01.9 real=0:00:01.9)
      Approximately balancing fragments done.
      Clock DAG stats after 'Approximately balancing fragments step':
        cell counts      : b=208, i=8, icg=32, dcg=0, l=40, total=288
        sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
        misc counts      : r=21, pp=1, mci=39
        cell areas       : b=724.819um^2, i=43.713um^2, icg=210.940um^2, dcg=0.000um^2, l=115.127um^2, total=1094.598um^2
        cell capacitance : b=248.256fF, i=64.848fF, icg=22.577fF, dcg=0.000fF, l=40.827fF, total=376.507fF
        sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
        wire capacitance : top=191.504fF, trunk=1062.298fF, leaf=2413.555fF, total=3667.357fF
        wire lengths     : top=2118.891um, trunk=12060.435um, leaf=25325.811um, total=39505.137um
        hp wire lengths  : top=1740.096um, trunk=9522.040um, leaf=18786.692um, total=30048.828um
      Clock DAG net violations after 'Approximately balancing fragments step': none
      Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
        Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
        Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
        Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
        Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
        Trunk : target=0.177ns count=6 avg=0.069ns sd=0.014ns min=0.056ns max=0.093ns {6 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
        Trunk : target=0.180ns count=2 avg=0.075ns sd=0.006ns min=0.070ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
        Trunk : target=0.184ns count=8 avg=0.127ns sd=0.017ns min=0.110ns max=0.151ns {2 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.062ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Trunk : target=0.235ns count=3 avg=0.094ns sd=0.035ns min=0.074ns max=0.135ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
        Trunk : target=0.243ns count=99 avg=0.080ns sd=0.047ns min=0.000ns max=0.182ns {96 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
        Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
        Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
        Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
        Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
        Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Leaf  : target=0.243ns count=173 avg=0.116ns sd=0.046ns min=0.028ns max=0.242ns {147 <= 0.146ns, 11 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
      Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
         Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 3 NBUFFX8_LVT: 118 NBUFFX4_LVT: 38 NBUFFX2_LVT: 42 
         Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
         ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 6 
       Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
      Legalizer API calls during this step: 1868 succeeded with high effort: 1868 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Approximately balancing fragments step done. (took cpu=0:00:02.3 real=0:00:02.3)
    Clock DAG stats after Approximately balancing fragments:
      cell counts      : b=208, i=8, icg=32, dcg=0, l=40, total=288
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=21, pp=1, mci=39
      cell areas       : b=724.819um^2, i=43.713um^2, icg=210.940um^2, dcg=0.000um^2, l=115.127um^2, total=1094.598um^2
      cell capacitance : b=248.256fF, i=64.848fF, icg=22.577fF, dcg=0.000fF, l=40.827fF, total=376.507fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=191.504fF, trunk=1062.298fF, leaf=2413.555fF, total=3667.357fF
      wire lengths     : top=2118.891um, trunk=12060.435um, leaf=25325.811um, total=39505.137um
      hp wire lengths  : top=1740.096um, trunk=9522.040um, leaf=18786.692um, total=30048.828um
    Clock DAG net violations after Approximately balancing fragments: none
    Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
      Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.177ns count=6 avg=0.069ns sd=0.014ns min=0.056ns max=0.093ns {6 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=2 avg=0.075ns sd=0.006ns min=0.070ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=8 avg=0.127ns sd=0.017ns min=0.110ns max=0.151ns {2 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.062ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=3 avg=0.094ns sd=0.035ns min=0.074ns max=0.135ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.243ns count=99 avg=0.080ns sd=0.047ns min=0.000ns max=0.182ns {96 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.243ns count=173 avg=0.116ns sd=0.046ns min=0.028ns max=0.242ns {147 <= 0.146ns, 11 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
    Clock DAG library cell distribution after Approximately balancing fragments {count}:
       Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 3 NBUFFX8_LVT: 118 NBUFFX4_LVT: 38 NBUFFX2_LVT: 42 
       Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 6 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
    Primary reporting skew groups after Approximately balancing fragments:
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.233, max=1.329], skew [0.096 vs 0.085*]
    Skew group summary after Approximately balancing fragments:
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.746, max=0.796], skew [0.051 vs 0.085]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.233, max=1.329], skew [0.096 vs 0.085*]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.788, max=0.871], skew [0.083 vs 0.086]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.788, max=0.870], skew [0.082 vs 0.086]
      skew_group ate_clk/test_best_mode: insertion delay [min=0.975, max=1.097], skew [0.122 vs 0.085*]
      skew_group ate_clk/test_worst_mode: insertion delay [min=0.975, max=1.097], skew [0.122 vs 0.085*]
    Improving fragments clock skew...
      Iteration 1...
      Iteration 1 done.
      Clock DAG stats after 'Improving fragments clock skew':
        cell counts      : b=208, i=8, icg=32, dcg=0, l=40, total=288
        sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
        misc counts      : r=21, pp=1, mci=39
        cell areas       : b=723.548um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1094.852um^2
        cell capacitance : b=247.954fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=376.210fF
        sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
        wire capacitance : top=191.504fF, trunk=1083.470fF, leaf=2413.555fF, total=3688.529fF
        wire lengths     : top=2118.891um, trunk=12304.699um, leaf=25325.811um, total=39749.401um
        hp wire lengths  : top=1740.096um, trunk=9716.600um, leaf=18786.692um, total=30243.388um
      Clock DAG net violations after 'Improving fragments clock skew': none
      Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
        Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
        Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
        Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
        Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
        Trunk : target=0.177ns count=5 avg=0.075ns sd=0.014ns min=0.056ns max=0.093ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
        Trunk : target=0.180ns count=2 avg=0.078ns sd=0.002ns min=0.077ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
        Trunk : target=0.184ns count=9 avg=0.125ns sd=0.016ns min=0.110ns max=0.151ns {3 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Trunk : target=0.209ns count=3 avg=0.068ns sd=0.014ns min=0.057ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Trunk : target=0.235ns count=3 avg=0.095ns sd=0.036ns min=0.074ns max=0.136ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
        Trunk : target=0.243ns count=99 avg=0.080ns sd=0.047ns min=0.000ns max=0.182ns {96 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
        Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
        Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
        Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
        Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
        Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Leaf  : target=0.243ns count=173 avg=0.116ns sd=0.046ns min=0.028ns max=0.242ns {147 <= 0.146ns, 11 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
      Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
         Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 2 NBUFFX8_LVT: 119 NBUFFX4_LVT: 40 NBUFFX2_LVT: 40 
         Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
         ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
       Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
      Primary reporting skew groups after 'Improving fragments clock skew':
        skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.253, max=1.329], skew [0.076 vs 0.085]
      Skew group summary after 'Improving fragments clock skew':
        skew_group PCI_CLK/func_best_mode: insertion delay [min=0.746, max=0.796], skew [0.051 vs 0.085]
        skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.253, max=1.329], skew [0.076 vs 0.085]
        skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.788, max=0.871], skew [0.083 vs 0.086]
        skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.788, max=0.870], skew [0.082 vs 0.086]
        skew_group ate_clk/test_best_mode: insertion delay [min=1.012, max=1.097], skew [0.085 vs 0.085]
        skew_group ate_clk/test_worst_mode: insertion delay [min=1.012, max=1.097], skew [0.085 vs 0.085]
      Legalizer API calls during this step: 318 succeeded with high effort: 318 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Improving fragments clock skew done. (took cpu=0:00:00.5 real=0:00:00.5)
    Legalizer API calls during this step: 2186 succeeded with high effort: 2186 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  AdjustingMinPinPIDs for balancing done. (took cpu=0:00:02.9 real=0:00:02.9)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 6 skew groups; 163 fragments, 186 fraglets and 150 vertices; 213 variables and 580 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
          sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
          misc counts      : r=21, pp=1, mci=39
          cell areas       : b=729.647um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1100.952um^2
          cell capacitance : b=249.641fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=377.897fF
          sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
          wire capacitance : top=191.504fF, trunk=1086.851fF, leaf=2413.555fF, total=3691.909fF
          wire lengths     : top=2118.891um, trunk=12340.419um, leaf=25325.811um, total=39785.121um
          hp wire lengths  : top=1740.096um, trunk=9736.968um, leaf=18786.692um, total=30263.756um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
          Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
          Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
          Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
          Trunk : target=0.177ns count=5 avg=0.075ns sd=0.014ns min=0.056ns max=0.093ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Trunk : target=0.180ns count=2 avg=0.078ns sd=0.002ns min=0.077ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=9 avg=0.125ns sd=0.016ns min=0.110ns max=0.151ns {3 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
          Trunk : target=0.209ns count=3 avg=0.068ns sd=0.014ns min=0.057ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.235ns count=3 avg=0.095ns sd=0.036ns min=0.074ns max=0.136ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
          Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
          Trunk : target=0.243ns count=102 avg=0.079ns sd=0.047ns min=0.000ns max=0.182ns {99 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
          Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
          Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
          Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
          Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Leaf  : target=0.243ns count=173 avg=0.116ns sd=0.046ns min=0.028ns max=0.242ns {147 <= 0.146ns, 11 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 2 NBUFFX8_LVT: 119 NBUFFX4_LVT: 40 NBUFFX2_LVT: 43 
           Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
           ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
         Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 2:
          cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
          sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
          misc counts      : r=21, pp=1, mci=39
          cell areas       : b=729.647um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1100.952um^2
          cell capacitance : b=249.641fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=377.897fF
          sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
          wire capacitance : top=191.504fF, trunk=1086.851fF, leaf=2413.555fF, total=3691.909fF
          wire lengths     : top=2118.891um, trunk=12340.419um, leaf=25325.811um, total=39785.121um
          hp wire lengths  : top=1740.096um, trunk=9736.968um, leaf=18786.692um, total=30263.756um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 2:
          Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
          Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
          Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
          Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
          Trunk : target=0.177ns count=5 avg=0.075ns sd=0.014ns min=0.056ns max=0.093ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Trunk : target=0.180ns count=2 avg=0.078ns sd=0.002ns min=0.077ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=9 avg=0.125ns sd=0.016ns min=0.110ns max=0.151ns {3 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
          Trunk : target=0.209ns count=3 avg=0.068ns sd=0.014ns min=0.057ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.235ns count=3 avg=0.095ns sd=0.036ns min=0.074ns max=0.136ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
          Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
          Trunk : target=0.243ns count=102 avg=0.079ns sd=0.047ns min=0.000ns max=0.182ns {99 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
          Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
          Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
          Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
          Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Leaf  : target=0.243ns count=173 avg=0.116ns sd=0.046ns min=0.028ns max=0.242ns {147 <= 0.146ns, 11 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 2 {count}:
           Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 2 NBUFFX8_LVT: 119 NBUFFX4_LVT: 40 NBUFFX2_LVT: 43 
           Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
           ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
         Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
      Approximately balancing, wire and cell delays, iteration 2 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=21, pp=1, mci=39
      cell areas       : b=729.647um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1100.952um^2
      cell capacitance : b=249.641fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=377.897fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=191.504fF, trunk=1086.851fF, leaf=2413.555fF, total=3691.909fF
      wire lengths     : top=2118.891um, trunk=12340.419um, leaf=25325.811um, total=39785.121um
      hp wire lengths  : top=1740.096um, trunk=9736.968um, leaf=18786.692um, total=30263.756um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.177ns count=5 avg=0.075ns sd=0.014ns min=0.056ns max=0.093ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=2 avg=0.078ns sd=0.002ns min=0.077ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=9 avg=0.125ns sd=0.016ns min=0.110ns max=0.151ns {3 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.068ns sd=0.014ns min=0.057ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=3 avg=0.095ns sd=0.036ns min=0.074ns max=0.136ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.243ns count=102 avg=0.079ns sd=0.047ns min=0.000ns max=0.182ns {99 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.243ns count=173 avg=0.116ns sd=0.046ns min=0.028ns max=0.242ns {147 <= 0.146ns, 11 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 2 NBUFFX8_LVT: 119 NBUFFX4_LVT: 40 NBUFFX2_LVT: 43 
       Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.253, max=1.329], skew [0.076 vs 0.085]
    Skew group summary after 'Approximately balancing step':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.758, max=0.816], skew [0.058 vs 0.085]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.253, max=1.329], skew [0.076 vs 0.085]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.788, max=0.871], skew [0.083 vs 0.085]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.788, max=0.870], skew [0.082 vs 0.086]
      skew_group ate_clk/test_best_mode: insertion delay [min=1.012, max=1.097], skew [0.085 vs 0.085]
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.012, max=1.097], skew [0.085 vs 0.085]
    Legalizer API calls during this step: 49 succeeded with high effort: 49 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.4 real=0:00:00.4)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=21, pp=1, mci=39
      cell areas       : b=729.647um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1100.952um^2
      cell capacitance : b=249.641fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=377.897fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=191.504fF, trunk=1086.851fF, leaf=2413.555fF, total=3691.909fF
      wire lengths     : top=2118.891um, trunk=12340.419um, leaf=25325.811um, total=39785.121um
      hp wire lengths  : top=1740.096um, trunk=9736.968um, leaf=18786.692um, total=30263.756um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.177ns count=5 avg=0.075ns sd=0.014ns min=0.056ns max=0.093ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=2 avg=0.078ns sd=0.002ns min=0.077ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=9 avg=0.125ns sd=0.016ns min=0.110ns max=0.151ns {3 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.068ns sd=0.014ns min=0.057ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=3 avg=0.095ns sd=0.036ns min=0.074ns max=0.136ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.243ns count=102 avg=0.079ns sd=0.047ns min=0.000ns max=0.182ns {99 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.243ns count=173 avg=0.116ns sd=0.046ns min=0.028ns max=0.242ns {147 <= 0.146ns, 11 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 2 NBUFFX8_LVT: 119 NBUFFX4_LVT: 40 NBUFFX2_LVT: 43 
       Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.253, max=1.329, avg=1.314, sd=0.011, skn=-1.498, kur=3.279], skew [0.076 vs 0.085], 100% {1.253, 1.329} (wid=0.111 ws=0.083) (gid=1.291 gs=0.105)
    Skew group summary after 'Approximately balancing paths':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.758, max=0.816, avg=0.783, sd=0.017, skn=0.733, kur=-0.715], skew [0.058 vs 0.085], 100% {0.758, 0.816} (wid=0.045 ws=0.041) (gid=0.802 gs=0.066)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.253, max=1.329, avg=1.314, sd=0.011, skn=-1.498, kur=3.279], skew [0.076 vs 0.085], 100% {1.253, 1.329} (wid=0.111 ws=0.083) (gid=1.291 gs=0.105)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.788, max=0.871, avg=0.849, sd=0.024, skn=-1.546, kur=1.170], skew [0.083 vs 0.085], 100% {0.788, 0.871} (wid=0.016 ws=0.016) (gid=0.869 gs=0.096)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.788, max=0.870, avg=0.805, sd=0.024, skn=2.150, kur=4.417], skew [0.082 vs 0.086], 100% {0.788, 0.870} (wid=0.016 ws=0.014) (gid=0.869 gs=0.096)
      skew_group ate_clk/test_best_mode: insertion delay [min=1.012, max=1.097, avg=1.060, sd=0.025, skn=-0.302, kur=-1.231], skew [0.085 vs 0.085], 100% {1.012, 1.097} (wid=0.055 ws=0.055) (gid=1.087 gs=0.086)
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.012, max=1.097, avg=1.059, sd=0.025, skn=-0.233, kur=-1.257], skew [0.085 vs 0.085], 100% {1.012, 1.097} (wid=0.055 ws=0.052) (gid=1.074 gs=0.074)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Balancing done. (took cpu=0:00:05.1 real=0:00:04.3)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for worst_corner:setup.late...
  Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
    sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
    misc counts      : r=21, pp=1, mci=39
    cell areas       : b=729.647um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1100.952um^2
    cell capacitance : b=249.641fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=377.897fF
    sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
    wire capacitance : top=191.504fF, trunk=1086.851fF, leaf=2413.555fF, total=3691.909fF
    wire lengths     : top=2118.891um, trunk=12340.419um, leaf=25325.811um, total=39785.121um
    hp wire lengths  : top=1740.096um, trunk=9736.968um, leaf=18786.692um, total=30263.756um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
    Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
    Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
    Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
    Trunk : target=0.177ns count=5 avg=0.075ns sd=0.014ns min=0.056ns max=0.093ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Trunk : target=0.180ns count=2 avg=0.078ns sd=0.002ns min=0.077ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Trunk : target=0.184ns count=9 avg=0.125ns sd=0.016ns min=0.110ns max=0.151ns {3 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Trunk : target=0.209ns count=3 avg=0.068ns sd=0.014ns min=0.057ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Trunk : target=0.235ns count=3 avg=0.095ns sd=0.036ns min=0.074ns max=0.136ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
    Trunk : target=0.243ns count=102 avg=0.079ns sd=0.047ns min=0.000ns max=0.182ns {99 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
    Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
    Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
    Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
    Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Leaf  : target=0.243ns count=173 avg=0.116ns sd=0.046ns min=0.029ns max=0.242ns {147 <= 0.146ns, 11 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 2 NBUFFX8_LVT: 119 NBUFFX4_LVT: 40 NBUFFX2_LVT: 43 
     Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
     ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
   Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
  Primary reporting skew groups before polishing:
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.251, max=1.333], skew [0.082 vs 0.085]
  Skew group summary before polishing:
    skew_group PCI_CLK/func_best_mode: insertion delay [min=0.758, max=0.814], skew [0.056 vs 0.085]
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.251, max=1.333], skew [0.082 vs 0.085]
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.789, max=0.871], skew [0.082 vs 0.085]
    skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.789, max=0.869], skew [0.081 vs 0.086]
    skew_group ate_clk/test_best_mode: insertion delay [min=1.017, max=1.099], skew [0.082 vs 0.085]
    skew_group ate_clk/test_worst_mode: insertion delay [min=1.017, max=1.099], skew [0.082 vs 0.085]
  Merging balancing drivers for power...
    Tried: 330 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=21, pp=1, mci=39
      cell areas       : b=729.647um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1100.952um^2
      cell capacitance : b=249.641fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=377.897fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=191.504fF, trunk=1086.851fF, leaf=2413.555fF, total=3691.909fF
      wire lengths     : top=2118.891um, trunk=12340.419um, leaf=25325.811um, total=39785.121um
      hp wire lengths  : top=1740.096um, trunk=9736.968um, leaf=18786.692um, total=30263.756um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.177ns count=5 avg=0.075ns sd=0.014ns min=0.056ns max=0.093ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=2 avg=0.078ns sd=0.002ns min=0.077ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=9 avg=0.125ns sd=0.016ns min=0.110ns max=0.151ns {3 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.068ns sd=0.014ns min=0.057ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=3 avg=0.095ns sd=0.036ns min=0.074ns max=0.136ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.243ns count=102 avg=0.079ns sd=0.047ns min=0.000ns max=0.182ns {99 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.243ns count=173 avg=0.116ns sd=0.046ns min=0.029ns max=0.242ns {147 <= 0.146ns, 11 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 2 NBUFFX8_LVT: 119 NBUFFX4_LVT: 40 NBUFFX2_LVT: 43 
       Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.251, max=1.333], skew [0.082 vs 0.085]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.758, max=0.814], skew [0.056 vs 0.085]
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.251, max=1.333], skew [0.082 vs 0.085]
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.789, max=0.871], skew [0.082 vs 0.085]
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.789, max=0.869], skew [0.081 vs 0.086]
      skew_group ate_clk/test_best_mode: insertion delay [min=1.017, max=1.099], skew [0.082 vs 0.085]
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.017, max=1.099], skew [0.082 vs 0.085]
    Legalizer API calls during this step: 79 succeeded with high effort: 79 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.5 real=0:00:00.5)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=21, pp=1, mci=39
      cell areas       : b=729.647um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1100.952um^2
      cell capacitance : b=249.641fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=377.897fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=191.504fF, trunk=1086.851fF, leaf=2413.555fF, total=3691.909fF
      wire lengths     : top=2118.891um, trunk=12340.419um, leaf=25325.811um, total=39785.121um
      hp wire lengths  : top=1740.096um, trunk=9736.968um, leaf=18786.692um, total=30263.756um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.078ns count=1 avg=0.030ns sd=0.000ns min=0.030ns max=0.030ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Trunk : target=0.175ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.177ns count=5 avg=0.075ns sd=0.014ns min=0.056ns max=0.093ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=2 avg=0.078ns sd=0.002ns min=0.077ns max=0.079ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=9 avg=0.125ns sd=0.016ns min=0.110ns max=0.151ns {3 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.068ns sd=0.014ns min=0.057ns max=0.084ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=3 avg=0.095ns sd=0.036ns min=0.074ns max=0.136ns {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.088ns sd=0.000ns min=0.088ns max=0.088ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.243ns count=102 avg=0.079ns sd=0.047ns min=0.000ns max=0.182ns {99 <= 0.146ns, 3 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.011ns min=0.041ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 5 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.209ns count=1 avg=0.056ns sd=0.000ns min=0.056ns max=0.056ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.243ns count=173 avg=0.116ns sd=0.046ns min=0.029ns max=0.242ns {147 <= 0.146ns, 11 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 2 NBUFFX8_LVT: 119 NBUFFX4_LVT: 40 NBUFFX2_LVT: 43 
       Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.251, max=1.333, avg=1.317, sd=0.011, skn=-1.673, kur=4.620], skew [0.082 vs 0.085], 100% {1.251, 1.333} (wid=0.111 ws=0.083) (gid=1.292 gs=0.104)
    Skew group summary after 'Improving clock skew':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.758, max=0.814, avg=0.783, sd=0.017, skn=0.745, kur=-0.759], skew [0.056 vs 0.085], 100% {0.758, 0.814} (wid=0.045 ws=0.041) (gid=0.800 gs=0.064)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.251, max=1.333, avg=1.317, sd=0.011, skn=-1.673, kur=4.620], skew [0.082 vs 0.085], 100% {1.251, 1.333} (wid=0.111 ws=0.083) (gid=1.292 gs=0.104)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.789, max=0.871, avg=0.850, sd=0.024, skn=-1.556, kur=1.179], skew [0.082 vs 0.085], 100% {0.789, 0.871} (wid=0.015 ws=0.016) (gid=0.868 gs=0.094)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.789, max=0.869, avg=0.806, sd=0.023, skn=2.170, kur=4.488], skew [0.081 vs 0.086], 100% {0.789, 0.869} (wid=0.015 ws=0.014) (gid=0.868 gs=0.094)
      skew_group ate_clk/test_best_mode: insertion delay [min=1.017, max=1.099, avg=1.062, sd=0.024, skn=-0.232, kur=-1.224], skew [0.082 vs 0.085], 100% {1.017, 1.099} (wid=0.055 ws=0.055) (gid=1.090 gs=0.087)
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.017, max=1.099, avg=1.061, sd=0.024, skn=-0.164, kur=-1.233], skew [0.082 vs 0.085], 100% {1.017, 1.099} (wid=0.055 ws=0.052) (gid=1.076 gs=0.073)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 1287 succeeded with high effort: 1287 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:05.9 real=0:00:01.4)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: 
        ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 3875 succeeded with high effort: 3875 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:10.3 real=0:00:02.0)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        For skew group SDRAM_CLK/func_best_mode, artificially shortened or lengthened 7 paths.
        	The smallest offset applied was -0.006ns.
        	The largest offset applied was -0.006ns.
        
        For skew group ate_clk/test_best_mode, artificially shortened or lengthened 112 paths.
        	The smallest offset applied was -0.008ns.
        	The largest offset applied was 0.004ns.
        
        For skew group ate_clk/test_worst_mode, artificially shortened or lengthened 107 paths.
        	The smallest offset applied was -0.008ns.
        	The largest offset applied was 0.004ns.
        
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 1208 succeeded with high effort: 1208 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:04.2 real=0:00:01.1)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates: 
        ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 3900 succeeded with high effort: 3900 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:09.4 real=0:00:01.7)
      Reverting Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=21, pp=1, mci=39
      cell areas       : b=729.647um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1100.952um^2
      cell capacitance : b=249.641fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=377.897fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=191.504fF, trunk=1076.409fF, leaf=2093.055fF, total=3360.968fF
      wire lengths     : top=2118.891um, trunk=12226.266um, leaf=21754.881um, total=36100.038um
      hp wire lengths  : top=1740.096um, trunk=9645.160um, leaf=15620.076um, total=27005.332um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.078ns count=1 avg=0.029ns sd=0.000ns min=0.029ns max=0.029ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Trunk : target=0.175ns count=2 avg=0.045ns sd=0.001ns min=0.044ns max=0.046ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.177ns count=5 avg=0.068ns sd=0.008ns min=0.055ns max=0.075ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=2 avg=0.074ns sd=0.006ns min=0.070ns max=0.078ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=9 avg=0.125ns sd=0.019ns min=0.109ns max=0.157ns {3 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.074ns sd=0.024ns min=0.057ns max=0.101ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=3 avg=0.100ns sd=0.041ns min=0.076ns max=0.147ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.087ns sd=0.000ns min=0.087ns max=0.087ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.243ns count=102 avg=0.078ns sd=0.046ns min=0.000ns max=0.177ns {101 <= 0.146ns, 1 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 4 <= 0.062ns, 4 <= 0.070ns, 1 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.175ns count=3 avg=0.050ns sd=0.006ns min=0.046ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.209ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.243ns count=173 avg=0.111ns sd=0.047ns min=0.029ns max=0.242ns {149 <= 0.146ns, 9 <= 0.194ns, 0 <= 0.219ns, 1 <= 0.231ns, 14 <= 0.243ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: NBUFFX32_LVT: 7 NBUFFX16_LVT: 2 NBUFFX8_LVT: 119 NBUFFX4_LVT: 40 NBUFFX2_LVT: 43 
       Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.248, max=1.338, avg=1.313, sd=0.013, skn=-1.749, kur=5.105], skew [0.090 vs 0.085*], 99.8% {1.258, 1.338} (wid=0.108 ws=0.080) (gid=1.287 gs=0.107)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.757, max=0.815, avg=0.785, sd=0.016, skn=0.564, kur=-0.905], skew [0.058 vs 0.085], 100% {0.757, 0.815} (wid=0.043 ws=0.041) (gid=0.796 gs=0.059)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.248, max=1.338, avg=1.313, sd=0.013, skn=-1.749, kur=5.105], skew [0.090 vs 0.085*], 99.8% {1.258, 1.338} (wid=0.108 ws=0.080) (gid=1.287 gs=0.107)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.783, max=0.874, avg=0.842, sd=0.023, skn=-1.472, kur=1.010], skew [0.091 vs 0.085*], 99.1% {0.783, 0.869} (wid=0.015 ws=0.016) (gid=0.873 gs=0.104)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.784, max=0.874, avg=0.802, sd=0.026, skn=2.363, kur=5.135], skew [0.090 vs 0.086*], 90% {0.784, 0.870} (wid=0.015 ws=0.014) (gid=0.873 gs=0.104)
      skew_group ate_clk/test_best_mode: insertion delay [min=1.012, max=1.112, avg=1.065, sd=0.027, skn=-0.210, kur=-1.448], skew [0.100 vs 0.085*], 98.5% {1.021, 1.106} (wid=0.053 ws=0.053) (gid=1.086 gs=0.092)
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.012, max=1.112, avg=1.064, sd=0.027, skn=-0.142, kur=-1.496], skew [0.100 vs 0.085*], 98.6% {1.021, 1.106} (wid=0.053 ws=0.050) (gid=1.083 gs=0.090)
    Legalizer API calls during this step: 10270 succeeded with high effort: 10270 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:30.2 real=0:00:06.5)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      For skew group SDRAM_CLK/func_best_mode, artificially shortened or lengthened 7 paths.
      	The smallest offset applied was -0.010ns.
      	The largest offset applied was -0.010ns.
      
      For skew group SYS_2x_CLK/func_best_mode, artificially shortened or lengthened 2 paths.
      	The smallest offset applied was 0.006ns.
      	The largest offset applied was 0.006ns.
      
      For skew group SYS_2x_CLK/func_worst_mode, artificially shortened or lengthened 2 paths.
      	The smallest offset applied was 0.004ns.
      	The largest offset applied was 0.004ns.
      
      For skew group ate_clk/test_best_mode, artificially shortened or lengthened 53 paths.
      	The smallest offset applied was -0.009ns.
      	The largest offset applied was 0.007ns.
      
      For skew group ate_clk/test_worst_mode, artificially shortened or lengthened 45 paths.
      	The smallest offset applied was -0.009ns.
      	The largest offset applied was 0.007ns.
      
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
    Initial gate capacitance is (rise=3147.270fF fall=2872.169fF).
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=3142.561fF fall=2868.098fF).
    Reverting Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=21, pp=1, mci=39
      cell areas       : b=714.145um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1085.449um^2
      cell capacitance : b=244.931fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=373.187fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=191.504fF, trunk=1076.533fF, leaf=2094.294fF, total=3362.331fF
      wire lengths     : top=2118.891um, trunk=12226.416um, leaf=21768.564um, total=36113.871um
      hp wire lengths  : top=1740.096um, trunk=9643.944um, leaf=15636.796um, total=27020.836um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.078ns count=1 avg=0.029ns sd=0.000ns min=0.029ns max=0.029ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Trunk : target=0.175ns count=2 avg=0.045ns sd=0.001ns min=0.044ns max=0.046ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.177ns count=5 avg=0.068ns sd=0.008ns min=0.055ns max=0.075ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=2 avg=0.068ns sd=0.003ns min=0.066ns max=0.070ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=9 avg=0.125ns sd=0.019ns min=0.109ns max=0.157ns {3 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.068ns sd=0.014ns min=0.057ns max=0.083ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=3 avg=0.096ns sd=0.045ns min=0.066ns max=0.147ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.087ns sd=0.000ns min=0.087ns max=0.087ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.243ns count=102 avg=0.079ns sd=0.046ns min=0.000ns max=0.177ns {101 <= 0.146ns, 1 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 4 <= 0.062ns, 4 <= 0.070ns, 1 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.175ns count=3 avg=0.050ns sd=0.006ns min=0.046ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.209ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.243ns count=173 avg=0.112ns sd=0.047ns min=0.029ns max=0.242ns {149 <= 0.146ns, 9 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 5 NBUFFX8_LVT: 118 NBUFFX4_LVT: 40 NBUFFX2_LVT: 44 
       Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.248, max=1.338, avg=1.317, sd=0.015, skn=-1.773, kur=4.282], skew [0.090 vs 0.085*], 99.8% {1.258, 1.338} (wid=0.108 ws=0.080) (gid=1.297 gs=0.118)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.757, max=0.822, avg=0.794, sd=0.015, skn=0.312, kur=-0.486], skew [0.065 vs 0.085], 100% {0.757, 0.822} (wid=0.045 ws=0.042) (gid=0.802 gs=0.065)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.248, max=1.338, avg=1.317, sd=0.015, skn=-1.773, kur=4.282], skew [0.090 vs 0.085*], 99.8% {1.258, 1.338} (wid=0.108 ws=0.080) (gid=1.297 gs=0.118)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.783, max=0.874, avg=0.842, sd=0.023, skn=-1.472, kur=1.010], skew [0.091 vs 0.085*], 99.1% {0.783, 0.869} (wid=0.015 ws=0.016) (gid=0.873 gs=0.104)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.784, max=0.874, avg=0.802, sd=0.026, skn=2.363, kur=5.135], skew [0.090 vs 0.086*], 90% {0.784, 0.870} (wid=0.015 ws=0.014) (gid=0.873 gs=0.104)
      skew_group ate_clk/test_best_mode: insertion delay [min=1.012, max=1.112, avg=1.069, sd=0.028, skn=-0.356, kur=-1.511], skew [0.100 vs 0.085*], 98.5% {1.021, 1.106} (wid=0.053 ws=0.053) (gid=1.088 gs=0.092)
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.012, max=1.112, avg=1.068, sd=0.029, skn=-0.304, kur=-1.583], skew [0.100 vs 0.085*], 98.6% {1.021, 1.106} (wid=0.053 ws=0.050) (gid=1.088 gs=0.092)
    Legalizer API calls during this step: 658 succeeded with high effort: 658 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:03.4 real=0:00:01.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=21, pp=1, mci=39
      cell areas       : b=714.145um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1085.449um^2
      cell capacitance : b=244.931fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=373.187fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=191.504fF, trunk=1076.533fF, leaf=2094.294fF, total=3362.331fF
      wire lengths     : top=2118.891um, trunk=12226.416um, leaf=21768.564um, total=36113.871um
      hp wire lengths  : top=1740.096um, trunk=9643.944um, leaf=15636.796um, total=27020.836um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.078ns count=1 avg=0.029ns sd=0.000ns min=0.029ns max=0.029ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Trunk : target=0.175ns count=2 avg=0.045ns sd=0.001ns min=0.044ns max=0.046ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Trunk : target=0.177ns count=5 avg=0.068ns sd=0.008ns min=0.055ns max=0.075ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=2 avg=0.068ns sd=0.003ns min=0.066ns max=0.070ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=9 avg=0.125ns sd=0.019ns min=0.109ns max=0.157ns {3 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.068ns sd=0.014ns min=0.057ns max=0.083ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.235ns count=3 avg=0.096ns sd=0.045ns min=0.066ns max=0.147ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.087ns sd=0.000ns min=0.087ns max=0.087ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.243ns count=102 avg=0.079ns sd=0.046ns min=0.000ns max=0.177ns {101 <= 0.146ns, 1 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 4 <= 0.062ns, 4 <= 0.070ns, 1 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.175ns count=3 avg=0.050ns sd=0.006ns min=0.046ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.209ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.243ns count=173 avg=0.112ns sd=0.047ns min=0.029ns max=0.242ns {149 <= 0.146ns, 9 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 5 NBUFFX8_LVT: 118 NBUFFX4_LVT: 40 NBUFFX2_LVT: 44 
       Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.248, max=1.338, avg=1.317, sd=0.015, skn=-1.773, kur=4.282], skew [0.090 vs 0.085*], 99.8% {1.258, 1.338} (wid=0.108 ws=0.080) (gid=1.297 gs=0.118)
    Skew group summary after 'Improving insertion delay':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.757, max=0.822, avg=0.794, sd=0.015, skn=0.312, kur=-0.486], skew [0.065 vs 0.085], 100% {0.757, 0.822} (wid=0.045 ws=0.042) (gid=0.802 gs=0.065)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.248, max=1.338, avg=1.317, sd=0.015, skn=-1.773, kur=4.282], skew [0.090 vs 0.085*], 99.8% {1.258, 1.338} (wid=0.108 ws=0.080) (gid=1.297 gs=0.118)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.783, max=0.874, avg=0.842, sd=0.023, skn=-1.472, kur=1.010], skew [0.091 vs 0.085*], 99.1% {0.783, 0.869} (wid=0.015 ws=0.016) (gid=0.873 gs=0.104)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.784, max=0.874, avg=0.802, sd=0.026, skn=2.363, kur=5.135], skew [0.090 vs 0.086*], 90% {0.784, 0.870} (wid=0.015 ws=0.014) (gid=0.873 gs=0.104)
      skew_group ate_clk/test_best_mode: insertion delay [min=1.012, max=1.112, avg=1.069, sd=0.028, skn=-0.356, kur=-1.511], skew [0.100 vs 0.085*], 98.5% {1.021, 1.106} (wid=0.053 ws=0.053) (gid=1.088 gs=0.092)
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.012, max=1.112, avg=1.068, sd=0.029, skn=-0.304, kur=-1.583], skew [0.100 vs 0.085*], 98.6% {1.021, 1.106} (wid=0.053 ws=0.050) (gid=1.088 gs=0.092)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        For skew group SDRAM_CLK/func_best_mode, artificially shortened or lengthened 7 paths.
        	The smallest offset applied was -0.010ns.
        	The largest offset applied was -0.010ns.
        
        For skew group SYS_2x_CLK/func_best_mode, artificially shortened or lengthened 2 paths.
        	The smallest offset applied was 0.006ns.
        	The largest offset applied was 0.006ns.
        
        For skew group SYS_2x_CLK/func_worst_mode, artificially shortened or lengthened 2 paths.
        	The smallest offset applied was 0.004ns.
        	The largest offset applied was 0.004ns.
        
        For skew group ate_clk/test_best_mode, artificially shortened or lengthened 53 paths.
        	The smallest offset applied was -0.009ns.
        	The largest offset applied was 0.007ns.
        
        For skew group ate_clk/test_worst_mode, artificially shortened or lengthened 45 paths.
        	The smallest offset applied was -0.009ns.
        	The largest offset applied was 0.007ns.
        
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A0...
        Legalizer API calls during this step: 143 succeeded with high effort: 143 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.2 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=369, filtered=0, permitted=245, cannotCompute=14, computed=231, moveTooSmall=268, resolved=0, predictFail=43, currentlyIllegal=0, legalizationFail=59, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=768, accepted=52
        Max accepted move=57.912um, total accepted move=798.152um, average move=15.349um
        Move for wirelength. considered=369, filtered=0, permitted=245, cannotCompute=14, computed=231, moveTooSmall=297, resolved=0, predictFail=47, currentlyIllegal=0, legalizationFail=60, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=739, accepted=57
        Max accepted move=29.944um, total accepted move=607.696um, average move=10.661um
        Move for wirelength. considered=369, filtered=0, permitted=245, cannotCompute=16, computed=229, moveTooSmall=311, resolved=0, predictFail=47, currentlyIllegal=0, legalizationFail=82, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=781, accepted=28
        Max accepted move=34.352um, total accepted move=244.872um, average move=8.745um
        Legalizer API calls during this step: 3600 succeeded with high effort: 3600 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:14.9 real=0:00:07.2)
      Global shorten wires A1...
        Legalizer API calls during this step: 162 succeeded with high effort: 162 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.2 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=369, filtered=0, permitted=245, cannotCompute=193, computed=52, moveTooSmall=580, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=21, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=79, accepted=7
        Max accepted move=8.664um, total accepted move=29.184um, average move=4.169um
        Move for wirelength. considered=369, filtered=0, permitted=245, cannotCompute=196, computed=49, moveTooSmall=586, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=23, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=81, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 775 succeeded with high effort: 775 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.7 real=0:00:00.6)
      Global shorten wires B...
        Legalizer API calls during this step: 892 succeeded with high effort: 892 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:02.6 real=0:00:01.4)
      Move For Wirelength - branch...
        Move for wirelength. considered=369, filtered=0, permitted=245, cannotCompute=0, computed=245, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=294, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=85, accepted=9
        Max accepted move=11.248um, total accepted move=46.816um, average move=5.201um
        Move for wirelength. considered=369, filtered=0, permitted=245, cannotCompute=15, computed=230, moveTooSmall=0, resolved=0, predictFail=150, currentlyIllegal=0, legalizationFail=299, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=12, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 1263 succeeded with high effort: 1263 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:02.3 real=0:00:00.9)
      Reverting Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
        sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
        misc counts      : r=21, pp=1, mci=39
        cell areas       : b=714.145um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1085.449um^2
        cell capacitance : b=244.931fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=373.187fF
        sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
        wire capacitance : top=191.504fF, trunk=1097.003fF, leaf=2000.093fF, total=3288.599fF
        wire lengths     : top=2118.891um, trunk=12468.404um, leaf=20710.797um, total=35298.092um
        hp wire lengths  : top=1740.096um, trunk=9971.504um, leaf=14595.748um, total=26307.348um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
        Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
        Trunk : target=0.078ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
        Trunk : target=0.175ns count=2 avg=0.041ns sd=0.001ns min=0.040ns max=0.041ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
        Trunk : target=0.177ns count=5 avg=0.065ns sd=0.007ns min=0.055ns max=0.073ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
        Trunk : target=0.180ns count=2 avg=0.068ns sd=0.003ns min=0.066ns max=0.070ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
        Trunk : target=0.184ns count=9 avg=0.125ns sd=0.019ns min=0.109ns max=0.159ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Trunk : target=0.209ns count=3 avg=0.070ns sd=0.012ns min=0.057ns max=0.080ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Trunk : target=0.235ns count=3 avg=0.096ns sd=0.045ns min=0.066ns max=0.148ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Trunk : target=0.241ns count=1 avg=0.087ns sd=0.000ns min=0.087ns max=0.087ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
        Trunk : target=0.243ns count=102 avg=0.088ns sd=0.061ns min=0.000ns max=0.235ns {90 <= 0.146ns, 4 <= 0.194ns, 3 <= 0.219ns, 4 <= 0.231ns, 1 <= 0.243ns}
        Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 4 <= 0.062ns, 3 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
        Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
        Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
        Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.044ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
        Leaf  : target=0.209ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Leaf  : target=0.243ns count=173 avg=0.110ns sd=0.047ns min=0.029ns max=0.242ns {150 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 15 <= 0.243ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 5 NBUFFX8_LVT: 118 NBUFFX4_LVT: 40 NBUFFX2_LVT: 44 
         Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
         ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
       Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.240, max=1.335, avg=1.309, sd=0.019, skn=-1.301, kur=0.973], skew [0.095 vs 0.085*], 99.8% {1.250, 1.335} (wid=0.105 ws=0.077) (gid=1.289 gs=0.117)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group PCI_CLK/func_best_mode: insertion delay [min=0.757, max=0.815, avg=0.787, sd=0.015, skn=0.577, kur=-0.663], skew [0.058 vs 0.085], 100% {0.757, 0.815} (wid=0.045 ws=0.042) (gid=0.800 gs=0.064)
        skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.240, max=1.335, avg=1.309, sd=0.019, skn=-1.301, kur=0.973], skew [0.095 vs 0.085*], 99.8% {1.250, 1.335} (wid=0.105 ws=0.077) (gid=1.289 gs=0.117)
        skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.784, max=0.874, avg=0.846, sd=0.024, skn=-1.596, kur=1.241], skew [0.090 vs 0.085*], 99.1% {0.784, 0.870} (wid=0.015 ws=0.016) (gid=0.873 gs=0.104)
        skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.784, max=0.874, avg=0.802, sd=0.026, skn=2.372, kur=5.146], skew [0.090 vs 0.086*], 90% {0.784, 0.870} (wid=0.015 ws=0.014) (gid=0.873 gs=0.104)
        skew_group ate_clk/test_best_mode: insertion delay [min=1.007, max=1.104, avg=1.066, sd=0.029, skn=-0.317, kur=-1.601], skew [0.097 vs 0.085*], 99.3% {1.016, 1.102} (wid=0.053 ws=0.054) (gid=1.087 gs=0.098)
        skew_group ate_clk/test_worst_mode: insertion delay [min=1.007, max=1.104, avg=1.065, sd=0.029, skn=-0.252, kur=-1.662], skew [0.097 vs 0.085*], 99.4% {1.019, 1.104} (wid=0.053 ws=0.050) (gid=1.086 gs=0.097)
      Legalizer API calls during this step: 6835 succeeded with high effort: 6835 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:22.0 real=0:00:10.4)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Orientation Wirelength Optimization: Attempted = 323 , Succeeded = 79 , Constraints Broken = 244 , CannotMove = 0 , Illegal = 0 , Other = 0
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:04.4 real=0:00:02.0)
    Optimizing orientation done. (took cpu=0:00:04.4 real=0:00:02.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=21, pp=1, mci=39
      cell areas       : b=714.145um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1085.449um^2
      cell capacitance : b=244.931fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=373.187fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=191.504fF, trunk=1084.353fF, leaf=1998.592fF, total=3274.449fF
      wire lengths     : top=2118.891um, trunk=12322.030um, leaf=20691.644um, total=35132.565um
      hp wire lengths  : top=1740.096um, trunk=9910.248um, leaf=14600.460um, total=26250.804um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Trunk : target=0.075ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.078ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Trunk : target=0.145ns count=1 avg=0.067ns sd=0.000ns min=0.067ns max=0.067ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Trunk : target=0.172ns count=2 avg=0.041ns sd=0.001ns min=0.040ns max=0.041ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
      Trunk : target=0.177ns count=5 avg=0.064ns sd=0.006ns min=0.055ns max=0.070ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=2 avg=0.066ns sd=0.001ns min=0.066ns max=0.067ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=9 avg=0.125ns sd=0.019ns min=0.109ns max=0.158ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.071ns sd=0.014ns min=0.057ns max=0.085ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.224ns count=41 avg=0.093ns sd=0.034ns min=0.031ns max=0.142ns {37 <= 0.134ns, 4 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
      Trunk : target=0.235ns count=3 avg=0.096ns sd=0.041ns min=0.069ns max=0.143ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.235ns count=4 avg=0.084ns sd=0.033ns min=0.047ns max=0.119ns {4 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.087ns sd=0.000ns min=0.087ns max=0.087ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.243ns count=56 avg=0.084ns sd=0.075ns min=0.000ns max=0.235ns {45 <= 0.146ns, 4 <= 0.194ns, 4 <= 0.219ns, 2 <= 0.231ns, 1 <= 0.243ns}
      Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 4 <= 0.062ns, 3 <= 0.070ns, 2 <= 0.074ns, 1 <= 0.078ns}
      Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.044ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.209ns count=1 avg=0.062ns sd=0.000ns min=0.062ns max=0.062ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.224ns count=1 avg=0.104ns sd=0.000ns min=0.104ns max=0.104ns {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
      Leaf  : target=0.243ns count=172 avg=0.110ns sd=0.047ns min=0.029ns max=0.242ns {149 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 1 <= 0.231ns, 14 <= 0.243ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 5 NBUFFX8_LVT: 118 NBUFFX4_LVT: 40 NBUFFX2_LVT: 44 
       Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.240, max=1.333, avg=1.305, sd=0.021, skn=-1.078, kur=0.375], skew [0.093 vs 0.085*], 98.6% {1.248, 1.333} (wid=0.105 ws=0.077) (gid=1.283 gs=0.116)
    Skew group summary after 'Wire Opt OverFix':
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.757, max=0.818, avg=0.791, sd=0.015, skn=0.452, kur=-0.581], skew [0.061 vs 0.085], 100% {0.757, 0.818} (wid=0.045 ws=0.042) (gid=0.802 gs=0.065)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.240, max=1.333, avg=1.305, sd=0.021, skn=-1.078, kur=0.375], skew [0.093 vs 0.085*], 98.6% {1.248, 1.333} (wid=0.105 ws=0.077) (gid=1.283 gs=0.116)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.784, max=0.873, avg=0.842, sd=0.023, skn=-1.589, kur=1.233], skew [0.089 vs 0.085*], 99.1% {0.784, 0.869} (wid=0.015 ws=0.016) (gid=0.872 gs=0.103)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.784, max=0.873, avg=0.800, sd=0.026, skn=2.368, kur=5.097], skew [0.089 vs 0.086*], 90% {0.784, 0.869} (wid=0.015 ws=0.014) (gid=0.872 gs=0.103)
      skew_group ate_clk/test_best_mode: insertion delay [min=1.007, max=1.103, avg=1.063, sd=0.030, skn=-0.320, kur=-1.547], skew [0.096 vs 0.085*], 96.3% {1.014, 1.099} (wid=0.053 ws=0.054) (gid=1.083 gs=0.093)
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.007, max=1.103, avg=1.063, sd=0.030, skn=-0.266, kur=-1.614], skew [0.096 vs 0.085*], 96.3% {1.014, 1.099} (wid=0.053 ws=0.050) (gid=1.083 gs=0.093)
    Legalizer API calls during this step: 8716 succeeded with high effort: 8618 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:27.2 real=0:00:12.7)
  Total capacitance is (rise=6417.009fF fall=6142.547fF), of which (rise=3274.449fF fall=3274.449fF) is wire, and (rise=3142.561fF fall=2868.098fF) is gate.
  Stage::Polishing done. (took cpu=0:01:02 real=0:00:21.2)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.4 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 284 clock instances.
  Performing clock and sink only refine place with checks partially disabled for sinks.

*** Starting refinePlace (0:54:14 mem=6659.4M) ***
Total net bbox length = 8.585e+05 (5.136e+05 3.449e+05) (ext = 9.036e+03)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 3 insts, mean move: 1.93 um, max move: 3.34 um 
	Max move on inst (snps_clk_chain_1/U_shftreg_0/ff_5/q_reg): (15.81, 354.46) --> (15.81, 357.81)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 6633.5MB
Summary Report:
Instances move: 21 (out of 40755 movable)
Instances flipped: 0
Mean displacement: 1.85 um
Max displacement: 6.84 um (Instance: occ_int2/fast_clk_1_clkgt/u_icg_clone_3) (147.896, 351.12) -> (142.728, 349.448)
	Length: 31 sites, height: 1 rows, site name: unit, cell type: CGLNPRX8_LVT, constraint:Region
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.585e+05 (5.136e+05 3.449e+05) (ext = 9.050e+03)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 6633.5MB
*** Finished refinePlace (0:54:15 mem=6633.5M) ***
  ClockRefiner summary
  All clock instances: Moved 21, flipped 2 and cell swapped 0 (out of a total of 3784).
  All Clock instances: Average move = 1.85um
  The largest move was 6.84 um for occ_int2/fast_clk_1_clkgt/u_icg_clone_3.
  Restoring pStatusCts on 284 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.3 real=0:00:00.6)
  Stage::Updating netlist done. (took cpu=0:00:02.0 real=0:00:01.0)
  CCOpt::Phase::Implementation done. (took cpu=0:01:15 real=0:00:28.5)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       312 (unrouted=305, trialRouted=0, noStatus=0, routed=0, fixed=7, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 46940 (unrouted=3985, trialRouted=42955, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3889, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 305 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 305 nets for routing of which 294 have one or more fixed wires.
(ccopt eGR): Start to route 305 all nets
[PSP]    Started Early Global Route ( Curr Mem: 6.26 MB )
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[PSP]    Started Early Global Route kernel ( Curr Mem: 6.26 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 5206 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 23020
[NR-eGR] #PG Blockages       : 5206
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute 294 out of 43345 routable nets
[NR-eGR] #prerouted nets         : 7
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 284
[NR-eGR] Read 43352 nets ( ignored 43058 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 294 clock nets ( 294 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 112
[NR-eGR] Rule id: 1  Nets: 182
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 112 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.09% H + 0.01% V. EstWL: 1.266707e+04um
[NR-eGR] Create a new net group with 9 nets and layer range [5, 8]
[NR-eGR] Layer group 2: route 182 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.01% H + 0.01% V. EstWL: 3.288991e+04um
[NR-eGR] Create a new net group with 12 nets and layer range [3, 6]
[NR-eGR] Layer group 3: route 9 net(s) in layer range [5, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.07% H + 0.04% V. EstWL: 3.352360e+04um
[NR-eGR] Create a new net group with 6 nets and layer range [5, 9]
[NR-eGR] Layer group 4: route 12 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 4: 0.04% H + 0.00% V. EstWL: 3.505348e+04um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 8]
[NR-eGR] Layer group 5: route 6 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 5: 0.03% H + 0.04% V. EstWL: 3.574903e+04um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 9]
[NR-eGR] Layer group 6: route 9 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 6: 0.03% H + 0.00% V. EstWL: 3.705988e+04um
[NR-eGR] Move 7 nets to the existing net group with layer range [3, 9]
[NR-eGR] Layer group 7: route 11 net(s) in layer range [3, 9]
[NR-eGR] Early Global Route overflow of layer group 7: 0.01% H + 0.00% V. EstWL: 3.887567e+04um
[NR-eGR] Create a new net group with 10 nets and layer range [2, 9]
[NR-eGR] Layer group 8: route 10 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 8: 0.01% H + 0.00% V. EstWL: 4.140708e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         6( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)       264( 0.21%)         0( 0.00%)   ( 0.21%) 
[NR-eGR]      M6 ( 6)       304( 0.15%)        25( 0.01%)   ( 0.16%) 
[NR-eGR]      M7 ( 7)        86( 0.04%)         3( 0.00%)   ( 0.04%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       666( 0.05%)        28( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 33628um, number of vias: 12714
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]               Length (um)   Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1    (1H)             0   4084 
[NR-eGR]  M2    (2V)          2636   4532 
[NR-eGR]  M3    (3H)         10882   3156 
[NR-eGR]  M4    (4V)          7644    424 
[NR-eGR]  M5    (5H)          6965    351 
[NR-eGR]  M6    (6V)          4243    117 
[NR-eGR]  M7    (7H)          1127     44 
[NR-eGR]  M8    (8V)            93      6 
[NR-eGR]  M9    (9H)            39      0 
[NR-eGR]  MRDL  (10V)            0      0 
[NR-eGR] ---------------------------------
[NR-eGR]        Total        33628  12714 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 26447um
[NR-eGR] Total length: 33628um, number of vias: 12714
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 33628um, number of vias: 12714
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  163206 
[NR-eGR]  M2    (2V)        226988  218503 
[NR-eGR]  M3    (3H)        339107   68718 
[NR-eGR]  M4    (4V)        142132   15534 
[NR-eGR]  M5    (5H)        137577    4377 
[NR-eGR]  M6    (6V)         46543    2277 
[NR-eGR]  M7    (7H)         61468     398 
[NR-eGR]  M8    (8V)          3632     129 
[NR-eGR]  M9    (9H)          6144       2 
[NR-eGR]  MRDL  (10V)            5       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       963596  473144 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 858503um
[NR-eGR] Total length: 963596um, number of vias: 473144
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.80 sec, Real: 2.86 sec, Curr Mem: 6.30 MB )
[NR-eGR] Finished Early Global Route ( CPU: 4.81 sec, Real: 2.88 sec, Curr Mem: 6.26 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:05.0 real=0:00:03.0)
      Routing using eGR only done.
Net route status summary:
  Clock:       312 (unrouted=11, trialRouted=0, noStatus=0, routed=294, fixed=7, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 46940 (unrouted=3985, trialRouted=42955, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3889, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:05.2 real=0:00:03.3)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=40817 and nets=47252 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:01.0  MEM: 6659.352M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.3 real=0:00:01.3)
    Leaving CCOpt scope - Initializing placement interface...

    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.2)
    Found 9 placement violations.
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Loading clock net RC data...
        Preprocessing clock nets...
        Nets initialized for optimization: Seen: 312 Attempted: 312 Successful: 294 Unsuccessful: 18 Invalid: 0
        Preprocessing clock nets done. (took cpu=0:00:00.1 real=0:00:00.1)
        Loading clock net RC data done. (took cpu=0:00:00.1 real=0:00:00.1)
        ProEngine running disconnected to DB
        Disconnecting...
        Disconnecting Clock Trees
        Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for worst_corner:setup.late...
        Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.3 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
          sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
          misc counts      : r=21, pp=1, mci=39
          cell areas       : b=714.145um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1085.449um^2
          cell capacitance : b=244.931fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=373.187fF
          sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
          wire capacitance : top=191.195fF, trunk=1137.596fF, leaf=2038.979fF, total=3367.769fF
          wire lengths     : top=2118.891um, trunk=12642.433um, leaf=20985.711um, total=35747.035um
          hp wire lengths  : top=1740.096um, trunk=9907.816um, leaf=14613.988um, total=26261.900um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=6, worst=[0.021ns, 0.009ns, 0.005ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.006ns sd=0.008ns sum=0.036ns
          Capacitance          : {count=4, worst=[1.453fF, 0.571fF, 0.486fF, 0.399fF]} avg=0.727fF sd=0.489fF sum=2.910fF
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
          Trunk : target=0.075ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
          Trunk : target=0.078ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
          Trunk : target=0.175ns count=2 avg=0.045ns sd=0.000ns min=0.045ns max=0.045ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
          Trunk : target=0.177ns count=5 avg=0.065ns sd=0.007ns min=0.056ns max=0.072ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Trunk : target=0.180ns count=2 avg=0.067ns sd=0.000ns min=0.067ns max=0.068ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=9 avg=0.126ns sd=0.020ns min=0.110ns max=0.159ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
          Trunk : target=0.209ns count=3 avg=0.075ns sd=0.016ns min=0.058ns max=0.089ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.235ns count=3 avg=0.097ns sd=0.041ns min=0.070ns max=0.145ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
          Trunk : target=0.241ns count=1 avg=0.090ns sd=0.000ns min=0.090ns max=0.090ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
          Trunk : target=0.243ns count=102 avg=0.090ns sd=0.064ns min=0.000ns max=0.264ns {89 <= 0.146ns, 6 <= 0.194ns, 1 <= 0.219ns, 2 <= 0.231ns, 1 <= 0.243ns} {2 <= 0.255ns, 1 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
          Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 4 <= 0.070ns, 3 <= 0.074ns, 1 <= 0.078ns}
          Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
          Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
          Leaf  : target=0.209ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Leaf  : target=0.243ns count=173 avg=0.111ns sd=0.047ns min=0.029ns max=0.244ns {150 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 1 <= 0.231ns, 11 <= 0.243ns} {3 <= 0.255ns, 0 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 5 NBUFFX8_LVT: 118 NBUFFX4_LVT: 40 NBUFFX2_LVT: 44 
           Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
           ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
         Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
        Primary reporting skew groups eGRPC initial state:
          skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.339, avg=1.314, sd=0.021, skn=-1.157, kur=0.285], skew [0.095 vs 0.085*], 99.8% {1.255, 1.339} (wid=0.105 ws=0.078) (gid=1.296 gs=0.120)
        Skew group summary eGRPC initial state:
          skew_group PCI_CLK/func_best_mode: insertion delay [min=0.762, max=0.830, avg=0.801, sd=0.016, skn=0.433, kur=-0.385], skew [0.069 vs 0.085], 100% {0.762, 0.830} (wid=0.046 ws=0.043) (gid=0.815 gs=0.074)
          skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.339, avg=1.314, sd=0.021, skn=-1.157, kur=0.285], skew [0.095 vs 0.085*], 99.8% {1.255, 1.339} (wid=0.105 ws=0.078) (gid=1.296 gs=0.120)
          skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.793, max=0.884, avg=0.857, sd=0.024, skn=-1.590, kur=1.323], skew [0.092 vs 0.085*], 95.3% {0.799, 0.884} (wid=0.016 ws=0.016) (gid=0.883 gs=0.106)
          skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.793, max=0.884, avg=0.810, sd=0.027, skn=2.200, kur=4.487], skew [0.092 vs 0.086*], 90% {0.793, 0.878} (wid=0.016 ws=0.015) (gid=0.883 gs=0.106)
          skew_group ate_clk/test_best_mode: insertion delay [min=1.010, max=1.111, avg=1.073, sd=0.029, skn=-0.369, kur=-1.549], skew [0.100 vs 0.085*], 98.8% {1.023, 1.108} (wid=0.053 ws=0.054) (gid=1.103 gs=0.106)
          skew_group ate_clk/test_worst_mode: insertion delay [min=1.010, max=1.111, avg=1.072, sd=0.029, skn=-0.299, kur=-1.602], skew [0.100 vs 0.085*], 99% {1.023, 1.108} (wid=0.053 ws=0.050) (gid=1.092 gs=0.096)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
          Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
          
            Nodes to move:         2
            Processed:             2
            Moved (slew improved): 0
            Moved (slew fixed):    1
            Not moved:             1
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
            sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
            misc counts      : r=21, pp=1, mci=39
            cell areas       : b=714.145um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1085.449um^2
            cell capacitance : b=244.931fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=373.187fF
            sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
            wire capacitance : top=191.195fF, trunk=1138.049fF, leaf=2038.979fF, total=3368.223fF
            wire lengths     : top=2118.891um, trunk=12642.433um, leaf=20985.711um, total=35747.035um
            hp wire lengths  : top=1740.096um, trunk=9908.120um, leaf=14613.988um, total=26262.204um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=6, worst=[0.021ns, 0.009ns, 0.005ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.006ns sd=0.008ns sum=0.036ns
            Capacitance          : {count=3, worst=[1.453fF, 0.571fF, 0.486fF]} avg=0.837fF sd=0.535fF sum=2.510fF
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
            Trunk : target=0.075ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
            Trunk : target=0.078ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
            Trunk : target=0.175ns count=2 avg=0.045ns sd=0.000ns min=0.045ns max=0.045ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
            Trunk : target=0.177ns count=5 avg=0.065ns sd=0.007ns min=0.056ns max=0.072ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
            Trunk : target=0.180ns count=2 avg=0.067ns sd=0.000ns min=0.067ns max=0.068ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
            Trunk : target=0.184ns count=9 avg=0.126ns sd=0.020ns min=0.110ns max=0.159ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
            Trunk : target=0.209ns count=3 avg=0.075ns sd=0.016ns min=0.058ns max=0.089ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Trunk : target=0.235ns count=3 avg=0.097ns sd=0.041ns min=0.070ns max=0.145ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
            Trunk : target=0.241ns count=1 avg=0.090ns sd=0.000ns min=0.090ns max=0.090ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
            Trunk : target=0.243ns count=102 avg=0.090ns sd=0.064ns min=0.000ns max=0.264ns {89 <= 0.146ns, 6 <= 0.194ns, 1 <= 0.219ns, 2 <= 0.231ns, 1 <= 0.243ns} {2 <= 0.255ns, 1 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
            Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 4 <= 0.070ns, 3 <= 0.074ns, 1 <= 0.078ns}
            Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
            Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
            Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
            Leaf  : target=0.209ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Leaf  : target=0.243ns count=173 avg=0.111ns sd=0.047ns min=0.029ns max=0.244ns {150 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 1 <= 0.231ns, 11 <= 0.243ns} {3 <= 0.255ns, 0 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 5 NBUFFX8_LVT: 118 NBUFFX4_LVT: 40 NBUFFX2_LVT: 44 
             Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
             ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
           Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.339], skew [0.095 vs 0.085*]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group PCI_CLK/func_best_mode: insertion delay [min=0.762, max=0.830], skew [0.069 vs 0.085]
            skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.339], skew [0.095 vs 0.085*]
            skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.793, max=0.884], skew [0.092 vs 0.085*]
            skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.793, max=0.884], skew [0.092 vs 0.086*]
            skew_group ate_clk/test_best_mode: insertion delay [min=1.010, max=1.111], skew [0.100 vs 0.085*]
            skew_group ate_clk/test_worst_mode: insertion delay [min=1.010, max=1.111], skew [0.100 vs 0.085*]
          Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.2 real=0:00:00.2)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Modifying slew-target multiplier from 1 to 0.9
          Artificially removing short and long paths...
            For skew group SDRAM_CLK/func_best_mode, artificially shortened or lengthened 15 paths.
            	The smallest offset applied was -0.011ns.
            	The largest offset applied was -0.003ns.
            
            For skew group SYS_2x_CLK/func_best_mode, artificially shortened or lengthened 10 paths.
            	The smallest offset applied was -0.007ns.
            	The largest offset applied was -0.005ns.
            
            For skew group SYS_2x_CLK/func_worst_mode, artificially shortened or lengthened 2 paths.
            	The smallest offset applied was 0.006ns.
            	The largest offset applied was 0.006ns.
            
            For skew group ate_clk/test_best_mode, artificially shortened or lengthened 40 paths.
            	The smallest offset applied was -0.012ns.
            	The largest offset applied was 0.003ns.
            
            For skew group ate_clk/test_worst_mode, artificially shortened or lengthened 31 paths.
            	The smallest offset applied was -0.012ns.
            	The largest offset applied was 0.003ns.
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Prefiltering Summary : numPassedPreFiltering = 258, numSkippedDueToCloseToSlewTarget = 33, numSkippedDueToCloseToSkewTarget = 21
          Downsizing Pass 0...
          Resizing gates: ...20% ...40% ...60% ...80% ...100% 
          Downsizing Pass 0 done. (took cpu=0:00:04.1 real=0:00:02.5)
          Downsizing Pass Summary 0, attempted = 225, resized = 0, running total = 0
          DoDownSizing Summary : numSized = 0
          Reverting Artificially removing short and long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
            sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
            misc counts      : r=21, pp=1, mci=39
            cell areas       : b=714.145um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1085.449um^2
            cell capacitance : b=244.931fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=373.187fF
            sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
            wire capacitance : top=191.195fF, trunk=1138.049fF, leaf=2038.979fF, total=3368.223fF
            wire lengths     : top=2118.891um, trunk=12642.433um, leaf=20985.711um, total=35747.035um
            hp wire lengths  : top=1740.096um, trunk=9899.608um, leaf=14619.156um, total=26258.860um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=6, worst=[0.021ns, 0.009ns, 0.005ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.006ns sd=0.008ns sum=0.036ns
            Capacitance          : {count=3, worst=[1.453fF, 0.571fF, 0.486fF]} avg=0.837fF sd=0.535fF sum=2.510fF
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
            Trunk : target=0.075ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
            Trunk : target=0.078ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
            Trunk : target=0.175ns count=2 avg=0.045ns sd=0.000ns min=0.045ns max=0.045ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
            Trunk : target=0.177ns count=5 avg=0.065ns sd=0.007ns min=0.056ns max=0.072ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
            Trunk : target=0.180ns count=2 avg=0.067ns sd=0.000ns min=0.067ns max=0.068ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
            Trunk : target=0.184ns count=9 avg=0.126ns sd=0.020ns min=0.110ns max=0.159ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
            Trunk : target=0.209ns count=3 avg=0.075ns sd=0.016ns min=0.058ns max=0.089ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Trunk : target=0.235ns count=3 avg=0.097ns sd=0.041ns min=0.070ns max=0.145ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
            Trunk : target=0.241ns count=1 avg=0.090ns sd=0.000ns min=0.090ns max=0.090ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
            Trunk : target=0.243ns count=102 avg=0.090ns sd=0.064ns min=0.000ns max=0.264ns {89 <= 0.146ns, 6 <= 0.194ns, 1 <= 0.219ns, 2 <= 0.231ns, 1 <= 0.243ns} {2 <= 0.255ns, 1 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
            Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 4 <= 0.070ns, 3 <= 0.074ns, 1 <= 0.078ns}
            Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
            Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
            Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
            Leaf  : target=0.209ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Leaf  : target=0.243ns count=173 avg=0.111ns sd=0.047ns min=0.029ns max=0.244ns {150 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 1 <= 0.231ns, 11 <= 0.243ns} {3 <= 0.255ns, 0 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 5 NBUFFX8_LVT: 118 NBUFFX4_LVT: 40 NBUFFX2_LVT: 44 
             Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
             ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
           Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.339], skew [0.095 vs 0.085*]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group PCI_CLK/func_best_mode: insertion delay [min=0.762, max=0.830], skew [0.069 vs 0.085]
            skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.339], skew [0.095 vs 0.085*]
            skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.793, max=0.884], skew [0.092 vs 0.085*]
            skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.793, max=0.884], skew [0.092 vs 0.086*]
            skew_group ate_clk/test_best_mode: insertion delay [min=1.010, max=1.111], skew [0.100 vs 0.085*]
            skew_group ate_clk/test_worst_mode: insertion delay [min=1.010, max=1.111], skew [0.100 vs 0.085*]
          Legalizer API calls during this step: 343 succeeded with high effort: 343 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:04.3 real=0:00:02.7)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 312, tested: 312, violation detected: 9, violation ignored (due to small violation): 3, cannot run: 1, attempted: 5, unsuccessful: 0, sized: 1
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          ---------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
          ---------------------------------------------------------------------------------------------------------------------------
          top                0                    0                   0            0                    0                   0
          trunk              5 [100.0%]           1 (20.0%)           0            0                    1 (20.0%)           4 (80.0%)
          leaf               0                    0                   0            0                    0                   0
          ---------------------------------------------------------------------------------------------------------------------------
          Total              5 [100.0%]           1 (20.0%)           0            0                    1 (20.0%)           4 (80.0%)
          ---------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.508um^2 (0.047%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=211, i=8, icg=32, dcg=0, l=40, total=291
            sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
            misc counts      : r=21, pp=1, mci=39
            cell areas       : b=714.653um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1085.957um^2
            cell capacitance : b=245.100fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=373.356fF
            sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
            wire capacitance : top=191.195fF, trunk=1138.049fF, leaf=2038.979fF, total=3368.223fF
            wire lengths     : top=2118.891um, trunk=12642.433um, leaf=20985.711um, total=35747.035um
            hp wire lengths  : top=1740.096um, trunk=9899.608um, leaf=14619.156um, total=26258.860um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=6, worst=[0.021ns, 0.009ns, 0.005ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.006ns sd=0.008ns sum=0.036ns
            Capacitance          : {count=2, worst=[1.453fF, 0.486fF]} avg=0.969fF sd=0.683fF sum=1.939fF
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
            Trunk : target=0.075ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
            Trunk : target=0.078ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
            Trunk : target=0.175ns count=2 avg=0.045ns sd=0.000ns min=0.045ns max=0.045ns {2 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
            Trunk : target=0.177ns count=5 avg=0.065ns sd=0.007ns min=0.056ns max=0.072ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
            Trunk : target=0.180ns count=2 avg=0.067ns sd=0.000ns min=0.067ns max=0.068ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
            Trunk : target=0.184ns count=9 avg=0.126ns sd=0.020ns min=0.110ns max=0.159ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
            Trunk : target=0.209ns count=3 avg=0.075ns sd=0.016ns min=0.058ns max=0.089ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Trunk : target=0.235ns count=3 avg=0.097ns sd=0.041ns min=0.070ns max=0.145ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
            Trunk : target=0.241ns count=1 avg=0.090ns sd=0.000ns min=0.090ns max=0.090ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
            Trunk : target=0.243ns count=102 avg=0.090ns sd=0.064ns min=0.000ns max=0.264ns {90 <= 0.146ns, 5 <= 0.194ns, 1 <= 0.219ns, 2 <= 0.231ns, 1 <= 0.243ns} {2 <= 0.255ns, 1 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
            Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 4 <= 0.070ns, 3 <= 0.074ns, 1 <= 0.078ns}
            Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
            Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
            Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
            Leaf  : target=0.209ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
            Leaf  : target=0.243ns count=173 avg=0.111ns sd=0.047ns min=0.029ns max=0.244ns {150 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 1 <= 0.231ns, 11 <= 0.243ns} {3 <= 0.255ns, 0 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 5 NBUFFX8_LVT: 118 NBUFFX4_LVT: 41 NBUFFX2_LVT: 43 
             Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
             ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
           Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.339], skew [0.095 vs 0.085*]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group PCI_CLK/func_best_mode: insertion delay [min=0.762, max=0.830], skew [0.069 vs 0.085]
            skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.339], skew [0.095 vs 0.085*]
            skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.793, max=0.884], skew [0.092 vs 0.085*]
            skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.793, max=0.884], skew [0.092 vs 0.086*]
            skew_group ate_clk/test_best_mode: insertion delay [min=1.010, max=1.111], skew [0.100 vs 0.085*]
            skew_group ate_clk/test_worst_mode: insertion delay [min=1.010, max=1.111], skew [0.100 vs 0.085*]
          Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.4 real=0:00:00.4)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.2 real=0:00:00.1)
        Moving clock insts towards fanout...
        Move to sink centre: considered=1, unsuccessful=0, alreadyClose=0, noImprovementFound=1, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
        Cloning clock nodes to reduce slew violations....
        Cloning results : Attempted = 1, succeeded = 1, unsuccessful = 0, skipped = 0, ignored = 0
        Cloning attempts on buffers = 1, inverters = 0, gates = 0, logic = 0, other = 0
        Cloning successes on buffers = 1, inverters = 0, gates = 0, logic = 0, other = 0
        Cloning clock nodes to reduce slew violations. done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=212, i=8, icg=32, dcg=0, l=40, total=292
          sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
          misc counts      : r=21, pp=1, mci=39
          cell areas       : b=720.752um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1092.057um^2
          cell capacitance : b=247.158fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=375.414fF
          sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
          wire capacitance : top=191.195fF, trunk=1146.954fF, leaf=2038.979fF, total=3377.128fF
          wire lengths     : top=2118.891um, trunk=12763.942um, leaf=20985.711um, total=35868.544um
          hp wire lengths  : top=1740.096um, trunk=10043.400um, leaf=14619.156um, total=26402.652um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=6, worst=[0.021ns, 0.009ns, 0.005ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.006ns sd=0.008ns sum=0.036ns
          Capacitance          : {count=1, worst=[0.486fF]} avg=0.486fF sd=0.000fF sum=0.486fF
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
          Trunk : target=0.075ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
          Trunk : target=0.078ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
          Trunk : target=0.145ns count=1 avg=0.072ns sd=0.000ns min=0.072ns max=0.072ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Trunk : target=0.172ns count=2 avg=0.045ns sd=0.000ns min=0.045ns max=0.045ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
          Trunk : target=0.177ns count=5 avg=0.065ns sd=0.007ns min=0.056ns max=0.072ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
          Trunk : target=0.180ns count=2 avg=0.078ns sd=0.014ns min=0.068ns max=0.088ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
          Trunk : target=0.184ns count=9 avg=0.126ns sd=0.020ns min=0.110ns max=0.159ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
          Trunk : target=0.209ns count=3 avg=0.075ns sd=0.016ns min=0.058ns max=0.089ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Trunk : target=0.224ns count=40 avg=0.094ns sd=0.034ns min=0.032ns max=0.140ns {37 <= 0.134ns, 3 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
          Trunk : target=0.235ns count=3 avg=0.097ns sd=0.041ns min=0.070ns max=0.145ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
          Trunk : target=0.235ns count=5 avg=0.077ns sd=0.022ns min=0.048ns max=0.107ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
          Trunk : target=0.241ns count=1 avg=0.090ns sd=0.000ns min=0.090ns max=0.090ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
          Trunk : target=0.243ns count=57 avg=0.088ns sd=0.080ns min=0.000ns max=0.264ns {45 <= 0.146ns, 5 <= 0.194ns, 1 <= 0.219ns, 2 <= 0.231ns, 1 <= 0.243ns} {2 <= 0.255ns, 1 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
          Leaf  : target=0.078ns count=12 avg=0.062ns sd=0.012ns min=0.040ns max=0.076ns {2 <= 0.047ns, 2 <= 0.062ns, 4 <= 0.070ns, 3 <= 0.074ns, 1 <= 0.078ns}
          Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.081ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
          Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
          Leaf  : target=0.175ns count=3 avg=0.049ns sd=0.007ns min=0.045ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
          Leaf  : target=0.209ns count=1 avg=0.061ns sd=0.000ns min=0.061ns max=0.061ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
          Leaf  : target=0.224ns count=1 avg=0.105ns sd=0.000ns min=0.105ns max=0.105ns {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
          Leaf  : target=0.243ns count=172 avg=0.111ns sd=0.047ns min=0.029ns max=0.244ns {149 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 1 <= 0.231ns, 11 <= 0.243ns} {3 <= 0.255ns, 0 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 6 NBUFFX8_LVT: 118 NBUFFX4_LVT: 41 NBUFFX2_LVT: 43 
           Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
           ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
         Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
        Primary reporting skew groups before routing clock trees:
          skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.339, avg=1.311, sd=0.022, skn=-0.773, kur=-0.396], skew [0.095 vs 0.085*], 99.5% {1.255, 1.339} (wid=0.106 ws=0.078) (gid=1.296 gs=0.127)
        Skew group summary before routing clock trees:
          skew_group PCI_CLK/func_best_mode: insertion delay [min=0.762, max=0.830, avg=0.801, sd=0.016, skn=0.433, kur=-0.386], skew [0.069 vs 0.085], 100% {0.762, 0.830} (wid=0.046 ws=0.043) (gid=0.815 gs=0.074)
          skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.339, avg=1.311, sd=0.022, skn=-0.773, kur=-0.396], skew [0.095 vs 0.085*], 99.5% {1.255, 1.339} (wid=0.106 ws=0.078) (gid=1.296 gs=0.127)
          skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.793, max=0.884, avg=0.857, sd=0.024, skn=-1.590, kur=1.323], skew [0.092 vs 0.085*], 95.3% {0.799, 0.884} (wid=0.016 ws=0.016) (gid=0.883 gs=0.106)
          skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.793, max=0.884, avg=0.810, sd=0.027, skn=2.200, kur=4.487], skew [0.092 vs 0.086*], 90% {0.793, 0.878} (wid=0.016 ws=0.015) (gid=0.883 gs=0.106)
          skew_group ate_clk/test_best_mode: insertion delay [min=1.003, max=1.111, avg=1.070, sd=0.033, skn=-0.482, kur=-1.380], skew [0.107 vs 0.085*], 88.1% {1.019, 1.104} (wid=0.053 ws=0.055) (gid=1.103 gs=0.122)
          skew_group ate_clk/test_worst_mode: insertion delay [min=1.003, max=1.111, avg=1.069, sd=0.033, skn=-0.413, kur=-1.446], skew [0.107 vs 0.085*], 88.7% {1.019, 1.104} (wid=0.053 ws=0.050) (gid=1.092 gs=0.111)
        Legalizer API calls during this step: 364 succeeded with high effort: 364 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 285 clock instances.
  Performing Single Pass Refine Place.

*** Starting refinePlace (0:54:29 mem=6707.8M) ***
Total net bbox length = 8.586e+05 (5.137e+05 3.450e+05) (ext = 9.056e+03)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 643 insts, mean move: 1.09 um, max move: 6.69 um 
	Max move on inst (I_RISC_CORE/U677): (202.77, 168.87) --> (201.10, 173.89)
	Runtime: CPU: 0:00:09.8 REAL: 0:00:03.0 MEM: 6675.8MB
Summary Report:
Instances move: 645 (out of 40756 movable)
Instances flipped: 0
Mean displacement: 1.10 um
Max displacement: 6.69 um (Instance: I_RISC_CORE/U677) (202.768, 168.872) -> (201.096, 173.888)
	Length: 6 sites, height: 1 rows, site name: unit, cell type: NAND2X0_RVT, constraint:Fence
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.591e+05 (5.139e+05 3.451e+05) (ext = 9.040e+03)
Runtime: CPU: 0:00:10.0 REAL: 0:00:03.0 MEM: 6675.8MB
*** Finished refinePlace (0:54:39 mem=6675.8M) ***
  ClockRefiner summary
  All clock instances: Moved 66, flipped 4 and cell swapped 0 (out of a total of 3785).
  All Clock instances: Average move = 1.05um
  The largest move was 6.69 um for I_PCI_TOP/I_PCI_CORE_mega_shift_reg_0__30_.
  Restoring pStatusCts on 285 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:10.7 real=0:00:03.7)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:24.4 real=0:00:13.2)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       313 (unrouted=11, trialRouted=0, noStatus=0, routed=295, fixed=7, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 46940 (unrouted=3985, trialRouted=42955, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3889, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 306 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 306 nets for routing of which 295 have one or more fixed wires.
(ccopt eGR): Start to route 306 all nets
[PSP]    Started Early Global Route ( Curr Mem: 6.28 MB )
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[PSP]    Started Early Global Route kernel ( Curr Mem: 6.28 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 5206 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 23020
[NR-eGR] #PG Blockages       : 5206
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute 295 out of 43346 routable nets
[NR-eGR] #prerouted nets         : 7
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 284
[NR-eGR] Read 43353 nets ( ignored 43058 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 295 clock nets ( 295 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 113
[NR-eGR] Rule id: 1  Nets: 182
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 113 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.08% H + 0.01% V. EstWL: 1.282257e+04um
[NR-eGR] Create a new net group with 10 nets and layer range [5, 8]
[NR-eGR] Layer group 2: route 182 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.01% H + 0.01% V. EstWL: 3.297017e+04um
[NR-eGR] Create a new net group with 15 nets and layer range [3, 6]
[NR-eGR] Layer group 3: route 10 net(s) in layer range [5, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.11% H + 0.04% V. EstWL: 3.341826e+04um
[NR-eGR] Create a new net group with 7 nets and layer range [5, 9]
[NR-eGR] Layer group 4: route 15 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 4: 0.04% H + 0.00% V. EstWL: 3.492641e+04um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 8]
[NR-eGR] Layer group 5: route 7 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 5: 0.03% H + 0.04% V. EstWL: 3.513875e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 9]
[NR-eGR] Layer group 6: route 11 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 6: 0.03% H + 0.00% V. EstWL: 3.658002e+04um
[NR-eGR] Move 8 nets to the existing net group with layer range [3, 9]
[NR-eGR] Layer group 7: route 11 net(s) in layer range [3, 9]
[NR-eGR] Early Global Route overflow of layer group 7: 0.01% H + 0.00% V. EstWL: 3.833562e+04um
[NR-eGR] Create a new net group with 11 nets and layer range [2, 9]
[NR-eGR] Layer group 8: route 11 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 8: 0.01% H + 0.00% V. EstWL: 4.085866e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5 ( 5)       295( 0.23%)         2( 0.00%)   ( 0.23%) 
[NR-eGR]      M6 ( 6)       291( 0.14%)        24( 0.01%)   ( 0.15%) 
[NR-eGR]      M7 ( 7)        89( 0.04%)         4( 0.00%)   ( 0.05%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       686( 0.05%)        30( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 33770um, number of vias: 12694
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]               Length (um)   Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1    (1H)             0   4086 
[NR-eGR]  M2    (2V)          2646   4538 
[NR-eGR]  M3    (3H)         10878   3139 
[NR-eGR]  M4    (4V)          7641    429 
[NR-eGR]  M5    (5H)          7084    356 
[NR-eGR]  M6    (6V)          4261    102 
[NR-eGR]  M7    (7H)          1164     42 
[NR-eGR]  M8    (8V)            88      2 
[NR-eGR]  M9    (9H)             7      0 
[NR-eGR]  MRDL  (10V)            0      0 
[NR-eGR] ---------------------------------
[NR-eGR]        Total        33770  12694 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 26594um
[NR-eGR] Total length: 33770um, number of vias: 12694
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 33770um, number of vias: 12694
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  163208 
[NR-eGR]  M2    (2V)        226999  218509 
[NR-eGR]  M3    (3H)        339103   68701 
[NR-eGR]  M4    (4V)        142129   15539 
[NR-eGR]  M5    (5H)        137696    4382 
[NR-eGR]  M6    (6V)         46560    2262 
[NR-eGR]  M7    (7H)         61505     396 
[NR-eGR]  M8    (8V)          3627     125 
[NR-eGR]  M9    (9H)          6113       2 
[NR-eGR]  MRDL  (10V)            5       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       963738  473124 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 859050um
[NR-eGR] Total length: 963738um, number of vias: 473124
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.50 sec, Real: 3.39 sec, Curr Mem: 6.32 MB )
[NR-eGR] Finished Early Global Route ( CPU: 5.51 sec, Real: 3.41 sec, Curr Mem: 6.28 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:05.7 real=0:00:03.6)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...
Net 'CTS_34' is pre-routed or has the -skip_routing attribute.
Net 'CTS_35' is pre-routed or has the -skip_routing attribute.
Net 'CTS_36' is pre-routed or has the -skip_routing attribute.
Net 'CTS_37' is pre-routed or has the -skip_routing attribute.
Net 'CTS_38' is pre-routed or has the -skip_routing attribute.
Net 'CTS_39' is pre-routed or has the -skip_routing attribute.
Net 'sdram_clk' is pre-routed or has the -skip_routing attribute.
**WARN: (IMPCCOPT-5038):	7 of 313 net(s) are pre-routed or have the -skip_routing attribute.

CCOPT: Preparing to route 313 clock nets with NanoRoute.
  306 nets are default rule and 7 are CTS_RULE.
  Preferred NanoRoute mode settings: Current
-route_detail_end_iteration 0
-route_detail_post_route_spread_wire auto
-route_with_via_only_for_stdcell_pin false
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=05/07 01:24:30, mem=3526.4M)

globalDetailRoute

#Start globalDetailRoute on Wed May  7 01:24:30 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 193
#Total wire length = 33770 um.
#Total half perimeter of net bounding box = 26918 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2646 um.
#Total wire length on LAYER M3 = 10878 um.
#Total wire length on LAYER M4 = 7641 um.
#Total wire length on LAYER M5 = 7084 um.
#Total wire length on LAYER M6 = 4261 um.
#Total wire length on LAYER M7 = 1164 um.
#Total wire length on LAYER M8 = 88 um.
#Total wire length on LAYER M9 = 7 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 12694
#Up-Via Summary (total 12694):
#           
#-----------------------
# M1               4086
# M2               4538
# M3               3139
# M4                429
# M5                356
# M6                102
# M7                 42
# M8                  2
#-----------------------
#                 12694 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Start routing data preparation on Wed May  7 01:24:32 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
# M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
# MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(MRDL)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3538.84 (MB), peak = 4347.57 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3576.47 (MB), peak = 4347.57 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Start instance access analysis using 8 threads...
#Set layer M1 to be advanced pin access layer.
#Set instance access analysis scope -6.68800, 121.44900, 901.91900, 593.56000
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:02
#Increased memory = 1.01 (MB)
#Total memory = 3577.48 (MB)
#Peak memory = 4347.57 (MB)
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       % 
#------------------------------------
#          2           21101 ( 44.7%)
#          3           11600 ( 24.5%)
#          4            2713 (  5.7%)
#          5            1656 (  3.5%)
#          6            2934 (  6.2%)
#          7             305 (  0.6%)
#          8             271 (  0.6%)
#          9             392 (  0.8%)
#  10  -  19            1708 (  3.6%)
#  20  -  29             459 (  1.0%)
#  30  -  39             165 (  0.3%)
#  40  -  49              31 (  0.1%)
#  50  -  59              14 (  0.0%)
#  60  -  69               3 (  0.0%)
#  70  -  79               1 (  0.0%)
#     >=2000               0 (  0.0%)
#
#Total: 47253 nets, 43353 non-trivial nets
#                                    #net       % 
#-------------------------------------------------
#  Fully global routed                295 ( 0.7%)
#  Fully detail routed                  7 ( 0.0%)
#  Fixed segments                       7
#  Clock                              302
#  Nondefault rule                      7
#  Shield rule                        113
#  Extra space                        295
#  Prefer layer range               43353
#  Skipped                              7
#
#  Rule            #net     #shield
#----------------------------------
#  DEFAULT        43346         113
#  CTS_RULE           7           0
#
#Nets in 4 layer ranges:
#  Bottom Pref.Layer    Top Pref.Layer       #net       % 
#---------------------------------------------------------
#            -------           6 M6  *      43051 ( 99.3%)
#             3 M3             4 M4           182 (  0.4%)
#             5 M5             6 M6           113 (  0.3%)
#             7 M7             8 M8             7 (  0.0%)
#
#302 nets selected.
#
#
#..
#
#Iteration 1.1: cpu:00:00:01, real:00:00:01, mem:3.6 GB, peak:4.2 GB --1.93 [8]--
#Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.03 [8]--
#Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --0.94 [8]--
#Iteration 1.4: cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --0.89 [8]--
#Iteration 2.1: cpu:00:00:01, real:00:00:01, mem:3.6 GB, peak:4.2 GB --1.70 [8]--
#Iteration 2.2: cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.00 [8]--
#Iteration 2.3: cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --0.95 [8]--
#Iteration 2.4: cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --0.80 [8]--
#Iteration 3.1: cpu:00:00:01, real:00:00:01, mem:3.6 GB, peak:4.2 GB --1.99 [8]--
#Iteration 3.2: cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --1.01 [8]--
#Iteration 3.3: cpu:00:00:00, real:00:00:00, mem:3.6 GB, peak:4.2 GB --0.88 [8]--
#Iteration 3.4: cpu:00:00:00, real:00:00:01, mem:3.6 GB, peak:4.2 GB --0.71 [8]--
#
#Line Assignment statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:06
#Increased memory = 14.61 (MB)
#Total memory = 3687.39 (MB)
#Peak memory = 4347.57 (MB)
#End Line Assignment: cpu:00:00:10, real:00:00:07, mem:3.6 GB, peak:4.2 GB --1.43 [8]--
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 306
#Total wire length = 33891 um.
#Total half perimeter of net bounding box = 26918 um.
#Total wire length on LAYER M1 = 72 um.
#Total wire length on LAYER M2 = 3358 um.
#Total wire length on LAYER M3 = 10797 um.
#Total wire length on LAYER M4 = 7237 um.
#Total wire length on LAYER M5 = 7032 um.
#Total wire length on LAYER M6 = 4193 um.
#Total wire length on LAYER M7 = 1186 um.
#Total wire length on LAYER M8 = 16 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 11087
#Up-Via Summary (total 11087):
#           
#-----------------------
# M1               4086
# M2               4169
# M3               2036
# M4                380
# M5                296
# M6                 84
# M7                 36
#-----------------------
#                 11087 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:11
#Increased memory = 111.29 (MB)
#Total memory = 3645.37 (MB)
#Peak memory = 4347.57 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Using multithreading with 8 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 16
#
#  By Layer and Type:
#
#---------+-------+------+-------+
#  -      | MetSpc| Short| Totals|
#---------+-------+------+-------+
#  M1     |      0|     0|      0|
#  M2     |      0|     0|      0|
#  M3     |      0|     0|      0|
#  M4     |      0|     0|      0|
#  M5     |      0|     0|      0|
#  M6     |      0|     0|      0|
#  M7     |      0|     8|      8|
#  M8     |      2|     6|      8|
#  Totals |      2|    14|     16|
#---------+-------+------+-------+
#
#cpu time = 00:00:41, elapsed time = 00:00:06, memory = 3704.53 (MB), peak = 4394.12 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3704.29 (MB), peak = 4394.12 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 306
#Total wire length = 34368 um.
#Total half perimeter of net bounding box = 26918 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2210 um.
#Total wire length on LAYER M3 = 11641 um.
#Total wire length on LAYER M4 = 8037 um.
#Total wire length on LAYER M5 = 7062 um.
#Total wire length on LAYER M6 = 4198 um.
#Total wire length on LAYER M7 = 1204 um.
#Total wire length on LAYER M8 = 8 um.
#Total wire length on LAYER M9 = 7 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 11063
#Up-Via Summary (total 11063):
#           
#-----------------------
# M1               4086
# M2               3635
# M3               2546
# M4                375
# M5                293
# M6                 86
# M7                 36
# M8                  6
#-----------------------
#                 11063 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:42
#Elapsed time = 00:00:06
#Increased memory = 30.38 (MB)
#Total memory = 3675.74 (MB)
#Peak memory = 4394.12 (MB)
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(MRDL)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Analyzing shielding information. 
#  Total shield net = 113 (one-side = 0, hf = 0 ), 113 nets need to be shielded.
#  Bottom shield layer is layer 1.
#  Bottom routing layer for shield is layer 1.
#  Start shielding step 1
#  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3675.84 (MB), peak = 4394.12 (MB)
#  Start shielding step 2 
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#    Inner loop #1
#    Inner loop #2
#    Inner loop #3
#  Finished shielding step 2:   cpu time = 00:00:10, elapsed time = 00:00:02, memory = 3666.88 (MB), peak = 4394.12 (MB)
#  Start shielding step 3
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#    Start loop 1
#    Finished loop 1 cpu time = 00:00:06, elapsed time = 00:00:03, memory = 3679.91 (MB), peak = 4394.12 (MB)
#  Finished shielding step 3: cpu time = 00:00:06, elapsed time = 00:00:03, memory = 3679.91 (MB), peak = 4394.12 (MB)
#  Start shielding step 4
#    Inner loop #1
#  Finished shielding step 4:   cpu time = 00:00:04, elapsed time = 00:00:01, memory = 3677.21 (MB), peak = 4394.12 (MB)
#    cpu time = 00:00:10, elapsed time = 00:00:04, memory = 3657.98 (MB), peak = 4394.12 (MB)
#-------------------------------------------------------------------------------
#
#	Shielding Summary
#-------------------------------------------------------------------------------
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD VDDH 
#keep_floating_patch_shield:0
#
#
#Number of nets with shield attribute: 113
#Number of nets reported: 113
#Number of nets without shielding: 0
#Average ratio                   : 0.937
#
#Name   Average Length     Shield    Ratio
#   M2:           1.6        2.8     0.858
#   M3:           2.8        4.9     0.866
#   M4:           5.1        9.2     0.911
#   M5:          59.1      112.3     0.951
#   M6:          36.9       69.1     0.936
#   M7:           6.6       11.7     0.890
#   M8:           0.0        0.1     1.000
#-------------------------------------------------------------------------------
#Bottom shield layer (M1) and above: 
#Average (BotShieldLayer) ratio  : 0.937
#
#Name    Actual Length     Shield    Ratio
#   M2:         184.9      317.4     0.858
#   M3:         319.0      552.5     0.866
#   M4:         572.1     1042.8     0.911
#   M5:        6673.7    12688.6     0.951
#   M6:        4175.1     7813.8     0.936
#   M7:         742.4     1321.9     0.890
#   M8:           4.9        9.7     1.000
#-------------------------------------------------------------------------------
#Preferred routing layer range: M5 - M8
#Average (PrefLayerOnly) ratio   : 0.941
#
#Name    Actual Length     Shield    Ratio
#   M5:        6673.7    12688.6     0.951
#   M6:        4175.1     7813.8     0.936
#   M7:         742.4     1321.9     0.890
#   M8:           4.9        9.7     1.000
#-------------------------------------------------------------------------------
#Done Shielding:    cpu time = 00:00:20, elapsed time = 00:00:07, memory = 3656.96 (MB), peak = 4394.12 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:03
#Elapsed time = 00:00:13
#Increased memory = 11.60 (MB)
#Total memory = 3656.96 (MB)
#Peak memory = 4394.12 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:24
#Elapsed time = 00:00:27
#Increased memory = 77.76 (MB)
#Total memory = 3604.17 (MB)
#Peak memory = 4394.12 (MB)
#Number of warnings = 21
#Total number of warnings = 37
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed May  7 01:24:57 2025
#
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  globalDetailRoute      | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:04|     00:00:02|         2.3|
#  DB Export              | 00:00:02|     00:00:01|         1.7|
#  Cell Pin Access        | 00:00:01|     00:00:00|         1.0|
#  Instance Pin Access    | 00:00:03|     00:00:02|         1.6|
#  Data Preparation       | 00:00:02|     00:00:01|         1.4|
#  Line Assignment        | 00:00:10|     00:00:07|         1.4|
#  Detail Routing         | 00:00:42|     00:00:06|         6.9|
#  Shielding              | 00:00:20|     00:00:06|         3.1|
#  Entire Command         | 00:01:24|     00:00:27|         3.2|
#-------------------------+---------+-------------+------------+
#
% End globalDetailRoute (date=05/07 01:24:57, total cpu=0:01:25, real=0:00:27.0, peak res=4394.1M, current mem=3587.2M)
        NanoRoute done. (took cpu=0:01:25 real=0:00:26.8)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 295 net(s)
Set FIXED placed status on 287 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route ( Curr Mem: 6.33 MB )
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 6.33 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 108201 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 23020
[NR-eGR] #PG Blockages       : 108201
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 302
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 12915
[NR-eGR] Read 43353 nets ( ignored 302 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 3  Nets: 43051
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 43051 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.14% H + 0.03% V. EstWL: 9.037043e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       193( 0.15%)        22( 0.02%)   ( 0.17%) 
[NR-eGR]      M3 ( 3)      1412( 1.12%)        30( 0.02%)   ( 1.15%) 
[NR-eGR]      M4 ( 4)        34( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M5 ( 5)       327( 0.26%)         2( 0.00%)   ( 0.26%) 
[NR-eGR]      M6 ( 6)        38( 0.02%)         2( 0.00%)   ( 0.02%) 
[NR-eGR]      M7 ( 7)       246( 0.12%)        23( 0.01%)   ( 0.14%) 
[NR-eGR]      M8 ( 8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      2253( 0.17%)        79( 0.01%)   ( 0.18%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.11% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  163635 
[NR-eGR]  M2    (2V)        229051  218295 
[NR-eGR]  M3    (3H)        354150   68855 
[NR-eGR]  M4    (4V)        142618   15853 
[NR-eGR]  M5    (5H)        138893    4481 
[NR-eGR]  M6    (6V)         46837    2363 
[NR-eGR]  M7    (7H)         65237     409 
[NR-eGR]  M8    (8V)          3422     136 
[NR-eGR]  M9    (9H)          5804       2 
[NR-eGR]  MRDL  (10V)            5       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       986016  474029 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 859050um
[NR-eGR] Total length: 986016um, number of vias: 474029
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 9.18 sec, Real: 3.40 sec, Curr Mem: 6.39 MB )
[NR-eGR] Finished Early Global Route ( CPU: 9.25 sec, Real: 3.47 sec, Curr Mem: 6.32 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:09.3 real=0:00:03.5)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       313 (unrouted=11, trialRouted=0, noStatus=0, routed=0, fixed=302, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 46940 (unrouted=3889, trialRouted=43051, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3889, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:40 real=0:00:34.5)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=40818 and nets=47253 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:01.0  MEM: 6750.508M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.3 real=0:00:01.3)
  Clock tree timing engine global stage delay update for worst_corner:setup.late...
  Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=212, i=8, icg=32, dcg=0, l=40, total=292
    sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
    misc counts      : r=21, pp=1, mci=39
    cell areas       : b=720.752um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1092.057um^2
    cell capacitance : b=247.158fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=375.414fF
    sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
    wire capacitance : top=191.853fF, trunk=1149.336fF, leaf=2089.396fF, total=3430.586fF
    wire lengths     : top=2118.891um, trunk=12672.136um, leaf=21696.134um, total=36487.161um
    hp wire lengths  : top=1740.096um, trunk=10051.912um, leaf=14611.556um, total=26403.564um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=3, worst=[0.004ns, 0.002ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.007ns
    Capacitance          : {count=2, worst=[0.551fF, 0.068fF]} avg=0.309fF sd=0.342fF sum=0.619fF
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
    Trunk : target=0.075ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
    Trunk : target=0.078ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
    Trunk : target=0.145ns count=1 avg=0.071ns sd=0.000ns min=0.071ns max=0.071ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Trunk : target=0.172ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Trunk : target=0.177ns count=5 avg=0.065ns sd=0.007ns min=0.056ns max=0.072ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Trunk : target=0.180ns count=2 avg=0.080ns sd=0.016ns min=0.068ns max=0.091ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Trunk : target=0.184ns count=9 avg=0.126ns sd=0.020ns min=0.110ns max=0.159ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Trunk : target=0.209ns count=3 avg=0.075ns sd=0.014ns min=0.060ns max=0.088ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Trunk : target=0.224ns count=40 avg=0.094ns sd=0.034ns min=0.031ns max=0.140ns {36 <= 0.134ns, 4 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Trunk : target=0.235ns count=3 avg=0.098ns sd=0.041ns min=0.071ns max=0.146ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.235ns count=5 avg=0.077ns sd=0.022ns min=0.048ns max=0.107ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.241ns count=1 avg=0.093ns sd=0.000ns min=0.093ns max=0.093ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
    Trunk : target=0.243ns count=57 avg=0.086ns sd=0.076ns min=0.000ns max=0.239ns {45 <= 0.146ns, 5 <= 0.194ns, 4 <= 0.219ns, 2 <= 0.231ns, 1 <= 0.243ns}
    Leaf  : target=0.078ns count=12 avg=0.063ns sd=0.012ns min=0.041ns max=0.078ns {2 <= 0.047ns, 2 <= 0.062ns, 3 <= 0.070ns, 4 <= 0.074ns, 1 <= 0.078ns}
    Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.082ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
    Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Leaf  : target=0.175ns count=3 avg=0.050ns sd=0.006ns min=0.046ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
    Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Leaf  : target=0.224ns count=1 avg=0.105ns sd=0.000ns min=0.105ns max=0.105ns {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Leaf  : target=0.243ns count=172 avg=0.111ns sd=0.047ns min=0.029ns max=0.247ns {149 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 12 <= 0.243ns} {3 <= 0.255ns, 0 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 6 NBUFFX8_LVT: 118 NBUFFX4_LVT: 41 NBUFFX2_LVT: 43 
     Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
     ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
   Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
  Primary reporting skew groups after routing clock trees:
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.344, avg=1.315, sd=0.021, skn=-0.940, kur=-0.004], skew [0.100 vs 0.085*], 98.4% {1.257, 1.342} (wid=0.106 ws=0.078) (gid=1.299 gs=0.126)
  Skew group summary after routing clock trees:
    skew_group PCI_CLK/func_best_mode: insertion delay [min=0.766, max=0.830, avg=0.800, sd=0.016, skn=0.504, kur=-0.633], skew [0.064 vs 0.085], 100% {0.766, 0.830} (wid=0.046 ws=0.042) (gid=0.815 gs=0.070)
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.344, avg=1.315, sd=0.021, skn=-0.940, kur=-0.004], skew [0.100 vs 0.085*], 98.4% {1.257, 1.342} (wid=0.106 ws=0.078) (gid=1.299 gs=0.126)
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.795, max=0.890, avg=0.858, sd=0.024, skn=-1.510, kur=1.192], skew [0.095 vs 0.085*], 94.9% {0.795, 0.880} (wid=0.016 ws=0.016) (gid=0.888 gs=0.109)
    skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.795, max=0.890, avg=0.812, sd=0.028, skn=2.268, kur=4.731], skew [0.095 vs 0.086*], 90% {0.795, 0.880} (wid=0.016 ws=0.014) (gid=0.888 gs=0.109)
    skew_group ate_clk/test_best_mode: insertion delay [min=1.011, max=1.114, avg=1.074, sd=0.031, skn=-0.442, kur=-1.444], skew [0.103 vs 0.085*], 96.5% {1.025, 1.110} (wid=0.053 ws=0.054) (gid=1.103 gs=0.115)
    skew_group ate_clk/test_worst_mode: insertion delay [min=1.011, max=1.114, avg=1.073, sd=0.031, skn=-0.377, kur=-1.508], skew [0.103 vs 0.085*], 96.3% {1.025, 1.110} (wid=0.053 ws=0.050) (gid=1.095 gs=0.106)
  CCOpt::Phase::Routing done. (took cpu=0:01:43 real=0:00:36.8)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...

  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.8 real=0:00:00.4)
  Found 8 placement violations.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    ProEngine running partially connected to DB
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 313, tested: 313, violation detected: 5, violation ignored (due to small violation): 0, cannot run: 1, attempted: 4, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf               4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=212, i=8, icg=32, dcg=0, l=40, total=292
        sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
        misc counts      : r=21, pp=1, mci=39
        cell areas       : b=720.752um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1092.057um^2
        cell capacitance : b=247.158fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=375.414fF
        sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
        wire capacitance : top=191.853fF, trunk=1149.336fF, leaf=2089.396fF, total=3430.586fF
        wire lengths     : top=2118.891um, trunk=12672.136um, leaf=21696.134um, total=36487.161um
        hp wire lengths  : top=1740.096um, trunk=10051.912um, leaf=14611.556um, total=26403.564um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=3, worst=[0.004ns, 0.002ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.007ns
        Capacitance          : {count=2, worst=[0.551fF, 0.068fF]} avg=0.309fF sd=0.342fF sum=0.619fF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
        Trunk : target=0.075ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
        Trunk : target=0.078ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
        Trunk : target=0.145ns count=1 avg=0.071ns sd=0.000ns min=0.071ns max=0.071ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
        Trunk : target=0.172ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
        Trunk : target=0.177ns count=5 avg=0.065ns sd=0.007ns min=0.056ns max=0.072ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
        Trunk : target=0.180ns count=2 avg=0.080ns sd=0.016ns min=0.068ns max=0.091ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
        Trunk : target=0.184ns count=9 avg=0.126ns sd=0.020ns min=0.110ns max=0.159ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Trunk : target=0.209ns count=3 avg=0.075ns sd=0.014ns min=0.060ns max=0.088ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Trunk : target=0.224ns count=40 avg=0.094ns sd=0.034ns min=0.031ns max=0.140ns {36 <= 0.134ns, 4 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
        Trunk : target=0.235ns count=3 avg=0.098ns sd=0.041ns min=0.071ns max=0.146ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Trunk : target=0.235ns count=5 avg=0.077ns sd=0.022ns min=0.048ns max=0.107ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Trunk : target=0.241ns count=1 avg=0.093ns sd=0.000ns min=0.093ns max=0.093ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
        Trunk : target=0.243ns count=57 avg=0.086ns sd=0.076ns min=0.000ns max=0.239ns {45 <= 0.146ns, 5 <= 0.194ns, 4 <= 0.219ns, 2 <= 0.231ns, 1 <= 0.243ns}
        Leaf  : target=0.078ns count=12 avg=0.063ns sd=0.012ns min=0.041ns max=0.078ns {2 <= 0.047ns, 2 <= 0.062ns, 3 <= 0.070ns, 4 <= 0.074ns, 1 <= 0.078ns}
        Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.082ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
        Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
        Leaf  : target=0.175ns count=3 avg=0.050ns sd=0.006ns min=0.046ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
        Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Leaf  : target=0.224ns count=1 avg=0.105ns sd=0.000ns min=0.105ns max=0.105ns {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
        Leaf  : target=0.243ns count=172 avg=0.111ns sd=0.047ns min=0.029ns max=0.247ns {149 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 12 <= 0.243ns} {3 <= 0.255ns, 0 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 6 NBUFFX8_LVT: 118 NBUFFX4_LVT: 41 NBUFFX2_LVT: 43 
         Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
         ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
       Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.344], skew [0.100 vs 0.085*]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group PCI_CLK/func_best_mode: insertion delay [min=0.766, max=0.830], skew [0.064 vs 0.085]
        skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.344], skew [0.100 vs 0.085*]
        skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.795, max=0.890], skew [0.095 vs 0.085*]
        skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.795, max=0.890], skew [0.095 vs 0.086*]
        skew_group ate_clk/test_best_mode: insertion delay [min=1.011, max=1.114], skew [0.103 vs 0.085*]
        skew_group ate_clk/test_worst_mode: insertion delay [min=1.011, max=1.114], skew [0.103 vs 0.085*]
      Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 6 skew groups; 163 fragments, 186 fraglets and 150 vertices; 213 variables and 580 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group SDRAM_CLK/func_best_mode from 0.843ns to 1.343ns.
Type 'man IMPCCOPT-1059' for more detail.
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group SYS_2x_CLK/func_best_mode from 0.843ns to 0.889ns.
Type 'man IMPCCOPT-1059' for more detail.
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group SYS_2x_CLK/func_worst_mode from 0.843ns to 0.889ns.
Type 'man IMPCCOPT-1059' for more detail.
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group ate_clk/test_best_mode from 0.843ns to 1.114ns.
Type 'man IMPCCOPT-1059' for more detail.
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group ate_clk/test_worst_mode from 0.843ns to 1.114ns.
Type 'man IMPCCOPT-1059' for more detail.
      
      Slackened skew group targets:
      
      --------------------------------------------------------------------------
      Skew group                    Desired    Slackened    Desired    Slackened
                                    Target     Target       Target     Target
                                    Max ID     Max ID       Skew       Skew
      --------------------------------------------------------------------------
      SDRAM_CLK/func_best_mode       0.843       1.343         -           -
      SYS_2x_CLK/func_best_mode      0.843       0.889         -           -
      SYS_2x_CLK/func_worst_mode     0.843       0.889         -           -
      ate_clk/test_best_mode         0.843       1.114         -           -
      ate_clk/test_worst_mode        0.843       1.114         -           -
      --------------------------------------------------------------------------
      
      
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 313, tested: 313, violation detected: 5, violation ignored (due to small violation): 0, cannot run: 1, attempted: 4, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf               4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=212, i=8, icg=32, dcg=0, l=40, total=292
        sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
        misc counts      : r=21, pp=1, mci=39
        cell areas       : b=720.752um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1092.057um^2
        cell capacitance : b=247.158fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=375.414fF
        sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
        wire capacitance : top=191.853fF, trunk=1149.336fF, leaf=2089.396fF, total=3430.586fF
        wire lengths     : top=2118.891um, trunk=12672.136um, leaf=21696.134um, total=36487.161um
        hp wire lengths  : top=1740.096um, trunk=10051.912um, leaf=14611.556um, total=26403.564um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=3, worst=[0.004ns, 0.002ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.007ns
        Capacitance          : {count=2, worst=[0.551fF, 0.068fF]} avg=0.309fF sd=0.342fF sum=0.619fF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
        Trunk : target=0.075ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
        Trunk : target=0.078ns count=1 avg=0.033ns sd=0.000ns min=0.033ns max=0.033ns {1 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
        Trunk : target=0.145ns count=1 avg=0.071ns sd=0.000ns min=0.071ns max=0.071ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
        Trunk : target=0.172ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
        Trunk : target=0.177ns count=5 avg=0.065ns sd=0.007ns min=0.056ns max=0.072ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
        Trunk : target=0.180ns count=2 avg=0.080ns sd=0.016ns min=0.068ns max=0.091ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
        Trunk : target=0.184ns count=9 avg=0.126ns sd=0.020ns min=0.110ns max=0.159ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Trunk : target=0.209ns count=3 avg=0.075ns sd=0.014ns min=0.060ns max=0.088ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Trunk : target=0.224ns count=40 avg=0.094ns sd=0.034ns min=0.031ns max=0.140ns {36 <= 0.134ns, 4 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
        Trunk : target=0.235ns count=3 avg=0.098ns sd=0.041ns min=0.071ns max=0.146ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Trunk : target=0.235ns count=5 avg=0.077ns sd=0.022ns min=0.048ns max=0.107ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Trunk : target=0.241ns count=1 avg=0.093ns sd=0.000ns min=0.093ns max=0.093ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
        Trunk : target=0.243ns count=57 avg=0.086ns sd=0.076ns min=0.000ns max=0.239ns {45 <= 0.146ns, 5 <= 0.194ns, 4 <= 0.219ns, 2 <= 0.231ns, 1 <= 0.243ns}
        Leaf  : target=0.078ns count=12 avg=0.063ns sd=0.012ns min=0.041ns max=0.078ns {2 <= 0.047ns, 2 <= 0.062ns, 3 <= 0.070ns, 4 <= 0.074ns, 1 <= 0.078ns}
        Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.082ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
        Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
        Leaf  : target=0.175ns count=3 avg=0.050ns sd=0.006ns min=0.046ns max=0.057ns {3 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
        Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Leaf  : target=0.224ns count=1 avg=0.105ns sd=0.000ns min=0.105ns max=0.105ns {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
        Leaf  : target=0.243ns count=172 avg=0.111ns sd=0.047ns min=0.029ns max=0.247ns {149 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 12 <= 0.243ns} {3 <= 0.255ns, 0 <= 0.267ns, 0 <= 0.292ns, 0 <= 0.364ns, 0 > 0.364ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 6 NBUFFX8_LVT: 118 NBUFFX4_LVT: 41 NBUFFX2_LVT: 43 
         Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
         ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
       Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.344], skew [0.100 vs 0.085*]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group PCI_CLK/func_best_mode: insertion delay [min=0.766, max=0.830], skew [0.064 vs 0.085]
        skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.344], skew [0.100 vs 0.085*]
        skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.795, max=0.890], skew [0.095 vs 0.086*]
        skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.795, max=0.890], skew [0.095 vs 0.086*]
        skew_group ate_clk/test_best_mode: insertion delay [min=1.011, max=1.114], skew [0.103 vs 0.085*]
        skew_group ate_clk/test_worst_mode: insertion delay [min=1.011, max=1.114], skew [0.103 vs 0.085*]
      Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 4 buffers and inverters.
    success count. Default: 0, QS: 4, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 313, nets tested: 313, nets violation detected: 5, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 5, nets unsuccessful: 1, buffered: 4
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=216, i=8, icg=32, dcg=0, l=40, total=296
      sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
      misc counts      : r=21, pp=1, mci=39
      cell areas       : b=732.189um^2, i=43.713um^2, icg=212.464um^2, dcg=0.000um^2, l=115.127um^2, total=1103.493um^2
      cell capacitance : b=250.796fF, i=64.848fF, icg=22.582fF, dcg=0.000fF, l=40.827fF, total=379.052fF
      sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
      wire capacitance : top=191.853fF, trunk=1151.915fF, leaf=2091.412fF, total=3435.180fF
      wire lengths     : top=2118.891um, trunk=12672.440um, leaf=21695.830um, total=36487.161um
      hp wire lengths  : top=1740.096um, trunk=10075.776um, leaf=14625.844um, total=26441.716um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Capacitance : {count=1, worst=[0.551fF]} avg=0.551fF sd=0.000fF sum=0.551fF
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
      Trunk : target=0.075ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
      Trunk : target=0.078ns count=2 avg=0.031ns sd=0.003ns min=0.029ns max=0.033ns {2 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
      Trunk : target=0.145ns count=1 avg=0.071ns sd=0.000ns min=0.071ns max=0.071ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Trunk : target=0.172ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
      Trunk : target=0.177ns count=5 avg=0.065ns sd=0.007ns min=0.056ns max=0.072ns {5 <= 0.106ns, 0 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
      Trunk : target=0.180ns count=2 avg=0.080ns sd=0.016ns min=0.068ns max=0.091ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
      Trunk : target=0.184ns count=9 avg=0.126ns sd=0.020ns min=0.110ns max=0.159ns {2 <= 0.111ns, 5 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
      Trunk : target=0.209ns count=3 avg=0.075ns sd=0.014ns min=0.060ns max=0.088ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Trunk : target=0.224ns count=40 avg=0.094ns sd=0.034ns min=0.031ns max=0.140ns {36 <= 0.134ns, 4 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
      Trunk : target=0.235ns count=3 avg=0.098ns sd=0.041ns min=0.071ns max=0.146ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.235ns count=5 avg=0.077ns sd=0.022ns min=0.048ns max=0.107ns {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
      Trunk : target=0.241ns count=1 avg=0.093ns sd=0.000ns min=0.093ns max=0.093ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
      Trunk : target=0.243ns count=60 avg=0.088ns sd=0.075ns min=0.000ns max=0.239ns {48 <= 0.146ns, 5 <= 0.194ns, 4 <= 0.219ns, 2 <= 0.231ns, 1 <= 0.243ns}
      Leaf  : target=0.078ns count=11 avg=0.062ns sd=0.011ns min=0.041ns max=0.073ns {2 <= 0.047ns, 2 <= 0.062ns, 3 <= 0.070ns, 4 <= 0.074ns, 0 <= 0.078ns}
      Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.082ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
      Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
      Leaf  : target=0.175ns count=4 avg=0.045ns sd=0.012ns min=0.029ns max=0.057ns {4 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
      Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
      Leaf  : target=0.224ns count=1 avg=0.105ns sd=0.000ns min=0.105ns max=0.105ns {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
      Leaf  : target=0.243ns count=172 avg=0.108ns sd=0.044ns min=0.029ns max=0.243ns {152 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 12 <= 0.243ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 6 NBUFFX8_LVT: 119 NBUFFX4_LVT: 44 NBUFFX2_LVT: 43 
       Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
       ICGs: CGLNPRX8_LVT: 9 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 5 
     Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.344, avg=1.315, sd=0.021, skn=-0.940, kur=-0.004], skew [0.100 vs 0.085*], 98.4% {1.257, 1.343} (wid=0.106 ws=0.078) (gid=1.299 gs=0.126)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group PCI_CLK/func_best_mode: insertion delay [min=0.766, max=0.830, avg=0.800, sd=0.016, skn=0.504, kur=-0.633], skew [0.064 vs 0.085], 100% {0.766, 0.830} (wid=0.046 ws=0.042) (gid=0.815 gs=0.070)
      skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.344, avg=1.315, sd=0.021, skn=-0.940, kur=-0.004], skew [0.100 vs 0.085*], 98.4% {1.257, 1.343} (wid=0.106 ws=0.078) (gid=1.299 gs=0.126)
      skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.795, max=0.893, avg=0.858, sd=0.025, skn=-1.383, kur=1.064], skew [0.099 vs 0.086*], 94.9% {0.795, 0.880} (wid=0.016 ws=0.016) (gid=0.888 gs=0.109)
      skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.795, max=0.890, avg=0.812, sd=0.028, skn=2.268, kur=4.731], skew [0.095 vs 0.086*], 90% {0.795, 0.880} (wid=0.016 ws=0.014) (gid=0.888 gs=0.109)
      skew_group ate_clk/test_best_mode: insertion delay [min=1.011, max=1.121, avg=1.074, sd=0.031, skn=-0.438, kur=-1.441], skew [0.110 vs 0.085*], 96.3% {1.025, 1.110} (wid=0.053 ws=0.054) (gid=1.114 gs=0.126)
      skew_group ate_clk/test_worst_mode: insertion delay [min=1.011, max=1.114, avg=1.073, sd=0.031, skn=-0.377, kur=-1.508], skew [0.103 vs 0.085*], 96.3% {1.025, 1.110} (wid=0.053 ws=0.050) (gid=1.095 gs=0.106)
    Buffering to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    PostConditioning Fixing Skew by cell sizing...
      Resized 4 clock insts to decrease delay.
      Resized 1 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      ---------------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized            Downsized           Swapped Same Size    Total Changed       Not Sized
      ---------------------------------------------------------------------------------------------------------------------------------
      top                0                    0                  0                   0                    0                   0
      trunk             39 [83.0%]            1 (2.6%)           2 (5.1%)            0                    3 (7.7%)           36 (92.3%)
      leaf               8 [17.0%]            0                  1 (12.5%)           0                    1 (12.5%)           7 (87.5%)
      ---------------------------------------------------------------------------------------------------------------------------------
      Total             47 [100.0%]           1 (2.1%)           3 (6.4%)            0                    4 (8.5%)           43 (91.5%)
      ---------------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 1, Downsized: 3, Sized but same area: 0, Unchanged: 43, Area change: -1.017um^2 (-0.092%)
      Max. move: 0.304um (I_RISC_CORE/CTS_idc_buf_00256 and 18 others), Min. move: 0.000um, Avg. move: 0.006um
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=216, i=8, icg=32, dcg=0, l=40, total=296
        sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
        misc counts      : r=21, pp=1, mci=39
        cell areas       : b=732.697um^2, i=43.713um^2, icg=210.940um^2, dcg=0.000um^2, l=115.127um^2, total=1102.477um^2
        cell capacitance : b=250.582fF, i=64.848fF, icg=22.577fF, dcg=0.000fF, l=40.827fF, total=378.834fF
        sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
        wire capacitance : top=191.853fF, trunk=1151.915fF, leaf=2091.412fF, total=3435.180fF
        wire lengths     : top=2118.891um, trunk=12672.440um, leaf=21695.830um, total=36487.161um
        hp wire lengths  : top=1740.096um, trunk=10076.080um, leaf=14625.844um, total=26442.020um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Capacitance : {count=1, worst=[0.551fF]} avg=0.551fF sd=0.000fF sum=0.551fF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
        Trunk : target=0.075ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
        Trunk : target=0.078ns count=2 avg=0.031ns sd=0.003ns min=0.029ns max=0.033ns {2 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
        Trunk : target=0.145ns count=1 avg=0.071ns sd=0.000ns min=0.071ns max=0.071ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
        Trunk : target=0.172ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
        Trunk : target=0.177ns count=6 avg=0.080ns sd=0.037ns min=0.056ns max=0.155ns {5 <= 0.106ns, 0 <= 0.141ns, 1 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
        Trunk : target=0.180ns count=2 avg=0.080ns sd=0.016ns min=0.068ns max=0.091ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
        Trunk : target=0.184ns count=8 avg=0.125ns sd=0.021ns min=0.110ns max=0.159ns {2 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
        Trunk : target=0.209ns count=3 avg=0.078ns sd=0.016ns min=0.060ns max=0.088ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Trunk : target=0.224ns count=41 avg=0.094ns sd=0.034ns min=0.031ns max=0.140ns {37 <= 0.134ns, 4 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
        Trunk : target=0.235ns count=3 avg=0.098ns sd=0.041ns min=0.071ns max=0.146ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Trunk : target=0.235ns count=6 avg=0.073ns sd=0.023ns min=0.048ns max=0.107ns {6 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
        Trunk : target=0.241ns count=1 avg=0.093ns sd=0.000ns min=0.093ns max=0.093ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
        Trunk : target=0.243ns count=58 avg=0.089ns sd=0.076ns min=0.000ns max=0.239ns {46 <= 0.146ns, 5 <= 0.194ns, 4 <= 0.219ns, 2 <= 0.231ns, 1 <= 0.243ns}
        Leaf  : target=0.078ns count=11 avg=0.062ns sd=0.011ns min=0.041ns max=0.073ns {2 <= 0.047ns, 2 <= 0.062ns, 3 <= 0.070ns, 4 <= 0.074ns, 0 <= 0.078ns}
        Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.082ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
        Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
        Leaf  : target=0.175ns count=4 avg=0.045ns sd=0.012ns min=0.029ns max=0.057ns {4 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
        Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
        Leaf  : target=0.224ns count=1 avg=0.105ns sd=0.000ns min=0.105ns max=0.105ns {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
        Leaf  : target=0.243ns count=172 avg=0.109ns sd=0.044ns min=0.029ns max=0.243ns {152 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 12 <= 0.243ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 7 NBUFFX8_LVT: 117 NBUFFX4_LVT: 44 NBUFFX2_LVT: 44 
         Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
         ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 6 
       Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.344, avg=1.315, sd=0.021, skn=-0.958, kur=0.036], skew [0.100 vs 0.085*], 98.4% {1.257, 1.343} (wid=0.106 ws=0.078) (gid=1.299 gs=0.126)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group PCI_CLK/func_best_mode: insertion delay [min=0.766, max=0.830, avg=0.800, sd=0.016, skn=0.504, kur=-0.633], skew [0.064 vs 0.085], 100% {0.766, 0.830} (wid=0.046 ws=0.042) (gid=0.815 gs=0.070)
        skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.344, avg=1.315, sd=0.021, skn=-0.958, kur=0.036], skew [0.100 vs 0.085*], 98.4% {1.257, 1.343} (wid=0.106 ws=0.078) (gid=1.299 gs=0.126)
        skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.795, max=0.890, avg=0.854, sd=0.024, skn=-1.315, kur=0.962], skew [0.095 vs 0.086*], 94.9% {0.795, 0.880} (wid=0.016 ws=0.016) (gid=0.888 gs=0.109)
        skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.795, max=0.890, avg=0.812, sd=0.028, skn=2.265, kur=4.722], skew [0.095 vs 0.086*], 90% {0.795, 0.880} (wid=0.016 ws=0.014) (gid=0.888 gs=0.109)
        skew_group ate_clk/test_best_mode: insertion delay [min=1.012, max=1.114, avg=1.072, sd=0.031, skn=-0.374, kur=-1.487], skew [0.102 vs 0.085*], 96.5% {1.025, 1.110} (wid=0.053 ws=0.054) (gid=1.099 gs=0.107)
        skew_group ate_clk/test_worst_mode: insertion delay [min=1.012, max=1.114, avg=1.072, sd=0.031, skn=-0.343, kur=-1.559], skew [0.102 vs 0.085*], 96.7% {1.025, 1.110} (wid=0.053 ws=0.050) (gid=1.094 gs=0.102)
      Legalizer API calls during this step: 45 succeeded with high effort: 45 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.5 real=0:00:00.5)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.5 real=0:00:00.1)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 289 clock instances.
    Performing Single Pass Refine Place.

*** Starting refinePlace (0:56:25 mem=6751.2M) ***
Total net bbox length = 8.591e+05 (5.139e+05 3.452e+05) (ext = 9.056e+03)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 1 insts, mean move: 1.98 um, max move: 1.98 um 
	Max move on inst (snps_clk_chain_1/U3): (16.26, 359.48) --> (14.29, 359.48)
	Runtime: CPU: 0:00:08.2 REAL: 0:00:03.0 MEM: 6728.6MB
Summary Report:
Instances move: 1 (out of 40759 movable)
Instances flipped: 0
Mean displacement: 1.98 um
Max displacement: 1.98 um (Instance: snps_clk_chain_1/U3) (16.264, 359.48) -> (14.288, 359.48)
	Length: 10 sites, height: 1 rows, site name: unit, cell type: AO22X1_RVT
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.591e+05 (5.139e+05 3.452e+05) (ext = 9.054e+03)
Runtime: CPU: 0:00:08.3 REAL: 0:00:03.0 MEM: 6728.6MB
*** Finished refinePlace (0:56:34 mem=6728.6M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3789).
    Restoring pStatusCts on 289 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:09.2 real=0:00:03.5)
    Legalizer API calls during this step: 74 succeeded with high effort: 74 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PostConditioning done.
Net route status summary:
  Clock:       317 (unrouted=11, trialRouted=0, noStatus=1, routed=0, fixed=305, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 46940 (unrouted=3889, trialRouted=43051, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3889, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for worst_corner:setup.late...
  Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=216, i=8, icg=32, dcg=0, l=40, total=296
    sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
    misc counts      : r=21, pp=1, mci=39
    cell areas       : b=732.697um^2, i=43.713um^2, icg=210.940um^2, dcg=0.000um^2, l=115.127um^2, total=1102.477um^2
    cell capacitance : b=250.582fF, i=64.848fF, icg=22.577fF, dcg=0.000fF, l=40.827fF, total=378.834fF
    sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
    wire capacitance : top=191.853fF, trunk=1151.986fF, leaf=2091.401fF, total=3435.240fF
    wire lengths     : top=2118.891um, trunk=12696.230um, leaf=21715.826um, total=36530.947um
    hp wire lengths  : top=1740.096um, trunk=10076.080um, leaf=14625.844um, total=26442.020um
  Clock DAG net violations after post-conditioning:
    Capacitance : {count=1, worst=[0.551fF]} avg=0.551fF sd=0.000fF sum=0.551fF
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
    Trunk : target=0.075ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
    Trunk : target=0.078ns count=2 avg=0.031ns sd=0.003ns min=0.029ns max=0.033ns {2 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
    Trunk : target=0.145ns count=1 avg=0.071ns sd=0.000ns min=0.071ns max=0.071ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Trunk : target=0.172ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
    Trunk : target=0.177ns count=6 avg=0.080ns sd=0.037ns min=0.056ns max=0.155ns {5 <= 0.106ns, 0 <= 0.141ns, 1 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
    Trunk : target=0.180ns count=2 avg=0.080ns sd=0.016ns min=0.068ns max=0.091ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
    Trunk : target=0.184ns count=8 avg=0.125ns sd=0.021ns min=0.110ns max=0.159ns {2 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
    Trunk : target=0.209ns count=3 avg=0.078ns sd=0.016ns min=0.060ns max=0.088ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Trunk : target=0.224ns count=41 avg=0.094ns sd=0.034ns min=0.031ns max=0.140ns {37 <= 0.134ns, 4 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Trunk : target=0.235ns count=3 avg=0.098ns sd=0.041ns min=0.071ns max=0.146ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.235ns count=6 avg=0.073ns sd=0.023ns min=0.048ns max=0.107ns {6 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
    Trunk : target=0.241ns count=1 avg=0.093ns sd=0.000ns min=0.093ns max=0.093ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
    Trunk : target=0.243ns count=58 avg=0.089ns sd=0.076ns min=0.000ns max=0.239ns {46 <= 0.146ns, 5 <= 0.194ns, 4 <= 0.219ns, 2 <= 0.231ns, 1 <= 0.243ns}
    Leaf  : target=0.078ns count=11 avg=0.062ns sd=0.011ns min=0.041ns max=0.073ns {2 <= 0.047ns, 2 <= 0.062ns, 3 <= 0.070ns, 4 <= 0.074ns, 0 <= 0.078ns}
    Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.082ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
    Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
    Leaf  : target=0.175ns count=4 avg=0.045ns sd=0.012ns min=0.029ns max=0.057ns {4 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
    Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
    Leaf  : target=0.224ns count=1 avg=0.105ns sd=0.000ns min=0.105ns max=0.105ns {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
    Leaf  : target=0.243ns count=172 avg=0.109ns sd=0.044ns min=0.029ns max=0.243ns {152 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 12 <= 0.243ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 7 NBUFFX8_LVT: 117 NBUFFX4_LVT: 44 NBUFFX2_LVT: 44 
     Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
     ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 6 
   Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
  Primary reporting skew groups after post-conditioning:
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.344, avg=1.315, sd=0.021, skn=-0.958, kur=0.036], skew [0.100 vs 0.085*], 98.4% {1.257, 1.343} (wid=0.106 ws=0.078) (gid=1.299 gs=0.126)
  Skew group summary after post-conditioning:
    skew_group PCI_CLK/func_best_mode: insertion delay [min=0.766, max=0.830, avg=0.800, sd=0.016, skn=0.504, kur=-0.633], skew [0.064 vs 0.085], 100% {0.766, 0.830} (wid=0.046 ws=0.042) (gid=0.815 gs=0.070)
    skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.344, avg=1.315, sd=0.021, skn=-0.958, kur=0.036], skew [0.100 vs 0.085*], 98.4% {1.257, 1.343} (wid=0.106 ws=0.078) (gid=1.299 gs=0.126)
    skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.795, max=0.890, avg=0.854, sd=0.024, skn=-1.315, kur=0.962], skew [0.095 vs 0.086*], 94.9% {0.795, 0.880} (wid=0.016 ws=0.016) (gid=0.888 gs=0.109)
    skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.795, max=0.890, avg=0.812, sd=0.028, skn=2.265, kur=4.722], skew [0.095 vs 0.086*], 90% {0.795, 0.880} (wid=0.016 ws=0.014) (gid=0.888 gs=0.109)
    skew_group ate_clk/test_best_mode: insertion delay [min=1.012, max=1.114, avg=1.072, sd=0.031, skn=-0.374, kur=-1.487], skew [0.102 vs 0.085*], 96.5% {1.025, 1.110} (wid=0.053 ws=0.054) (gid=1.099 gs=0.107)
    skew_group ate_clk/test_worst_mode: insertion delay [min=1.012, max=1.114, avg=1.072, sd=0.031, skn=-0.343, kur=-1.559], skew [0.102 vs 0.085*], 96.7% {1.025, 1.110} (wid=0.053 ws=0.050) (gid=1.094 gs=0.102)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:12.6 real=0:00:05.9)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ----------------------------------------------------------
  Cell type                 Count    Area        Capacitance
  ----------------------------------------------------------
  Buffers                    216      732.697      250.582
  Inverters                    8       43.713       64.848
  Integrated Clock Gates      32      210.940       22.577
  Discrete Clock Gates         0        0.000        0.000
  Clock Logic                 40      115.127       40.827
  All                        296     1102.477      378.834
  ----------------------------------------------------------
  
  Clock DAG miscellaneous counts at end of CTS:
  =============================================
  
  ------------------------------
  Type                     Count
  ------------------------------
  Roots                     21
  Preserved Ports            1
  Multiple Clock Inputs     39
  ------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             3514
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               3514
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top        2118.891
  Trunk     12696.230
  Leaf      21715.826
  Total     36530.947
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top         1740.096
  Trunk      10076.080
  Leaf       14625.844
  Total      26442.020
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -----------------------------------------
  Type     Gate        Wire        Total
  -----------------------------------------
  Top       148.617     191.853     340.470
  Trunk     306.134    1151.986    1458.120
  Leaf     2693.456    2091.401    4784.857
  Total    3148.207    3435.240    6583.447
  -----------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ---------------------------------------------------
  Total       Average    Std. Dev.    Min      Max
  ---------------------------------------------------
  2683.396     0.764       0.887      0.000    10.000
  ---------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -----------------------------------------------------------------------------------
  Type           Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  -----------------------------------------------------------------------------------
  Capacitance    fF         1       0.551       0.000      0.551    [0.551]
  -----------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Top         0.243        7      0.069       0.011      0.062    0.087    {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}            -
  Trunk       0.075        1      0.049       0.000      0.049    0.049    {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}            -
  Trunk       0.078        2      0.031       0.003      0.029    0.033    {2 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}            -
  Trunk       0.145        1      0.071       0.000      0.071    0.071    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}            -
  Trunk       0.172        2      0.046       0.002      0.045    0.048    {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}            -
  Trunk       0.177        6      0.080       0.037      0.056    0.155    {5 <= 0.106ns, 0 <= 0.141ns, 1 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}            -
  Trunk       0.180        2      0.080       0.016      0.068    0.091    {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}            -
  Trunk       0.184        8      0.125       0.021      0.110    0.159    {2 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}            -
  Trunk       0.209        3      0.078       0.016      0.060    0.088    {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}            -
  Trunk       0.224       41      0.094       0.034      0.031    0.140    {37 <= 0.134ns, 4 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}           -
  Trunk       0.235        3      0.098       0.041      0.071    0.146    {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}            -
  Trunk       0.235        6      0.073       0.023      0.048    0.107    {6 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}            -
  Trunk       0.241        1      0.093       0.000      0.093    0.093    {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}            -
  Trunk       0.243       58      0.089       0.076      0.000    0.239    {46 <= 0.146ns, 5 <= 0.194ns, 4 <= 0.219ns, 2 <= 0.231ns, 1 <= 0.243ns}           -
  Leaf        0.078       11      0.062       0.011      0.041    0.073    {2 <= 0.047ns, 2 <= 0.062ns, 3 <= 0.070ns, 4 <= 0.074ns, 0 <= 0.078ns}            -
  Leaf        0.110        3      0.081       0.001      0.080    0.082    {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}            -
  Leaf        0.145        1      0.048       0.000      0.048    0.048    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}            -
  Leaf        0.175        4      0.045       0.012      0.029    0.057    {4 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}            -
  Leaf        0.209        1      0.064       0.000      0.064    0.064    {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}            -
  Leaf        0.224        1      0.105       0.000      0.105    0.105    {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}            -
  Leaf        0.243      172      0.109       0.044      0.029    0.243    {152 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 12 <= 0.243ns}         -
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------------
  Name            Type        Inst     Inst Area 
                              Count    (um^2)
  -----------------------------------------------
  NBUFFX32_LVT    buffer         4       42.696
  NBUFFX16_LVT    buffer         7       42.696
  NBUFFX8_LVT     buffer       117      446.023
  NBUFFX4_LVT     buffer        44      111.823
  NBUFFX2_LVT     buffer        44       89.459
  INVX16_LVT      inverter       6       30.497
  IBUFFX16_LVT    inverter       2       13.215
  CGLNPRX8_LVT    icg            8       63.028
  CGLPPRX8_LVT    icg            3       22.111
  CGLPPRX2_LVT    icg           15       87.680
  CGLNPRX2_LVT    icg            6       38.122
  LSUPX8_LVT      logic          1       11.182
  AO21X2_LVT      logic          3        8.387
  AO22X2_RVT      logic         16       44.729
  AO21X1_LVT      logic          4       10.166
  AO22X1_RVT      logic         16       40.663
  -----------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                Skew Group                  Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  worst_corner:setup.late    SDRAM_CLK/func_best_mode    1.244     1.344     0.100      0.085*         0.078           0.026           1.315        0.021      -0.958      0.036      98.4% {1.257, 1.343}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                Skew Group                    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  worst_corner:setup.late    PCI_CLK/func_best_mode        0.766     0.830     0.064      0.085          0.042           0.003           0.800        0.016       0.504      -0.633     100% {0.766, 0.830}
  worst_corner:setup.late    SDRAM_CLK/func_best_mode      1.244     1.344     0.100      0.085*         0.078           0.026           1.315        0.021      -0.958       0.036     98.4% {1.257, 1.343}
  worst_corner:setup.late    SYS_2x_CLK/func_best_mode     0.795     0.890     0.095      0.086*         0.016           0.010           0.854        0.024      -1.315       0.962     94.9% {0.795, 0.880}
  worst_corner:setup.late    SYS_2x_CLK/func_worst_mode    0.795     0.890     0.095      0.086*         0.014           0.000           0.812        0.028       2.265       4.722     90% {0.795, 0.880}
  worst_corner:setup.late    ate_clk/test_best_mode        1.012     1.114     0.102      0.085*         0.054           0.026           1.072        0.031      -0.374      -1.487     96.5% {1.025, 1.110}
  worst_corner:setup.late    ate_clk/test_worst_mode       1.012     1.114     0.102      0.085*         0.050           0.026           1.072        0.031      -0.343      -1.559     96.7% {1.025, 1.110}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                Skew Group                    Min/Max    Delay    Pin
  ------------------------------------------------------------------------------------------------------------------------------------------
  worst_corner:setup.late    SDRAM_CLK/func_best_mode      Min        1.244    occ_int2/U_clk_control_i_1/U_cycle_ctr_i/count_int_reg[1]/CLK
  worst_corner:setup.late    SDRAM_CLK/func_best_mode      Max        1.344    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_27__6_/CLK
  worst_corner:setup.late    SYS_2x_CLK/func_best_mode     Min        0.795    occ_int2/U_clk_control_i_0/pipeline_or_tree_l_reg/CLK
  worst_corner:setup.late    SYS_2x_CLK/func_best_mode     Max        0.890    I_CLOCKING/sys_rst_ff_reg/CLK
  worst_corner:setup.late    SYS_2x_CLK/func_worst_mode    Min        0.795    occ_int2/U_clk_control_i_0/pipeline_or_tree_l_reg/CLK
  worst_corner:setup.late    SYS_2x_CLK/func_worst_mode    Max        0.890    I_CLOCKING/sys_rst_ff_reg/CLK
  worst_corner:setup.late    ate_clk/test_best_mode        Min        1.012    occ_int2/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
  worst_corner:setup.late    ate_clk/test_best_mode        Max        1.114    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__13_/CLK
  worst_corner:setup.late    ate_clk/test_worst_mode       Min        1.012    occ_int2/U_clk_control_i_0/slow_clk_enable_l_reg/CLK
  worst_corner:setup.late    ate_clk/test_worst_mode       Max        1.114    I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_40__13_/CLK
  ------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
func_best_mode test_best_mode func_worst_mode test_worst_mode
External - Set all clocks to propagated mode done. (took cpu=0:00:07.6 real=0:00:02.2)
Clock DAG stats after update timingGraph:
  cell counts      : b=216, i=8, icg=32, dcg=0, l=40, total=296
  sink counts      : regular=3514, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3514
  misc counts      : r=21, pp=1, mci=39
  cell areas       : b=732.697um^2, i=43.713um^2, icg=210.940um^2, dcg=0.000um^2, l=115.127um^2, total=1102.477um^2
  cell capacitance : b=250.582fF, i=64.848fF, icg=22.577fF, dcg=0.000fF, l=40.827fF, total=378.834fF
  sink capacitance : total=2683.396fF, avg=0.764fF, sd=0.887fF, min=0.000fF, max=10.000fF
  wire capacitance : top=191.853fF, trunk=1151.986fF, leaf=2091.401fF, total=3435.240fF
  wire lengths     : top=2118.891um, trunk=12696.230um, leaf=21715.826um, total=36530.947um
  hp wire lengths  : top=1740.096um, trunk=10076.080um, leaf=14625.844um, total=26442.020um
Clock DAG net violations after update timingGraph:
  Capacitance : {count=1, worst=[0.551fF]} avg=0.551fF sd=0.000fF sum=0.551fF
Clock DAG primary half-corner transition distribution after update timingGraph:
  Top   : target=0.243ns count=7 avg=0.069ns sd=0.011ns min=0.062ns max=0.087ns {7 <= 0.146ns, 0 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 0 <= 0.243ns}
  Trunk : target=0.075ns count=1 avg=0.049ns sd=0.000ns min=0.049ns max=0.049ns {0 <= 0.045ns, 1 <= 0.060ns, 0 <= 0.068ns, 0 <= 0.071ns, 0 <= 0.075ns}
  Trunk : target=0.078ns count=2 avg=0.031ns sd=0.003ns min=0.029ns max=0.033ns {2 <= 0.047ns, 0 <= 0.062ns, 0 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}
  Trunk : target=0.145ns count=1 avg=0.071ns sd=0.000ns min=0.071ns max=0.071ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
  Trunk : target=0.172ns count=2 avg=0.046ns sd=0.002ns min=0.045ns max=0.048ns {2 <= 0.103ns, 0 <= 0.138ns, 0 <= 0.155ns, 0 <= 0.163ns, 0 <= 0.172ns}
  Trunk : target=0.177ns count=6 avg=0.080ns sd=0.037ns min=0.056ns max=0.155ns {5 <= 0.106ns, 0 <= 0.141ns, 1 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}
  Trunk : target=0.180ns count=2 avg=0.080ns sd=0.016ns min=0.068ns max=0.091ns {2 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}
  Trunk : target=0.184ns count=8 avg=0.125ns sd=0.021ns min=0.110ns max=0.159ns {2 <= 0.111ns, 4 <= 0.148ns, 2 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}
  Trunk : target=0.209ns count=3 avg=0.078ns sd=0.016ns min=0.060ns max=0.088ns {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
  Trunk : target=0.224ns count=41 avg=0.094ns sd=0.034ns min=0.031ns max=0.140ns {37 <= 0.134ns, 4 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
  Trunk : target=0.235ns count=3 avg=0.098ns sd=0.041ns min=0.071ns max=0.146ns {2 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}
  Trunk : target=0.235ns count=6 avg=0.073ns sd=0.023ns min=0.048ns max=0.107ns {6 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}
  Trunk : target=0.241ns count=1 avg=0.093ns sd=0.000ns min=0.093ns max=0.093ns {1 <= 0.144ns, 0 <= 0.192ns, 0 <= 0.217ns, 0 <= 0.229ns, 0 <= 0.241ns}
  Trunk : target=0.243ns count=58 avg=0.089ns sd=0.076ns min=0.000ns max=0.239ns {46 <= 0.146ns, 5 <= 0.194ns, 4 <= 0.219ns, 2 <= 0.231ns, 1 <= 0.243ns}
  Leaf  : target=0.078ns count=11 avg=0.062ns sd=0.011ns min=0.041ns max=0.073ns {2 <= 0.047ns, 2 <= 0.062ns, 3 <= 0.070ns, 4 <= 0.074ns, 0 <= 0.078ns}
  Leaf  : target=0.110ns count=3 avg=0.081ns sd=0.001ns min=0.080ns max=0.082ns {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}
  Leaf  : target=0.145ns count=1 avg=0.048ns sd=0.000ns min=0.048ns max=0.048ns {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}
  Leaf  : target=0.175ns count=4 avg=0.045ns sd=0.012ns min=0.029ns max=0.057ns {4 <= 0.105ns, 0 <= 0.140ns, 0 <= 0.157ns, 0 <= 0.166ns, 0 <= 0.175ns}
  Leaf  : target=0.209ns count=1 avg=0.064ns sd=0.000ns min=0.064ns max=0.064ns {1 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}
  Leaf  : target=0.224ns count=1 avg=0.105ns sd=0.000ns min=0.105ns max=0.105ns {1 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}
  Leaf  : target=0.243ns count=172 avg=0.109ns sd=0.044ns min=0.029ns max=0.243ns {152 <= 0.146ns, 8 <= 0.194ns, 0 <= 0.219ns, 0 <= 0.231ns, 12 <= 0.243ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: NBUFFX32_LVT: 4 NBUFFX16_LVT: 7 NBUFFX8_LVT: 117 NBUFFX4_LVT: 44 NBUFFX2_LVT: 44 
   Invs: INVX16_LVT: 6 IBUFFX16_LVT: 2 
   ICGs: CGLNPRX8_LVT: 8 CGLPPRX8_LVT: 3 CGLPPRX2_LVT: 15 CGLNPRX2_LVT: 6 
 Logics: LSUPX8_LVT: 1 AO21X2_LVT: 3 AO22X2_RVT: 16 AO21X1_LVT: 4 AO22X1_RVT: 16 
Primary reporting skew groups after update timingGraph:
  skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.344, avg=1.315, sd=0.021, skn=-0.958, kur=0.036], skew [0.100 vs 0.085*], 98.4% {1.257, 1.343} (wid=0.106 ws=0.078) (gid=1.299 gs=0.126)
Skew group summary after update timingGraph:
  skew_group PCI_CLK/func_best_mode: insertion delay [min=0.766, max=0.830, avg=0.800, sd=0.016, skn=0.504, kur=-0.633], skew [0.064 vs 0.085], 100% {0.766, 0.830} (wid=0.046 ws=0.042) (gid=0.815 gs=0.070)
  skew_group SDRAM_CLK/func_best_mode: insertion delay [min=1.244, max=1.344, avg=1.315, sd=0.021, skn=-0.958, kur=0.036], skew [0.100 vs 0.085*], 98.4% {1.257, 1.343} (wid=0.106 ws=0.078) (gid=1.299 gs=0.126)
  skew_group SYS_2x_CLK/func_best_mode: insertion delay [min=0.795, max=0.890, avg=0.854, sd=0.024, skn=-1.315, kur=0.962], skew [0.095 vs 0.086*], 94.9% {0.795, 0.880} (wid=0.016 ws=0.016) (gid=0.888 gs=0.109)
  skew_group SYS_2x_CLK/func_worst_mode: insertion delay [min=0.795, max=0.890, avg=0.812, sd=0.028, skn=2.265, kur=4.722], skew [0.095 vs 0.086*], 90% {0.795, 0.880} (wid=0.016 ws=0.014) (gid=0.888 gs=0.109)
  skew_group ate_clk/test_best_mode: insertion delay [min=1.012, max=1.114, avg=1.072, sd=0.031, skn=-0.374, kur=-1.487], skew [0.102 vs 0.085*], 96.5% {1.025, 1.110} (wid=0.053 ws=0.054) (gid=1.099 gs=0.107)
  skew_group ate_clk/test_worst_mode: insertion delay [min=1.012, max=1.114, avg=1.072, sd=0.031, skn=-0.343, kur=-1.559], skew [0.102 vs 0.085*], 96.7% {1.025, 1.110} (wid=0.053 ws=0.050) (gid=1.094 gs=0.102)
Logging CTS constraint violations...
  Clock tree SDRAM_CLK has 1 max_capacitance violation.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 82.000fF below cell CTS_cfh_inv_00002 (a lib_cell INVX16_LVT) at (374.376,381.216), in power domain PD_ORCA_TOP. Achieved capacitance of 82.551fF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.085ns for skew group ate_clk/test_worst_mode in half corner worst_corner:setup.late. Achieved skew of 0.102ns.
Type 'man IMPCCOPT-1023' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.085ns for skew group ate_clk/test_best_mode in half corner worst_corner:setup.late. Achieved skew of 0.102ns.
Type 'man IMPCCOPT-1023' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.085ns for skew group SDRAM_CLK/func_best_mode in half corner worst_corner:setup.late. Achieved skew of 0.100ns.
Type 'man IMPCCOPT-1023' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.085ns for skew group SYS_2x_CLK/func_worst_mode in half corner worst_corner:setup.late. Achieved skew of 0.095ns.
Type 'man IMPCCOPT-1023' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.085ns for skew group SYS_2x_CLK/func_best_mode in half corner worst_corner:setup.late. Achieved skew of 0.095ns.
Type 'man IMPCCOPT-1023' for more detail.
**WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.800ns for skew group SDRAM_CLK/func_best_mode. Achieved shortest insertion delay of 1.244ns.
Type 'man IMPCCOPT-1026' for more detail.
**WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.800ns for skew group ate_clk/test_worst_mode. Achieved shortest insertion delay of 1.012ns.
Type 'man IMPCCOPT-1026' for more detail.
**WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.800ns for skew group ate_clk/test_best_mode. Achieved shortest insertion delay of 1.012ns.
Type 'man IMPCCOPT-1026' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:07.8 real=0:00:02.4)
Copying last skew targets (including wire skew targets) from PCI_CLK/func_best_mode to PCI_CLK/func_worst_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from PCI_CLK/func_best_mode to PCI_CLK/func_worst_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from PCI_CLK/func_best_mode to PCI_CLK/test_best_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from PCI_CLK/func_best_mode to PCI_CLK/test_best_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from PCI_CLK/func_best_mode to PCI_CLK/test_worst_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from PCI_CLK/func_best_mode to PCI_CLK/test_worst_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from SDRAM_CLK/func_best_mode to SDRAM_CLK/func_worst_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from SDRAM_CLK/func_best_mode to SDRAM_CLK/func_worst_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_best_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_best_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_worst_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from SDRAM_CLK/func_best_mode to SDRAM_CLK/test_worst_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from SYS_2x_CLK/func_best_mode to SYS_2x_CLK/test_best_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from SYS_2x_CLK/func_best_mode to SYS_2x_CLK/test_best_mode (the duplicate skew group).
Copying last skew targets (including wire skew targets) from SYS_2x_CLK/func_worst_mode to SYS_2x_CLK/test_worst_mode (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from SYS_2x_CLK/func_worst_mode to SYS_2x_CLK/test_worst_mode (the duplicate skew group).
Runtime done. (took cpu=0:05:05 real=0:02:22)
Runtime Summary
===============
Clock Runtime:  (54%) Core CTS          77.55 (Init 4.80, Construction 31.62, Implementation 27.96, eGRPC 5.22, PostConditioning 2.36, Other 5.61)
Clock Runtime:  (35%) CTS services      50.39 (RefinePlace 12.33, EarlyGlobalClock 7.49, NanoRoute 26.81, ExtractRC 3.75, TimingAnalysis 0.00)
Clock Runtime:   (9%) Other CTS         13.93 (Init 4.20, CongRepair/EGR-DP 7.57, TimingUpdate 2.16, Other 0.00)
Clock Runtime: (100%) Total            141.87

*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:05:03.9/0:02:21.5 (2.1), totSession cpu/real = 0:56:42.7/0:21:41.8 (2.6), mem = 7198.4M
Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
Begin: Reorder Scan Chains
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_81" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_96_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_77_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_79_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_540" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__21_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_35_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_673" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_43_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/trans3_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_676_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_38_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
DBG: sciUnitLenDelay = 0.123450
Set analysis mode to hold.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3714.89)
*** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
Total number of fetched objects 49953
End delay calculation. (MEM=3737.18 CPU=0:00:11.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3737.18 CPU=0:00:16.1 REAL=0:00:03.0)
DBG: scgNrActiveHoldView = 2
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
**WARN: (IMPSC-1117):	Skip reordering scan chain "5" because tracing did not succeed.
**WARN: (IMPSC-1117):	Skip reordering scan chain "6" because tracing did not succeed.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3739.7)
Total number of fetched objects 49953
End delay calculation. (MEM=3745.01 CPU=0:00:11.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3745.01 CPU=0:00:16.2 REAL=0:00:02.0)
Restore timing analysis mode.
*** Summary: Scan Reorder within scan chain
Initial total scan wire length:    37822.616 (floating:    29668.728)
Final   total scan wire length:    37822.616 (floating:    29668.728)
Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
Final   scan reorder max long connection:      481.232
Total net length = 8.761e+05 (5.203e+05 3.559e+05) (ext = 1.098e+04)
*** End of ScanReorder (cpu=0:01:04, real=0:00:15.0, mem=5643.3M) ***
End: Reorder Scan Chains
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3491.3M, totSessionCpu=0:57:47 **
GigaOpt running with 8 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:57:47.1/0:21:57.3 (2.6), mem = 4908.3M
**INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -effort high' for the duration of this command.
**INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[GPS-MSV] Msv Violating net with fanout count = 1: I_RISC_CORE/I_REG_FILE_data_out_A[15]
[GPS-MSV] Timing and DRV optimization for this net is limited, Please correct the MSV violation. 
[GPS-MSV] UPF Flow. Number of Power Domains: 2
[GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default
RODC: v2.8e

**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FOOT2X16_HVT, site unit.
	Cell FOOT2X16_LVT, site unit.
	Cell FOOT2X16_RVT, site unit.
	Cell FOOT2X2_HVT, site unit.
	Cell FOOT2X2_LVT, site unit.
	Cell FOOT2X2_RVT, site unit.
	Cell FOOT2X32_HVT, site unit.
	Cell FOOT2X32_LVT, site unit.
	Cell FOOT2X32_RVT, site unit.
	Cell FOOT2X4_HVT, site unit.
	Cell FOOT2X4_LVT, site unit.
	Cell FOOT2X4_RVT, site unit.
	Cell FOOT2X8_HVT, site unit.
	Cell FOOT2X8_LVT, site unit.
	Cell FOOT2X8_RVT, site unit.
	Cell FOOTX16_HVT, site unit.
	Cell FOOTX16_LVT, site unit.
	Cell FOOTX16_RVT, site unit.
	Cell FOOTX2_HVT, site unit.
	Cell FOOTX2_LVT, site unit.
	...
	Reporting only the 20 first cells found...
.
Info: Using SynthesisEngine executable '/pkgs/cadence/2024-03/DDI231/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.

**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:11, real = 0:00:29, mem = 3612.1M, totSessionCpu=0:57:58 **
#optDebug: { P: 28 W: 8195 FE: extreme PE: none LDR: 1}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -opt_skew_eco_route false

Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4987.4M)
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3630.64)
*** Calculating scaling factor for worst_libs libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25661_n681, driver I_RISC_CORE/FE_OFC5293_n681/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_/D (cell SDFFX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25635_n_12, driver I_RISC_CORE/FE_OFC5267_n_12/Y (cell INVX1_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/D (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25665_n1200, driver I_RISC_CORE/FE_OFC5297_n1200/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U130/A2 (cell OAI22X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25575_n, driver I_RISC_CORE/FE_OFC5209_n378_1/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A2[1] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25570_n, driver I_RISC_CORE/FE_OFC5204_n360_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/SI (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25570_n, driver I_RISC_CORE/FE_OFC5204_n360_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1360/A2 (cell NAND4X0_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25570_n, driver I_RISC_CORE/FE_OFC5204_n360_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1357/A2 (cell OR4X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25570_n, driver I_RISC_CORE/FE_OFC5204_n360_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A1[3] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25570_n, driver I_RISC_CORE/FE_OFC5204_n360_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A1[3] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25570_n, driver I_RISC_CORE/FE_OFC5204_n360_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A1[3] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25652_n, driver I_RISC_CORE/U1617/Y (cell AO22X1_LVT) voltage 0.75 does not match receiver I_RISC_CORE/FE_OFC5284_n714/A (cell NBUFFX2_LVT) voltage 0.95 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25603_n1556, driver I_RISC_CORE/FE_OFC5236_n1556/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U818/A1 (cell NOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25603_n1556, driver I_RISC_CORE/FE_OFC5236_n1556/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U243/A3 (cell OA21X2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25603_n1556, driver I_RISC_CORE/FE_OFC5236_n1556/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1207/A2 (cell XNOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25603_n1556, driver I_RISC_CORE/FE_OFC5236_n1556/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1047/S0 (cell MUX21X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25583_n, driver I_RISC_CORE/FE_OFC5217_n376_1/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A2[3] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25667_Addr_A_6, driver I_RISC_CORE/FE_OFC5299_Addr_A_6/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[6] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25665_n1200, driver I_RISC_CORE/FE_OFC5297_n1200/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1080/A1 (cell NOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25655_RegPort_C_13, driver I_RISC_CORE/FE_OFC5287_RegPort_C_13/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[13] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25653_I_DATA_PATH_N55, driver I_RISC_CORE/FE_OFC5285_I_DATA_PATH_N55/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_/D (cell SDFFX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25551_Oprnd_A_7, driver I_RISC_CORE/FE_OFC5186_Oprnd_A_7/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U566/A1 (cell XNOR2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25549_n1553, driver I_RISC_CORE/FE_OFC5184_n1553/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U590/A2 (cell AOI21X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
Total number of fetched objects 49953
End delay calculation. (MEM=3661.12 CPU=0:00:11.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3661.12 CPU=0:00:16.4 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:39.9 real=0:00:09.0 totSessionCpu=0:58:40 mem=5442.4M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.772  |
|           TNS (ns):| -13.784 |
|    Violating Paths:|   37    |
|          All Paths:|  10182  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     66 (66)      |   -0.026   |     67 (67)      |
|   max_tran     |     57 (57)      |   -0.562   |     57 (57)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.795%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:55, real = 0:00:41, mem = 3640.3M, totSessionCpu=0:58:42 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:55.7/0:00:40.8 (1.4), totSession cpu/real = 0:58:42.8/0:22:38.1 (2.6), mem = 5025.4M
** INFO : this run is activating low effort ccoptDesign flow

OPTC: m4 20.0 50.0
OPTC: view 50.0 50.0
-opt_post_cts_congestion_repair false      # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:58:56.8/0:22:42.2 (2.6), mem = 4993.4M
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        182 | default  |
| M5 (z=5)  |          0 |        117 | default  |
+-----------+------------+------------+----------+
| M7 (z=7)  |          1 |          6 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.6/0:00:01.3 (1.2), totSession cpu/real = 0:58:58.4/0:22:43.5 (2.6), mem = 5200.4M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:58:58.7/0:22:43.8 (2.6), mem = 5113.4M
Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
*info: 7 skip_routing nets excluded.
Info: 305 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 305 clock nets excluded from IPO operation.



Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 98 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.4/0:00:02.9 (1.5), totSession cpu/real = 0:59:03.1/0:22:46.7 (2.6), mem = 5115.4M
*** Starting optimizing excluded clock nets MEM= 5115.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 5115.4M) ***
*** Starting optimizing excluded clock nets MEM= 5115.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 5115.4M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:59:03.8/0:22:47.4 (2.6), mem = 5115.4M
Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
*info: 7 skip_routing nets excluded.
Info: 305 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 305 clock nets excluded from IPO operation.


	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:05.3/0:00:02.4 (2.2), totSession cpu/real = 0:59:09.1/0:22:49.8 (2.6), mem = 5115.1M
End: GigaOpt high fanout net optimization
**INFO: Always on buffers available for drv fixing
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:59:10.5/0:22:50.5 (2.6), mem = 5115.1M
Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
*info: 7 skip_routing nets excluded.
Info: 305 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 305 clock nets excluded from IPO operation.


	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    69|    69|    -0.61|    99|   198|    -0.03|     0|     0|     0|     0|    -0.77|   -13.78|       0|       0|       0| 42.91%|          |         |
|     0|     0|     0.00|     6|    12|    -0.00|     0|     0|     0|     0|    -0.67|    -2.47|      50|       4|      49| 42.97%| 0:00:01.0|  5826.1M|
|     0|     0|     0.00|     6|    12|    -0.00|     0|     0|     0|     0|    -0.67|    -2.47|       0|       0|       0| 42.97%| 0:00:00.0|  5826.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        182 | default  |
| M5 (z=5)  |          0 |        117 | default  |
+-----------+------------+------------+----------+
| M7 (z=7)  |          1 |          6 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 6 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:08.9 real=0:00:02.0 mem=5826.1M) ***


*** Starting refinePlace (0:59:25 mem=5825.9M) ***
Total net bbox length = 8.593e+05 (5.140e+05 3.453e+05) (ext = 9.054e+03)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 178 insts, mean move: 0.75 um, max move: 7.14 um 
	Max move on inst (I_RISC_CORE/FE_OFC2942_n381_1): (158.23, 182.25) --> (162.03, 178.90)
	Runtime: CPU: 0:00:07.3 REAL: 0:00:03.0 MEM: 5809.5MB
Summary Report:
Instances move: 178 (out of 40523 movable)
Instances flipped: 0
Mean displacement: 0.75 um
Max displacement: 7.14 um (Instance: I_RISC_CORE/FE_OFC2942_n381_1) (158.232, 182.248) -> (162.032, 178.904)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: NBUFFX2_LVT, constraint:Fence
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.593e+05 (5.140e+05 3.453e+05) (ext = 9.054e+03)
Runtime: CPU: 0:00:07.5 REAL: 0:00:03.0 MEM: 5809.5MB
*** Finished refinePlace (0:59:33 mem=5809.5M) ***
*** maximum move = 7.14 um ***
*** Finished re-routing un-routed nets (5827.5M) ***


*** Finish Physical Update (cpu=0:00:10.6 real=0:00:05.0 mem=5827.8M) ***
*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:25.4/0:00:09.6 (2.6), totSession cpu/real = 0:59:35.9/0:23:00.1 (2.6), mem = 5229.4M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:49, real = 0:01:03, mem = 3871.3M, totSessionCpu=0:59:36 **
Number of setup views: 2
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
*info: 7 skip_routing nets excluded.
Info: 305 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 305 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:59:37.1/0:23:01.0 (2.6), mem = 5491.1M


*info: 7 don't touch nets excluded
*info: 305 clock nets excluded
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 7 skip_routing nets excluded.
*info: 1076 no-driver nets excluded.
*info: 305 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.665  TNS Slack -2.468 
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.665|  -2.468|   42.97%|   0:00:00.0| 5677.6M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.665|  -1.927|   42.97%|   0:00:01.0| 5922.9M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.665|  -1.927|   42.97%|   0:00:00.0| 5925.4M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.665|  -1.927|   42.97%|   0:00:00.0| 5925.4M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.340|  -0.340|   42.97%|   0:00:01.0| 5938.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.340|  -0.340|   42.97%|   0:00:01.0| 5940.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:06.0 real=0:00:03.0 mem=5940.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:06.1 real=0:00:03.0 mem=5940.1M) ***
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        182 | default  |
| M5 (z=5)  |          0 |        117 | default  |
+-----------+------------+------------+----------+
| M7 (z=7)  |          1 |          6 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.340  TNS Slack -0.340 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:11.8/0:00:05.9 (2.0), totSession cpu/real = 0:59:48.9/0:23:06.9 (2.6), mem = 5295.8M
End: GigaOpt Global Optimization

Active setup views:
 func_worst_scenario
  Dominating endpoints: 6359
  Dominating TNS: -0.000

 test_worst_scenario
  Dominating endpoints: 2953
  Dominating TNS: -0.340

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
*info: 7 skip_routing nets excluded.
Info: 305 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 305 clock nets excluded from IPO operation.
*** GlobalOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:59:50.9/0:23:08.2 (2.6), mem = 5557.5M


*info: 7 don't touch nets excluded
*info: 305 clock nets excluded
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 7 skip_routing nets excluded.
*info: 1076 no-driver nets excluded.
*info: 305 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.340  TNS Slack -0.340 
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.340|  -0.340|   42.97%|   0:00:00.0| 5704.9M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.340|  -0.340|   42.97%|   0:00:01.0| 5726.5M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.340|  -0.340|   42.97%|   0:00:00.0| 5726.5M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.340|  -0.340|   42.97%|   0:00:00.0| 5726.5M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.340|  -0.340|   42.97%|   0:00:00.0| 5726.5M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.340|  -0.340|   42.97%|   0:00:01.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.340|  -0.340|   42.97%|   0:00:00.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.340|  -0.340|   42.97%|   0:00:00.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.340|  -0.340|   42.97%|   0:00:00.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.340|  -0.340|   42.97%|   0:00:01.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.340|  -0.340|   42.97%|   0:00:00.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.340|  -0.340|   42.97%|   0:00:00.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.340|  -0.340|   42.97%|   0:00:00.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.340|  -0.340|   42.97%|   0:00:01.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.340|  -0.340|   42.97%|   0:00:00.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.340|  -0.340|   42.97%|   0:00:00.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.340|  -0.340|   42.97%|   0:00:00.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.340|  -0.340|   42.97%|   0:00:01.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.340|  -0.340|   42.97%|   0:00:00.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.340|  -0.340|   42.97%|   0:00:00.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.340|  -0.340|   42.97%|   0:00:00.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.340|  -0.340|   42.97%|   0:00:02.0| 5747.1M|test_worst_scenario|  default| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+--------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:15.7 real=0:00:07.0 mem=5747.1M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:15.7 real=0:00:07.0 mem=5747.1M) ***
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        182 | default  |
| M5 (z=5)  |          0 |        117 | default  |
+-----------+------------+------------+----------+
| M7 (z=7)  |          1 |          6 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.340  TNS Slack -0.340 
*** GlobalOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:21.3/0:00:09.8 (2.2), totSession cpu/real = 1:00:12.2/0:23:17.9 (2.6), mem = 5310.8M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.340
*** Check timing (0:00:00.0)
Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
*info: 7 skip_routing nets excluded.
Info: 305 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 305 clock nets excluded from IPO operation.



Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 1:00:14.4/0:23:19.3 (2.6), mem = 5700.8M
Reclaim Optimization WNS Slack -0.340  TNS Slack -0.340 Density 42.97
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   42.97%|        -|  -0.340|  -0.340|   0:00:00.0| 5702.8M|
|   42.87%|      305|  -0.340|  -0.340|   0:00:15.0| 5925.1M|
|   42.87%|        7|  -0.340|  -0.340|   0:00:02.0| 5925.1M|
|   42.87%|        0|  -0.340|  -0.340|   0:00:01.0| 5925.1M|
|   42.83%|       56|  -0.340|  -0.340|   0:00:02.0| 5925.1M|
|   42.80%|      196|  -0.340|  -0.340|   0:00:06.0| 5933.1M|
|   42.80%|        5|  -0.340|  -0.340|   0:00:01.0| 5933.1M|
|   42.80%|        0|  -0.340|  -0.340|   0:00:00.0| 5933.1M|
|   42.80%|        0|  -0.340|  -0.340|   0:00:00.0| 5933.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.340  TNS Slack -0.340 Density 42.80
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        182 | default  |
| M5 (z=5)  |          0 |        117 | default  |
+-----------+------------+------------+----------+
| M7 (z=7)  |          1 |          6 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:01:21) (real = 0:00:29.0) **
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:01:20.7/0:00:28.8 (2.8), totSession cpu/real = 1:01:35.1/0:23:48.1 (2.6), mem = 5933.1M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:01:21, real=0:00:29, mem=5347.78M, totSessionCpu=1:01:36).
**INFO: Always on buffers available for drv fixing
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 1:01:37.2/0:23:49.2 (2.6), mem = 5347.8M
Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
*info: 7 skip_routing nets excluded.
Info: 305 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 305 clock nets excluded from IPO operation.


	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    25|    25|    -0.55|    39|    78|    -0.08|     0|     0|     0|     0|    -0.34|    -0.34|       0|       0|       0| 42.80%|          |         |
|     0|     0|     0.00|     7|    14|    -0.00|     0|     0|     0|     0|    -0.34|    -0.34|      11|       4|      31| 42.82%| 0:00:01.0|  5967.1M|
|     0|     0|     0.00|     6|    12|    -0.00|     0|     0|     0|     0|    -0.34|    -0.34|       0|       0|       1| 42.82%| 0:00:00.0|  5967.1M|
|     0|     0|     0.00|     6|    12|    -0.00|     0|     0|     0|     0|    -0.34|    -0.34|       0|       0|       0| 42.82%| 0:00:00.0|  5967.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        182 | default  |
| M5 (z=5)  |          0 |        117 | default  |
+-----------+------------+------------+----------+
| M7 (z=7)  |          1 |          6 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 6 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:07.9 real=0:00:02.0 mem=5967.1M) ***


*** Starting refinePlace (1:01:51 mem=5947.8M) ***
Total net bbox length = 8.598e+05 (5.146e+05 3.452e+05) (ext = 9.057e+03)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 259 insts, mean move: 0.40 um, max move: 4.26 um 
	Max move on inst (I_RISC_CORE/U810): (381.52, 165.53) --> (378.94, 163.86)
	Runtime: CPU: 0:00:06.5 REAL: 0:00:02.0 MEM: 5931.3MB
Summary Report:
Instances move: 259 (out of 40139 movable)
Instances flipped: 0
Mean displacement: 0.40 um
Max displacement: 4.26 um (Instance: I_RISC_CORE/U810) (381.52, 165.528) -> (378.936, 163.856)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: AND2X1_RVT, constraint:Fence
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.598e+05 (5.146e+05 3.452e+05) (ext = 9.057e+03)
Runtime: CPU: 0:00:06.7 REAL: 0:00:02.0 MEM: 5931.3MB
*** Finished refinePlace (1:01:58 mem=5931.3M) ***
*** maximum move = 4.26 um ***
*** Finished re-routing un-routed nets (5947.3M) ***


*** Finish Physical Update (cpu=0:00:09.8 real=0:00:04.0 mem=5947.6M) ***
*** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:23.7/0:00:09.5 (2.5), totSession cpu/real = 1:02:00.9/0:23:58.7 (2.6), mem = 5348.3M
End: GigaOpt DRV Optimization
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.


------------------------------------------------------------------
     Summary (cpu=0.39min real=0.17min mem=5348.3M)
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.340  |
|           TNS (ns):| -0.340  |
|    Violating Paths:|    1    |
|          All Paths:|  10182  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.709%
Routing Overflow: 0.11% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:04:17, real = 0:02:03, mem = 3914.9M, totSessionCpu=1:02:04 **
Begin: GigaOpt Optimization in WNS mode
Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
*info: 7 skip_routing nets excluded.
Info: 305 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 305 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 1:02:06.6/0:24:01.6 (2.6), mem = 5612.0M


*info: 7 don't touch nets excluded
*info: 305 clock nets excluded
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 7 skip_routing nets excluded.
*info: 1076 no-driver nets excluded.
*info: 305 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.340 TNS Slack -0.340 Density 42.82
OptDebug: Start of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.002| 0.000|
|reg2cgate                    |-0.340|-0.340|
|reg2reg                      | 0.065| 0.000|
|HEPG                         |-0.340|-0.340|
|All Paths                    |-0.340|-0.340|
+-----------------------------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.340ns TNS -; reg2reg* WNS 0.065ns TNS -; HEPG WNS -0.340ns TNS -; all paths WNS -0.340ns TNS -0.340ns; Real time 0:04:48
Active Path Group: reg2cgate reg2reg  
Info: initial physical memory for 9 CRR processes is 919.66MB.
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.340|   -0.340|  -0.340|   -0.340|   42.82%|   0:00:00.0| 5751.3M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.336|   -0.336|  -0.336|   -0.336|   42.82%|   0:00:00.0| 5952.2M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:00.0 mem=5952.2M) ***
Active Path Group: in2out in2reg reg2out default 
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|   0.002|   -0.336|   0.000|   -0.336|   42.82%|   0:00:00.0| 5952.2M|func_worst_scenario|  reg2out| sd_DQ_out[16]                                      |
|   0.009|   -0.336|   0.000|   -0.336|   42.82%|   0:00:01.0| 5994.5M|func_worst_scenario|  reg2out| sd_DQ_out[4]                                       |
|   0.017|   -0.336|   0.000|   -0.336|   42.82%|   0:00:00.0| 6006.5M|                 NA|       NA| NA                                                 |
|   0.017|   -0.336|   0.000|   -0.336|   42.82%|   0:00:00.0| 6006.5M|test_worst_scenario|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=6006.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.2 real=0:00:17.0 mem=6006.5M) ***
OptDebug: End of Optimizer WNS Pass 0:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.083| 0.000|
|reg2cgate                    |-0.336|-0.336|
|reg2reg                      | 0.065| 0.000|
|HEPG                         |-0.336|-0.336|
|All Paths                    |-0.336|-0.336|
+-----------------------------+------+------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.336ns TNS -; reg2reg* WNS 0.065ns TNS -; HEPG WNS -0.336ns TNS -; all paths WNS -0.336ns TNS -0.336ns; Real time 0:05:05
** GigaOpt Optimizer WNS Slack -0.336 TNS Slack -0.336 Density 42.82

*** Starting refinePlace (1:02:26 mem=6006.3M) ***
Total net bbox length = 8.598e+05 (5.146e+05 3.452e+05) (ext = 9.057e+03)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 36.445%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5974.3M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 6016.9MB
Summary Report:
Instances move: 0 (out of 40139 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.598e+05 (5.146e+05 3.452e+05) (ext = 9.057e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 6016.9MB
*** Finished refinePlace (1:02:26 mem=6016.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (6008.9M) ***


*** Finish Physical Update (cpu=0:00:03.5 real=0:00:02.0 mem=6009.2M) ***
** GigaOpt Optimizer WNS Slack -0.336 TNS Slack -0.336 Density 42.82
OptDebug: Start of Optimizer WNS Pass 1:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.083| 0.000|
|reg2cgate                    |-0.336|-0.336|
|reg2reg                      | 0.065| 0.000|
|HEPG                         |-0.336|-0.336|
|All Paths                    |-0.336|-0.336|
+-----------------------------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2cgate* WNS -0.336ns TNS -; reg2reg* WNS 0.065ns TNS -; HEPG WNS -0.336ns TNS -; all paths WNS -0.336ns TNS -0.336ns; Real time 0:05:07
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.336|   -0.336|  -0.336|   -0.336|   42.82%|   0:00:00.0| 6009.2M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.336|   -0.336|  -0.336|   -0.336|   42.82%|   0:00:00.0| 6012.2M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=6012.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:00.0 mem=6012.2M) ***
OptDebug: End of Optimizer WNS Pass 1:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.083| 0.000|
|reg2cgate                    |-0.336|-0.336|
|reg2reg                      | 0.065| 0.000|
|HEPG                         |-0.336|-0.336|
|All Paths                    |-0.336|-0.336|
+-----------------------------+------+------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2cgate* WNS -0.336ns TNS -; reg2reg* WNS 0.065ns TNS -; HEPG WNS -0.336ns TNS -; all paths WNS -0.336ns TNS -0.336ns; Real time 0:05:08
OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.083| 0.000|
|reg2cgate                    |-0.336|-0.336|
|reg2reg                      | 0.065| 0.000|
|HEPG                         |-0.336|-0.336|
|All Paths                    |-0.336|-0.336|
+-----------------------------+------+------+

Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        182 | default  |
| M5 (z=5)  |          0 |        117 | default  |
+-----------+------------+------------+----------+
| M7 (z=7)  |          1 |          6 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:19.6 real=0:00:23.0 mem=6012.3M) ***

*** WnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:24.4/0:00:27.0 (0.9), totSession cpu/real = 1:02:31.0/0:24:28.6 (2.6), mem = 5390.9M
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
*info: 7 skip_routing nets excluded.
Info: 305 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 305 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 1:02:31.8/0:24:29.4 (2.6), mem = 5390.9M


*info: 7 don't touch nets excluded
*info: 305 clock nets excluded
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 7 skip_routing nets excluded.
*info: 1076 no-driver nets excluded.
*info: 305 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.336 TNS Slack -0.336 Density 42.82
OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.083| 0.000|
|reg2cgate                    |-0.336|-0.336|
|reg2reg                      | 0.065| 0.000|
|HEPG                         |-0.336|-0.336|
|All Paths                    |-0.336|-0.336|
+-----------------------------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.336ns TNS -; reg2reg* WNS 0.065ns TNS -; HEPG WNS -0.336ns TNS -; all paths WNS -0.336ns TNS -0.336ns; Real time 0:05:13
Active Path Group: reg2cgate  
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.336|   -0.336|  -0.336|   -0.336|   42.82%|   0:00:00.0| 5783.0M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.336|   -0.336|  -0.336|   -0.336|   42.82%|   0:00:00.0| 5808.1M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=5808.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=5808.1M) ***
OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.083| 0.000|
|reg2cgate                    |-0.336|-0.336|
|reg2reg                      | 0.065| 0.000|
|HEPG                         |-0.336|-0.336|
|All Paths                    |-0.336|-0.336|
+-----------------------------+------+------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.336ns TNS -; reg2reg* WNS 0.065ns TNS -; HEPG WNS -0.336ns TNS -; all paths WNS -0.336ns TNS -0.336ns; Real time 0:05:13
OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.083| 0.000|
|reg2cgate                    |-0.336|-0.336|
|reg2reg                      | 0.065| 0.000|
|HEPG                         |-0.336|-0.336|
|All Paths                    |-0.336|-0.336|
+-----------------------------+------+------+

Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        182 | default  |
| M5 (z=5)  |          0 |        117 | default  |
+-----------+------------+------------+----------+
| M7 (z=7)  |          1 |          6 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=5808.2M) ***

*** TnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:06.8/0:00:04.4 (1.5), totSession cpu/real = 1:02:38.5/0:24:33.8 (2.6), mem = 5390.8M
End: GigaOpt Optimization in TNS mode
Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
*info: 7 skip_routing nets excluded.
Info: 305 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 305 clock nets excluded from IPO operation.


Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 1:02:40.9/0:24:35.4 (2.5), mem = 5780.9M
Reclaim Optimization WNS Slack -0.336  TNS Slack -0.336 Density 42.82
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   42.82%|        -|  -0.336|  -0.336|   0:00:00.0| 5780.9M|
|   42.11%|     1096|  -0.336|  -0.336|   0:00:27.0| 6337.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.336  TNS Slack -0.336 Density 42.11
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        182 | default  |
| M5 (z=5)  |          0 |        117 | default  |
+-----------+------------+------------+----------+
| M7 (z=7)  |          1 |          6 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:02:02) (real = 0:00:27.0) **
*** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:02:02.5/0:00:27.9 (4.4), totSession cpu/real = 1:04:43.4/0:25:03.2 (2.6), mem = 6337.4M
End: Area Reclaim Optimization (cpu=0:02:03, real=0:00:28, mem=5481.04M, totSessionCpu=1:04:44).
Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
*info: 7 skip_routing nets excluded.
Info: 305 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 305 clock nets excluded from IPO operation.


Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 1:04:46.0/0:25:04.8 (2.6), mem = 5871.1M
Reclaim Optimization WNS Slack -0.336  TNS Slack -0.336 Density 42.11
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   42.11%|        -|  -0.336|  -0.336|   0:00:00.0| 5871.0M|
|   42.11%|        2|  -0.336|  -0.336|   0:00:01.0| 6041.8M|
|   42.11%|        0|  -0.336|  -0.336|   0:00:00.0| 6041.8M|
|   42.10%|        8|  -0.336|  -0.336|   0:00:01.0| 6059.9M|
|   42.10%|       30|  -0.336|  -0.336|   0:00:02.0| 6059.9M|
|   42.10%|        0|  -0.336|  -0.336|   0:00:00.0| 6059.9M|
|   42.10%|        0|  -0.336|  -0.336|   0:00:01.0| 6059.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.336  TNS Slack -0.336 Density 42.10
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        182 | default  |
| M5 (z=5)  |          0 |        117 | default  |
+-----------+------------+------------+----------+
| M7 (z=7)  |          1 |          6 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 138 skipped = 0, called in commitmove = 30, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:18.0) (real = 0:00:06.0) **

*** Starting refinePlace (1:05:05 mem=6049.6M) ***
Total net bbox length = 8.475e+05 (5.086e+05 3.388e+05) (ext = 9.235e+03)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 1354 insts, mean move: 1.50 um, max move: 8.51 um 
	Max move on inst (I_BLENDER_1/U4110): (710.45, 449.77) --> (710.60, 458.13)
	Runtime: CPU: 0:00:04.0 REAL: 0:00:02.0 MEM: 6045.1MB
Summary Report:
Instances move: 1354 (out of 38718 movable)
Instances flipped: 0
Mean displacement: 1.50 um
Max displacement: 8.51 um (Instance: I_BLENDER_1/U4110) (710.448, 449.768) -> (710.6, 458.128)
	Length: 8 sites, height: 1 rows, site name: unit, cell type: OR2X1_RVT
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.487e+05 (5.092e+05 3.395e+05) (ext = 9.235e+03)
Runtime: CPU: 0:00:04.2 REAL: 0:00:02.0 MEM: 6045.1MB
*** Finished refinePlace (1:05:09 mem=6045.1M) ***
*** maximum move = 8.51 um ***
*** Finished re-routing un-routed nets (6028.1M) ***


*** Finish Physical Update (cpu=0:00:07.2 real=0:00:03.0 mem=6028.4M) ***
*** AreaOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:25.2/0:00:09.2 (2.7), totSession cpu/real = 1:05:11.3/0:25:14.0 (2.6), mem = 6028.4M
End: Area Reclaim Optimization (cpu=0:00:26, real=0:00:09, mem=5444.05M, totSessionCpu=1:05:12).
*** LocalWireReclaim #1 [begin] (ccopt_design #1) : totSession cpu/real = 1:05:12.1/0:25:14.5 (2.6), mem = 5444.1M
Starting local wire reclaim

*** Starting refinePlace (1:05:12 mem=5444.1M) ***
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
*** Finished SKP initialization (cpu=0:00:04.8, real=0:00:03.0)***
Timing cost in AAE based: 49977.1167784080753336
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Call icdpEval cleanup ...
Move report: Detail placement moves 17382 insts, mean move: 2.56 um, max move: 33.44 um 
	Max move on inst (FE_OFC6841_scan_enable): (788.58, 384.56) --> (785.23, 414.66)
	Runtime: CPU: 0:01:57 REAL: 0:00:53.0 MEM: 5517.5MB
Summary Report:
Instances move: 17382 (out of 38718 movable)
Instances flipped: 49
Mean displacement: 2.56 um
Max displacement: 33.44 um (Instance: FE_OFC6841_scan_enable) (788.576, 384.56) -> (785.232, 414.656)
	Length: 15 sites, height: 1 rows, site name: unit, cell type: NBUFFX8_LVT
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:01:58 REAL: 0:00:53.0 MEM: 5517.5MB
*** Finished refinePlace (1:07:10 mem=5517.5M) ***
*** LocalWireReclaim #1 [finish] (ccopt_design #1) : cpu/real = 0:01:58.3/0:00:53.1 (2.2), totSession cpu/real = 1:07:10.5/0:26:07.6 (2.6), mem = 5446.5M
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3929.5)
Total number of fetched objects 48156
End delay calculation. (MEM=3944.78 CPU=0:00:11.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3944.78 CPU=0:00:15.7 REAL=0:00:02.0)
eGR doReRoute: optGuide
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 108201 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 23020
[NR-eGR] #PG Blockages       : 108201
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 305
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 12994
[NR-eGR] Read 41606 nets ( ignored 305 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41301
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 41301 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.48% H + 0.02% V. EstWL: 8.862403e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       172( 0.14%)        15( 0.01%)   ( 0.15%) 
[NR-eGR]      M3 ( 3)      1414( 1.13%)        69( 0.05%)   ( 1.18%) 
[NR-eGR]      M4 ( 4)        41( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M5 ( 5)       402( 0.32%)         2( 0.00%)   ( 0.32%) 
[NR-eGR]      M6 ( 6)        33( 0.02%)         2( 0.00%)   ( 0.02%) 
[NR-eGR]      M7 ( 7)       793( 0.40%)        62( 0.03%)   ( 0.43%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)        28( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      2883( 0.22%)       150( 0.01%)   ( 0.23%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.43% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 9um, number of vias: 8
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             6  160118 
[NR-eGR]  M2    (2V)        226112  209310 
[NR-eGR]  M3    (3H)        346433   64742 
[NR-eGR]  M4    (4V)        136641   14660 
[NR-eGR]  M5    (5H)        136084    4141 
[NR-eGR]  M6    (6V)         44180    2190 
[NR-eGR]  M7    (7H)         63348     368 
[NR-eGR]  M8    (8V)          4253     109 
[NR-eGR]  M9    (9H)          5611       0 
[NR-eGR]  MRDL  (10V)            0       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       962667  455638 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 835827um
[NR-eGR] Total length: 962667um, number of vias: 455638
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 10.03 sec, Real: 4.11 sec, Curr Mem: 4.87 MB )
[NR-eGR] Finished Early Global Route ( CPU: 10.08 sec, Real: 4.16 sec, Curr Mem: 4.80 MB )
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=39071 and nets=42789 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:02.0  MEM: 5224.730M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 1:07:53.7/0:26:22.2 (2.6), mem = 5224.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        182 | default  |
| M5 (z=5)  |          0 |        117 | default  |
+-----------+------------+------------+----------+
| M7 (z=7)  |          1 |          6 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.8/0:00:00.5 (1.6), totSession cpu/real = 1:07:54.5/0:26:22.7 (2.6), mem = 5224.8M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3911.89)
Total number of fetched objects 48156
End delay calculation. (MEM=3942.01 CPU=0:00:11.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3942.01 CPU=0:00:16.1 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:28.4 real=0:00:06.0 totSessionCpu=1:08:23 mem=5716.8M)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (ccopt_design #1) : totSession cpu/real = 1:08:25.1/0:26:29.6 (2.6), mem = 5716.8M
Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
*info: 7 skip_routing nets excluded.
Info: 305 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 305 clock nets excluded from IPO operation.


	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    15|    15|    -0.05|   109|   218|    -0.02|     0|     0|     0|     0|    -0.34|    -0.34|       0|       0|       0| 42.10%|          |         |
|     0|     0|     0.00|     4|     8|    -0.00|     0|     0|     0|     0|    -0.34|    -0.34|      48|       0|      76| 42.15%| 0:00:02.0|  6005.9M|
|     0|     0|     0.00|     4|     8|    -0.00|     0|     0|     0|     0|    -0.34|    -0.34|       0|       0|       0| 42.15%| 0:00:00.0|  6005.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        182 | default  |
| M5 (z=5)  |          0 |        117 | default  |
+-----------+------------+------------+----------+
| M7 (z=7)  |          1 |          6 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 4 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:08.8 real=0:00:02.0 mem=6005.9M) ***

*** DrvOpt #4 [finish] (ccopt_design #1) : cpu/real = 0:00:15.2/0:00:05.9 (2.6), totSession cpu/real = 1:08:40.3/0:26:35.5 (2.6), mem = 5395.6M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.177 -> -0.177 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -0.337 -> -0.337
Begin: GigaOpt TNS non-legal recovery
Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
*info: 7 skip_routing nets excluded.
Info: 305 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 305 clock nets excluded from IPO operation.
*** TnsOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 1:08:41.4/0:26:36.5 (2.6), mem = 5395.6M


*info: 7 don't touch nets excluded
*info: 305 clock nets excluded
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 7 skip_routing nets excluded.
*info: 1126 no-driver nets excluded.
*info: 305 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.337 TNS Slack -0.337 Density 42.15
OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.085| 0.000|
|reg2cgate                    |-0.337|-0.337|
|reg2reg                      | 0.058| 0.000|
|HEPG                         |-0.337|-0.337|
|All Paths                    |-0.337|-0.337|
+-----------------------------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.337ns TNS -; reg2reg* WNS 0.058ns TNS -; HEPG WNS -0.337ns TNS -; all paths WNS -0.337ns TNS -0.337ns; Real time 0:07:19
Active Path Group: reg2cgate  
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.337|   -0.337|  -0.337|   -0.337|   42.15%|   0:00:00.0| 5787.6M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.337|   -0.337|  -0.337|   -0.337|   42.15%|   0:00:00.0| 5829.3M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=5829.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=5829.3M) ***
OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.085| 0.000|
|reg2cgate                    |-0.337|-0.337|
|reg2reg                      | 0.058| 0.000|
|HEPG                         |-0.337|-0.337|
|All Paths                    |-0.337|-0.337|
+-----------------------------+------+------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.337ns TNS -; reg2reg* WNS 0.058ns TNS -; HEPG WNS -0.337ns TNS -; all paths WNS -0.337ns TNS -0.337ns; Real time 0:07:20
OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.085| 0.000|
|reg2cgate                    |-0.337|-0.337|
|reg2reg                      | 0.058| 0.000|
|HEPG                         |-0.337|-0.337|
|All Paths                    |-0.337|-0.337|
+-----------------------------+------+------+

Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        182 | default  |
| M5 (z=5)  |          0 |        117 | default  |
+-----------+------------+------------+----------+
| M7 (z=7)  |          1 |          6 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:01.9 real=0:00:01.0 mem=5829.3M) ***

*** TnsOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:05.8/0:00:03.8 (1.5), totSession cpu/real = 1:08:47.2/0:26:40.3 (2.6), mem = 5403.0M
End: GigaOpt TNS non-legal recovery
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
*info: 7 skip_routing nets excluded.
Info: 305 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 305 clock nets excluded from IPO operation.
*** TnsOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 1:08:47.9/0:26:41.0 (2.6), mem = 5403.0M


*info: 7 don't touch nets excluded
*info: 305 clock nets excluded
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 7 skip_routing nets excluded.
*info: 1126 no-driver nets excluded.
*info: 305 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.337 TNS Slack -0.337 Density 42.15
OptDebug: Start of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.085| 0.000|
|reg2cgate                    |-0.337|-0.337|
|reg2reg                      | 0.058| 0.000|
|HEPG                         |-0.337|-0.337|
|All Paths                    |-0.337|-0.337|
+-----------------------------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.337ns TNS -; reg2reg* WNS 0.058ns TNS -; HEPG WNS -0.337ns TNS -; all paths WNS -0.337ns TNS -0.337ns; Real time 0:07:24
Active Path Group: reg2cgate  
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+
|  -0.337|   -0.337|  -0.337|   -0.337|   42.15%|   0:00:00.0| 5795.0M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
|  -0.337|   -0.337|  -0.337|   -0.337|   42.15%|   0:00:00.0| 5795.0M|test_worst_scenario|reg2cgate| occ_int2/fast_clk_0_clkgt/u_icg/EN                 |
+--------+---------+--------+---------+---------+------------+--------+-------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=5795.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=5795.0M) ***
OptDebug: End of Optimizer TNS Pass:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.085| 0.000|
|reg2cgate                    |-0.337|-0.337|
|reg2reg                      | 0.058| 0.000|
|HEPG                         |-0.337|-0.337|
|All Paths                    |-0.337|-0.337|
+-----------------------------+------+------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.337ns TNS -; reg2reg* WNS 0.058ns TNS -; HEPG WNS -0.337ns TNS -; all paths WNS -0.337ns TNS -0.337ns; Real time 0:07:24
OptDebug: End of Setup Fixing:
+-----------------------------+------+------+
|Path Group                   |   WNS|   TNS|
+-----------------------------+------+------+
|in2out in2reg reg2out default| 0.085| 0.000|
|reg2cgate                    |-0.337|-0.337|
|reg2reg                      | 0.058| 0.000|
|HEPG                         |-0.337|-0.337|
|All Paths                    |-0.337|-0.337|
+-----------------------------+------+------+

Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        182 | default  |
| M5 (z=5)  |          0 |        117 | default  |
+-----------+------------+------------+----------+
| M7 (z=7)  |          1 |          6 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:01.7 real=0:00:01.0 mem=5795.0M) ***

*** TnsOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:05.6/0:00:03.6 (1.6), totSession cpu/real = 1:08:53.6/0:26:44.7 (2.6), mem = 5403.7M
End: GigaOpt Optimization in post-eco TNS mode
Register exp ratio and priority group on 0 nets on 41681 nets : 

Active setup views:
 func_worst_scenario
  Dominating endpoints: 6359
  Dominating TNS: -0.000

 test_worst_scenario
  Dominating endpoints: 2953
  Dominating TNS: -0.337

**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=39119 and nets=42837 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Grid density data update skipped
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 5247.750M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3948.2)
Total number of fetched objects 48204
End delay calculation. (MEM=3976.25 CPU=0:00:11.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3976.25 CPU=0:00:16.1 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:29.0 real=0:00:06.0 totSessionCpu=1:09:35 mem=5710.5M)
OPTC: user 20.0
[NR-eGR] Started Early Global Route ( Curr Mem: 4.94 MB )
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.94 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 108201 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 23020
[NR-eGR] #PG Blockages       : 108201
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 305
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 12994
[NR-eGR] Read 41654 nets ( ignored 305 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41349
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 41349 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.46% H + 0.02% V. EstWL: 8.865178e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       171( 0.14%)        16( 0.01%)   ( 0.15%) 
[NR-eGR]      M3 ( 3)      1426( 1.13%)        61( 0.05%)   ( 1.18%) 
[NR-eGR]      M4 ( 4)        39( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M5 ( 5)       372( 0.29%)         2( 0.00%)   ( 0.29%) 
[NR-eGR]      M6 ( 6)        41( 0.02%)         3( 0.00%)   ( 0.02%) 
[NR-eGR]      M7 ( 7)       772( 0.39%)        49( 0.02%)   ( 0.42%) 
[NR-eGR]      M8 ( 8)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         8( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      2831( 0.21%)       131( 0.01%)   ( 0.22%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.40% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.10 sec, Real: 2.33 sec, Curr Mem: 5.00 MB )
[NR-eGR] Finished Early Global Route ( CPU: 5.12 sec, Real: 2.35 sec, Curr Mem: 4.97 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          2.62 |          5.51 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 2.62, normalized total congestion hotspot area = 5.51 (area is in unit of 4 std-cell row bins)
[hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |   214.02   387.90   240.77   414.66 |        2.36   | I_CONTEXT_MEM                 |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |   254.14   387.90   280.90   414.66 |        2.10   | I_CONTEXT_MEM                 |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  3  |   374.53   387.90   401.28   414.66 |        0.79   | I_CONTEXT_MEM                 |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  4  |   187.26   387.90   214.02   414.66 |        0.26   | I_CONTEXT_MEM                 |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:11:54, real = 0:05:02, mem = 3945.1M, totSessionCpu=1:09:41 **
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.


------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.337  |  0.058  | -0.337  |  0.826  |  0.085  |  0.673  |  0.894  |
|           TNS (ns):| -0.337  |  0.000  | -0.337  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |    0    |    0    |    0    |    0    |
|          All Paths:|  10182  |  9907   |   27    |   130   |   115   |   32    |   14    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.036%
Routing Overflow: 0.40% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.772 |           |      -14 |       42.80 |            |              | 0:00:11  |        5025 |   57 |  66 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:02  |        5113 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:03  |        5115 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        5115 |      |     |
| drv_fixing              |     0.000 |   -0.665 |         0 |       -2 |       42.97 |            |              | 0:00:09  |        5229 |    0 |   6 |
| global_opt              |           |   -0.340 |           |       -0 |       42.97 |            |              | 0:00:06  |        5296 |      |     |
| global_opt_2            |           |   -0.340 |           |       -0 |       42.97 |            |              | 0:00:10  |        5311 |      |     |
| area_reclaiming         |     0.000 |   -0.340 |         0 |       -0 |       42.80 |            |              | 0:00:31  |        5348 |      |     |
| drv_fixing_2            |     0.000 |   -0.340 |         0 |       -0 |       42.71 |            |              | 0:00:11  |        5350 |    0 |   0 |
| wns_fixing              |    -0.336 |   -0.353 |        -0 |       -0 |       42.82 |            |              | 0:00:27  |        6012 |      |     |
| tns_fixing              |    -0.336 |   -0.353 |        -0 |       -0 |       42.82 |            |              | 0:00:05  |        5808 |      |     |
| area_reclaiming_2       |    -0.336 |   -0.336 |        -0 |       -0 |       42.11 |            |              | 0:00:30  |        5481 |      |     |
| area_reclaiming_3       |    -0.336 |   -0.336 |        -0 |       -0 |       42.10 |            |              | 0:00:10  |        5444 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:53  |        5446 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:07  |        5225 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:01  |        5225 |      |     |
| drv_eco_fixing          |    -0.337 |   -0.337 |        -0 |       -0 |       42.15 |            |              | 0:00:06  |        5396 |    0 |   4 |
| tns_eco_fixing          |    -0.337 |   -0.337 |        -0 |       -0 |       42.15 |            |              | 0:00:05  |        5829 |      |     |
| tns_eco_fixing_2        |    -0.337 |   -0.337 |        -0 |       -0 |       42.15 |            |              | 0:00:03  |        5795 |      |     |
| final_summary           |    -0.337 |   -0.337 |           |       -0 |       42.04 |       2.62 |         5.51 | 0:00:11  |        5316 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:12:11, real = 0:05:11, mem = 3972.2M, totSessionCpu=1:09:58 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postcts
Info: final physical memory for 9 CRR processes is 919.79MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
Updating ideal nets and annotations...
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
No differences between SDC and CTS ideal net status found.
Clock tree timing engine global stage delay update for worst_corner:setup.early...
Clock tree timing engine global stage delay update for worst_corner:setup.early done. (took cpu=0:00:00.7 real=0:00:00.1)
Clock tree timing engine global stage delay update for worst_corner:setup.late...
Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
Clock tree timing engine global stage delay update for best_corner:hold.early...
Clock tree timing engine global stage delay update for best_corner:hold.early done. (took cpu=0:00:00.1 real=0:00:00.0)
Clock tree timing engine global stage delay update for best_corner:hold.late...
Clock tree timing engine global stage delay update for best_corner:hold.late done. (took cpu=0:00:00.1 real=0:00:00.0)
UM: Running design category ...

      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:        1106.37            474         -0.337 ns         -0.337 ns  ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMSMV-1810      4294  Net %s, driver %s (cell %s) voltage %g d...
WARNING   IMPEXT-6191          5  Using a captable file is not recommended...
WARNING   IMPSC-1001           4  Unable to trace scan chain "%s". Check t...
WARNING   IMPSC-1138         268  In scan chain "%s" DEF ordered section, ...
WARNING   IMPSC-1143           2  Unable to apply DEF ordered sections for...
WARNING   IMPSC-1144           4  Scan chain "%s" was not traced through. ...
WARNING   IMPSC-1117           2  Skip reordering scan chain "%s" because ...
WARNING   IMPSC-1020           4  Instance's output pin "%s/%s" (Cell "%s"...
WARNING   IMPOPT-3668          7  There are %d nets with MSV violations, t...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1026        3  Did not meet the insertion delay target ...
WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-1059       10  Slackened off %s from %s to %s.          
WARNING   IMPCCOPT-1127        8  The skew group %s has been identified as...
WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
WARNING   IMPCCOPT-2427       63  The target_max_trans %s is too high for ...
WARNING   IMPCCOPT-5038        1  %d of %d net(s) are pre-routed or have t...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-1023        5  Did not meet the skew target of %s       
WARNING   IMPPSP-1131         20  For techSite %s, row: (%d, %d) - (%d, %d...
WARNING   IMPPSP-1132          2  For techSite %s, have a total of %d rows...
*** Message Summary: 4707 warning(s), 0 error(s)

*** ccopt_design #1 [finish] () : cpu/real = 0:18:26.2/0:07:54.5 (2.3), totSession cpu/real = 1:10:03.5/0:27:14.2 (2.6), mem = 5690.3M
#% End ccopt_design (date=05/07 01:30:43, total cpu=0:18:26, real=0:07:54, peak res=4539.7M, current mem=3845.6M)
<CMD> route_ccopt_clock_tree_nets
Clock implementation routing...
  Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       317 (unrouted=11, trialRouted=1, noStatus=0, routed=0, fixed=305, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 42520 (unrouted=1172, trialRouted=41342, noStatus=6, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1172, (crossesIlmBoundary AND tooFewTerms=0)])
  Routing using eGR in eGR->NR Step...
    Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 310 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 310 nets for routing of which 299 have one or more fixed wires.
(ccopt eGR): Start to route 310 all nets
[NR-eGR] Started Early Global Route ( Curr Mem: 4.92 MB )
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.92 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 5206 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 23020
[NR-eGR] #PG Blockages       : 5206
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute 299 out of 41647 routable nets
[NR-eGR] #prerouted nets         : 7
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 284
[NR-eGR] Read 41654 nets ( ignored 41355 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 299 clock nets ( 299 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 117
[NR-eGR] Rule id: 2  Nets: 182
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 117 net(s) in layer range [5, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.02% V. EstWL: 1.282090e+04um
[NR-eGR] Create a new net group with 9 nets and layer range [5, 8]
[NR-eGR] Layer group 2: route 182 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.01% H + 0.01% V. EstWL: 3.319087e+04um
[NR-eGR] Create a new net group with 13 nets and layer range [3, 6]
[NR-eGR] Layer group 3: route 9 net(s) in layer range [5, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.06% H + 0.04% V. EstWL: 3.411549e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [5, 9]
[NR-eGR] Layer group 4: route 13 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 4: 0.04% H + 0.00% V. EstWL: 3.578916e+04um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 8]
[NR-eGR] Layer group 5: route 3 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 5: 0.01% H + 0.05% V. EstWL: 3.574903e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 9]
[NR-eGR] Layer group 6: route 9 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 6: 0.03% H + 0.00% V. EstWL: 3.714850e+04um
[NR-eGR] Move 7 nets to the existing net group with layer range [3, 9]
[NR-eGR] Layer group 7: route 10 net(s) in layer range [3, 9]
[NR-eGR] Early Global Route overflow of layer group 7: 0.01% H + 0.00% V. EstWL: 3.890911e+04um
[NR-eGR] Create a new net group with 9 nets and layer range [2, 9]
[NR-eGR] Layer group 8: route 9 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 8: 0.01% H + 0.00% V. EstWL: 4.112451e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         6( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)       245( 0.19%)         0( 0.00%)   ( 0.19%) 
[NR-eGR]      M6 ( 6)       315( 0.15%)        24( 0.01%)   ( 0.16%) 
[NR-eGR]      M7 ( 7)        62( 0.03%)         4( 0.00%)   ( 0.03%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       630( 0.05%)        28( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 33805um, number of vias: 12770
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]               Length (um)   Vias 
[NR-eGR] ---------------------------------
[NR-eGR]  M1    (1H)             0   4094 
[NR-eGR]  M2    (2V)          2650   4571 
[NR-eGR]  M3    (3H)         10913   3160 
[NR-eGR]  M4    (4V)          7682    433 
[NR-eGR]  M5    (5H)          6985    346 
[NR-eGR]  M6    (6V)          4256    122 
[NR-eGR]  M7    (7H)          1260     44 
[NR-eGR]  M8    (8V)            60      0 
[NR-eGR]  M9    (9H)             0      0 
[NR-eGR]  MRDL  (10V)            0      0 
[NR-eGR] ---------------------------------
[NR-eGR]        Total        33805  12770 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 26638um
[NR-eGR] Total length: 33805um, number of vias: 12770
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 33805um, number of vias: 12770
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  160202 
[NR-eGR]  M2    (2V)        226722  210291 
[NR-eGR]  M3    (3H)        345727   65374 
[NR-eGR]  M4    (4V)        136256   14730 
[NR-eGR]  M5    (5H)        135931    4200 
[NR-eGR]  M6    (6V)         44069    2230 
[NR-eGR]  M7    (7H)         63483     376 
[NR-eGR]  M8    (8V)          4305     103 
[NR-eGR]  M9    (9H)          5603       0 
[NR-eGR]  MRDL  (10V)            0       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       962097  457506 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 836094um
[NR-eGR] Total length: 962097um, number of vias: 457506
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.75 sec, Real: 3.72 sec, Curr Mem: 4.82 MB )
[NR-eGR] Finished Early Global Route ( CPU: 5.76 sec, Real: 3.74 sec, Curr Mem: 4.78 MB )
    Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:06.0 real=0:00:03.9)
  Routing using eGR in eGR->NR Step done.
  Routing using NR in eGR->NR Step...
Net 'CTS_34' is pre-routed or has the -skip_routing attribute.
Net 'CTS_35' is pre-routed or has the -skip_routing attribute.
Net 'CTS_36' is pre-routed or has the -skip_routing attribute.
Net 'CTS_37' is pre-routed or has the -skip_routing attribute.
Net 'CTS_38' is pre-routed or has the -skip_routing attribute.
Net 'CTS_39' is pre-routed or has the -skip_routing attribute.
Net 'sdram_clk' is pre-routed or has the -skip_routing attribute.
**WARN: (IMPCCOPT-5038):	7 of 317 net(s) are pre-routed or have the -skip_routing attribute.

CCOPT: Preparing to route 317 clock nets with NanoRoute.
  310 nets are default rule and 7 are CTS_RULE.
  Preferred NanoRoute mode settings: Current
-route_detail_end_iteration 0
-route_detail_post_route_spread_wire auto
-route_with_via_only_for_stdcell_pin false
    Clock detailed routing...
      NanoRoute...
#% Begin globalDetailRoute (date=05/07 01:30:49, mem=3760.4M)

globalDetailRoute

#Start globalDetailRoute on Wed May  7 01:30:49 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 193
#Total wire length = 33805 um.
#Total half perimeter of net bounding box = 26966 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2650 um.
#Total wire length on LAYER M3 = 10913 um.
#Total wire length on LAYER M4 = 7682 um.
#Total wire length on LAYER M5 = 6985 um.
#Total wire length on LAYER M6 = 4256 um.
#Total wire length on LAYER M7 = 1260 um.
#Total wire length on LAYER M8 = 60 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 12770
#Up-Via Summary (total 12770):
#           
#-----------------------
# M1               4094
# M2               4571
# M3               3160
# M4                433
# M5                346
# M6                122
# M7                 44
#-----------------------
#                 12770 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Start routing data preparation on Wed May  7 01:30:51 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.10500
# M2           V   Track-Pitch = 0.15200    Line-2-Via Pitch = 0.11400
# M3           H   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M4           V   Track-Pitch = 0.30400    Line-2-Via Pitch = 0.11400
# M5           H   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M6           V   Track-Pitch = 0.60800    Line-2-Via Pitch = 0.11400
# M7           H   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M8           V   Track-Pitch = 1.21600    Line-2-Via Pitch = 0.11400
# M9           H   Track-Pitch = 2.43200    Line-2-Via Pitch = 0.21600
# MRDL         V   Track-Pitch = 4.86400    Line-2-Via Pitch = 4.50000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(MRDL)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3773.22 (MB), peak = 4539.69 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.30400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3810.85 (MB), peak = 4539.69 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Start instance access analysis using 8 threads...
#Set layer M1 to be advanced pin access layer.
#Set instance access analysis scope -6.68800, 121.44900, 901.91900, 593.56000
#48 out of 39120 (0.12%) instances are not legally placed.
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = 0.19 (MB)
#Total memory = 3811.04 (MB)
#Peak memory = 4539.69 (MB)
Grid density data update skipped
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       % 
#------------------------------------
#          2           20708 ( 48.3%)
#          3           11382 ( 26.6%)
#          4            2566 (  6.0%)
#          5            1370 (  3.2%)
#          6            2842 (  6.6%)
#          7             240 (  0.6%)
#          8             183 (  0.4%)
#          9             192 (  0.4%)
#  10  -  19            1304 (  3.0%)
#  20  -  29             432 (  1.0%)
#  30  -  39             278 (  0.6%)
#  40  -  49              88 (  0.2%)
#  50  -  59              56 (  0.1%)
#  60  -  69              12 (  0.0%)
#  70  -  79               1 (  0.0%)
#     >=2000               0 (  0.0%)
#
#Total: 42837 nets, 41654 non-trivial nets
#                                    #net       % 
#-------------------------------------------------
#  Fully global routed                299 ( 0.7%)
#  Fully detail routed                  7 ( 0.0%)
#  Fixed segments                       7
#  Clock                              306
#  Nondefault rule                      7
#  Shield rule                        117
#  Extra space                        299
#  Prefer layer range               41654
#  Skipped                              7
#
#  Rule            #net     #shield
#----------------------------------
#  DEFAULT        41647         117
#  CTS_RULE           7           0
#
#Nets in 4 layer ranges:
#  Bottom Pref.Layer    Top Pref.Layer       #net       % 
#---------------------------------------------------------
#            -------           6 M6  *      41348 ( 99.3%)
#             3 M3             4 M4           182 (  0.4%)
#             5 M5             6 M6           117 (  0.3%)
#             7 M7             8 M8             7 (  0.0%)
#
#306 nets selected.
#
#
#..
#
#Iteration 1.1: cpu:00:00:01, real:00:00:01, mem:3.8 GB, peak:4.4 GB --1.79 [8]--
#Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.4 GB --0.99 [8]--
#Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.4 GB --0.84 [8]--
#Iteration 1.4: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.4 GB --0.85 [8]--
#Iteration 2.1: cpu:00:00:01, real:00:00:01, mem:3.8 GB, peak:4.4 GB --1.93 [8]--
#Iteration 2.2: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.4 GB --0.92 [8]--
#Iteration 2.3: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.4 GB --0.90 [8]--
#Iteration 2.4: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.4 GB --0.81 [8]--
#Iteration 3.1: cpu:00:00:01, real:00:00:01, mem:3.8 GB, peak:4.4 GB --1.94 [8]--
#Iteration 3.2: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.4 GB --1.18 [8]--
#Iteration 3.3: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.4 GB --0.98 [8]--
#Iteration 3.4: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.4 GB --0.90 [8]--
#
#Line Assignment statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:06
#Increased memory = 7.24 (MB)
#Total memory = 3919.04 (MB)
#Peak memory = 4539.69 (MB)
#End Line Assignment: cpu:00:00:10, real:00:00:07, mem:3.8 GB, peak:4.4 GB --1.44 [8]--
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 310
#Total wire length = 33946 um.
#Total half perimeter of net bounding box = 26966 um.
#Total wire length on LAYER M1 = 79 um.
#Total wire length on LAYER M2 = 3372 um.
#Total wire length on LAYER M3 = 10849 um.
#Total wire length on LAYER M4 = 7238 um.
#Total wire length on LAYER M5 = 6942 um.
#Total wire length on LAYER M6 = 4201 um.
#Total wire length on LAYER M7 = 1254 um.
#Total wire length on LAYER M8 = 11 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 11117
#Up-Via Summary (total 11117):
#           
#-----------------------
# M1               4094
# M2               4192
# M3               2039
# M4                377
# M5                290
# M6                 91
# M7                 34
#-----------------------
#                 11117 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:11
#Increased memory = 108.52 (MB)
#Total memory = 3876.64 (MB)
#Peak memory = 4539.69 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Using multithreading with 8 threads.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 15
#
#  By Layer and Type:
#
#---------+-------+------+-------+
#  -      | MetSpc| Short| Totals|
#---------+-------+------+-------+
#  M1     |      0|     0|      0|
#  M2     |      0|     0|      0|
#  M3     |      0|     0|      0|
#  M4     |      0|     0|      0|
#  M5     |      0|     0|      0|
#  M6     |      0|     0|      0|
#  M7     |      0|     9|      9|
#  M8     |      1|     5|      6|
#  Totals |      1|    14|     15|
#---------+-------+------+-------+
#
#cpu time = 00:00:45, elapsed time = 00:00:06, memory = 3942.75 (MB), peak = 4659.79 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3942.25 (MB), peak = 4659.79 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 310
#Total wire length = 34427 um.
#Total half perimeter of net bounding box = 26966 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2225 um.
#Total wire length on LAYER M3 = 11675 um.
#Total wire length on LAYER M4 = 8064 um.
#Total wire length on LAYER M5 = 6977 um.
#Total wire length on LAYER M6 = 4204 um.
#Total wire length on LAYER M7 = 1278 um.
#Total wire length on LAYER M8 = 2 um.
#Total wire length on LAYER M9 = 2 um.
#Total wire length on LAYER MRDL = 0 um.
#Total number of vias = 11086
#Up-Via Summary (total 11086):
#           
#-----------------------
# M1               4094
# M2               3648
# M3               2558
# M4                369
# M5                288
# M6                 93
# M7                 34
# M8                  2
#-----------------------
#                 11086 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:46
#Elapsed time = 00:00:07
#Increased memory = 39.43 (MB)
#Total memory = 3916.07 (MB)
#Peak memory = 4659.79 (MB)
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(MRDL)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#Analyzing shielding information. 
#  Total shield net = 117 (one-side = 0, hf = 0 ), 117 nets need to be shielded.
#  Bottom shield layer is layer 1.
#  Bottom routing layer for shield is layer 1.
#  Start shielding step 1
#  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3916.07 (MB), peak = 4659.79 (MB)
#  Start shielding step 2 
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#    Inner loop #1
#    Inner loop #2
#    Inner loop #3
#  Finished shielding step 2:   cpu time = 00:00:10, elapsed time = 00:00:02, memory = 3902.19 (MB), peak = 4659.79 (MB)
#  Start shielding step 3
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#    Start loop 1
#    Finished loop 1 cpu time = 00:00:05, elapsed time = 00:00:03, memory = 3915.76 (MB), peak = 4659.79 (MB)
#  Finished shielding step 3: cpu time = 00:00:05, elapsed time = 00:00:03, memory = 3915.76 (MB), peak = 4659.79 (MB)
#  Start shielding step 4
#    Inner loop #1
#  Finished shielding step 4:   cpu time = 00:00:04, elapsed time = 00:00:01, memory = 3917.81 (MB), peak = 4659.79 (MB)
#    cpu time = 00:00:10, elapsed time = 00:00:04, memory = 3897.80 (MB), peak = 4659.79 (MB)
#-------------------------------------------------------------------------------
#
#	Shielding Summary
#-------------------------------------------------------------------------------
#Primary shielding net(s): VSS 
#Opportunistic shielding net(s): VDD VDDH 
#keep_floating_patch_shield:0
#
#
#Number of nets with shield attribute: 117
#Number of nets reported: 117
#Number of nets without shielding: 0
#Average ratio                   : 0.942
#
#Name   Average Length     Shield    Ratio
#   M2:           1.9        3.3     0.872
#   M3:           2.7        4.2     0.755
#   M4:           4.8        8.8     0.909
#   M5:          56.3      108.1     0.960
#   M6:          35.8       66.9     0.934
#   M7:           7.2       13.7     0.954
#-------------------------------------------------------------------------------
#Bottom shield layer (M1) and above: 
#Average (BotShieldLayer) ratio  : 0.942
#
#Name    Actual Length     Shield    Ratio
#   M2:         220.6      384.7     0.872
#   M3:         321.5      485.6     0.755
#   M4:         566.4     1029.7     0.909
#   M5:        6584.9    12647.9     0.960
#   M6:        4186.1     7822.9     0.934
#   M7:         843.3     1608.5     0.954
#-------------------------------------------------------------------------------
#Preferred routing layer range: M5 - M7
#Average (PrefLayerOnly) ratio   : 0.951
#
#Name    Actual Length     Shield    Ratio
#   M5:        6584.9    12647.9     0.960
#   M6:        4186.1     7822.9     0.934
#   M7:         843.3     1608.5     0.954
#-------------------------------------------------------------------------------
#Done Shielding:    cpu time = 00:00:20, elapsed time = 00:00:07, memory = 3897.80 (MB), peak = 4659.79 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:07
#Elapsed time = 00:00:14
#Increased memory = 21.16 (MB)
#Total memory = 3897.80 (MB)
#Peak memory = 4659.79 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:31
#Elapsed time = 00:00:28
#Increased memory = 85.90 (MB)
#Total memory = 3846.27 (MB)
#Peak memory = 4659.79 (MB)
#Number of warnings = 21
#Total number of warnings = 58
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed May  7 01:31:17 2025
#
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  globalDetailRoute      | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:04|     00:00:02|         2.2|
#  DB Export              | 00:00:02|     00:00:02|         1.5|
#  Cell Pin Access        | 00:00:02|     00:00:00|         1.0|
#  Instance Pin Access    | 00:00:03|     00:00:01|         2.1|
#  Data Preparation       | 00:00:02|     00:00:01|         1.5|
#  Line Assignment        | 00:00:11|     00:00:07|         1.4|
#  Detail Routing         | 00:00:46|     00:00:07|         6.9|
#  Shielding              | 00:00:20|     00:00:07|         3.0|
#  Entire Command         | 00:01:31|     00:00:28|         3.2|
#-------------------------+---------+-------------+------------+
#
#% End globalDetailRoute (date=05/07 01:31:17, total cpu=0:01:31, real=0:00:28.0, peak res=4659.8M, current mem=3828.7M)
      NanoRoute done. (took cpu=0:01:31 real=0:00:28.2)
    Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 299 net(s)
    Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route ( Curr Mem: 4.85 MB )
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.85 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 108179 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 23020
[NR-eGR] #PG Blockages       : 108179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 306
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 12899
[NR-eGR] Read 41654 nets ( ignored 306 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41348
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 41348 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.19% H + 0.02% V. EstWL: 8.868004e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       170( 0.13%)        16( 0.01%)   ( 0.15%) 
[NR-eGR]      M3 ( 3)      1415( 1.13%)        55( 0.04%)   ( 1.17%) 
[NR-eGR]      M4 ( 4)        34( 0.03%)         1( 0.00%)   ( 0.03%) 
[NR-eGR]      M5 ( 5)       369( 0.29%)         2( 0.00%)   ( 0.29%) 
[NR-eGR]      M6 ( 6)        43( 0.02%)         2( 0.00%)   ( 0.02%) 
[NR-eGR]      M7 ( 7)       310( 0.16%)         4( 0.00%)   ( 0.16%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)        15( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      2356( 0.18%)        80( 0.01%)   ( 0.18%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.15% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)    Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  M1    (1H)             0  160210 
[NR-eGR]  M2    (2V)        226057  209394 
[NR-eGR]  M3    (3H)        346973   64784 
[NR-eGR]  M4    (4V)        137008   14775 
[NR-eGR]  M5    (5H)        137989    4127 
[NR-eGR]  M6    (6V)         44709    2173 
[NR-eGR]  M7    (7H)         60589     375 
[NR-eGR]  M8    (8V)          3838     118 
[NR-eGR]  M9    (9H)          6051       0 
[NR-eGR]  MRDL  (10V)            0       0 
[NR-eGR] ----------------------------------
[NR-eGR]        Total       963213  455956 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 836094um
[NR-eGR] Total length: 963213um, number of vias: 455956
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 9.62 sec, Real: 3.67 sec, Curr Mem: 4.91 MB )
[NR-eGR] Finished Early Global Route ( CPU: 9.67 sec, Real: 3.72 sec, Curr Mem: 4.83 MB )
    Route Remaining Unrouted Nets done. (took cpu=0:00:09.7 real=0:00:03.8)
  Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       317 (unrouted=11, trialRouted=0, noStatus=0, routed=0, fixed=306, [crossesIlmBoundary=0, tooFewTerms=11, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 42520 (unrouted=1172, trialRouted=41348, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=1172, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:47 real=0:00:36.5)
Clock implementation routing done.
Leaving CCOpt scope - extractRC...
Updating RC parasitics by calling: "extractRC -noRouteCheck"...
**WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
Type 'man IMPEXT-6191' for more detail.
Extraction called for design 'ORCA_TOP' of instances=39119 and nets=42837 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ORCA_TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:02.0  MEM: 5250.324M)
Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.4 real=0:00:01.4)
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setAnalysisMode -cppr both
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3692.7M, totSessionCpu=1:11:54 **
*** optDesign #1 [begin] () : totSession cpu/real = 1:11:53.9/0:27:54.2 (2.6), mem = 5154.4M
GigaOpt running with 8 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 1:11:53.9/0:27:54.2 (2.6), mem = 5154.4M
**INFO: User settings:
setDesignMode -earlyClockFlow                                  false
setDesignMode -flowEffort                                      extreme
setDesignMode -process                                         28
setExtractRCMode -coupling_c_th                                0.1
setExtractRCMode -engine                                       preRoute
setExtractRCMode -relative_c_th                                1
setExtractRCMode -total_c_th                                   0
setUsefulSkewMode -opt_skew_eco_route                          false
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setOptMode -opt_view_pruning_hold_views_active_list            { test_best_scenario func_best_scenario }
setOptMode -opt_view_pruning_setup_views_active_list           { test_worst_scenario func_worst_scenario }
setOptMode -opt_view_pruning_setup_views_persistent_list       { func_worst_scenario test_worst_scenario}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { func_worst_scenario test_worst_scenario}
setOptMode -opt_drv_margin                                     0
setOptMode -opt_enable_podv2_clock_opt_flow                    false
setOptMode -opt_exp_buffer_tat_enhancement                     true
setOptMode -opt_exp_flow_effort_extreme                        true
setOptMode -opt_exp_global_sizing_tat_fix                      true
setOptMode -opt_exp_pre_cts_new_extreme_flow                   true
setOptMode -opt_exp_pre_cts_new_standard_flow                  true
setOptMode -opt_exp_reclaim_area_rebuffer_tat_fix              true
setOptMode -opt_exp_roi_flow_tat_enhancements                  true
setOptMode -opt_exp_view_pruning_timer_mode                    low
setOptMode -opt_flow_ccopt_extreme_tat_enhancement_v2          true
setOptMode -opt_drv                                            true
setOptMode -opt_post_route_enable_si_attacker_sizing           false
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_view_pruning_placement_setup_view_list         { func_worst_scenario  }
setOptMode -opt_preserve_all_sequential                        false
setOptMode -opt_area_recovery                                  true
setOptMode -opt_setup_target_slack                             0
setOptMode -opt_skew                                           true
setOptMode -opt_skew_ccopt                                     none
setOptMode -opt_skew_post_route                                false
setOptMode -opt_skew_pre_cts                                   false
setAnalysisMode -analysisType                                  onChipVariation
setAnalysisMode -checkType                                     setup
setAnalysisMode -clkSrcPath                                    true
setAnalysisMode -clockPropagation                              sdcControl
setAnalysisMode -cppr                                          both
setAnalysisMode -usefulSkew                                    true

**INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[GPS-MSV] Msv Violating net with fanout count = 1: I_RISC_CORE/I_REG_FILE_data_out_A[15]
[GPS-MSV] Timing and DRV optimization for this net is limited, Please correct the MSV violation. 
[GPS-MSV] UPF Flow. Number of Power Domains: 2
[GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default
RODC: v2.8e

**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FOOT2X16_HVT, site unit.
	Cell FOOT2X16_LVT, site unit.
	Cell FOOT2X16_RVT, site unit.
	Cell FOOT2X2_HVT, site unit.
	Cell FOOT2X2_LVT, site unit.
	Cell FOOT2X2_RVT, site unit.
	Cell FOOT2X32_HVT, site unit.
	Cell FOOT2X32_LVT, site unit.
	Cell FOOT2X32_RVT, site unit.
	Cell FOOT2X4_HVT, site unit.
	Cell FOOT2X4_LVT, site unit.
	Cell FOOT2X4_RVT, site unit.
	Cell FOOT2X8_HVT, site unit.
	Cell FOOT2X8_LVT, site unit.
	Cell FOOT2X8_RVT, site unit.
	Cell FOOTX16_HVT, site unit.
	Cell FOOTX16_LVT, site unit.
	Cell FOOTX16_RVT, site unit.
	Cell FOOTX2_HVT, site unit.
	Cell FOOTX2_LVT, site unit.
	...
	Reporting only the 20 first cells found...
.

**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:11, real = 0:00:05, mem = 3878.0M, totSessionCpu=1:12:05 **
#optDebug: { P: 28 W: 5195 FE: extreme PE: none LDR: 1}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -opt_skew_eco_route false

Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=5243.7M)
AAE DB initialization (MEM=5308.26 CPU=0:00:00.0 REAL=0:00:00.0) 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
	CornerforLayerOpt timing analysis view test_worst_scenario has been selected for calibration 
Compute RC Scale Done ...
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:15.6/0:00:08.5 (1.8), totSession cpu/real = 1:12:09.5/0:28:02.7 (2.6), mem = 5470.8M

GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:12:12 mem=5578.2M ***
*** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 1:12:11.7/0:28:04.2 (2.6), mem = 5578.2M
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4029.61)
*** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
Total number of fetched objects 48204
End delay calculation. (MEM=4107.38 CPU=0:00:11.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3965.93 CPU=0:00:18.5 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:26.1 real=0:00:09.0 totSessionCpu=1:12:46 mem=6037.6M)

Active hold views:
 func_best_scenario
  Dominating endpoints: 6865
  Dominating TNS: -18.724

 test_best_scenario
  Dominating endpoints: 3320
  Dominating TNS: -1.459

Done building cte hold timing graph (fixHold) cpu=0:00:37.6 real=0:00:13.0 totSessionCpu=1:12:49 mem=6069.6M ***
OPTC: user 20.0
Done building hold timer [3224 node(s), 3512 edge(s), 2 view(s)] (fixHold) cpu=0:00:39.7 real=0:00:14.0 totSessionCpu=1:12:51 mem=6069.6M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4064.84)
*** Calculating scaling factor for worst_libs libraries using the default operating condition of each library.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25834_n358_1, driver I_RISC_CORE/FE_OFC7208_n358_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/SI (cell SDFFARX1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25834_n358_1, driver I_RISC_CORE/FE_OFC7208_n358_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1358/A2 (cell OR3X1_LVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25834_n358_1, driver I_RISC_CORE/FE_OFC7208_n358_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1360/A3 (cell NAND4X0_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25834_n358_1, driver I_RISC_CORE/FE_OFC7208_n358_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A1[5] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25834_n358_1, driver I_RISC_CORE/FE_OFC7208_n358_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A1[5] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25834_n358_1, driver I_RISC_CORE/FE_OFC7208_n358_1/Y (cell NBUFFX8_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A1[5] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25817_RegPort_C_7, driver I_RISC_CORE/FE_OFC7191_RegPort_C_7/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[7] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25833_RegPort_C_12, driver I_RISC_CORE/FE_OFC7207_RegPort_C_12/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[12] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25769_n, driver I_RISC_CORE/FE_OFC6807_n378_1/Y (cell INVX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A2[1] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25795_n355_1, driver I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (cell SDFFARX1_RVT) voltage 0.75 does not match receiver I_RISC_CORE/FE_OFC7169_n355_1/A (cell NBUFFX2_LVT) voltage 0.95 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_RN_1, driver I_RISC_CORE/FE_OFC5284_n714/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[4] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_RN_1, driver I_RISC_CORE/FE_OFC5284_n714/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[4] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25802_n1910, driver I_RISC_CORE/FE_OFC7176_n1910/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[14] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25800_n639, driver I_RISC_CORE/FE_OFC7174_n639/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[10] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25809_RegPort_C_13, driver I_RISC_CORE/FE_OFC7183_RegPort_C_13/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[13] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25661_n681, driver I_RISC_CORE/FE_OFC5293_n681/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_/D (cell SDFFX2_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25797_n, driver I_RISC_CORE/FE_OFC7171_n396_1/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U1509/A1 (cell AND2X1_LVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25665_n1200, driver I_RISC_CORE/FE_OFC5297_n1200/Y (cell NBUFFX4_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U130/A2 (cell OAI22X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25768_n, driver I_RISC_CORE/FE_OFC6805_n376_1/Y (cell INVX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A2[3] (cell SRAM2RW128x16) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPMSMV-1810):	Net I_RISC_CORE/FE_OFN25824_n1545, driver I_RISC_CORE/FE_OFC7198_n1545/Y (cell NBUFFX2_LVT) voltage 0.95 does not match receiver I_RISC_CORE/U810/A2 (cell AND2X1_RVT) voltage 0.75 for view test_worst_scenario.
Type 'man IMPMSMV-1810' for more detail.
Total number of fetched objects 48204
End delay calculation. (MEM=4120.18 CPU=0:00:11.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=4120.18 CPU=0:00:15.9 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:34.2 real=0:00:08.0 totSessionCpu=1:13:34 mem=6037.6M)
Done building cte setup timing graph (fixHold) cpu=0:01:23 real=0:00:26.0 totSessionCpu=1:13:35 mem=6037.6M ***

*Info: minBufDelay = 57.6 ps, libStdDelay = 11.0 ps, minBufSize = 2033152 (8.0)
*Info: worst delay setup view: test_worst_scenario func_worst_scenario


------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario
Hold views included:
 test_best_scenario func_best_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.338  |  0.044  | -0.338  |  0.825  |  0.057  |  0.612  |  0.888  |
|           TNS (ns):| -0.338  |  0.000  | -0.338  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |    0    |    0    |    0    |    0    |
|          All Paths:|  10182  |  9907   |   27    |   130   |   115   |   32    |   14    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.320  | -0.002  |  0.140  | -0.320  | -0.136  |  0.092  | -0.163  |
|           TNS (ns):| -20.184 | -0.013  |  0.000  | -15.675 | -3.759  |  0.000  | -0.738  |
|    Violating Paths:|   161   |   10    |    0    |   108   |   32    |    0    |   11    |
|          All Paths:|  10196  |  9930   |   27    |   126   |   110   |   32    |   14    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.036%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:57, real = 0:00:42, mem = 4048.3M, totSessionCpu=1:13:51 **
*** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:01:39.9/0:00:32.3 (3.1), totSession cpu/real = 1:13:51.6/0:28:36.5 (2.6), mem = 5629.6M
*** HoldOpt #1 [begin] (optDesign #1) : totSession cpu/real = 1:13:51.6/0:28:36.5 (2.6), mem = 5629.6M
*info: Run optDesign holdfix with 8 threads.
Info: 7 don't touch nets, 0 undriven net  excluded from IPO operation.
*info: 7 skip_routing nets excluded.
Info: 306 nets with fixed/cover wires excluded.
*info: Marking 98 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 305 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.



*** Starting Core Fixing (fixHold) cpu=0:01:44 real=0:00:35.0 totSessionCpu=1:13:55 mem=6019.7M density=42.145% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.320|   -20.18|     160|          0|       0(     0)|   42.15%|   0:00:00.0|  6101.1M|
|   1|  -0.320|   -20.18|     160|          0|       0(     0)|   42.15%|   0:00:00.0|  6101.1M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.320|   -20.18|     160|          0|       0(     0)|   42.15%|   0:00:00.0|  6101.1M|
|   1|  -0.160|    -2.46|      45|         76|       0(     0)|   42.27%|   0:00:01.0|  6408.9M|
|   2|  -0.086|    -0.38|       7|         15|       2(     0)|   42.29%|   0:00:01.0|  6448.9M|
|   3|  -0.070|    -0.34|       6|          1|       1(     1)|   42.29%|   0:00:00.0|  6453.4M|
|   4|  -0.070|    -0.31|       6|          1|       0(     0)|   42.29%|   0:00:00.0|  6453.4M|
|   5|  -0.070|    -0.28|       6|          1|       0(     0)|   42.29%|   0:00:01.0|  6453.4M|
|   6|  -0.070|    -0.26|       5|          1|       0(     0)|   42.29%|   0:00:00.0|  6463.4M|
|   7|  -0.070|    -0.23|       4|          1|       0(     0)|   42.29%|   0:00:00.0|  6463.4M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 96 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 3 instances resized for Phase I
*info:        in which 1 FF resizing 
*info:        in which 0 ripple resizing (0.000%)
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        182 | default  |
| M5 (z=5)  |          0 |        117 | default  |
+-----------+------------+------------+----------+
| M7 (z=7)  |          1 |          6 | CTS_RULE |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 2 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because it is clock net.

Resizing failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because it is clock net.


*** Finished Core Fixing (fixHold) cpu=0:01:57 real=0:00:40.0 totSessionCpu=1:14:08 mem=6376.9M density=42.291% ***

*info:
*info: Added a total of 96 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           22 cells of type 'DELLN1X2_HVT' used
*info:            4 cells of type 'DELLN1X2_RVT' used
*info:           12 cells of type 'DELLN2X2_HVT' used
*info:            2 cells of type 'DELLN2X2_LVT' used
*info:           30 cells of type 'DELLN2X2_RVT' used
*info:            1 cell  of type 'NBUFFX2_HVT' used
*info:           12 cells of type 'NBUFFX2_LVT' used
*info:            1 cell  of type 'NBUFFX2_RVT' used
*info:            1 cell  of type 'NBUFFX4_LVT' used
*info:            5 cells of type 'NBUFFX8_LVT' used
*info:            6 cells of type 'NBUFFX8_RVT' used
*info:
*info: Total 3 instances resized
*info:       in which 1 FF resizing
*info:


*** Starting refinePlace (1:14:09 mem=6293.6M) ***
Total net bbox length = 8.390e+05 (5.042e+05 3.347e+05) (ext = 8.209e+03)
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Move report: Detail placement moves 172 insts, mean move: 0.56 um, max move: 3.80 um 
	Max move on inst (I_RISC_CORE/xoendcap_DCAP_HVT_552): (374.22, 163.86) --> (374.68, 167.20)
	Runtime: CPU: 0:00:10.2 REAL: 0:00:04.0 MEM: 6276.8MB
Summary Report:
Instances move: 172 (out of 38862 movable)
Instances flipped: 0
Mean displacement: 0.56 um
Max displacement: 3.80 um (Instance: I_RISC_CORE/xoendcap_DCAP_HVT_552) (374.224, 163.856) -> (374.68, 167.2)
	Length: 5 sites, height: 1 rows, site name: unit, cell type: DCAP_HVT, constraint:Fence
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.390e+05 (5.043e+05 3.347e+05) (ext = 8.209e+03)
Runtime: CPU: 0:00:10.4 REAL: 0:00:04.0 MEM: 6276.8MB
*** Finished refinePlace (1:14:20 mem=6276.8M) ***
*** maximum move = 3.80 um ***
*** Finished re-routing un-routed nets (6294.8M) ***


*** Finish Physical Update (cpu=0:00:13.5 real=0:00:05.0 mem=6295.1M) ***
*** Finish Post CTS Hold Fixing (cpu=0:02:11 real=0:00:45.0 totSessionCpu=1:14:23 mem=6376.5M density=42.291%) ***
**INFO: total 273 insts, 281 nets marked don't touch
**INFO: total 273 insts, 281 nets marked don't touch DB property
**INFO: total 273 insts, 281 nets unmarked don't touch
*** HoldOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:32.2/0:00:12.8 (2.5), totSession cpu/real = 1:14:23.8/0:28:49.3 (2.6), mem = 5688.2M

*** Steiner Routed Nets: 0.426%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt_HOLD: max_tran 0 => 0, max_cap 1 => 1 (threshold 10) - Skip drv recovery
GigaOpt: WNS changes after routing: -0.178 -> -0.178 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0055
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.178 -> -0.178 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
HighEffort PG TNS changes after trial route: -0.338 -> -0.338 (threshold = 5.5)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 func_worst_scenario
  Dominating endpoints: 6379
  Dominating TNS: -0.000

 test_worst_scenario
  Dominating endpoints: 2985
  Dominating TNS: -0.338

OPTC: user 20.0
OPTC: user 20.0
Max route layer is changed from 127 to 10 because there is no routing track above this layer
Max route layer is changed from 127 to 10 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] MRDL has single uniform track structure
[NR-eGR] Read 108179 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 23020
[NR-eGR] #PG Blockages       : 108179
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 306
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 12899
[NR-eGR] Read 41750 nets ( ignored 306 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41444
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 41444 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.19% H + 0.02% V. EstWL: 8.893485e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       166( 0.13%)        16( 0.01%)   ( 0.14%) 
[NR-eGR]      M3 ( 3)      1439( 1.15%)        60( 0.05%)   ( 1.19%) 
[NR-eGR]      M4 ( 4)        34( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M5 ( 5)       412( 0.32%)         3( 0.00%)   ( 0.33%) 
[NR-eGR]      M6 ( 6)        46( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR]      M7 ( 7)       300( 0.15%)         4( 0.00%)   ( 0.15%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      2397( 0.18%)        84( 0.01%)   ( 0.19%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.15% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.40 sec, Real: 2.39 sec, Curr Mem: 5.35 MB )
[NR-eGR] Finished Early Global Route ( CPU: 5.42 sec, Real: 2.42 sec, Curr Mem: 5.32 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.52 |          0.52 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |   240.77   133.76   267.52   160.51 |        0.52   | I_RISC_CORE                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          2.62 |          3.93 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 2.62, normalized total congestion hotspot area = 3.93 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |   575.17   414.66   601.92   441.41 |        1.05   | I_CONTEXT_MEM                 |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |   601.92   414.66   628.67   441.41 |        1.05   | I_CONTEXT_MEM                 |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  3  |   254.14   387.90   280.90   414.66 |        0.79   | I_CONTEXT_MEM                 |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  4  |   240.77   133.76   267.52   160.51 |        0.52   | I_RISC_CORE                   |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  5  |   628.67   414.66   655.42   441.41 |        0.52   | I_CONTEXT_MEM                 |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:52, real = 0:01:06, mem = 3867.1M, totSessionCpu=1:14:46 **
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.

Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4041.79)
*** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
Total number of fetched objects 48300
End delay calculation. (MEM=4089.08 CPU=0:00:10.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=4089.08 CPU=0:00:15.2 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:22.8 real=0:00:04.0 totSessionCpu=1:15:17 mem=6015.6M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=4098.77)
*** Calculating scaling factor for worst_libs libraries using the default operating condition of each library.
Total number of fetched objects 48300
End delay calculation. (MEM=4137.5 CPU=0:00:11.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4137.5 CPU=0:00:15.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:23.4 real=0:00:05.0 totSessionCpu=1:15:52 mem=6093.6M)

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 
Hold views included:
 func_best_scenario test_best_scenario

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.338  |  0.044  | -0.338  |  0.157  |  0.057  |  0.158  |  0.888  |
|           TNS (ns):| -0.338  |  0.000  | -0.338  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |    0    |    0    |    0    |    0    |
|          All Paths:|  10182  |  9907   |   27    |   130   |   115   |   32    |   14    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.070  | -0.000  |  0.140  | -0.010  |  0.001  |  0.092  | -0.070  |
|           TNS (ns):| -0.268  |  0.000  |  0.000  | -0.037  |  0.000  |  0.000  | -0.231  |
|    Violating Paths:|   12    |    1    |    0    |    7    |    0    |    0    |    4    |
|          All Paths:|  10196  |  9930   |   27    |   126   |   110   |   32    |   14    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.181%
Routing Overflow: 0.15% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 ---------------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                | TNS | Density (%) | Hotspot                   | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)     |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+-----+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary |    -0.338 | -0.338 |  -0 |       42.04 |            |              | 0:00:33  |        5630 |    0 |   0 |
| hold_fixing     |           | -0.338 |  -0 |       42.29 |            |              | 0:00:12  |        5688 |      |     |
| global_route    |           |        |     |             |            |              | 0:00:00  |        5688 |      |     |
| final_summary   |    -0.338 | -0.338 |  -0 |       42.18 |       2.62 |         3.93 | 0:00:25  |        5628 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:04:05, real = 0:01:28, mem = 4080.7M, totSessionCpu=1:15:58 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postcts_hold
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMSMV-1810      2263  Net %s, driver %s (cell %s) voltage %g d...
WARNING   IMPOPT-3668          2  There are %d nets with MSV violations, t...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 2266 warning(s), 0 error(s)

Removing temporary dont_use automatically set for cells with technology sites with no row.
*** optDesign #1 [finish] () : cpu/real = 0:04:05.2/0:01:28.7 (2.8), totSession cpu/real = 1:15:59.1/0:29:22.9 (2.6), mem = 5434.4M
<CMD> report_ccopt_skew_groups -summary -file ../reports/ORCA_TOP.innovus.postcts.ccopt_skew_groups.rpt
Updating ideal nets and annotations...
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
No differences between SDC and CTS ideal net status found.
Clock tree timing engine global stage delay update for worst_corner:setup.early...
Clock tree timing engine global stage delay update for worst_corner:setup.early done. (took cpu=0:00:00.8 real=0:00:00.1)
Clock tree timing engine global stage delay update for worst_corner:setup.late...
Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
Clock tree timing engine global stage delay update for best_corner:hold.early...
Clock tree timing engine global stage delay update for best_corner:hold.early done. (took cpu=0:00:00.2 real=0:00:00.0)
Clock tree timing engine global stage delay update for best_corner:hold.late...
Clock tree timing engine global stage delay update for best_corner:hold.late done. (took cpu=0:00:00.2 real=0:00:00.0)
<CMD> report_ccopt_clock_trees -summary -file ../reports/ORCA_TOP.innovus.postcts.ccopt_clock_trees.rpt
Updating ideal nets and annotations...
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
No differences between SDC and CTS ideal net status found.
Clock tree timing engine global stage delay update for worst_corner:setup.early...
Clock tree timing engine global stage delay update for worst_corner:setup.early done. (took cpu=0:00:00.7 real=0:00:00.1)
Clock tree timing engine global stage delay update for worst_corner:setup.late...
Clock tree timing engine global stage delay update for worst_corner:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
Clock tree timing engine global stage delay update for best_corner:hold.early...
Clock tree timing engine global stage delay update for best_corner:hold.early done. (took cpu=0:00:00.2 real=0:00:00.0)
Clock tree timing engine global stage delay update for best_corner:hold.late...
Clock tree timing engine global stage delay update for best_corner:hold.late done. (took cpu=0:00:00.2 real=0:00:00.0)
<CMD> timeDesign -postCTS -prefix postcts -outDir ../reports/ORCA_TOP.innovus -expandedViews
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
*** timeDesign #2 [begin] () : totSession cpu/real = 1:16:02.6/0:29:24.4 (2.6), mem = 6011.7M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=5569.7M)
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.


------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.338  |  0.044  | -0.338  |  0.157  |  0.057  |  0.158  |  0.888  |
|           TNS (ns):| -0.338  |  0.000  | -0.338  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |    0    |    0    |    0    |    0    |
|          All Paths:|  10182  |  9907   |   27    |   130   |   115   |   32    |   14    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_worst_scenario | -0.338  |  0.663  | -0.338  |  0.414  |  0.057  |  0.158  | 14.124  |
|                    | -0.338  |  0.000  | -0.338  |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    1    |    0    |    1    |    0    |    0    |    0    |    0    |
|                    |  3820   |  3642   |   11    |   56    |   115   |   32    |    7    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_worst_scenario |  0.044  |  0.044  |  0.607  |  0.157  |  0.057  |  0.612  |  0.888  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|                    |  6843   |  6600   |   16    |   110   |   110   |   32    |    7    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.181%
Routing Overflow: 0.15% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
Total CPU time: 19.64 sec
Total Real time: 10.0 sec
Total Memory Usage: 5551.566406 Mbytes
*** timeDesign #2 [finish] () : cpu/real = 0:00:19.5/0:00:09.2 (2.1), totSession cpu/real = 1:16:22.1/0:29:33.5 (2.6), mem = 5551.6M
<CMD> timeDesign -postCTS -hold -prefix postcts -outDir ../reports/ORCA_TOP.innovus -expandedViews
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
*** timeDesign #3 [begin] () : totSession cpu/real = 1:16:22.3/0:29:33.8 (2.6), mem = 5551.6M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=5230.6M)
**WARN: (IMPOPT-3668):	There are 48 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: ORCA_TOP
# Design Mode: 28nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=3938.03)
*** Calculating scaling factor for best_libs libraries using the default operating condition of each library.
Total number of fetched objects 48300
End delay calculation. (MEM=3991.3 CPU=0:00:11.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3991.3 CPU=0:00:15.9 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:30.3 real=0:00:07.0 totSessionCpu=1:16:55 mem=5952.5M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 test_best_scenario func_best_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.070  | -0.000  |  0.140  | -0.010  |  0.001  |  0.092  | -0.070  |
|           TNS (ns):| -0.268  |  0.000  |  0.000  | -0.037  |  0.000  |  0.000  | -0.231  |
|    Violating Paths:|   12    |    1    |    0    |    7    |    0    |    0    |    4    |
|          All Paths:|  10196  |  9930   |   27    |   126   |   110   |   32    |   14    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|test_best_scenario  |  0.001  |  0.007  |  1.444  |  0.003  |  0.001  |  0.092  |  0.008  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|                    |  3803   |  3642   |   11    |   44    |   110   |   32    |    7    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|func_best_scenario  | -0.070  | -0.000  |  0.140  | -0.010  |  0.001  |  0.092  | -0.070  |
|                    | -0.268  |  0.000  |  0.000  | -0.037  |  0.000  |  0.000  | -0.231  |
|                    |   12    |    1    |    0    |    7    |    0    |    0    |    4    |
|                    |  6866   |  6623   |   16    |   110   |   110   |   32    |    7    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 42.181%
Routing Overflow: 0.15% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ../reports/ORCA_TOP.innovus
Total CPU time: 38.25 sec
Total Real time: 11.0 sec
Total Memory Usage: 5205.359375 Mbytes
*** timeDesign #3 [finish] () : cpu/real = 0:00:38.1/0:00:11.4 (3.3), totSession cpu/real = 1:17:00.4/0:29:45.2 (2.6), mem = 5205.4M
<CMD> redirect -tee ../reports/ORCA_TOP.innovus.postcts.density.rpt { reportDensityMap }
<CMD> summaryReport -noHtml -outfile ../reports/ORCA_TOP.innovus.postcts.summary.rpt
Start to collect the design information.
Build netlist information for Cell ORCA_TOP.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ../reports/ORCA_TOP.innovus.postcts.summary.rpt
<CMD> saveDesign ORCA_TOP_postcts.innovus
#% Begin save design ... (date=05/07 01:33:16, mem=3793.0M)
INFO: Current data have to be saved into a temporary db: 'ORCA_TOP_postcts.innovus.dat.tmp' first. It will be renamed to the correct name 'ORCA_TOP_postcts.innovus.dat' after the old db was deleted.
% Begin Save ccopt configuration ... (date=05/07 01:33:16, mem=3793.0M)
% End Save ccopt configuration ... (date=05/07 01:33:16, total cpu=0:00:00.3, real=0:00:01.0, peak res=3793.4M, current mem=3793.4M)
% Begin Save netlist data ... (date=05/07 01:33:17, mem=3793.4M)
Writing Binary DB to ORCA_TOP_postcts.innovus.dat.tmp/vbin/ORCA_TOP.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/07 01:33:17, total cpu=0:00:00.4, real=0:00:00.0, peak res=3793.4M, current mem=3793.4M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/07 01:33:17, mem=3794.2M)
Saving AAE Data ...
% End Save AAE data ... (date=05/07 01:33:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=3794.2M, current mem=3793.5M)
Saving preference file ORCA_TOP_postcts.innovus.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
*info - save blackBox cells to lef file ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving SCANDEF file ...
**WARN: (IMPSC-1020):	Instance's output pin "snps_clk_chain_1/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "5". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
**WARN: (IMPSC-1020):	Instance's output pin "I_CLOCKING/snps_clk_chain_0/U2/Y" (Cell "AO22X1_RVT") has multiple corresponding input pins for scan tracing. Please specify the instance in scan DEF.  You can also apply "setScanReorderMode -compLogic true" to trace through the chain but it could be not exactly the chain that user needed.
**WARN: (IMPSC-1001):	Unable to trace scan chain "6". Check the information during tracing.
Type 'man IMPSC-1001' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 3 scan chains (total 4530 scan bits).
Start applying DEF ordered sections ...
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_PCI_TOP/I_PCI_READ_FIFO_PCI_FIFO_CTL_U1_count_int_reg_5_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_25_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s3_op2_reg_27_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_81" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_96_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_77_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_79_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__13_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/mega_shift_reg_0__4_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_540" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s1_op1_reg_10_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__22_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/mega_shift_reg_0__21_" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_35_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_43_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/trans3_reg" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_676_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_38_IP" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_567" are corrected to match the netlist.
Type 'man IMPSC-1138' for more detail.
**WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPSC-1144):	Scan chain "5" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1144):	Scan chain "6" was not traced through. Skip apply DEF ordered section.
**WARN: (IMPSC-1143):	Unable to apply DEF ordered sections for 2 scan chain(s). Check previous warning.
*** Scan Sanity Check Summary:
*** 3 scan chains passed sanity check.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Wed May  7 01:33:21 2025)
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.prop
Save Adaptive View Pruning View Names to Binary file
func_worst_scenario
*** Completed saveProperty (cpu=0:00:00.5 real=0:00:00.0 mem=5507.9M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.7 real=0:00:00.0 mem=5499.9M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:01.2 real=0:00:01.0 mem=5483.9M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.apa ...
#
Saving rc congestion map ORCA_TOP_postcts.innovus.dat.tmp/ORCA_TOP.congmap.gz ...
Saving power intent database ...
worst_corner best_corner
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/07 01:33:23, mem=3816.6M)
% End Save power constraints data ... (date=05/07 01:33:23, total cpu=0:00:00.1, real=0:00:01.0, peak res=3816.6M, current mem=3816.6M)
cmin cmax
Generated self-contained design ORCA_TOP_postcts.innovus.dat.tmp
best_libs worst_libs_vddh worst_libs
cmin cmax
func_best_mode test_best_mode func_worst_mode test_worst_mode
../../constraints/ORCA_TOP_func_best.sdc
../../constraints/ORCA_TOP_test_best.sdc
../../constraints/ORCA_TOP_func_worst.sdc
../../constraints/ORCA_TOP_test_worst.sdc
#% End save design ... (date=05/07 01:33:29, total cpu=0:00:08.7, real=0:00:13.0, peak res=3817.6M, current mem=3817.6M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1001           2  Unable to trace scan chain "%s". Check t...
WARNING   IMPSC-1138         132  In scan chain "%s" DEF ordered section, ...
WARNING   IMPSC-1143           1  Unable to apply DEF ordered sections for...
WARNING   IMPSC-1144           2  Scan chain "%s" was not traced through. ...
WARNING   IMPSC-1020           2  Instance's output pin "%s/%s" (Cell "%s"...
*** Message Summary: 139 warning(s), 0 error(s)

<CMD> fit
<CMD> setLayerPreference violation -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_blockage -isVisible 1
<CMD> setLayerPreference node_blockage -isVisible 0
<CMD> ctd_win -side none -id ctd_window
<CMD> get_ccopt_clock_tree_cells
ambiguous command name "get_ccopt_clock_tree": get_ccopt_clock_tree_capacitance get_ccopt_clock_tree_cells get_ccopt_clock_tree_nets get_ccopt_clock_tree_sinks get_ccopt_clock_tree_slew get_ccopt_clock_tree_source_groups get_ccopt_clock_trees
ambiguous command name "get_ccopt_clock_tree": get_ccopt_clock_tree_capacitance get_ccopt_clock_tree_cells get_ccopt_clock_tree_nets get_ccopt_clock_tree_sinks get_ccopt_clock_tree_slew get_ccopt_clock_tree_source_groups get_ccopt_clock_trees
<CMD> get_ccopt_clock_trees top_buffer_cells
invalid command name "historu"
<CMD> selectInst CTS_cfh_inv_00001
<CMD> zoomSelected
<CMD> deselectInst CTS_cfh_inv_00001
<CMD> selectObject Net CTS_39
<CMD> zoomSelected
<CMD> deselectObject Net CTS_39
<CMD> selectInst HJ_flex_HTREE_7
<CMD> zoomSelected
<CMD> deselectInst HJ_flex_HTREE_7

*** Memory Usage v#2 (Current mem = 5581.629M, initial mem = 820.664M) ***
*** Message Summary: 19008 warning(s), 99 error(s)

--- Ending "Innovus" (totcpu=1:18:29, real=0:38:42, mem=5581.6M) ---
