{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639661505586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639661505607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 16 13:31:45 2021 " "Processing started: Thu Dec 16 13:31:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639661505607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639661505607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Master -c Master " "Command: quartus_map --read_settings_files=on --write_settings_files=off Master -c Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639661505607 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639661506782 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639661506782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusfinal/tld/tld.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartusfinal/tld/tld.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TLD " "Found entity 1: TLD" {  } { { "../TLD/TLD.bdf" "" { Schematic "C:/QuartusFinal/TLD/TLD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639661516869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639661516869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusfinal/tlc/tlc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartusfinal/tlc/tlc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TLC " "Found entity 1: TLC" {  } { { "../TLC/TLC.bdf" "" { Schematic "C:/QuartusFinal/TLC/TLC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639661516876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639661516876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusfinal/t6_8/t6_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartusfinal/t6_8/t6_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 T6_8 " "Found entity 1: T6_8" {  } { { "../T6_8/T6_8.bdf" "" { Schematic "C:/QuartusFinal/T6_8/T6_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639661516882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639661516882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusfinal/ripplecounter/ripplecounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartusfinal/ripplecounter/ripplecounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rippleCounter " "Found entity 1: rippleCounter" {  } { { "../rippleCounter/rippleCounter.bdf" "" { Schematic "C:/QuartusFinal/rippleCounter/rippleCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639661516889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639661516889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusfinal/pc/pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartusfinal/pc/pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC/PC.bdf" "" { Schematic "C:/QuartusFinal/PC/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639661516896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639661516896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusfinal/clockdiv/clockdiv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartusfinal/clockdiv/clockdiv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clockDiv " "Found entity 1: clockDiv" {  } { { "../clockDiv/clockDiv.bdf" "" { Schematic "C:/QuartusFinal/clockDiv/clockDiv.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639661516903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639661516903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusfinal/7seg/7seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /quartusfinal/7seg/7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 7seg " "Found entity 1: 7seg" {  } { { "../7seg/7seg.bdf" "" { Schematic "C:/QuartusFinal/7seg/7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639661516910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639661516910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master.bdf 1 1 " "Found 1 design units, including 1 entities, in source file master.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Master " "Found entity 1: Master" {  } { { "Master.bdf" "" { Schematic "C:/QuartusFinal/Master/Master.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639661516917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639661516917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Master " "Elaborating entity \"Master\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639661516959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7seg 7seg:inst4 " "Elaborating entity \"7seg\" for hierarchy \"7seg:inst4\"" {  } { { "Master.bdf" "inst4" { Schematic "C:/QuartusFinal/Master/Master.bdf" { { 104 1064 1160 264 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639661516985 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Primitive \"NOT\" of instance \"inst\" not used" {  } { { "../7seg/7seg.bdf" "" { Schematic "C:/QuartusFinal/7seg/7seg.bdf" { { 360 512 544 408 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1639661516989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLC TLC:inst " "Elaborating entity \"TLC\" for hierarchy \"TLC:inst\"" {  } { { "Master.bdf" "inst" { Schematic "C:/QuartusFinal/Master/Master.bdf" { { 296 728 888 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639661517005 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst92 " "Primitive \"NOT\" of instance \"inst92\" not used" {  } { { "../TLC/TLC.bdf" "" { Schematic "C:/QuartusFinal/TLC/TLC.bdf" { { 288 192 240 320 "inst92" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1639661517009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T6_8 T6_8:inst1 " "Elaborating entity \"T6_8\" for hierarchy \"T6_8:inst1\"" {  } { { "Master.bdf" "inst1" { Schematic "C:/QuartusFinal/Master/Master.bdf" { { 296 984 1080 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639661517025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDiv clockDiv:inst2 " "Elaborating entity \"clockDiv\" for hierarchy \"clockDiv:inst2\"" {  } { { "Master.bdf" "inst2" { Schematic "C:/QuartusFinal/Master/Master.bdf" { { 384 240 392 480 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639661517042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rippleCounter clockDiv:inst2\|rippleCounter:inst " "Elaborating entity \"rippleCounter\" for hierarchy \"clockDiv:inst2\|rippleCounter:inst\"" {  } { { "../clockDiv/clockDiv.bdf" "inst" { Schematic "C:/QuartusFinal/clockDiv/clockDiv.bdf" { { 24 304 440 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639661517056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst5 " "Elaborating entity \"PC\" for hierarchy \"PC:inst5\"" {  } { { "Master.bdf" "inst5" { Schematic "C:/QuartusFinal/Master/Master.bdf" { { 80 576 744 208 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639661517071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLD TLD:inst7 " "Elaborating entity \"TLD\" for hierarchy \"TLD:inst7\"" {  } { { "Master.bdf" "inst7" { Schematic "C:/QuartusFinal/Master/Master.bdf" { { -64 1064 1184 96 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639661517086 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pAmber1 GND " "Pin \"pAmber1\" is stuck at GND" {  } { { "Master.bdf" "" { Schematic "C:/QuartusFinal/Master/Master.bdf" { { -104 1272 1448 -88 "pAmber1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639661517498 "|Master|pAmber1"} { "Warning" "WMLS_MLS_STUCK_PIN" "pAmber2 GND " "Pin \"pAmber2\" is stuck at GND" {  } { { "Master.bdf" "" { Schematic "C:/QuartusFinal/Master/Master.bdf" { { -88 1272 1448 -72 "pAmber2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639661517498 "|Master|pAmber2"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a2 GND " "Pin \"seg_a2\" is stuck at GND" {  } { { "Master.bdf" "" { Schematic "C:/QuartusFinal/Master/Master.bdf" { { -248 944 1120 -232 "seg_a2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639661517498 "|Master|seg_a2"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f2 GND " "Pin \"seg_f2\" is stuck at GND" {  } { { "Master.bdf" "" { Schematic "C:/QuartusFinal/Master/Master.bdf" { { -168 944 1120 -152 "seg_f2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639661517498 "|Master|seg_f2"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g2 GND " "Pin \"seg_g2\" is stuck at GND" {  } { { "Master.bdf" "" { Schematic "C:/QuartusFinal/Master/Master.bdf" { { -152 944 1120 -136 "seg_g2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639661517498 "|Master|seg_g2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639661517498 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639661517556 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639661517985 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639661517985 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639661518046 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639661518046 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639661518046 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639661518046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639661518069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 16 13:31:58 2021 " "Processing ended: Thu Dec 16 13:31:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639661518069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639661518069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639661518069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639661518069 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1639661519686 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639661519707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 16 13:31:59 2021 " "Processing started: Thu Dec 16 13:31:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639661519707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1639661519707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Master -c Master " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Master -c Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1639661519707 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1639661519998 ""}
{ "Info" "0" "" "Project  = Master" {  } {  } 0 0 "Project  = Master" 0 0 "Fitter" 0 0 1639661519999 ""}
{ "Info" "0" "" "Revision = Master" {  } {  } 0 0 "Revision = Master" 0 0 "Fitter" 0 0 1639661519999 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1639661520103 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1639661520103 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Master 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Master\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639661520114 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639661520160 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639661520160 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639661520340 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1639661520355 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639661521172 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639661521172 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639661521172 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639661521172 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639661521172 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639661521172 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639661521172 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639661521172 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639661521172 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639661521172 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639661521172 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1639661521172 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/QuartusFinal/Master/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639661521174 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/QuartusFinal/Master/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639661521174 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/QuartusFinal/Master/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639661521174 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/QuartusFinal/Master/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639661521174 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/QuartusFinal/Master/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639661521174 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/QuartusFinal/Master/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639661521174 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/QuartusFinal/Master/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639661521174 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/apps/quartus18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/QuartusFinal/Master/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639661521174 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1639661521174 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1639661521177 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1639661521177 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1639661521177 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1639661521177 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1639661521177 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "30 30 " "No exact pin location assignment(s) for 30 pins of 30 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1639661521376 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Master.sdc " "Synopsys Design Constraints File file not found: 'Master.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1639661521736 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1639661521736 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "PC:inst5\|inst2 PC:inst5\|inst2 " "Clock target PC:inst5\|inst2 of clock PC:inst5\|inst2 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1639661521737 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1639661521737 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1639661521738 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1639661521738 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockDiv:inst2\|rippleCounter:inst\|inst3  " "Automatically promoted node clockDiv:inst2\|rippleCounter:inst\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639661521761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clockDiv:inst2\|rippleCounter:inst\|inst3~0 " "Destination node clockDiv:inst2\|rippleCounter:inst\|inst3~0" {  } { { "../rippleCounter/rippleCounter.bdf" "" { Schematic "C:/QuartusFinal/rippleCounter/rippleCounter.bdf" { { 80 504 568 160 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "C:/QuartusFinal/Master/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639661521761 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1639661521761 ""}  } { { "../rippleCounter/rippleCounter.bdf" "" { Schematic "C:/QuartusFinal/rippleCounter/rippleCounter.bdf" { { 80 504 568 160 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "C:/QuartusFinal/Master/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639661521761 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clear~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node clear~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639661521761 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PC:inst5\|inst3 " "Destination node PC:inst5\|inst3" {  } { { "../PC/PC.bdf" "" { Schematic "C:/QuartusFinal/PC/PC.bdf" { { 168 200 264 216 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "C:/QuartusFinal/Master/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639661521761 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1639661521761 ""}  } { { "Master.bdf" "" { Schematic "C:/QuartusFinal/Master/Master.bdf" { { 488 32 200 504 "clear" "" } } } } { "temporary_test_loc" "" { Generic "C:/QuartusFinal/Master/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639661521761 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1639661522097 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639661522097 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639661522097 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639661522098 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639661522099 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1639661522099 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1639661522099 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1639661522099 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1639661522099 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1639661522099 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1639661522099 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "29 unused 2.5V 3 26 0 " "Number of I/O pins in group: 29 (unused VREF, 2.5V VCCIO, 3 input, 26 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1639661522101 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1639661522101 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1639661522101 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639661522102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639661522102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639661522102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639661522102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639661522102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639661522102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639661522102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639661522102 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1639661522102 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1639661522102 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1639661522102 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639661522149 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1639661522155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1639661523149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639661523214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1639661523233 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1639661526076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639661526077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1639661530352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y33 X32_Y43 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y33 to location X32_Y43" {  } { { "loc" "" { Generic "C:/QuartusFinal/Master/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y33 to location X32_Y43"} { { 12 { 0 ""} 22 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1639661531479 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1639661531479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1639661531862 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1639661531862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639661531865 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1639661532027 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639661532033 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639661532249 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639661532249 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639661532751 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639661533543 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/QuartusFinal/Master/output_files/Master.fit.smsg " "Generated suppressed messages file C:/QuartusFinal/Master/output_files/Master.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1639661533791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5773 " "Peak virtual memory: 5773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639661534255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 16 13:32:14 2021 " "Processing ended: Thu Dec 16 13:32:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639661534255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639661534255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639661534255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639661534255 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1639661535549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639661535569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 16 13:32:15 2021 " "Processing started: Thu Dec 16 13:32:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639661535569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1639661535569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Master -c Master " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Master -c Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1639661535569 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1639661535979 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1639661537418 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1639661537528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639661538331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 16 13:32:18 2021 " "Processing ended: Thu Dec 16 13:32:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639661538331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639661538331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639661538331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1639661538331 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1639661538928 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1639661539937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639661539958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 16 13:32:19 2021 " "Processing started: Thu Dec 16 13:32:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639661539958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1639661539958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Master -c Master " "Command: quartus_sta Master -c Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1639661539958 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1639661540250 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1639661541128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1639661541128 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639661541172 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639661541172 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Master.sdc " "Synopsys Design Constraints File file not found: 'Master.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1639661541416 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1639661541416 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockDiv:inst2\|rippleCounter:inst\|inst3 clockDiv:inst2\|rippleCounter:inst\|inst3 " "create_clock -period 1.000 -name clockDiv:inst2\|rippleCounter:inst\|inst3 clockDiv:inst2\|rippleCounter:inst\|inst3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639661541417 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name button1 button1 " "create_clock -period 1.000 -name button1 button1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639661541417 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PC:inst5\|inst4 PC:inst5\|inst4 " "create_clock -period 1.000 -name PC:inst5\|inst4 PC:inst5\|inst4" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639661541417 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PC:inst5\|inst2 PC:inst5\|inst2 " "create_clock -period 1.000 -name PC:inst5\|inst2 PC:inst5\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639661541417 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockDiv:inst2\|rippleCounter:inst\|inst2 clockDiv:inst2\|rippleCounter:inst\|inst2 " "create_clock -period 1.000 -name clockDiv:inst2\|rippleCounter:inst\|inst2 clockDiv:inst2\|rippleCounter:inst\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639661541417 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockDiv:inst2\|rippleCounter:inst\|inst clockDiv:inst2\|rippleCounter:inst\|inst " "create_clock -period 1.000 -name clockDiv:inst2\|rippleCounter:inst\|inst clockDiv:inst2\|rippleCounter:inst\|inst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639661541417 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name iClock iClock " "create_clock -period 1.000 -name iClock iClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639661541417 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639661541417 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "PC:inst5\|inst2 PC:inst5\|inst2 " "Clock target PC:inst5\|inst2 of clock PC:inst5\|inst2 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1639661541418 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1639661541418 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639661541419 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1639661541419 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1639661541429 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1639661541436 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639661541438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.818 " "Worst-case setup slack is -2.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.818              -8.402 clockDiv:inst2\|rippleCounter:inst\|inst3  " "   -2.818              -8.402 clockDiv:inst2\|rippleCounter:inst\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.886              -0.886 iClock  " "   -0.886              -0.886 iClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.407              -0.407 PC:inst5\|inst2  " "   -0.407              -0.407 PC:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.393              -0.393 clockDiv:inst2\|rippleCounter:inst\|inst  " "   -0.393              -0.393 clockDiv:inst2\|rippleCounter:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.393              -0.393 clockDiv:inst2\|rippleCounter:inst\|inst2  " "   -0.393              -0.393 clockDiv:inst2\|rippleCounter:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 PC:inst5\|inst4  " "    0.298               0.000 PC:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.609               0.000 button1  " "    2.609               0.000 button1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639661541442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.764 " "Worst-case hold slack is -2.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.764              -2.764 button1  " "   -2.764              -2.764 button1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.502              -0.502 PC:inst5\|inst4  " "   -0.502              -0.502 PC:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clockDiv:inst2\|rippleCounter:inst\|inst3  " "    0.340               0.000 clockDiv:inst2\|rippleCounter:inst\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 clockDiv:inst2\|rippleCounter:inst\|inst2  " "    0.440               0.000 clockDiv:inst2\|rippleCounter:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547               0.000 PC:inst5\|inst2  " "    0.547               0.000 PC:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 clockDiv:inst2\|rippleCounter:inst\|inst  " "    0.555               0.000 clockDiv:inst2\|rippleCounter:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.875               0.000 iClock  " "    0.875               0.000 iClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639661541448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.259 " "Worst-case recovery slack is -3.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.259              -5.537 PC:inst5\|inst4  " "   -3.259              -5.537 PC:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.114              -3.114 PC:inst5\|inst2  " "   -3.114              -3.114 PC:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 button1  " "    0.392               0.000 button1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639661541453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.370 " "Worst-case removal slack is -0.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.370              -0.370 button1  " "   -0.370              -0.370 button1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.315               0.000 PC:inst5\|inst4  " "    2.315               0.000 PC:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.312               0.000 PC:inst5\|inst2  " "    3.312               0.000 PC:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639661541460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 button1  " "   -3.000              -4.403 button1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 iClock  " "   -3.000              -4.403 iClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 clockDiv:inst2\|rippleCounter:inst\|inst3  " "   -1.403              -7.015 clockDiv:inst2\|rippleCounter:inst\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -2.806 PC:inst5\|inst4  " "   -1.403              -2.806 PC:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 PC:inst5\|inst2  " "   -1.403              -1.403 PC:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 clockDiv:inst2\|rippleCounter:inst\|inst  " "   -1.403              -1.403 clockDiv:inst2\|rippleCounter:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 clockDiv:inst2\|rippleCounter:inst\|inst2  " "   -1.403              -1.403 clockDiv:inst2\|rippleCounter:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661541464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639661541464 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639661541476 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1639661541496 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1639661544094 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "PC:inst5\|inst2 PC:inst5\|inst2 " "Clock target PC:inst5\|inst2 of clock PC:inst5\|inst2 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1639661544172 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639661544173 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639661544180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.637 " "Worst-case setup slack is -2.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.637              -7.419 clockDiv:inst2\|rippleCounter:inst\|inst3  " "   -2.637              -7.419 clockDiv:inst2\|rippleCounter:inst\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.680              -0.680 iClock  " "   -0.680              -0.680 iClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.306              -0.306 PC:inst5\|inst2  " "   -0.306              -0.306 PC:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.306              -0.306 clockDiv:inst2\|rippleCounter:inst\|inst  " "   -0.306              -0.306 clockDiv:inst2\|rippleCounter:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.301              -0.301 clockDiv:inst2\|rippleCounter:inst\|inst2  " "   -0.301              -0.301 clockDiv:inst2\|rippleCounter:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 PC:inst5\|inst4  " "    0.362               0.000 PC:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.479               0.000 button1  " "    2.479               0.000 button1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639661544184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.560 " "Worst-case hold slack is -2.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.560              -2.560 button1  " "   -2.560              -2.560 button1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.459              -0.459 PC:inst5\|inst4  " "   -0.459              -0.459 PC:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 clockDiv:inst2\|rippleCounter:inst\|inst3  " "    0.306               0.000 clockDiv:inst2\|rippleCounter:inst\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 clockDiv:inst2\|rippleCounter:inst\|inst2  " "    0.387               0.000 clockDiv:inst2\|rippleCounter:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 PC:inst5\|inst2  " "    0.472               0.000 PC:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 clockDiv:inst2\|rippleCounter:inst\|inst  " "    0.501               0.000 clockDiv:inst2\|rippleCounter:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 iClock  " "    0.699               0.000 iClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639661544191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.877 " "Worst-case recovery slack is -2.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.877              -4.930 PC:inst5\|inst4  " "   -2.877              -4.930 PC:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.727              -2.727 PC:inst5\|inst2  " "   -2.727              -2.727 PC:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 button1  " "    0.480               0.000 button1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639661544196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.371 " "Worst-case removal slack is -0.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.371              -0.371 button1  " "   -0.371              -0.371 button1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.181               0.000 PC:inst5\|inst4  " "    2.181               0.000 PC:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.001               0.000 PC:inst5\|inst2  " "    3.001               0.000 PC:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639661544203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 button1  " "   -3.000              -4.403 button1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 iClock  " "   -3.000              -4.403 iClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 clockDiv:inst2\|rippleCounter:inst\|inst3  " "   -1.403              -7.015 clockDiv:inst2\|rippleCounter:inst\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -2.806 PC:inst5\|inst4  " "   -1.403              -2.806 PC:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 PC:inst5\|inst2  " "   -1.403              -1.403 PC:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 clockDiv:inst2\|rippleCounter:inst\|inst  " "   -1.403              -1.403 clockDiv:inst2\|rippleCounter:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 clockDiv:inst2\|rippleCounter:inst\|inst2  " "   -1.403              -1.403 clockDiv:inst2\|rippleCounter:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639661544207 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639661544221 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "PC:inst5\|inst2 PC:inst5\|inst2 " "Clock target PC:inst5\|inst2 of clock PC:inst5\|inst2 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1639661544361 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639661544361 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639661544363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.894 " "Worst-case setup slack is -0.894" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.894              -2.476 clockDiv:inst2\|rippleCounter:inst\|inst3  " "   -0.894              -2.476 clockDiv:inst2\|rippleCounter:inst\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.272              -0.272 iClock  " "   -0.272              -0.272 iClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 clockDiv:inst2\|rippleCounter:inst\|inst2  " "    0.136               0.000 clockDiv:inst2\|rippleCounter:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 PC:inst5\|inst2  " "    0.151               0.000 PC:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clockDiv:inst2\|rippleCounter:inst\|inst  " "    0.178               0.000 clockDiv:inst2\|rippleCounter:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530               0.000 PC:inst5\|inst4  " "    0.530               0.000 PC:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.445               0.000 button1  " "    1.445               0.000 button1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639661544368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.240 " "Worst-case hold slack is -1.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.240              -1.240 button1  " "   -1.240              -1.240 button1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.243              -0.243 PC:inst5\|inst4  " "   -0.243              -0.243 PC:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clockDiv:inst2\|rippleCounter:inst\|inst3  " "    0.148               0.000 clockDiv:inst2\|rippleCounter:inst\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 clockDiv:inst2\|rippleCounter:inst\|inst2  " "    0.163               0.000 clockDiv:inst2\|rippleCounter:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 clockDiv:inst2\|rippleCounter:inst\|inst  " "    0.190               0.000 clockDiv:inst2\|rippleCounter:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 PC:inst5\|inst2  " "    0.203               0.000 PC:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.538               0.000 iClock  " "    0.538               0.000 iClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639661544374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.039 " "Worst-case recovery slack is -1.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.039              -1.940 PC:inst5\|inst4  " "   -1.039              -1.940 PC:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.990              -0.990 PC:inst5\|inst2  " "   -0.990              -0.990 PC:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.539               0.000 button1  " "    0.539               0.000 button1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639661544380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.014 " "Worst-case removal slack is -0.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.014              -0.014 button1  " "   -0.014              -0.014 button1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.457               0.000 PC:inst5\|inst4  " "    1.457               0.000 PC:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.615               0.000 PC:inst5\|inst2  " "    1.615               0.000 PC:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639661544386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.104 button1  " "   -3.000              -4.104 button1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.064 iClock  " "   -3.000              -4.064 iClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 clockDiv:inst2\|rippleCounter:inst\|inst3  " "   -1.000              -5.000 clockDiv:inst2\|rippleCounter:inst\|inst3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 PC:inst5\|inst4  " "   -1.000              -2.000 PC:inst5\|inst4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 PC:inst5\|inst2  " "   -1.000              -1.000 PC:inst5\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 clockDiv:inst2\|rippleCounter:inst\|inst  " "   -1.000              -1.000 clockDiv:inst2\|rippleCounter:inst\|inst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 clockDiv:inst2\|rippleCounter:inst\|inst2  " "   -1.000              -1.000 clockDiv:inst2\|rippleCounter:inst\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639661544390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639661544390 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639661545083 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639661545083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639661545151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 16 13:32:25 2021 " "Processing ended: Thu Dec 16 13:32:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639661545151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639661545151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639661545151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1639661545151 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus Prime Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1639661545791 ""}
