$date
	Mon Sep 27 23:56:43 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module RCA_pipe1_testbench $end
$var wire 4 ! F [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 4 $ C [3:0] $end
$var reg 4 % D [3:0] $end
$var reg 1 & clk $end
$scope module pipe2 $end
$var wire 4 ' A [3:0] $end
$var wire 4 ( B [3:0] $end
$var wire 4 ) C [3:0] $end
$var wire 4 * D [3:0] $end
$var wire 1 & clk $end
$var wire 4 + F [3:0] $end
$var reg 16 , L12_D [15:0] $end
$var reg 16 - L12_x1 [15:0] $end
$var reg 16 . L12_x2 [15:0] $end
$var reg 16 / L23_D [15:0] $end
$var reg 16 0 L23_x3 [15:0] $end
$var reg 16 1 L34_F [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
0&
bx %
bx $
bx #
bx "
bx !
$end
#5
b0 %
b0 *
b11 $
b11 )
b101 #
b101 (
b11 "
b11 '
#10
b0 ,
1&
#14
b11 .
b1000 -
#20
0&
#25
b10 %
b10 *
b1000 #
b1000 (
#30
b10 ,
1&
#32
b0 /
#34
b1011 0
b1 .
b1011 -
#40
0&
#45
b1 %
b1 *
b1 $
b1 )
b101 #
b101 (
b1010 "
b1010 '
#50
b1 ,
1&
#52
b10 /
#54
b0 .
b1111 -
b1100 0
#56
b0 !
b0 +
b0 1
#60
0&
#65
b100 %
b100 *
b1000 $
b1000 )
b11 #
b11 (
b111 "
b111 '
#70
b100 ,
1&
#72
b1 /
#74
b1111 0
b100 .
b1010 -
#76
b1000 !
b1000 +
b11000 1
#80
0&
#85
b1 %
b1 *
b101 $
b101 )
b101 #
b101 (
b1010 "
b1010 '
#90
b1 ,
1&
#92
b100 /
#94
b1111 -
b1110 0
#96
b1111 !
b1111 +
b1111 1
#100
0&
#105
b11 %
b11 *
b1101 #
b1101 (
b1100 "
b1100 '
#110
b11 ,
1&
#112
b1 /
#114
b10011 0
b10 .
b11001 -
#116
b1000 !
b1000 +
b111000 1
#120
0&
#125
b1 %
b1 *
b1110 $
b1110 )
b1010 "
b1010 '
#130
b1 ,
1&
#132
b11 /
#134
b1101 .
b10111 -
b11011 0
#136
b11 !
b11 +
b10011 1
#140
0&
#145
b100 %
b100 *
b10 $
b10 )
b1100 "
b1100 '
#150
b100 ,
1&
#152
b1 /
#154
b100100 0
b1111111111111110 .
b11001 -
#156
b1 !
b1 +
b1010001 1
#160
0&
#170
1&
#172
b100 /
#174
b10111 0
#176
b100 !
b100 +
b100100 1
#180
0&
#190
1&
#196
b1100 !
b1100 +
b1011100 1
#200
0&
#210
1&
#220
0&
#230
1&
#240
0&
#250
1&
#260
0&
#270
1&
#280
0&
#290
1&
#300
0&
