==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2013.3
Copyright (C) 2013 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 125ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [IMPL-8] Exporting the design as a Pcore for EDK.
@I [IMPL-200] Port 'input_V_data_V' is mapped to 'TDATA' by default.
@I [IMPL-200] Port 'input_V_keep_V' is mapped to 'TKEEP' by default.
@I [IMPL-200] Port 'input_V_strb_V' is mapped to 'TSTRB' by default.
@I [IMPL-200] Port 'input_V_user_V' is mapped to 'TUSER' by default.
@I [IMPL-200] Port 'input_V_last_V' is mapped to 'TLAST' by default.
@I [IMPL-200] Port 'input_V_id_V' is mapped to 'TID' by default.
@I [IMPL-200] Port 'input_V_dest_V' is mapped to 'TDEST' by default.
@I [IMPL-200] Port 'output_V_data_V' is mapped to 'TDATA' by default.
@I [IMPL-200] Port 'output_V_keep_V' is mapped to 'TKEEP' by default.
@I [IMPL-200] Port 'output_V_strb_V' is mapped to 'TSTRB' by default.
@I [IMPL-200] Port 'output_V_user_V' is mapped to 'TUSER' by default.
@I [IMPL-200] Port 'output_V_last_V' is mapped to 'TLAST' by default.
@I [IMPL-200] Port 'output_V_id_V' is mapped to 'TID' by default.
@I [IMPL-200] Port 'output_V_dest_V' is mapped to 'TDEST' by default.
@I [LIC-101] Checked in feature [HLS]
