{"vcs1":{"timestamp_begin":1681674798.978520194, "rt":0.70, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1681674799.710156706, "rt":0.98, "ut":0.19, "st":0.14}}
{"link":{"timestamp_begin":1681674800.716632041, "rt":0.71, "ut":0.07, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681674798.683708119}
{"VCS_COMP_START_TIME": 1681674798.683708119}
{"VCS_COMP_END_TIME": 1681674802.228290551}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
