

================================================================
== Vivado HLS Report for 'cordic_base'
================================================================
* Date:           Fri Nov 10 14:51:58 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        sqrt_CORDIC
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffve1924-3-e-es2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.62|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2002|  2002|  2002|  2002|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |                      |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1              |    48|    48|         1|          -|          -|    48|    no    |
        |- data_int_frac_loop  |    50|    50|         1|          -|          -|    50|    no    |
        |- precision_loop      |  1875|  1875|        75|          -|          -|    25|    no    |
        | + rem_loop           |    24|    24|         1|          -|          -|    24|    no    |
        | + sqre_loop          |    23|    23|         1|          -|          -|    23|    no    |
        | + sqrt_int_loop      |    24|    24|         1|          -|          -|    24|    no    |
        |- Loop 4              |    25|    25|         1|          -|          -|    25|    no    |
        +----------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     413|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|     161|    -|
|Register         |        -|      -|      497|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      0|      497|     574|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|      0|    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |bit_1_fu_709_p2           |     +    |      0|  0|  15|           5|           1|
    |bit_fu_290_p2             |     +    |      0|  0|  15|           6|           1|
    |bvh_d_index_10_fu_626_p2  |     +    |      0|  0|  15|           6|           1|
    |bvh_d_index_3_fu_460_p2   |     +    |      0|  0|  15|           6|           2|
    |bvh_d_index_8_fu_566_p2   |     +    |      0|  0|  15|           6|           2|
    |i_2_fu_693_p2             |     +    |      0|  0|  15|           6|           2|
    |i_fu_327_p2               |     +    |      0|  0|  15|           6|           1|
    |j_1_fu_598_p2             |     +    |      0|  0|  15|           6|           2|
    |j_2_fu_658_p2             |     +    |      0|  0|  15|           6|           2|
    |j_fu_492_p2               |     +    |      0|  0|  15|           6|           2|
    |bvh_d_index_1_fu_355_p2   |     -    |      0|  0|  15|           5|           6|
    |bvh_d_index_2_fu_365_p2   |     -    |      0|  0|  15|           6|           7|
    |rem_next_V_fu_609_p2      |     -    |      0|  0|  57|          50|          50|
    |sel_tmp2_fu_421_p2        |    and   |      0|  0|   2|           1|           1|
    |exitcond_i3_fu_284_p2     |   icmp   |      0|  0|   3|           6|           6|
    |exitcond_i6_fu_703_p2     |   icmp   |      0|  0|   2|           5|           4|
    |exitcond_i_fu_321_p2      |   icmp   |      0|  0|   3|           6|           5|
    |tmp_1_fu_349_p2           |   icmp   |      0|  0|   3|           6|           5|
    |tmp_fu_333_p2             |   icmp   |      0|  0|   3|           6|           1|
    |bvh_d_index_5_fu_508_p2   |    or    |      0|  0|   6|           6|           1|
    |p_0289_2_i_fu_687_p3      |  select  |      0|  0|  50|           1|          50|
    |p_050_6_i_fu_427_p3       |  select  |      0|  0|  50|           1|          50|
    |sel_tmp_fu_407_p3         |  select  |      0|  0|  50|           1|          50|
    |not_Result_s_fu_671_p2    |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp1_fu_415_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 413|         161|         256|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  44|          9|    1|          9|
    |ap_return               |   9|          2|   25|         50|
    |bvh_d_index_11_reg_244  |   9|          2|    6|         12|
    |bvh_d_index_4_reg_212   |   9|          2|    6|         12|
    |bvh_d_index_6_reg_266   |   9|          2|    5|         10|
    |bvh_d_index_9_reg_223   |   9|          2|    6|         12|
    |bvh_d_index_reg_132     |   9|          2|    6|         12|
    |data_x_outp_V_reg_166   |   9|          2|   25|         50|
    |i1_0_i_reg_155          |   9|          2|    6|         12|
    |i2_0_i_reg_190          |   9|          2|    6|         12|
    |p_0289_0_i_reg_178      |   9|          2|   50|        100|
    |p_Val2_3_reg_202        |   9|          2|   50|        100|
    |p_Val2_4_fu_110         |   9|          2|   50|        100|
    |p_Val2_6_reg_234        |   9|          2|   25|         50|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 161|         35|  267|        541|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   8|   0|    8|          0|
    |ap_return_preg          |  25|   0|   25|          0|
    |bvh_d_index_11_reg_244  |   6|   0|    6|          0|
    |bvh_d_index_4_reg_212   |   6|   0|    6|          0|
    |bvh_d_index_6_reg_266   |   5|   0|    5|          0|
    |bvh_d_index_9_reg_223   |   6|   0|    6|          0|
    |bvh_d_index_reg_132     |   6|   0|    6|          0|
    |data_x_outp_V_reg_166   |  25|   0|   25|          0|
    |i1_0_i_reg_155          |   6|   0|    6|          0|
    |i2_0_i_reg_190          |   6|   0|    6|          0|
    |p_0289_0_i_reg_178      |  50|   0|   50|          0|
    |p_Result_13_reg_791     |  50|   0|   50|          0|
    |p_Val2_3_reg_202        |  50|   0|   50|          0|
    |p_Val2_4_fu_110         |  50|   0|   50|          0|
    |p_Val2_6_reg_234        |  25|   0|   25|          0|
    |p_Val2_7_reg_255        |  25|   0|   25|          0|
    |p_Val2_s_reg_143        |  50|   0|   50|          0|
    |rem_next_V_reg_805      |  50|   0|   50|          0|
    |x_in_V_reg_120          |  48|   0|   48|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 497|   0|  497|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------+-----+-----+------------+---------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |     cordic_base     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |     cordic_base     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |     cordic_base     | return value |
|ap_done              | out |    1| ap_ctrl_hs |     cordic_base     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |     cordic_base     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |     cordic_base     | return value |
|ap_return            | out |   25| ap_ctrl_hs |     cordic_base     | return value |
|inputData_in_V_read  |  in |   48|   ap_none  | inputData_in_V_read |    scalar    |
+---------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond_i3)
	3  / (exitcond_i3)
3 --> 
	3  / (!exitcond_i)
	4  / (exitcond_i)
4 --> 
	5  / (!tmp_10)
	8  / (tmp_10)
5 --> 
	5  / (!tmp_11)
	6  / (tmp_11)
6 --> 
	6  / (!tmp_19)
	7  / (tmp_19)
7 --> 
	7  / (!tmp_22)
	4  / (tmp_22)
8 --> 
	8  / (!exitcond_i6)
* FSM state operations: 

 <State 1>: 0.60ns
ST_1: inputData_in_V_read_1 (2)  [1/1] 0.00ns
_ZrsILi48ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit339:0  %inputData_in_V_read_1 = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %inputData_in_V_read)

ST_1: StgValue_10 (3)  [1/1] 0.60ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:311->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:253
_ZrsILi48ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit339:1  br label %0


 <State 2>: 1.01ns
ST_2: x_in_V (5)  [1/1] 0.00ns
:0  %x_in_V = phi i48 [ undef, %_ZrsILi48ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit339 ], [ %p_Result_s, %1 ]

ST_2: bvh_d_index (6)  [1/1] 0.00ns
:1  %bvh_d_index = phi i6 [ 0, %_ZrsILi48ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit339 ], [ %bit, %1 ]

ST_2: index_assign_11_cast (7)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:253
:2  %index_assign_11_cast = zext i6 %bvh_d_index to i32

ST_2: exitcond_i3 (8)  [1/1] 0.65ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:311->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:253
:3  %exitcond_i3 = icmp eq i6 %bvh_d_index, -16

ST_2: empty (9)  [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: bit (10)  [1/1] 1.01ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:311->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:253
:5  %bit = add i6 %bvh_d_index, 1

ST_2: StgValue_17 (11)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:311->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:253
:6  br i1 %exitcond_i3, label %"get_inputs<48, 6, 1>.exit.preheader", label %1

ST_2: tmp_2 (13)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:312->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:253
:0  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %inputData_in_V_read_1, i32 %index_assign_11_cast)

ST_2: p_Repl2_4 (14)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:312->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:253
:1  %p_Repl2_4 = zext i1 %tmp_2 to i64

ST_2: p_Result_s (15)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:312->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:253
:2  %p_Result_s = call i48 @_ssdm_op_BitSet.i48.i48.i32.i64(i48 %x_in_V, i32 %index_assign_11_cast, i64 %p_Repl2_4)

ST_2: StgValue_21 (16)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:311->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:253
:3  br label %0

ST_2: StgValue_22 (18)  [1/1] 0.60ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:748->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
get_inputs<48, 6, 1>.exit.preheader:0  br label %"get_inputs<48, 6, 1>.exit"


 <State 3>: 1.09ns
ST_3: p_Val2_s (20)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:751->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
get_inputs<48, 6, 1>.exit:0  %p_Val2_s = phi i50 [ %p_050_6_i, %_ifconv ], [ undef, %"get_inputs<48, 6, 1>.exit.preheader" ]

ST_3: i1_0_i (21)  [1/1] 0.00ns
get_inputs<48, 6, 1>.exit:1  %i1_0_i = phi i6 [ %i, %_ifconv ], [ 0, %"get_inputs<48, 6, 1>.exit.preheader" ]

ST_3: i1_0_i_cast (22)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:748->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
get_inputs<48, 6, 1>.exit:2  %i1_0_i_cast = zext i6 %i1_0_i to i7

ST_3: exitcond_i (23)  [1/1] 0.65ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:748->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
get_inputs<48, 6, 1>.exit:3  %exitcond_i = icmp eq i6 %i1_0_i, -14

ST_3: empty_12 (24)  [1/1] 0.00ns
get_inputs<48, 6, 1>.exit:4  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)

ST_3: i (25)  [1/1] 1.01ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:748->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
get_inputs<48, 6, 1>.exit:5  %i = add i6 %i1_0_i, 1

ST_3: StgValue_29 (26)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:748->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
get_inputs<48, 6, 1>.exit:6  br i1 %exitcond_i, label %.preheader.i.preheader, label %_ifconv

ST_3: StgValue_30 (28)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:748->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str278) nounwind

ST_3: tmp (29)  [1/1] 0.65ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:749->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
_ifconv:1  %tmp = icmp eq i6 %i1_0_i, 0

ST_3: p_Result_9 (30)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:750->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661 (grouped into LUT with out node p_050_6_i)
_ifconv:2  %p_Result_9 = call i50 @_ssdm_op_BitSet.i50.i50.i32.i1(i50 %p_Val2_s, i32 49, i1 false)

ST_3: tmp_1 (31)  [1/1] 0.65ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:751->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
_ifconv:3  %tmp_1 = icmp ult i6 %i1_0_i, -15

ST_3: bvh_d_index_1 (32)  [1/1] 1.01ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:752->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
_ifconv:4  %bvh_d_index_1 = sub i6 -15, %i1_0_i

ST_3: index_assign_cast (33)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:752->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
_ifconv:5  %index_assign_cast = zext i6 %bvh_d_index_1 to i32

ST_3: bvh_d_index_2 (34)  [1/1] 1.01ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:752->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
_ifconv:6  %bvh_d_index_2 = sub i7 48, %i1_0_i_cast

ST_3: index_assign_12_cast (35)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:752->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
_ifconv:7  %index_assign_12_cast = sext i7 %bvh_d_index_2 to i32

ST_3: tmp_7 (36)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:752->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
_ifconv:8  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %x_in_V, i32 %index_assign_12_cast)

ST_3: p_Repl2_s (37)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:752->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
_ifconv:9  %p_Repl2_s = zext i1 %tmp_7 to i64

ST_3: p_Result_10 (38)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:752->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
_ifconv:10  %p_Result_10 = call i50 @_ssdm_op_BitSet.i50.i50.i32.i64(i50 %p_Val2_s, i32 %index_assign_cast, i64 %p_Repl2_s)

ST_3: p_Result_11 (39)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:754->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661 (grouped into LUT with out node p_050_6_i)
_ifconv:11  %p_Result_11 = call i50 @_ssdm_op_BitSet.i50.i50.i32.i64(i50 %p_Val2_s, i32 %index_assign_cast, i64 0)

ST_3: sel_tmp (40)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:749->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661 (grouped into LUT with out node p_050_6_i)
_ifconv:12  %sel_tmp = select i1 %tmp, i50 %p_Result_9, i50 %p_Result_11

ST_3: sel_tmp1 (41)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:749->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661 (grouped into LUT with out node sel_tmp2)
_ifconv:13  %sel_tmp1 = xor i1 %tmp, true

ST_3: sel_tmp2 (42)  [1/1] 0.04ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:751->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661 (out node of the LUT)
_ifconv:14  %sel_tmp2 = and i1 %tmp_1, %sel_tmp1

ST_3: p_050_6_i (43)  [1/1] 0.07ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:751->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661 (out node of the LUT)
_ifconv:15  %p_050_6_i = select i1 %sel_tmp2, i50 %p_Result_10, i50 %sel_tmp

ST_3: StgValue_46 (44)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:748->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
_ifconv:16  br label %"get_inputs<48, 6, 1>.exit"

ST_3: p_Val2_4 (46)  [1/1] 0.00ns
.preheader.i.preheader:0  %p_Val2_4 = alloca i50

ST_3: StgValue_48 (47)  [1/1] 0.60ns
.preheader.i.preheader:1  store i50 1, i50* %p_Val2_4

ST_3: StgValue_49 (48)  [1/1] 0.60ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:672
.preheader.i.preheader:2  br label %.preheader.i


 <State 4>: 0.60ns
ST_4: data_x_outp_V (50)  [1/1] 0.00ns
.preheader.i:0  %data_x_outp_V = phi i25 [ %sqrt_int_V, %_ifconv4 ], [ 0, %.preheader.i.preheader ]

ST_4: p_0289_0_i (51)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:778->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
.preheader.i:1  %p_0289_0_i = phi i50 [ %p_0289_2_i, %_ifconv4 ], [ 0, %.preheader.i.preheader ]

ST_4: i2_0_i (52)  [1/1] 0.00ns
.preheader.i:2  %i2_0_i = phi i6 [ %i_2, %_ifconv4 ], [ 24, %.preheader.i.preheader ]

ST_4: tmp_10 (53)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:759->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
.preheader.i:3  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %i2_0_i, i32 5)

ST_4: empty_13 (54)  [1/1] 0.00ns
.preheader.i:4  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

ST_4: StgValue_55 (55)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:759->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
.preheader.i:5  br i1 %tmp_10, label %"sqrt_slv<48, 1, 25>.exit.preheader", label %2

ST_4: StgValue_56 (57)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:759->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str279) nounwind

ST_4: tmp_5 (58)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:759->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str279)

ST_4: StgValue_58 (59)  [1/1] 0.60ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:761->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:2  br label %3

ST_4: StgValue_59 (132)  [1/1] 0.60ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:412->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:678
sqrt_slv<48, 1, 25>.exit.preheader:0  br label %"sqrt_slv<48, 1, 25>.exit"


 <State 5>: 1.01ns
ST_5: p_Val2_3 (61)  [1/1] 0.00ns
:0  %p_Val2_3 = phi i50 [ %p_0289_0_i, %2 ], [ %p_Result_12, %4 ]

ST_5: bvh_d_index_4 (62)  [1/1] 0.00ns
:1  %bvh_d_index_4 = phi i6 [ 23, %2 ], [ %j, %4 ]

ST_5: index_assign_14_cast (63)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:761->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:2  %index_assign_14_cast = sext i6 %bvh_d_index_4 to i32

ST_5: tmp_11 (64)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:761->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:3  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %bvh_d_index_4, i32 5)

ST_5: empty_14 (65)  [1/1] 0.00ns
:4  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_5: StgValue_65 (66)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:761->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:5  br i1 %tmp_11, label %5, label %4

ST_5: StgValue_66 (68)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:761->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str280) nounwind

ST_5: bvh_d_index_3 (69)  [1/1] 1.01ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:762->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:1  %bvh_d_index_3 = add i6 %bvh_d_index_4, 2

ST_5: index_assign_13_cast (70)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:762->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:2  %index_assign_13_cast = zext i6 %bvh_d_index_3 to i32

ST_5: tmp_17 (71)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:762->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:3  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i50.i32(i50 %p_Val2_3, i32 %index_assign_14_cast)

ST_5: p_Repl2_1 (72)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:762->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:4  %p_Repl2_1 = zext i1 %tmp_17 to i64

ST_5: p_Result_12 (73)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:762->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:5  %p_Result_12 = call i50 @_ssdm_op_BitSet.i50.i50.i32.i64(i50 %p_Val2_3, i32 %index_assign_13_cast, i64 %p_Repl2_1)

ST_5: j (74)  [1/1] 1.01ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:761->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:6  %j = add i6 %bvh_d_index_4, -1

ST_5: StgValue_73 (75)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:761->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:7  br label %3

ST_5: bvh_d_index_7 (77)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:764->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:0  %bvh_d_index_7 = shl i6 %i2_0_i, 1

ST_5: index_assign_16_cast (78)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:764->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:1  %index_assign_16_cast = zext i6 %bvh_d_index_7 to i32

ST_5: bvh_d_index_5 (79)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:764->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:2  %bvh_d_index_5 = or i6 %bvh_d_index_7, 1

ST_5: index_assign_15_cast (80)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:764->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:3  %index_assign_15_cast = zext i6 %bvh_d_index_5 to i32

ST_5: tmp_15 (81)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:764->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:4  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i50.i32(i50 %p_Val2_s, i32 %index_assign_15_cast)

ST_5: tmp_16 (82)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:765->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:5  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i50.i32(i50 %p_Val2_s, i32 %index_assign_16_cast)

ST_5: tmp_6 (83)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:765->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:6  %tmp_6 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %tmp_15, i1 %tmp_16)

ST_5: p_Result_13 (84)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:765->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:7  %p_Result_13 = call i50 @_ssdm_op_PartSet.i50.i50.i2.i32.i32(i50 %p_Val2_3, i2 %tmp_6, i32 0, i32 1)

ST_5: StgValue_82 (85)  [1/1] 0.60ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:767->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:8  br label %6


 <State 6>: 1.62ns
ST_6: bvh_d_index_9 (87)  [1/1] 0.00ns
:0  %bvh_d_index_9 = phi i6 [ 22, %5 ], [ %j_1, %7 ]

ST_6: index_assign_18_cast (88)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:767->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:1  %index_assign_18_cast = sext i6 %bvh_d_index_9 to i32

ST_6: tmp_19 (89)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:767->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:2  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %bvh_d_index_9, i32 5)

ST_6: empty_15 (90)  [1/1] 0.00ns
:3  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 23, i64 23, i64 23)

ST_6: StgValue_87 (91)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:767->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:4  br i1 %tmp_19, label %8, label %7

ST_6: p_Val2_4_load_1 (93)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:768->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:0  %p_Val2_4_load_1 = load i50* %p_Val2_4

ST_6: StgValue_89 (94)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:767->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:1  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str281) nounwind

ST_6: bvh_d_index_8 (95)  [1/1] 1.01ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:768->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:2  %bvh_d_index_8 = add i6 %bvh_d_index_9, 2

ST_6: index_assign_17_cast (96)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:768->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:3  %index_assign_17_cast = zext i6 %bvh_d_index_8 to i32

ST_6: tmp_20 (97)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:768->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:4  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %data_x_outp_V, i32 %index_assign_18_cast)

ST_6: p_Repl2_2 (98)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:768->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:5  %p_Repl2_2 = zext i1 %tmp_20 to i64

ST_6: p_Result_14 (99)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:768->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:6  %p_Result_14 = call i50 @_ssdm_op_BitSet.i50.i50.i32.i64(i50 %p_Val2_4_load_1, i32 %index_assign_17_cast, i64 %p_Repl2_2)

ST_6: j_1 (100)  [1/1] 1.01ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:767->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:7  %j_1 = add i6 %bvh_d_index_9, -1

ST_6: StgValue_96 (101)  [1/1] 0.60ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:768->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:8  store i50 %p_Result_14, i50* %p_Val2_4

ST_6: StgValue_97 (102)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:767->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:9  br label %6

ST_6: p_Val2_4_load (104)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:771->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:0  %p_Val2_4_load = load i50* %p_Val2_4

ST_6: rem_next_V (105)  [1/1] 1.27ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:771->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:1  %rem_next_V = sub i50 %p_Result_13, %p_Val2_4_load

ST_6: StgValue_100 (106)  [1/1] 0.60ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:773->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:2  br label %9


 <State 7>: 1.01ns
ST_7: p_Val2_6 (108)  [1/1] 0.00ns
:0  %p_Val2_6 = phi i25 [ %data_x_outp_V, %8 ], [ %p_Result_15, %10 ]

ST_7: bvh_d_index_11 (109)  [1/1] 0.00ns
:1  %bvh_d_index_11 = phi i6 [ 23, %8 ], [ %j_2, %10 ]

ST_7: index_assign_20_cast (110)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:773->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:2  %index_assign_20_cast = sext i6 %bvh_d_index_11 to i32

ST_7: tmp_22 (111)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:773->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:3  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %bvh_d_index_11, i32 5)

ST_7: empty_16 (112)  [1/1] 0.00ns
:4  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_7: StgValue_106 (113)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:773->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:5  br i1 %tmp_22, label %_ifconv4, label %10

ST_7: StgValue_107 (115)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:773->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str282) nounwind

ST_7: bvh_d_index_10 (116)  [1/1] 1.01ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:774->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:1  %bvh_d_index_10 = add i6 %bvh_d_index_11, 1

ST_7: index_assign_19_cast (117)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:774->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:2  %index_assign_19_cast = zext i6 %bvh_d_index_10 to i32

ST_7: tmp_25 (118)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:774->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:3  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %p_Val2_6, i32 %index_assign_20_cast)

ST_7: p_Repl2_3 (119)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:774->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:4  %p_Repl2_3 = zext i1 %tmp_25 to i64

ST_7: p_Result_15 (120)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:774->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:5  %p_Result_15 = call i25 @_ssdm_op_BitSet.i25.i25.i32.i64(i25 %p_Val2_6, i32 %index_assign_19_cast, i64 %p_Repl2_3)

ST_7: j_2 (121)  [1/1] 1.01ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:773->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:6  %j_2 = add i6 %bvh_d_index_11, -1

ST_7: StgValue_114 (122)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:773->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
:7  br label %9

ST_7: tmp_23 (124)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:778->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
_ifconv4:0  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i50.i32(i50 %rem_next_V, i32 25)

ST_7: not_Result_s (125)  [1/1] 0.04ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:778->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
_ifconv4:1  %not_Result_s = xor i1 %tmp_23, true

ST_7: sqrt_int_V (126)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:774->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
_ifconv4:2  %sqrt_int_V = call i25 @_ssdm_op_BitSet.i25.i25.i32.i1(i25 %p_Val2_6, i32 0, i1 %not_Result_s)

ST_7: p_0289_2_i (127)  [1/1] 0.07ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:778->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
_ifconv4:3  %p_0289_2_i = select i1 %tmp_23, i50 %p_Result_13, i50 %rem_next_V

ST_7: empty_17 (128)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:783->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
_ifconv4:4  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str279, i32 %tmp_5)

ST_7: i_2 (129)  [1/1] 1.01ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:759->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
_ifconv4:5  %i_2 = add i6 %i2_0_i, -1

ST_7: StgValue_121 (130)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:759->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:661
_ifconv4:6  br label %.preheader.i


 <State 8>: 1.02ns
ST_8: p_Val2_7 (134)  [1/1] 0.00ns
sqrt_slv<48, 1, 25>.exit:0  %p_Val2_7 = phi i25 [ %p_Result_4, %11 ], [ undef, %"sqrt_slv<48, 1, 25>.exit.preheader" ]

ST_8: bvh_d_index_6 (135)  [1/1] 0.00ns
sqrt_slv<48, 1, 25>.exit:1  %bvh_d_index_6 = phi i5 [ %bit_1, %11 ], [ 0, %"sqrt_slv<48, 1, 25>.exit.preheader" ]

ST_8: index_assign_21_cast (136)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:412->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:678
sqrt_slv<48, 1, 25>.exit:2  %index_assign_21_cast = zext i5 %bvh_d_index_6 to i32

ST_8: exitcond_i6 (137)  [1/1] 0.34ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:412->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:678
sqrt_slv<48, 1, 25>.exit:3  %exitcond_i6 = icmp eq i5 %bvh_d_index_6, -7

ST_8: empty_18 (138)  [1/1] 0.00ns
sqrt_slv<48, 1, 25>.exit:4  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

ST_8: bit_1 (139)  [1/1] 1.02ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:412->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:678
sqrt_slv<48, 1, 25>.exit:5  %bit_1 = add i5 %bvh_d_index_6, 1

ST_8: StgValue_128 (140)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:412->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:678
sqrt_slv<48, 1, 25>.exit:6  br i1 %exitcond_i6, label %"set_outputs<25, 6, 1>.exit", label %11

ST_8: tmp_12 (142)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:413->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:678
:0  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %data_x_outp_V, i32 %index_assign_21_cast)

ST_8: p_Repl2_5 (143)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:413->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:678
:1  %p_Repl2_5 = zext i1 %tmp_12 to i64

ST_8: p_Result_4 (144)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:413->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:678
:2  %p_Result_4 = call i25 @_ssdm_op_BitSet.i25.i25.i32.i64(i25 %p_Val2_7, i32 %index_assign_21_cast, i64 %p_Repl2_5)

ST_8: StgValue_132 (145)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic_functions.h:412->/home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:678
:3  br label %"sqrt_slv<48, 1, 25>.exit"

ST_8: StgValue_133 (147)  [1/1] 0.00ns  loc: /home/linsun/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/hls/dsp/utils/hls_cordic.h:682
set_outputs<25, 6, 1>.exit:0  ret i25 %p_Val2_7



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputData_in_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inputData_in_V_read_1 (read             ) [ 001000000]
StgValue_10           (br               ) [ 011000000]
x_in_V                (phi              ) [ 001100000]
bvh_d_index           (phi              ) [ 001000000]
index_assign_11_cast  (zext             ) [ 000000000]
exitcond_i3           (icmp             ) [ 001000000]
empty                 (speclooptripcount) [ 000000000]
bit                   (add              ) [ 011000000]
StgValue_17           (br               ) [ 000000000]
tmp_2                 (bitselect        ) [ 000000000]
p_Repl2_4             (zext             ) [ 000000000]
p_Result_s            (bitset           ) [ 011000000]
StgValue_21           (br               ) [ 011000000]
StgValue_22           (br               ) [ 001100000]
p_Val2_s              (phi              ) [ 000111110]
i1_0_i                (phi              ) [ 000100000]
i1_0_i_cast           (zext             ) [ 000000000]
exitcond_i            (icmp             ) [ 000100000]
empty_12              (speclooptripcount) [ 000000000]
i                     (add              ) [ 001100000]
StgValue_29           (br               ) [ 000000000]
StgValue_30           (specloopname     ) [ 000000000]
tmp                   (icmp             ) [ 000000000]
p_Result_9            (bitset           ) [ 000000000]
tmp_1                 (icmp             ) [ 000000000]
bvh_d_index_1         (sub              ) [ 000000000]
index_assign_cast     (zext             ) [ 000000000]
bvh_d_index_2         (sub              ) [ 000000000]
index_assign_12_cast  (sext             ) [ 000000000]
tmp_7                 (bitselect        ) [ 000000000]
p_Repl2_s             (zext             ) [ 000000000]
p_Result_10           (bitset           ) [ 000000000]
p_Result_11           (bitset           ) [ 000000000]
sel_tmp               (select           ) [ 000000000]
sel_tmp1              (xor              ) [ 000000000]
sel_tmp2              (and              ) [ 000000000]
p_050_6_i             (select           ) [ 001100000]
StgValue_46           (br               ) [ 001100000]
p_Val2_4              (alloca           ) [ 000111110]
StgValue_48           (store            ) [ 000000000]
StgValue_49           (br               ) [ 000111110]
data_x_outp_V         (phi              ) [ 000011111]
p_0289_0_i            (phi              ) [ 000011000]
i2_0_i                (phi              ) [ 000011110]
tmp_10                (bitselect        ) [ 000011110]
empty_13              (speclooptripcount) [ 000000000]
StgValue_55           (br               ) [ 000000000]
StgValue_56           (specloopname     ) [ 000000000]
tmp_5                 (specregionbegin  ) [ 000001110]
StgValue_58           (br               ) [ 000011110]
StgValue_59           (br               ) [ 000011111]
p_Val2_3              (phi              ) [ 000001000]
bvh_d_index_4         (phi              ) [ 000001000]
index_assign_14_cast  (sext             ) [ 000000000]
tmp_11                (bitselect        ) [ 000011110]
empty_14              (speclooptripcount) [ 000000000]
StgValue_65           (br               ) [ 000000000]
StgValue_66           (specloopname     ) [ 000000000]
bvh_d_index_3         (add              ) [ 000000000]
index_assign_13_cast  (zext             ) [ 000000000]
tmp_17                (bitselect        ) [ 000000000]
p_Repl2_1             (zext             ) [ 000000000]
p_Result_12           (bitset           ) [ 000011110]
j                     (add              ) [ 000011110]
StgValue_73           (br               ) [ 000011110]
bvh_d_index_7         (shl              ) [ 000000000]
index_assign_16_cast  (zext             ) [ 000000000]
bvh_d_index_5         (or               ) [ 000000000]
index_assign_15_cast  (zext             ) [ 000000000]
tmp_15                (bitselect        ) [ 000000000]
tmp_16                (bitselect        ) [ 000000000]
tmp_6                 (bitconcatenate   ) [ 000000000]
p_Result_13           (partset          ) [ 000000110]
StgValue_82           (br               ) [ 000011110]
bvh_d_index_9         (phi              ) [ 000000100]
index_assign_18_cast  (sext             ) [ 000000000]
tmp_19                (bitselect        ) [ 000011110]
empty_15              (speclooptripcount) [ 000000000]
StgValue_87           (br               ) [ 000000000]
p_Val2_4_load_1       (load             ) [ 000000000]
StgValue_89           (specloopname     ) [ 000000000]
bvh_d_index_8         (add              ) [ 000000000]
index_assign_17_cast  (zext             ) [ 000000000]
tmp_20                (bitselect        ) [ 000000000]
p_Repl2_2             (zext             ) [ 000000000]
p_Result_14           (bitset           ) [ 000000000]
j_1                   (add              ) [ 000011110]
StgValue_96           (store            ) [ 000000000]
StgValue_97           (br               ) [ 000011110]
p_Val2_4_load         (load             ) [ 000000000]
rem_next_V            (sub              ) [ 000000010]
StgValue_100          (br               ) [ 000011110]
p_Val2_6              (phi              ) [ 000000010]
bvh_d_index_11        (phi              ) [ 000000010]
index_assign_20_cast  (sext             ) [ 000000000]
tmp_22                (bitselect        ) [ 000011110]
empty_16              (speclooptripcount) [ 000000000]
StgValue_106          (br               ) [ 000000000]
StgValue_107          (specloopname     ) [ 000000000]
bvh_d_index_10        (add              ) [ 000000000]
index_assign_19_cast  (zext             ) [ 000000000]
tmp_25                (bitselect        ) [ 000000000]
p_Repl2_3             (zext             ) [ 000000000]
p_Result_15           (bitset           ) [ 000011110]
j_2                   (add              ) [ 000011110]
StgValue_114          (br               ) [ 000011110]
tmp_23                (bitselect        ) [ 000000000]
not_Result_s          (xor              ) [ 000000000]
sqrt_int_V            (bitset           ) [ 000111110]
p_0289_2_i            (select           ) [ 000111110]
empty_17              (specregionend    ) [ 000000000]
i_2                   (add              ) [ 000111110]
StgValue_121          (br               ) [ 000111110]
p_Val2_7              (phi              ) [ 000000001]
bvh_d_index_6         (phi              ) [ 000000001]
index_assign_21_cast  (zext             ) [ 000000000]
exitcond_i6           (icmp             ) [ 000000001]
empty_18              (speclooptripcount) [ 000000000]
bit_1                 (add              ) [ 000010001]
StgValue_128          (br               ) [ 000000000]
tmp_12                (bitselect        ) [ 000000000]
p_Repl2_5             (zext             ) [ 000000000]
p_Result_4            (bitset           ) [ 000010001]
StgValue_132          (br               ) [ 000010001]
StgValue_133          (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputData_in_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputData_in_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i48.i48.i32.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str278"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i50.i50.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i50.i50.i32.i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str279"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str280"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i50.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i50.i50.i2.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str281"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str282"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i25.i25.i32.i64"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i25.i25.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="p_Val2_4_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_4/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="inputData_in_V_read_1_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="48" slack="0"/>
<pin id="116" dir="0" index="1" bw="48" slack="0"/>
<pin id="117" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputData_in_V_read_1/1 "/>
</bind>
</comp>

<comp id="120" class="1005" name="x_in_V_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="48" slack="1"/>
<pin id="122" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="x_in_V (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="x_in_V_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="48" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_in_V/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="bvh_d_index_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="1"/>
<pin id="134" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="bvh_d_index (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="bvh_d_index_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="6" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bvh_d_index/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="p_Val2_s_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="50" slack="1"/>
<pin id="145" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="p_Val2_s_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="50" slack="0"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="1" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="155" class="1005" name="i1_0_i_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="6" slack="1"/>
<pin id="157" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i1_0_i (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="i1_0_i_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="6" slack="0"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="1" slack="1"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0_i/3 "/>
</bind>
</comp>

<comp id="166" class="1005" name="data_x_outp_V_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="25" slack="1"/>
<pin id="168" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="data_x_outp_V (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="data_x_outp_V_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="25" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_x_outp_V/4 "/>
</bind>
</comp>

<comp id="178" class="1005" name="p_0289_0_i_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="50" slack="1"/>
<pin id="180" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="p_0289_0_i (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_0289_0_i_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="50" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="1" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0289_0_i/4 "/>
</bind>
</comp>

<comp id="190" class="1005" name="i2_0_i_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="1"/>
<pin id="192" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i2_0_i (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="i2_0_i_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="6" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0_i/4 "/>
</bind>
</comp>

<comp id="202" class="1005" name="p_Val2_3_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="50" slack="2147483647"/>
<pin id="204" dir="1" index="1" bw="50" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_3 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="p_Val2_3_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="50" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="50" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_3/5 "/>
</bind>
</comp>

<comp id="212" class="1005" name="bvh_d_index_4_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="1"/>
<pin id="214" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="bvh_d_index_4 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="bvh_d_index_4_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="6" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bvh_d_index_4/5 "/>
</bind>
</comp>

<comp id="223" class="1005" name="bvh_d_index_9_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="1"/>
<pin id="225" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="bvh_d_index_9 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="bvh_d_index_9_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="6" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bvh_d_index_9/6 "/>
</bind>
</comp>

<comp id="234" class="1005" name="p_Val2_6_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="236" dir="1" index="1" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_6 (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_Val2_6_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="25" slack="3"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="25" slack="0"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_6/7 "/>
</bind>
</comp>

<comp id="244" class="1005" name="bvh_d_index_11_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="6" slack="1"/>
<pin id="246" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="bvh_d_index_11 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="bvh_d_index_11_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="6" slack="0"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bvh_d_index_11/7 "/>
</bind>
</comp>

<comp id="255" class="1005" name="p_Val2_7_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="25" slack="1"/>
<pin id="257" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="p_Val2_7_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="25" slack="0"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="1" slack="1"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_7/8 "/>
</bind>
</comp>

<comp id="266" class="1005" name="bvh_d_index_6_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="1"/>
<pin id="268" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="bvh_d_index_6 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="bvh_d_index_6_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="1" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bvh_d_index_6/8 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="50" slack="3"/>
<pin id="279" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_4_load_1/6 p_Val2_4_load/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="index_assign_11_cast_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_11_cast/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="exitcond_i3_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="0" index="1" bw="6" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i3/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="bit_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bit/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="48" slack="1"/>
<pin id="299" dir="0" index="2" bw="6" slack="0"/>
<pin id="300" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="p_Repl2_4_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Repl2_4/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="p_Result_s_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="48" slack="0"/>
<pin id="309" dir="0" index="1" bw="48" slack="0"/>
<pin id="310" dir="0" index="2" bw="6" slack="0"/>
<pin id="311" dir="0" index="3" bw="1" slack="0"/>
<pin id="312" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="i1_0_i_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="0"/>
<pin id="319" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_0_i_cast/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="exitcond_i_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="0"/>
<pin id="323" dir="0" index="1" bw="6" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="i_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="6" slack="0"/>
<pin id="335" dir="0" index="1" bw="6" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="p_Result_9_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="50" slack="0"/>
<pin id="341" dir="0" index="1" bw="50" slack="0"/>
<pin id="342" dir="0" index="2" bw="7" slack="0"/>
<pin id="343" dir="0" index="3" bw="1" slack="0"/>
<pin id="344" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_9/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="0"/>
<pin id="351" dir="0" index="1" bw="6" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="bvh_d_index_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="0"/>
<pin id="357" dir="0" index="1" bw="6" slack="0"/>
<pin id="358" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="bvh_d_index_1/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="index_assign_cast_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="6" slack="0"/>
<pin id="363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_cast/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="bvh_d_index_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="0"/>
<pin id="367" dir="0" index="1" bw="6" slack="0"/>
<pin id="368" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="bvh_d_index_2/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="index_assign_12_cast_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="7" slack="0"/>
<pin id="373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="index_assign_12_cast/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_7_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="48" slack="1"/>
<pin id="378" dir="0" index="2" bw="7" slack="0"/>
<pin id="379" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="p_Repl2_s_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Repl2_s/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_Result_10_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="50" slack="0"/>
<pin id="389" dir="0" index="1" bw="50" slack="0"/>
<pin id="390" dir="0" index="2" bw="6" slack="0"/>
<pin id="391" dir="0" index="3" bw="1" slack="0"/>
<pin id="392" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_10/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="p_Result_11_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="50" slack="0"/>
<pin id="399" dir="0" index="1" bw="50" slack="0"/>
<pin id="400" dir="0" index="2" bw="6" slack="0"/>
<pin id="401" dir="0" index="3" bw="1" slack="0"/>
<pin id="402" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_11/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sel_tmp_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="50" slack="0"/>
<pin id="410" dir="0" index="2" bw="50" slack="0"/>
<pin id="411" dir="1" index="3" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="sel_tmp1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sel_tmp2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_050_6_i_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="50" slack="0"/>
<pin id="430" dir="0" index="2" bw="50" slack="0"/>
<pin id="431" dir="1" index="3" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_050_6_i/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="StgValue_48_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="50" slack="0"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_48/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_10_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="6" slack="0"/>
<pin id="443" dir="0" index="2" bw="4" slack="0"/>
<pin id="444" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="index_assign_14_cast_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="6" slack="0"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="index_assign_14_cast/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_11_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="6" slack="0"/>
<pin id="455" dir="0" index="2" bw="4" slack="0"/>
<pin id="456" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="bvh_d_index_3_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="6" slack="0"/>
<pin id="462" dir="0" index="1" bw="3" slack="0"/>
<pin id="463" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bvh_d_index_3/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="index_assign_13_cast_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="6" slack="0"/>
<pin id="468" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_13_cast/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_17_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="50" slack="0"/>
<pin id="473" dir="0" index="2" bw="6" slack="0"/>
<pin id="474" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="p_Repl2_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Repl2_1/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="p_Result_12_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="50" slack="0"/>
<pin id="484" dir="0" index="1" bw="50" slack="0"/>
<pin id="485" dir="0" index="2" bw="6" slack="0"/>
<pin id="486" dir="0" index="3" bw="1" slack="0"/>
<pin id="487" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_12/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="j_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="bvh_d_index_7_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="6" slack="1"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="bvh_d_index_7/5 "/>
</bind>
</comp>

<comp id="504" class="1004" name="index_assign_16_cast_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="6" slack="0"/>
<pin id="506" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_16_cast/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="bvh_d_index_5_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="6" slack="0"/>
<pin id="510" dir="0" index="1" bw="6" slack="0"/>
<pin id="511" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="bvh_d_index_5/5 "/>
</bind>
</comp>

<comp id="514" class="1004" name="index_assign_15_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="6" slack="0"/>
<pin id="516" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_15_cast/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_15_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="50" slack="2"/>
<pin id="521" dir="0" index="2" bw="6" slack="0"/>
<pin id="522" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_16_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="50" slack="2"/>
<pin id="529" dir="0" index="2" bw="6" slack="0"/>
<pin id="530" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_6_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="2" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="0" index="2" bw="1" slack="0"/>
<pin id="538" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="p_Result_13_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="50" slack="0"/>
<pin id="544" dir="0" index="1" bw="50" slack="0"/>
<pin id="545" dir="0" index="2" bw="2" slack="0"/>
<pin id="546" dir="0" index="3" bw="1" slack="0"/>
<pin id="547" dir="0" index="4" bw="1" slack="0"/>
<pin id="548" dir="1" index="5" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_13/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="index_assign_18_cast_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="6" slack="0"/>
<pin id="556" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="index_assign_18_cast/6 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_19_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="6" slack="0"/>
<pin id="561" dir="0" index="2" bw="4" slack="0"/>
<pin id="562" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/6 "/>
</bind>
</comp>

<comp id="566" class="1004" name="bvh_d_index_8_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="6" slack="0"/>
<pin id="568" dir="0" index="1" bw="3" slack="0"/>
<pin id="569" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bvh_d_index_8/6 "/>
</bind>
</comp>

<comp id="572" class="1004" name="index_assign_17_cast_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="6" slack="0"/>
<pin id="574" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_17_cast/6 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_20_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="25" slack="2"/>
<pin id="579" dir="0" index="2" bw="6" slack="0"/>
<pin id="580" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="584" class="1004" name="p_Repl2_2_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Repl2_2/6 "/>
</bind>
</comp>

<comp id="588" class="1004" name="p_Result_14_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="50" slack="0"/>
<pin id="590" dir="0" index="1" bw="50" slack="0"/>
<pin id="591" dir="0" index="2" bw="6" slack="0"/>
<pin id="592" dir="0" index="3" bw="1" slack="0"/>
<pin id="593" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_14/6 "/>
</bind>
</comp>

<comp id="598" class="1004" name="j_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="6" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/6 "/>
</bind>
</comp>

<comp id="604" class="1004" name="StgValue_96_store_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="50" slack="0"/>
<pin id="606" dir="0" index="1" bw="50" slack="3"/>
<pin id="607" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_96/6 "/>
</bind>
</comp>

<comp id="609" class="1004" name="rem_next_V_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="50" slack="1"/>
<pin id="611" dir="0" index="1" bw="50" slack="0"/>
<pin id="612" dir="1" index="2" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="rem_next_V/6 "/>
</bind>
</comp>

<comp id="614" class="1004" name="index_assign_20_cast_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="6" slack="0"/>
<pin id="616" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="index_assign_20_cast/7 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_22_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="6" slack="0"/>
<pin id="621" dir="0" index="2" bw="4" slack="0"/>
<pin id="622" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/7 "/>
</bind>
</comp>

<comp id="626" class="1004" name="bvh_d_index_10_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="6" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bvh_d_index_10/7 "/>
</bind>
</comp>

<comp id="632" class="1004" name="index_assign_19_cast_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="6" slack="0"/>
<pin id="634" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_19_cast/7 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_25_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="25" slack="0"/>
<pin id="639" dir="0" index="2" bw="6" slack="0"/>
<pin id="640" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/7 "/>
</bind>
</comp>

<comp id="644" class="1004" name="p_Repl2_3_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Repl2_3/7 "/>
</bind>
</comp>

<comp id="648" class="1004" name="p_Result_15_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="25" slack="0"/>
<pin id="650" dir="0" index="1" bw="25" slack="0"/>
<pin id="651" dir="0" index="2" bw="6" slack="0"/>
<pin id="652" dir="0" index="3" bw="1" slack="0"/>
<pin id="653" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_15/7 "/>
</bind>
</comp>

<comp id="658" class="1004" name="j_2_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="6" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/7 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_23_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="50" slack="1"/>
<pin id="667" dir="0" index="2" bw="6" slack="0"/>
<pin id="668" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/7 "/>
</bind>
</comp>

<comp id="671" class="1004" name="not_Result_s_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_Result_s/7 "/>
</bind>
</comp>

<comp id="677" class="1004" name="sqrt_int_V_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="25" slack="0"/>
<pin id="679" dir="0" index="1" bw="25" slack="0"/>
<pin id="680" dir="0" index="2" bw="1" slack="0"/>
<pin id="681" dir="0" index="3" bw="1" slack="0"/>
<pin id="682" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="sqrt_int_V/7 "/>
</bind>
</comp>

<comp id="687" class="1004" name="p_0289_2_i_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="50" slack="2"/>
<pin id="690" dir="0" index="2" bw="50" slack="1"/>
<pin id="691" dir="1" index="3" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0289_2_i/7 "/>
</bind>
</comp>

<comp id="693" class="1004" name="i_2_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="6" slack="3"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/7 "/>
</bind>
</comp>

<comp id="699" class="1004" name="index_assign_21_cast_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="5" slack="0"/>
<pin id="701" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_21_cast/8 "/>
</bind>
</comp>

<comp id="703" class="1004" name="exitcond_i6_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="5" slack="0"/>
<pin id="705" dir="0" index="1" bw="5" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i6/8 "/>
</bind>
</comp>

<comp id="709" class="1004" name="bit_1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="5" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bit_1/8 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_12_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="25" slack="1"/>
<pin id="718" dir="0" index="2" bw="5" slack="0"/>
<pin id="719" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/8 "/>
</bind>
</comp>

<comp id="723" class="1004" name="p_Repl2_5_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Repl2_5/8 "/>
</bind>
</comp>

<comp id="727" class="1004" name="p_Result_4_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="25" slack="0"/>
<pin id="729" dir="0" index="1" bw="25" slack="0"/>
<pin id="730" dir="0" index="2" bw="5" slack="0"/>
<pin id="731" dir="0" index="3" bw="1" slack="0"/>
<pin id="732" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_4/8 "/>
</bind>
</comp>

<comp id="737" class="1005" name="inputData_in_V_read_1_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="48" slack="1"/>
<pin id="739" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="inputData_in_V_read_1 "/>
</bind>
</comp>

<comp id="745" class="1005" name="bit_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="6" slack="0"/>
<pin id="747" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="bit "/>
</bind>
</comp>

<comp id="750" class="1005" name="p_Result_s_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="48" slack="0"/>
<pin id="752" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="758" class="1005" name="i_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="6" slack="0"/>
<pin id="760" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="763" class="1005" name="p_050_6_i_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="50" slack="0"/>
<pin id="765" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opset="p_050_6_i "/>
</bind>
</comp>

<comp id="768" class="1005" name="p_Val2_4_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="50" slack="0"/>
<pin id="770" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="781" class="1005" name="p_Result_12_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="50" slack="0"/>
<pin id="783" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="786" class="1005" name="j_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="6" slack="0"/>
<pin id="788" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="791" class="1005" name="p_Result_13_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="50" slack="1"/>
<pin id="793" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13 "/>
</bind>
</comp>

<comp id="800" class="1005" name="j_1_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="6" slack="0"/>
<pin id="802" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="805" class="1005" name="rem_next_V_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="50" slack="1"/>
<pin id="807" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="rem_next_V "/>
</bind>
</comp>

<comp id="814" class="1005" name="p_Result_15_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="25" slack="0"/>
<pin id="816" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="p_Result_15 "/>
</bind>
</comp>

<comp id="819" class="1005" name="j_2_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="6" slack="0"/>
<pin id="821" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="824" class="1005" name="sqrt_int_V_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="25" slack="1"/>
<pin id="826" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sqrt_int_V "/>
</bind>
</comp>

<comp id="829" class="1005" name="p_0289_2_i_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="50" slack="1"/>
<pin id="831" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="p_0289_2_i "/>
</bind>
</comp>

<comp id="834" class="1005" name="i_2_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="6" slack="1"/>
<pin id="836" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="842" class="1005" name="bit_1_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="5" slack="0"/>
<pin id="844" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="bit_1 "/>
</bind>
</comp>

<comp id="847" class="1005" name="p_Result_4_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="25" slack="0"/>
<pin id="849" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="46" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="124" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="154"><net_src comp="147" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="169"><net_src comp="50" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="177"><net_src comp="170" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="181"><net_src comp="52" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="189"><net_src comp="182" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="193"><net_src comp="54" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="201"><net_src comp="194" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="211"><net_src comp="178" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="66" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="84" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="243"><net_src comp="166" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="66" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="102" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="269"><net_src comp="104" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="283"><net_src comp="136" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="136" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="8" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="136" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="14" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="16" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="280" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="306"><net_src comp="296" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="18" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="124" pin="4"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="280" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="303" pin="1"/><net_sink comp="307" pin=3"/></net>

<net id="320"><net_src comp="159" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="159" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="22" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="159" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="14" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="159" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="6" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="30" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="147" pin="4"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="32" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="348"><net_src comp="34" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="353"><net_src comp="159" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="36" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="36" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="159" pin="4"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="38" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="317" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="365" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="16" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="120" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="371" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="386"><net_src comp="375" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="40" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="147" pin="4"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="361" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="396"><net_src comp="383" pin="1"/><net_sink comp="387" pin=3"/></net>

<net id="403"><net_src comp="40" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="147" pin="4"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="361" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="406"><net_src comp="42" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="412"><net_src comp="333" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="339" pin="4"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="397" pin="4"/><net_sink comp="407" pin=2"/></net>

<net id="419"><net_src comp="333" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="44" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="349" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="415" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="432"><net_src comp="421" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="387" pin="4"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="407" pin="3"/><net_sink comp="427" pin=2"/></net>

<net id="439"><net_src comp="48" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="56" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="194" pin="4"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="58" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="451"><net_src comp="216" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="457"><net_src comp="56" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="216" pin="4"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="58" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="216" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="72" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="74" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="205" pin="4"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="448" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="481"><net_src comp="470" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="40" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="205" pin="4"/><net_sink comp="482" pin=1"/></net>

<net id="490"><net_src comp="466" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="491"><net_src comp="478" pin="1"/><net_sink comp="482" pin=3"/></net>

<net id="496"><net_src comp="216" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="76" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="190" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="14" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="498" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="14" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="74" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="143" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="514" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="531"><net_src comp="74" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="143" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="504" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="539"><net_src comp="78" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="518" pin="3"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="526" pin="3"/><net_sink comp="534" pin=2"/></net>

<net id="549"><net_src comp="80" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="205" pin="4"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="534" pin="3"/><net_sink comp="542" pin=2"/></net>

<net id="552"><net_src comp="82" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="553"><net_src comp="46" pin="0"/><net_sink comp="542" pin=4"/></net>

<net id="557"><net_src comp="227" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="563"><net_src comp="56" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="227" pin="4"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="58" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="570"><net_src comp="227" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="72" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="575"><net_src comp="566" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="581"><net_src comp="90" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="166" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="554" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="587"><net_src comp="576" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="594"><net_src comp="40" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="277" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="596"><net_src comp="572" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="597"><net_src comp="584" pin="1"/><net_sink comp="588" pin=3"/></net>

<net id="602"><net_src comp="227" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="76" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="588" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="613"><net_src comp="277" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="617"><net_src comp="248" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="623"><net_src comp="56" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="248" pin="4"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="58" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="630"><net_src comp="248" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="14" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="635"><net_src comp="626" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="641"><net_src comp="90" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="237" pin="4"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="614" pin="1"/><net_sink comp="636" pin=2"/></net>

<net id="647"><net_src comp="636" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="654"><net_src comp="94" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="237" pin="4"/><net_sink comp="648" pin=1"/></net>

<net id="656"><net_src comp="632" pin="1"/><net_sink comp="648" pin=2"/></net>

<net id="657"><net_src comp="644" pin="1"/><net_sink comp="648" pin=3"/></net>

<net id="662"><net_src comp="248" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="76" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="669"><net_src comp="74" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="96" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="675"><net_src comp="664" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="44" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="683"><net_src comp="98" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="237" pin="4"/><net_sink comp="677" pin=1"/></net>

<net id="685"><net_src comp="82" pin="0"/><net_sink comp="677" pin=2"/></net>

<net id="686"><net_src comp="671" pin="2"/><net_sink comp="677" pin=3"/></net>

<net id="692"><net_src comp="664" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="697"><net_src comp="190" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="76" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="702"><net_src comp="270" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="707"><net_src comp="270" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="106" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="270" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="108" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="720"><net_src comp="90" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="721"><net_src comp="166" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="722"><net_src comp="699" pin="1"/><net_sink comp="715" pin=2"/></net>

<net id="726"><net_src comp="715" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="733"><net_src comp="94" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="259" pin="4"/><net_sink comp="727" pin=1"/></net>

<net id="735"><net_src comp="699" pin="1"/><net_sink comp="727" pin=2"/></net>

<net id="736"><net_src comp="723" pin="1"/><net_sink comp="727" pin=3"/></net>

<net id="740"><net_src comp="114" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="748"><net_src comp="290" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="753"><net_src comp="307" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="761"><net_src comp="327" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="766"><net_src comp="427" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="771"><net_src comp="110" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="774"><net_src comp="768" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="784"><net_src comp="482" pin="4"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="789"><net_src comp="492" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="794"><net_src comp="542" pin="5"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="803"><net_src comp="598" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="808"><net_src comp="609" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="687" pin=2"/></net>

<net id="817"><net_src comp="648" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="822"><net_src comp="658" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="827"><net_src comp="677" pin="4"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="832"><net_src comp="687" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="837"><net_src comp="693" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="845"><net_src comp="709" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="850"><net_src comp="727" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="259" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: cordic_base : inputData_in_V_read | {1 }
  - Chain level:
	State 1
	State 2
		index_assign_11_cast : 1
		exitcond_i3 : 1
		bit : 1
		StgValue_17 : 2
		tmp_2 : 2
		p_Repl2_4 : 3
		p_Result_s : 4
	State 3
		i1_0_i_cast : 1
		exitcond_i : 1
		i : 1
		StgValue_29 : 2
		tmp : 1
		p_Result_9 : 1
		tmp_1 : 1
		bvh_d_index_1 : 1
		index_assign_cast : 2
		bvh_d_index_2 : 2
		index_assign_12_cast : 3
		tmp_7 : 4
		p_Repl2_s : 5
		p_Result_10 : 6
		p_Result_11 : 3
		sel_tmp : 4
		sel_tmp1 : 2
		sel_tmp2 : 2
		p_050_6_i : 7
		StgValue_48 : 1
	State 4
		tmp_10 : 1
		StgValue_55 : 2
	State 5
		index_assign_14_cast : 1
		tmp_11 : 1
		StgValue_65 : 2
		bvh_d_index_3 : 1
		index_assign_13_cast : 2
		tmp_17 : 2
		p_Repl2_1 : 3
		p_Result_12 : 4
		j : 1
		tmp_15 : 1
		tmp_16 : 1
		tmp_6 : 2
		p_Result_13 : 3
	State 6
		index_assign_18_cast : 1
		tmp_19 : 1
		StgValue_87 : 2
		bvh_d_index_8 : 1
		index_assign_17_cast : 2
		tmp_20 : 2
		p_Repl2_2 : 3
		p_Result_14 : 4
		j_1 : 1
		StgValue_96 : 5
		rem_next_V : 1
	State 7
		index_assign_20_cast : 1
		tmp_22 : 1
		StgValue_106 : 2
		bvh_d_index_10 : 1
		index_assign_19_cast : 2
		tmp_25 : 2
		p_Repl2_3 : 3
		p_Result_15 : 4
		j_2 : 1
		not_Result_s : 1
		sqrt_int_V : 1
		p_0289_2_i : 1
	State 8
		index_assign_21_cast : 1
		exitcond_i6 : 1
		bit_1 : 1
		StgValue_128 : 2
		tmp_12 : 2
		p_Repl2_5 : 3
		p_Result_4 : 4
		StgValue_133 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|          |             bit_fu_290            |    0    |    15   |
|          |              i_fu_327             |    0    |    15   |
|          |        bvh_d_index_3_fu_460       |    0    |    15   |
|          |              j_fu_492             |    0    |    15   |
|    add   |        bvh_d_index_8_fu_566       |    0    |    15   |
|          |             j_1_fu_598            |    0    |    15   |
|          |       bvh_d_index_10_fu_626       |    0    |    15   |
|          |             j_2_fu_658            |    0    |    15   |
|          |             i_2_fu_693            |    0    |    15   |
|          |            bit_1_fu_709           |    0    |    15   |
|----------|-----------------------------------|---------|---------|
|          |           sel_tmp_fu_407          |    0    |    50   |
|  select  |          p_050_6_i_fu_427         |    0    |    50   |
|          |         p_0289_2_i_fu_687         |    0    |    50   |
|----------|-----------------------------------|---------|---------|
|          |        bvh_d_index_1_fu_355       |    0    |    15   |
|    sub   |        bvh_d_index_2_fu_365       |    0    |    15   |
|          |         rem_next_V_fu_609         |    0    |    57   |
|----------|-----------------------------------|---------|---------|
|          |         exitcond_i3_fu_284        |    0    |    3    |
|          |         exitcond_i_fu_321         |    0    |    3    |
|   icmp   |             tmp_fu_333            |    0    |    3    |
|          |            tmp_1_fu_349           |    0    |    3    |
|          |         exitcond_i6_fu_703        |    0    |    2    |
|----------|-----------------------------------|---------|---------|
|    xor   |          sel_tmp1_fu_415          |    0    |    2    |
|          |        not_Result_s_fu_671        |    0    |    2    |
|----------|-----------------------------------|---------|---------|
|    and   |          sel_tmp2_fu_421          |    0    |    2    |
|----------|-----------------------------------|---------|---------|
|   read   | inputData_in_V_read_1_read_fu_114 |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |    index_assign_11_cast_fu_280    |    0    |    0    |
|          |          p_Repl2_4_fu_303         |    0    |    0    |
|          |         i1_0_i_cast_fu_317        |    0    |    0    |
|          |      index_assign_cast_fu_361     |    0    |    0    |
|          |          p_Repl2_s_fu_383         |    0    |    0    |
|          |    index_assign_13_cast_fu_466    |    0    |    0    |
|          |          p_Repl2_1_fu_478         |    0    |    0    |
|   zext   |    index_assign_16_cast_fu_504    |    0    |    0    |
|          |    index_assign_15_cast_fu_514    |    0    |    0    |
|          |    index_assign_17_cast_fu_572    |    0    |    0    |
|          |          p_Repl2_2_fu_584         |    0    |    0    |
|          |    index_assign_19_cast_fu_632    |    0    |    0    |
|          |          p_Repl2_3_fu_644         |    0    |    0    |
|          |    index_assign_21_cast_fu_699    |    0    |    0    |
|          |          p_Repl2_5_fu_723         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |            tmp_2_fu_296           |    0    |    0    |
|          |            tmp_7_fu_375           |    0    |    0    |
|          |           tmp_10_fu_440           |    0    |    0    |
|          |           tmp_11_fu_452           |    0    |    0    |
|          |           tmp_17_fu_470           |    0    |    0    |
|          |           tmp_15_fu_518           |    0    |    0    |
| bitselect|           tmp_16_fu_526           |    0    |    0    |
|          |           tmp_19_fu_558           |    0    |    0    |
|          |           tmp_20_fu_576           |    0    |    0    |
|          |           tmp_22_fu_618           |    0    |    0    |
|          |           tmp_25_fu_636           |    0    |    0    |
|          |           tmp_23_fu_664           |    0    |    0    |
|          |           tmp_12_fu_715           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |         p_Result_s_fu_307         |    0    |    0    |
|          |         p_Result_9_fu_339         |    0    |    0    |
|          |         p_Result_10_fu_387        |    0    |    0    |
|          |         p_Result_11_fu_397        |    0    |    0    |
|  bitset  |         p_Result_12_fu_482        |    0    |    0    |
|          |         p_Result_14_fu_588        |    0    |    0    |
|          |         p_Result_15_fu_648        |    0    |    0    |
|          |         sqrt_int_V_fu_677         |    0    |    0    |
|          |         p_Result_4_fu_727         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |    index_assign_12_cast_fu_371    |    0    |    0    |
|   sext   |    index_assign_14_cast_fu_448    |    0    |    0    |
|          |    index_assign_18_cast_fu_554    |    0    |    0    |
|          |    index_assign_20_cast_fu_614    |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|    shl   |        bvh_d_index_7_fu_498       |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|    or    |        bvh_d_index_5_fu_508       |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|bitconcatenate|            tmp_6_fu_534           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|  partset |         p_Result_13_fu_542        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |   407   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        bit_1_reg_842        |    5   |
|         bit_reg_745         |    6   |
|    bvh_d_index_11_reg_244   |    6   |
|    bvh_d_index_4_reg_212    |    6   |
|    bvh_d_index_6_reg_266    |    5   |
|    bvh_d_index_9_reg_223    |    6   |
|     bvh_d_index_reg_132     |    6   |
|    data_x_outp_V_reg_166    |   25   |
|        i1_0_i_reg_155       |    6   |
|        i2_0_i_reg_190       |    6   |
|         i_2_reg_834         |    6   |
|          i_reg_758          |    6   |
|inputData_in_V_read_1_reg_737|   48   |
|         j_1_reg_800         |    6   |
|         j_2_reg_819         |    6   |
|          j_reg_786          |    6   |
|      p_0289_0_i_reg_178     |   50   |
|      p_0289_2_i_reg_829     |   50   |
|      p_050_6_i_reg_763      |   50   |
|     p_Result_12_reg_781     |   50   |
|     p_Result_13_reg_791     |   50   |
|     p_Result_15_reg_814     |   25   |
|      p_Result_4_reg_847     |   25   |
|      p_Result_s_reg_750     |   48   |
|       p_Val2_3_reg_202      |   50   |
|       p_Val2_4_reg_768      |   50   |
|       p_Val2_6_reg_234      |   25   |
|       p_Val2_7_reg_255      |   25   |
|       p_Val2_s_reg_143      |   50   |
|      rem_next_V_reg_805     |   50   |
|      sqrt_int_V_reg_824     |   25   |
|        x_in_V_reg_120       |   48   |
+-----------------------------+--------+
|            Total            |   826  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|     x_in_V_reg_120    |  p0  |   2  |  48  |   96   ||    9    |
|    p_Val2_s_reg_143   |  p0  |   2  |  50  |   100  ||    9    |
| data_x_outp_V_reg_166 |  p0  |   2  |  25  |   50   ||    9    |
|   p_0289_0_i_reg_178  |  p0  |   2  |  50  |   100  ||    9    |
|     i2_0_i_reg_190    |  p0  |   2  |   6  |   12   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   358  ||  3.025  ||    45   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   407  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   45   |
|  Register |    -   |   826  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   826  |   452  |
+-----------+--------+--------+--------+
