<profile>

<section name = "Vitis HLS Report for 'p_sum_2_Pipeline_VITIS_LOOP_92_2'" level="0">
<item name = "Date">Tue Feb  8 11:02:47 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">ban</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 1.100 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 5, 30.000 ns, 50.000 ns, 3, 5, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_92_2">1, 3, 1, 1, 1, 1 ~ 3, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 35, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 14, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 90, -</column>
<column name="Register">-, -, 200, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_32_32_1_1_U1003">mux_32_32_1_1, 0, 0, 0, 14, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln93_25_fu_187_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln93_fu_205_p2">+, 0, 0, 10, 3, 1</column>
<column name="ap_condition_194">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_198">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_201">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln92_fu_182_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="agg_result_num16_0_fu_76">9, 2, 32, 64</column>
<column name="agg_result_num2_0_fu_72">9, 2, 32, 64</column>
<column name="agg_result_num_1_fu_80">9, 2, 32, 64</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="base_fu_52">9, 2, 2, 4</column>
<column name="empty_92_fu_64">9, 2, 32, 64</column>
<column name="empty_93_fu_68">9, 2, 32, 64</column>
<column name="empty_fu_60">9, 2, 32, 64</column>
<column name="idx_146_fu_56">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="agg_result_num16_0_fu_76">32, 0, 32, 0</column>
<column name="agg_result_num2_0_fu_72">32, 0, 32, 0</column>
<column name="agg_result_num_1_fu_80">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="base_fu_52">2, 0, 2, 0</column>
<column name="empty_92_fu_64">32, 0, 32, 0</column>
<column name="empty_93_fu_68">32, 0, 32, 0</column>
<column name="empty_fu_60">32, 0, 32, 0</column>
<column name="idx_146_fu_56">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, _sum.2_Pipeline_VITIS_LOOP_92_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, _sum.2_Pipeline_VITIS_LOOP_92_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, _sum.2_Pipeline_VITIS_LOOP_92_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, _sum.2_Pipeline_VITIS_LOOP_92_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, _sum.2_Pipeline_VITIS_LOOP_92_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, _sum.2_Pipeline_VITIS_LOOP_92_2, return value</column>
<column name="agg_result_num_0">in, 32, ap_none, agg_result_num_0, scalar</column>
<column name="agg_result_num16_6">in, 32, ap_none, agg_result_num16_6, scalar</column>
<column name="tmp_321">in, 32, ap_none, tmp_321, scalar</column>
<column name="zext_ln92">in, 2, ap_none, zext_ln92, scalar</column>
<column name="xor_ln92">in, 2, ap_none, xor_ln92, scalar</column>
<column name="agg_result_num_1_out">out, 32, ap_vld, agg_result_num_1_out, pointer</column>
<column name="agg_result_num_1_out_ap_vld">out, 1, ap_vld, agg_result_num_1_out, pointer</column>
<column name="agg_result_num16_0_out">out, 32, ap_vld, agg_result_num16_0_out, pointer</column>
<column name="agg_result_num16_0_out_ap_vld">out, 1, ap_vld, agg_result_num16_0_out, pointer</column>
<column name="agg_result_num2_0_out">out, 32, ap_vld, agg_result_num2_0_out, pointer</column>
<column name="agg_result_num2_0_out_ap_vld">out, 1, ap_vld, agg_result_num2_0_out, pointer</column>
</table>
</item>
</section>
</profile>
