{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1746685827428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1746685827428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 08 13:30:27 2025 " "Processing started: Thu May 08 13:30:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1746685827428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1746685827428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SM4 -c SM4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SM4 -c SM4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1746685827428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1746685828715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/system.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system/synthesis/system.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685828794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685828794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/system.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system/synthesis/system.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685828805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685828805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_irq_mapper " "Found entity 1: system_irq_mapper" {  } { { "system/synthesis/submodules/system_irq_mapper.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685828818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685828818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685828832 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685828832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685828832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_rsp_xbar_mux_001 " "Found entity 1: system_rsp_xbar_mux_001" {  } { { "system/synthesis/submodules/system_rsp_xbar_mux_001.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685828843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685828843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_rsp_xbar_mux " "Found entity 1: system_rsp_xbar_mux" {  } { { "system/synthesis/submodules/system_rsp_xbar_mux.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685828856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685828856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_rsp_xbar_demux_003 " "Found entity 1: system_rsp_xbar_demux_003" {  } { { "system/synthesis/submodules/system_rsp_xbar_demux_003.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685828857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685828857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_rsp_xbar_demux " "Found entity 1: system_rsp_xbar_demux" {  } { { "system/synthesis/submodules/system_rsp_xbar_demux.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685828871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685828871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_cmd_xbar_mux " "Found entity 1: system_cmd_xbar_mux" {  } { { "system/synthesis/submodules/system_cmd_xbar_mux.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685828883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685828883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_cmd_xbar_demux_001 " "Found entity 1: system_cmd_xbar_demux_001" {  } { { "system/synthesis/submodules/system_cmd_xbar_demux_001.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685828888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685828888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_cmd_xbar_demux " "Found entity 1: system_cmd_xbar_demux" {  } { { "system/synthesis/submodules/system_cmd_xbar_demux.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685828905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685828905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685828907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685828907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685828907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685828907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_id_router_003.sv(48) " "Verilog HDL Declaration information at system_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_id_router_003.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1746685828911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_id_router_003.sv(49) " "Verilog HDL Declaration information at system_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_id_router_003.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1746685828911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_id_router_003_default_decode " "Found entity 1: system_id_router_003_default_decode" {  } { { "system/synthesis/submodules/system_id_router_003.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685828911 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_id_router_003 " "Found entity 2: system_id_router_003" {  } { { "system/synthesis/submodules/system_id_router_003.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685828911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685828911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_id_router.sv(48) " "Verilog HDL Declaration information at system_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_id_router.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1746685828928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_id_router.sv(49) " "Verilog HDL Declaration information at system_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_id_router.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1746685828930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_id_router_default_decode " "Found entity 1: system_id_router_default_decode" {  } { { "system/synthesis/submodules/system_id_router.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685828930 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_id_router " "Found entity 2: system_id_router" {  } { { "system/synthesis/submodules/system_id_router.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685828930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685828930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_addr_router_001.sv(48) " "Verilog HDL Declaration information at system_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_addr_router_001.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1746685828946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_addr_router_001.sv(49) " "Verilog HDL Declaration information at system_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_addr_router_001.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1746685828946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_addr_router_001_default_decode " "Found entity 1: system_addr_router_001_default_decode" {  } { { "system/synthesis/submodules/system_addr_router_001.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685828946 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_addr_router_001 " "Found entity 2: system_addr_router_001" {  } { { "system/synthesis/submodules/system_addr_router_001.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685828946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685828946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_addr_router.sv(48) " "Verilog HDL Declaration information at system_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_addr_router.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1746685828962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_addr_router.sv(49) " "Verilog HDL Declaration information at system_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system/synthesis/submodules/system_addr_router.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1746685828962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system/synthesis/submodules/system_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_addr_router_default_decode " "Found entity 1: system_addr_router_default_decode" {  } { { "system/synthesis/submodules/system_addr_router.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685828962 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_addr_router " "Found entity 2: system_addr_router" {  } { { "system/synthesis/submodules/system_addr_router.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685828962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685828962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685828964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685828964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685828976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685828976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685828994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685828994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685829006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685829026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685829043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/sm4_streaming_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file system/synthesis/submodules/sm4_streaming_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685829044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file system/synthesis/submodules/system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_jtag_uart_0_sim_scfifo_w " "Found entity 1: system_jtag_uart_0_sim_scfifo_w" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829044 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_jtag_uart_0_scfifo_w " "Found entity 2: system_jtag_uart_0_scfifo_w" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829044 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_jtag_uart_0_sim_scfifo_r " "Found entity 3: system_jtag_uart_0_sim_scfifo_r" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829044 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_jtag_uart_0_scfifo_r " "Found entity 4: system_jtag_uart_0_scfifo_r" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829044 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_jtag_uart_0 " "Found entity 5: system_jtag_uart_0" {  } { { "system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685829044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_onchip_memory2_0 " "Found entity 1: system_onchip_memory2_0" {  } { { "system/synthesis/submodules/system_onchip_memory2_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685829049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file system/synthesis/submodules/system_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_qsys_0_register_bank_a_module " "Found entity 1: system_nios2_qsys_0_register_bank_a_module" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829054 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_nios2_qsys_0_register_bank_b_module " "Found entity 2: system_nios2_qsys_0_register_bank_b_module" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829054 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_nios2_qsys_0_nios2_oci_debug " "Found entity 3: system_nios2_qsys_0_nios2_oci_debug" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829054 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: system_nios2_qsys_0_ociram_sp_ram_module" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829054 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_nios2_qsys_0_nios2_ocimem " "Found entity 5: system_nios2_qsys_0_nios2_ocimem" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829054 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: system_nios2_qsys_0_nios2_avalon_reg" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829054 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_nios2_qsys_0_nios2_oci_break " "Found entity 7: system_nios2_qsys_0_nios2_oci_break" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829054 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: system_nios2_qsys_0_nios2_oci_xbrk" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829054 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: system_nios2_qsys_0_nios2_oci_dbrk" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829054 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: system_nios2_qsys_0_nios2_oci_itrace" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829054 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: system_nios2_qsys_0_nios2_oci_td_mode" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829054 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: system_nios2_qsys_0_nios2_oci_dtrace" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829054 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: system_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829054 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: system_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829054 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: system_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829054 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: system_nios2_qsys_0_nios2_oci_fifo" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829054 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_nios2_qsys_0_nios2_oci_pib " "Found entity 17: system_nios2_qsys_0_nios2_oci_pib" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829054 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_nios2_qsys_0_nios2_oci_im " "Found entity 18: system_nios2_qsys_0_nios2_oci_im" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829054 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: system_nios2_qsys_0_nios2_performance_monitors" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829054 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_nios2_qsys_0_nios2_oci " "Found entity 20: system_nios2_qsys_0_nios2_oci" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829054 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_nios2_qsys_0 " "Found entity 21: system_nios2_qsys_0" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685829054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: system_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685829061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: system_nios2_qsys_0_jtag_debug_module_tck" {  } { { "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685829063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: system_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685829065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_qsys_0_oci_test_bench " "Found entity 1: system_nios2_qsys_0_oci_test_bench" {  } { { "system/synthesis/submodules/system_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685829066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system/synthesis/submodules/system_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system/synthesis/submodules/system_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_qsys_0_test_bench " "Found entity 1: system_nios2_qsys_0_test_bench" {  } { { "system/synthesis/submodules/system_nios2_qsys_0_test_bench.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685829068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transform_for_key_exp.v 1 1 " "Found 1 design units, including 1 entities, in source file transform_for_key_exp.v" { { "Info" "ISGN_ENTITY_NAME" "1 transform_for_key_exp " "Found entity 1: transform_for_key_exp" {  } { { "transform_for_key_exp.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/transform_for_key_exp.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685829070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transform_for_encdec.v 1 1 " "Found 1 design units, including 1 entities, in source file transform_for_encdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 transform_for_encdec " "Found entity 1: transform_for_encdec" {  } { { "transform_for_encdec.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/transform_for_encdec.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685829070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685829070 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 test_wr.v(80) " "Verilog HDL Expression warning at test_wr.v(80): truncated literal to match 4 bits" {  } { { "test_wr.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/test_wr.v" 80 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1746685829081 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 test_wr.v(93) " "Verilog HDL Expression warning at test_wr.v(93): truncated literal to match 4 bits" {  } { { "test_wr.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/test_wr.v" 93 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1746685829081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file test_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_wr " "Found entity 1: test_wr" {  } { { "test_wr.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/test_wr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685829083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sm4_top.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sm4_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sm4_top " "Found entity 1: tb_sm4_top" {  } { { "tb_sm4_top.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/tb_sm4_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685829085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm4_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sm4_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm4_top " "Found entity 1: sm4_top" {  } { { "sm4_top.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/sm4_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685829086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm4_streaming_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sm4_streaming_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm4_streaming_wrapper " "Found entity 1: sm4_streaming_wrapper" {  } { { "sm4_streaming_wrapper.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/sm4_streaming_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685829088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm4_encdec.v 1 1 " "Found 1 design units, including 1 entities, in source file sm4_encdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm4_encdec " "Found entity 1: sm4_encdec" {  } { { "sm4_encdec.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/sm4_encdec.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685829089 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sm4_avalon_wrapper.v " "Can't analyze file -- file sm4_avalon_wrapper.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1746685829092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sbox_replace.v 1 1 " "Found 1 design units, including 1 entities, in source file sbox_replace.v" { { "Info" "ISGN_ENTITY_NAME" "1 sbox_replace " "Found entity 1: sbox_replace" {  } { { "sbox_replace.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/sbox_replace.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685829094 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "QS_wrapper.v " "Can't analyze file -- file QS_wrapper.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1746685829097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_round_for_key_exp.v 1 1 " "Found 1 design units, including 1 entities, in source file one_round_for_key_exp.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_round_for_key_exp " "Found entity 1: one_round_for_key_exp" {  } { { "one_round_for_key_exp.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/one_round_for_key_exp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685829099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_round_for_encdec.v 1 1 " "Found 1 design units, including 1 entities, in source file one_round_for_encdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_round_for_encdec " "Found entity 1: one_round_for_encdec" {  } { { "one_round_for_encdec.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/one_round_for_encdec.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685829101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_expansion.v 1 1 " "Found 1 design units, including 1 entities, in source file key_expansion.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_expansion " "Found entity 1: key_expansion" {  } { { "key_expansion.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/key_expansion.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685829102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get_cki.v 1 1 " "Found 1 design units, including 1 entities, in source file get_cki.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_cki " "Found entity 1: get_cki" {  } { { "get_cki.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/get_cki.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685829102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685829102 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at system_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1746685829104 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at system_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1746685829104 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at system_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1746685829104 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at system_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "system/synthesis/submodules/system_nios2_qsys_0.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/system/synthesis/submodules/system_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1746685829119 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sm4_streaming_wrapper " "Elaborating entity \"sm4_streaming_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1746685829484 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst_reg sm4_streaming_wrapper.v(34) " "Verilog HDL or VHDL warning at sm4_streaming_wrapper.v(34): object \"rst_reg\" assigned a value but never read" {  } { { "sm4_streaming_wrapper.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/sm4_streaming_wrapper.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1746685829498 "|sm4_streaming_wrapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sm4_streaming_wrapper.v(64) " "Verilog HDL assignment warning at sm4_streaming_wrapper.v(64): truncated value with size 32 to match size of target (1)" {  } { { "sm4_streaming_wrapper.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/sm4_streaming_wrapper.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1746685829500 "|sm4_streaming_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm4_top sm4_top:SM4 " "Elaborating entity \"sm4_top\" for hierarchy \"sm4_top:SM4\"" {  } { { "sm4_streaming_wrapper.v" "SM4" { Text "D:/D_Documents/HK6/SOC/SM4_V1/sm4_streaming_wrapper.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746685829556 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "key_exp_ready_signal sm4_top.v(19) " "Output port \"key_exp_ready_signal\" at sm4_top.v(19) has no driver" {  } { { "sm4_top.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/sm4_top.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1746685829570 "|sm4_streaming_wrapper|sm4_top:SM4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm4_encdec sm4_top:SM4\|sm4_encdec:u_encdec " "Elaborating entity \"sm4_encdec\" for hierarchy \"sm4_top:SM4\|sm4_encdec:u_encdec\"" {  } { { "sm4_top.v" "u_encdec" { Text "D:/D_Documents/HK6/SOC/SM4_V1/sm4_top.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746685829572 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_user_data sm4_encdec.v(25) " "Verilog HDL or VHDL warning at sm4_encdec.v(25): object \"reg_user_data\" assigned a value but never read" {  } { { "sm4_encdec.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/sm4_encdec.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1746685829593 "|top|system:inst|sm4_streaming_wrapper:sm4_v2_0|sm4_top:SM4|sm4_encdec:u_encdec"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_for_reg sm4_encdec.v(27) " "Verilog HDL or VHDL warning at sm4_encdec.v(27): object \"count_for_reg\" assigned a value but never read" {  } { { "sm4_encdec.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/sm4_encdec.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1746685829593 "|top|system:inst|sm4_streaming_wrapper:sm4_v2_0|sm4_top:SM4|sm4_encdec:u_encdec"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_key_valid sm4_encdec.v(29) " "Verilog HDL or VHDL warning at sm4_encdec.v(29): object \"reg_key_valid\" assigned a value but never read" {  } { { "sm4_encdec.v" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/sm4_encdec.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1746685829593 "|top|system:inst|sm4_streaming_wrapper:sm4_v2_0|sm4_top:SM4|sm4_encdec:u_encdec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_round_for_encdec sm4_top:SM4\|sm4_encdec:u_encdec\|one_round_for_encdec:u_00 " "Elaborating entity \"one_round_for_encdec\" for hierarchy \"sm4_top:SM4\|sm4_encdec:u_encdec\|one_round_for_encdec:u_00\"" {  } { { "sm4_encdec.v" "u_00" { Text "D:/D_Documents/HK6/SOC/SM4_V1/sm4_encdec.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746685829595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transform_for_encdec sm4_top:SM4\|sm4_encdec:u_encdec\|one_round_for_encdec:u_00\|transform_for_encdec:transform_for_encdec " "Elaborating entity \"transform_for_encdec\" for hierarchy \"sm4_top:SM4\|sm4_encdec:u_encdec\|one_round_for_encdec:u_00\|transform_for_encdec:transform_for_encdec\"" {  } { { "one_round_for_encdec.v" "transform_for_encdec" { Text "D:/D_Documents/HK6/SOC/SM4_V1/one_round_for_encdec.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746685829617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox_replace sm4_top:SM4\|sm4_encdec:u_encdec\|one_round_for_encdec:u_00\|transform_for_encdec:transform_for_encdec\|sbox_replace:u_0 " "Elaborating entity \"sbox_replace\" for hierarchy \"sm4_top:SM4\|sm4_encdec:u_encdec\|one_round_for_encdec:u_00\|transform_for_encdec:transform_for_encdec\|sbox_replace:u_0\"" {  } { { "transform_for_encdec.v" "u_0" { Text "D:/D_Documents/HK6/SOC/SM4_V1/transform_for_encdec.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746685829627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_expansion sm4_top:SM4\|key_expansion:u_key " "Elaborating entity \"key_expansion\" for hierarchy \"sm4_top:SM4\|key_expansion:u_key\"" {  } { { "sm4_top.v" "u_key" { Text "D:/D_Documents/HK6/SOC/SM4_V1/sm4_top.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746685829647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_cki sm4_top:SM4\|key_expansion:u_key\|get_cki:u_get_cki " "Elaborating entity \"get_cki\" for hierarchy \"sm4_top:SM4\|key_expansion:u_key\|get_cki:u_get_cki\"" {  } { { "key_expansion.v" "u_get_cki" { Text "D:/D_Documents/HK6/SOC/SM4_V1/key_expansion.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746685829674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_round_for_key_exp sm4_top:SM4\|key_expansion:u_key\|one_round_for_key_exp:u_one_round " "Elaborating entity \"one_round_for_key_exp\" for hierarchy \"sm4_top:SM4\|key_expansion:u_key\|one_round_for_key_exp:u_one_round\"" {  } { { "key_expansion.v" "u_one_round" { Text "D:/D_Documents/HK6/SOC/SM4_V1/key_expansion.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746685829688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transform_for_key_exp sm4_top:SM4\|key_expansion:u_key\|one_round_for_key_exp:u_one_round\|transform_for_key_exp:u_transform_key " "Elaborating entity \"transform_for_key_exp\" for hierarchy \"sm4_top:SM4\|key_expansion:u_key\|one_round_for_key_exp:u_one_round\|transform_for_key_exp:u_transform_key\"" {  } { { "one_round_for_key_exp.v" "u_transform_key" { Text "D:/D_Documents/HK6/SOC/SM4_V1/one_round_for_key_exp.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746685829704 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "8 " "Found 8 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sm4_top:SM4\|sm4_encdec:u_encdec\|one_round_for_encdec:u_00\|transform_for_encdec:transform_for_encdec\|sbox_replace:u_0\|Ram0 " "RAM logic \"sm4_top:SM4\|sm4_encdec:u_encdec\|one_round_for_encdec:u_00\|transform_for_encdec:transform_for_encdec\|sbox_replace:u_0\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox_replace.v" "Ram0" { Text "D:/D_Documents/HK6/SOC/SM4_V1/sbox_replace.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1746685830254 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sm4_top:SM4\|sm4_encdec:u_encdec\|one_round_for_encdec:u_00\|transform_for_encdec:transform_for_encdec\|sbox_replace:u_1\|Ram0 " "RAM logic \"sm4_top:SM4\|sm4_encdec:u_encdec\|one_round_for_encdec:u_00\|transform_for_encdec:transform_for_encdec\|sbox_replace:u_1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox_replace.v" "Ram0" { Text "D:/D_Documents/HK6/SOC/SM4_V1/sbox_replace.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1746685830254 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sm4_top:SM4\|sm4_encdec:u_encdec\|one_round_for_encdec:u_00\|transform_for_encdec:transform_for_encdec\|sbox_replace:u_2\|Ram0 " "RAM logic \"sm4_top:SM4\|sm4_encdec:u_encdec\|one_round_for_encdec:u_00\|transform_for_encdec:transform_for_encdec\|sbox_replace:u_2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox_replace.v" "Ram0" { Text "D:/D_Documents/HK6/SOC/SM4_V1/sbox_replace.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1746685830254 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sm4_top:SM4\|sm4_encdec:u_encdec\|one_round_for_encdec:u_00\|transform_for_encdec:transform_for_encdec\|sbox_replace:u_3\|Ram0 " "RAM logic \"sm4_top:SM4\|sm4_encdec:u_encdec\|one_round_for_encdec:u_00\|transform_for_encdec:transform_for_encdec\|sbox_replace:u_3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox_replace.v" "Ram0" { Text "D:/D_Documents/HK6/SOC/SM4_V1/sbox_replace.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1746685830254 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sm4_top:SM4\|key_expansion:u_key\|one_round_for_key_exp:u_one_round\|transform_for_key_exp:u_transform_key\|sbox_replace:u_0\|Ram0 " "RAM logic \"sm4_top:SM4\|key_expansion:u_key\|one_round_for_key_exp:u_one_round\|transform_for_key_exp:u_transform_key\|sbox_replace:u_0\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox_replace.v" "Ram0" { Text "D:/D_Documents/HK6/SOC/SM4_V1/sbox_replace.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1746685830254 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sm4_top:SM4\|key_expansion:u_key\|one_round_for_key_exp:u_one_round\|transform_for_key_exp:u_transform_key\|sbox_replace:u_2\|Ram0 " "RAM logic \"sm4_top:SM4\|key_expansion:u_key\|one_round_for_key_exp:u_one_round\|transform_for_key_exp:u_transform_key\|sbox_replace:u_2\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox_replace.v" "Ram0" { Text "D:/D_Documents/HK6/SOC/SM4_V1/sbox_replace.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1746685830254 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sm4_top:SM4\|key_expansion:u_key\|one_round_for_key_exp:u_one_round\|transform_for_key_exp:u_transform_key\|sbox_replace:u_3\|Ram0 " "RAM logic \"sm4_top:SM4\|key_expansion:u_key\|one_round_for_key_exp:u_one_round\|transform_for_key_exp:u_transform_key\|sbox_replace:u_3\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox_replace.v" "Ram0" { Text "D:/D_Documents/HK6/SOC/SM4_V1/sbox_replace.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1746685830254 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sm4_top:SM4\|key_expansion:u_key\|one_round_for_key_exp:u_one_round\|transform_for_key_exp:u_transform_key\|sbox_replace:u_1\|Ram0 " "RAM logic \"sm4_top:SM4\|key_expansion:u_key\|one_round_for_key_exp:u_one_round\|transform_for_key_exp:u_transform_key\|sbox_replace:u_1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "sbox_replace.v" "Ram0" { Text "D:/D_Documents/HK6/SOC/SM4_V1/sbox_replace.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1746685830254 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1746685830254 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sm4_top:SM4\|key_expansion:u_key\|get_cki:u_get_cki\|Ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sm4_top:SM4\|key_expansion:u_key\|get_cki:u_get_cki\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746685831968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746685831968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746685831968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746685831968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746685831968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746685831968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746685831968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746685831968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746685831968 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SM4.rom0_get_cki_a47a2d3.hdl.mif " "Parameter INIT_FILE set to db/SM4.rom0_get_cki_a47a2d3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1746685831968 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1746685831968 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1746685831968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sm4_top:SM4\|key_expansion:u_key\|get_cki:u_get_cki\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"sm4_top:SM4\|key_expansion:u_key\|get_cki:u_get_cki\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746685832051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sm4_top:SM4\|key_expansion:u_key\|get_cki:u_get_cki\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"sm4_top:SM4\|key_expansion:u_key\|get_cki:u_get_cki\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746685832051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746685832051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746685832051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746685832051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746685832051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746685832051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746685832051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746685832051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746685832051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SM4.rom0_get_cki_a47a2d3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SM4.rom0_get_cki_a47a2d3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1746685832051 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1746685832051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k861 " "Found entity 1: altsyncram_k861" {  } { { "db/altsyncram_k861.tdf" "" { Text "D:/D_Documents/HK6/SOC/SM4_V1/db/altsyncram_k861.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1746685832127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1746685832127 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1746685833198 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1746685860072 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo " "Ignored assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860147 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_avalon_sc_fifo -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_avalon_sc_fifo -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860147 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860147 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1746685860147 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent " "Ignored assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860147 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_agent -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_agent -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860147 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860147 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1746685860147 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator " "Ignored assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860148 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_translator -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_translator -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860148 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860148 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1746685860148 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent " "Ignored assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860148 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_agent -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_agent -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860148 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860148 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1746685860148 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator " "Ignored assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860148 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_translator -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_translator -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860148 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860148 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1746685860148 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller " "Ignored assignments for entity \"altera_reset_controller\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860148 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_reset_controller -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_reset_controller -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860148 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860148 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1746685860148 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system " "Ignored assignments for entity \"system\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity system -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity system -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860148 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity system -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity system -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860148 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860148 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME system HAS_SOPCINFO 1 GENERATION_ID 1746588763\" -entity system -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME system HAS_SOPCINFO 1 GENERATION_ID 1746588763\" -entity system -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860148 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1746685860148 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_addr_router " "Ignored assignments for entity \"system_addr_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_addr_router -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_addr_router -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860148 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_addr_router -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_addr_router -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860148 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_addr_router -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_addr_router -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860148 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1746685860148 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_addr_router_001 " "Ignored assignments for entity \"system_addr_router_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_addr_router_001 -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_addr_router_001 -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860148 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_addr_router_001 -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_addr_router_001 -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860148 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_addr_router_001 -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_addr_router_001 -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860148 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1746685860148 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_cmd_xbar_demux " "Ignored assignments for entity \"system_cmd_xbar_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity system_cmd_xbar_demux -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity system_cmd_xbar_demux -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860148 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_cmd_xbar_demux -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_cmd_xbar_demux -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860148 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_cmd_xbar_demux -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_cmd_xbar_demux -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860148 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1746685860148 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_cmd_xbar_demux_001 " "Ignored assignments for entity \"system_cmd_xbar_demux_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity system_cmd_xbar_demux_001 -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity system_cmd_xbar_demux_001 -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860148 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_cmd_xbar_demux_001 -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_cmd_xbar_demux_001 -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860148 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_cmd_xbar_demux_001 -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_cmd_xbar_demux_001 -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860148 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1746685860148 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_cmd_xbar_mux " "Ignored assignments for entity \"system_cmd_xbar_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity system_cmd_xbar_mux -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity system_cmd_xbar_mux -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_cmd_xbar_mux -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_cmd_xbar_mux -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_cmd_xbar_mux -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_cmd_xbar_mux -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860149 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1746685860149 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_id_router " "Ignored assignments for entity \"system_id_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_id_router -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_id_router -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_id_router -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_id_router -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_id_router -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_id_router -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860149 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1746685860149 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_id_router_003 " "Ignored assignments for entity \"system_id_router_003\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_id_router_003 -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity system_id_router_003 -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_id_router_003 -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_id_router_003 -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_id_router_003 -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_id_router_003 -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860149 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1746685860149 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_irq_mapper " "Ignored assignments for entity \"system_irq_mapper\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity system_irq_mapper -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity system_irq_mapper -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_irq_mapper -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_irq_mapper -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_irq_mapper -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_irq_mapper -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860149 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1746685860149 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_jtag_uart_0 " "Ignored assignments for entity \"system_jtag_uart_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity system_jtag_uart_0 -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity system_jtag_uart_0 -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_jtag_uart_0 -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_jtag_uart_0 -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_jtag_uart_0 -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_jtag_uart_0 -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860149 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1746685860149 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_nios2_qsys_0 " "Ignored assignments for entity \"system_nios2_qsys_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity system_nios2_qsys_0 -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity system_nios2_qsys_0 -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_nios2_qsys_0 -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_nios2_qsys_0 -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_nios2_qsys_0 -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_nios2_qsys_0 -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860151 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1746685860151 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_onchip_memory2_0 " "Ignored assignments for entity \"system_onchip_memory2_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity system_onchip_memory2_0 -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity system_onchip_memory2_0 -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_onchip_memory2_0 -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity system_onchip_memory2_0 -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_onchip_memory2_0 -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_onchip_memory2_0 -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860151 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1746685860151 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_rsp_xbar_demux " "Ignored assignments for entity \"system_rsp_xbar_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity system_rsp_xbar_demux -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity system_rsp_xbar_demux -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_rsp_xbar_demux -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_rsp_xbar_demux -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_rsp_xbar_demux -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_rsp_xbar_demux -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860151 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1746685860151 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_rsp_xbar_demux_003 " "Ignored assignments for entity \"system_rsp_xbar_demux_003\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity system_rsp_xbar_demux_003 -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity system_rsp_xbar_demux_003 -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_rsp_xbar_demux_003 -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_rsp_xbar_demux_003 -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_rsp_xbar_demux_003 -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_rsp_xbar_demux_003 -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860151 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1746685860151 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_rsp_xbar_mux " "Ignored assignments for entity \"system_rsp_xbar_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity system_rsp_xbar_mux -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity system_rsp_xbar_mux -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_rsp_xbar_mux -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_rsp_xbar_mux -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_rsp_xbar_mux -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_rsp_xbar_mux -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860151 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1746685860151 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "system_rsp_xbar_mux_001 " "Ignored assignments for entity \"system_rsp_xbar_mux_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity system_rsp_xbar_mux_001 -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity system_rsp_xbar_mux_001 -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_rsp_xbar_mux_001 -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity system_rsp_xbar_mux_001 -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860151 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity system_rsp_xbar_mux_001 -qip system/synthesis/system.qip -library system " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity system_rsp_xbar_mux_001 -qip system/synthesis/system.qip -library system was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1746685860151 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1746685860151 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/D_Documents/HK6/SOC/SM4_V1/output_files/SM4.map.smsg " "Generated suppressed messages file D:/D_Documents/HK6/SOC/SM4_V1/output_files/SM4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1746685860213 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1746685860599 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1746685860599 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4960 " "Implemented 4960 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1746685860939 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1746685860939 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4854 " "Implemented 4854 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1746685860939 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1746685860939 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1746685860939 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1746685861006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 08 13:31:01 2025 " "Processing ended: Thu May 08 13:31:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1746685861006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1746685861006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1746685861006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1746685861006 ""}
