
---------- Begin Simulation Statistics ----------
final_tick                               13815783221499                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 129559                       # Simulator instruction rate (inst/s)
host_mem_usage                               17322212                       # Number of bytes of host memory used
host_op_rate                                   178021                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4795.66                       # Real time elapsed on the host
host_tick_rate                               20170468                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   621319402                       # Number of instructions simulated
sim_ops                                     853727876                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.096731                       # Number of seconds simulated
sim_ticks                                 96730625880                       # Number of ticks simulated
system.cpu0.committedInsts                         17                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     17765604                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        21157                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     35532228                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        21157                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    18                       # Number of float alu accesses
system.cpu0.num_fp_insts                           18                       # number of float instructions
system.cpu0.num_fp_register_reads                  28                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 16                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   11                       # Number of integer alu accesses
system.cpu0.num_int_insts                          11                       # number of integer instructions
system.cpu0.num_int_register_reads                 33                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu0.num_load_insts                          9                       # Number of load instructions
system.cpu0.num_mem_refs                           11                       # number of memory refs
system.cpu0.num_store_insts                         2                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  4     20.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 4     20.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     45.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       2     10.00%     55.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     55.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  7     35.00%     90.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 2     10.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         19                       # Number of instructions committed
system.cpu1.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      5338827                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          383                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     10678228                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          383                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu1.num_fp_insts                           20                       # number of float instructions
system.cpu1.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu1.num_int_insts                           8                       # number of integer instructions
system.cpu1.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          7                       # Number of load instructions
system.cpu1.num_mem_refs                            8                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5     25.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     30.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 6     30.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  7     35.00%     95.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1      5.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        20                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         17                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          279                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops          118                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      3517769                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          351                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      7010586                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          469                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu2.num_int_insts                          25                       # number of integer instructions
system.cpu2.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                17                       # number of times the integer registers were written
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_mem_refs                            9                       # number of memory refs
system.cpu2.num_store_insts                         7                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       16     64.00%     64.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      8.00%     72.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      7     28.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                2                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          148                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       226951                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          377                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       454663                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          377                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  11                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  7                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu3.num_int_insts                          24                       # number of integer instructions
system.cpu3.num_int_register_reads                 50                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                22                       # number of times the integer registers were written
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_mem_refs                            3                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       20     83.33%     83.33% # Class of executed instruction
system.cpu3.op_class::IntMult                       1      4.17%     87.50% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.33%     95.83% # Class of executed instruction
system.cpu3.op_class::MemWrite                      1      4.17%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      5433666                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       10890095                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4245867                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8573100                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads          4383115                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes         4152062                       # number of cc regfile writes
system.switch_cpus0.committedInsts          114623382                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            142963863                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.534233                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.534233                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        191790840                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       108059641                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 724228                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts          292                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         1230390                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.492528                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            63962841                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           8743288                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles           6975                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     55130702                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          186                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      8744065                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    142986446                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     55219553                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts          792                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    143070821                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          2219                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     84043617                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles          1417                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     84071934                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         1141                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect          287                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect            5                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        158350948                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            142980621                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.655733                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        103835900                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.492218                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             142980824                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       139060533                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       24736220                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.394597                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.394597                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass           32      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     24118484     16.86%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd       518740      0.36%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu       384242      0.27%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc       230544      0.16%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     30088930     21.03%     38.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        38424      0.03%     38.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt       211602      0.15%     38.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv        57636      0.04%     38.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     23459836     16.40%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12748784      8.91%     64.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1518590      1.06%     65.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     42470981     29.69%     94.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      7224788      5.05%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     143071613                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      117245246                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    233036160                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    115726066                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    115747208                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            2123635                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.014843                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          15459      0.73%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd          250      0.01%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       125632      5.92%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%      6.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        636753     29.98%     36.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        19894      0.94%     37.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      1230835     57.96%     95.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        94812      4.46%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      27949970                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    344988845                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     27254555                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     27262962                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         142986446                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        143071613                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        22583                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued           43                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined        16717                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    289758101                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.493762                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.180097                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    227690011     78.58%     78.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     26330414      9.09%     87.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     14107374      4.87%     92.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8158659      2.82%     95.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7158487      2.47%     97.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3760061      1.30%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1586886      0.55%     99.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       634767      0.22%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       331442      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    289758101                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.492531                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads       106338                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15250                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     55130702                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      8744065                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       71822567                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               290482329                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                 106858                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads          5426728                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes         2568401                       # number of cc regfile writes
system.switch_cpus1.committedInsts          150982533                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            165984521                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.923947                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.923947                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        277314612                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       125120796                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  10448                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts         3256                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches          958075                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.677893                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            96061493                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          18576128                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       62465559                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     46664107                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          227                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     18604703                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    166136646                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     77485365                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         1470                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    196915809                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        406883                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     52700608                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles          3864                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     53175370                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         1258                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         3222                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect           34                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        228673531                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            166060155                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.534477                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        122220855                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.571670                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             166061011                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       213333320                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       21406106                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.519765                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.519765                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     24133051     12.26%     12.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult            0      0.00%     12.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     12.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     12.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     12.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     12.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     12.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     12.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     12.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     12.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     12.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     12.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     12.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu          293      0.00%     12.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     12.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     12.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     12.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     12.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     12.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     12.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     12.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     12.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     12.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     47214127     23.98%     36.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     36.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     36.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     36.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv       931488      0.47%     36.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     36.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     28575428     14.51%     51.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     51.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     51.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     51.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     51.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     51.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     51.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     51.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     51.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     51.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     51.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26150998     13.28%     64.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite          980      0.00%     64.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     51335741     26.07%     90.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     18575173      9.43%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     196917279                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      178194082                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    339114734                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    143695553                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    143857520                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           22164685                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.112558                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         303185      1.37%      1.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd      3717240     16.77%     18.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     18.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     18.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     18.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     18.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     18.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult      3033814     13.69%     31.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     31.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     31.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     31.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     31.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     31.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     31.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     31.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     31.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     31.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     31.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     31.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     31.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     31.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       4890509     22.06%     53.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          247      0.00%     53.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      8904562     40.17%     94.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite      1315128      5.93%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      40887882                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    367357676                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     22364602                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     22432407                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         166136646                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        196917279                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       152023                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         1286                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined       256566                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    290471881                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.677922                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.790687                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    245970879     84.68%     84.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      4813332      1.66%     86.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      4844049      1.67%     88.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      3969410      1.37%     89.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     10414094      3.59%     92.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      6830775      2.35%     95.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      5191836      1.79%     97.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      3953696      1.36%     98.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4483810      1.54%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    290471881                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.677898                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      1580543                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       439728                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     46664107                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     18604703                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      101085805                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               290482329                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        159915623                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        65032332                       # number of cc regfile writes
system.switch_cpus2.committedInsts          105713416                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            182118803                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      2.747828                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.747828                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  13927                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      2474865                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        42268830                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.000121                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            72201835                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          15056739                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      171174849                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     65559132                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        87699                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     16949103                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    331187055                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     57145096                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      7452543                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    290517596                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        327867                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     13593733                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       2393402                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     14212022                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         6204                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      1350186                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      1124679                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        303417701                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            287024549                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.655381                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        198854248                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.988096                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             288985078                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       416221585                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      233333746                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.363924                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.363924                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       122900      0.04%      0.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    221458542     74.32%     74.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       301507      0.10%     74.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv       763322      0.26%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     74.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     59662513     20.02%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     15661355      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     297970139                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            5760892                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.019334                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        5072222     88.05%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     88.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        635102     11.02%     99.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        53568      0.93%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     303608131                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    893269311                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    287024549                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    480261051                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         331187055                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        297970139                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    149068160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued      1099739                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined    158445722                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    290468402                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.025826                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.227525                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    226740147     78.06%     78.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      9781139      3.37%     81.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6517505      2.24%     83.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      4439212      1.53%     85.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6578079      2.26%     87.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      8565457      2.95%     90.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     10357134      3.57%     93.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9363883      3.22%     97.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      8125846      2.80%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    290468402                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.025777                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      6149170                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2048888                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     65559132                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     16949103                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      156520336                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               290482329                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     61                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        214104184                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       252889658                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000002                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            362660600                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.161929                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.161929                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads          6298463                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes         6182345                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 137439                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      3398673                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        39378306                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            1.699208                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            85551329                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          26309555                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       74350601                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     69415171                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         6478                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     37309903                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    623576683                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     59241774                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      6098316                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    493589754                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        128359                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       940882                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       3309468                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      1051868                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        19391                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1335698                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      2062975                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        720487144                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            488664198                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.543042                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        391254980                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              1.682251                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             492871657                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       794100541                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      427185275                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.860638                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.860638                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      3115502      0.62%      0.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    399036631     79.86%     80.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      9294728      1.86%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     82.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     54008336     10.81%     93.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     21498302      4.30%     97.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead      6423179      1.29%     98.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      6311397      1.26%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     499688075                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       15498175                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads     28257349                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     12461069                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     24524884                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            7862833                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.015735                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3210623     40.83%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     40.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        346148      4.40%     45.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1542463     19.62%     64.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      1933609     24.59%     89.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       829990     10.56%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     488937231                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1269569035                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    476203129                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    859986893                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         623563591                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        499688075                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded        13092                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    260916030                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       242516                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        12496                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined    412708074                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    290344890                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.721016                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.166483                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    148463638     51.13%     51.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     21344444      7.35%     58.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     24511375      8.44%     66.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     29345670     10.11%     77.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     27114264      9.34%     86.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     17379123      5.99%     92.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     12204570      4.20%     96.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      7150668      2.46%     99.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      2831138      0.98%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    290344890                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  1.720201                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     10552427                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       647767                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     69415171                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     37309903                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      175804542                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               290482329                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    241                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            3                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     54418959                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        54418962                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            3                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     54418959                       # number of overall hits
system.cpu0.dcache.overall_hits::total       54418962                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            8                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      9152355                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9152363                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            8                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      9152355                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9152363                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 166712162715                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 166712162715                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 166712162715                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 166712162715                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           11                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     63571314                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     63571325                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           11                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     63571314                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     63571325                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.727273                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.143970                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.143970                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.727273                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.143970                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.143970                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 18215.220314                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 18215.204392                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 18215.220314                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 18215.204392                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        18024                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          894                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             8325                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     2.165045                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          894                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8390100                       # number of writebacks
system.cpu0.dcache.writebacks::total          8390100                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       761748                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       761748                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       761748                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       761748                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      8390607                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8390607                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      8390607                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8390607                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 159883072974                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 159883072974                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 159883072974                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 159883072974                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.131987                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.131987                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.131987                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.131987                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 19055.006744                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19055.006744                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 19055.006744                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19055.006744                       # average overall mshr miss latency
system.cpu0.dcache.replacements               8390100                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     46249519                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       46249522                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            6                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      8579459                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      8579465                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 143830806552                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 143830806552                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            9                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     54828978                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     54828987                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.666667                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.156477                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.156477                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 16764.554333                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 16764.542609                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       761491                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       761491                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      7817968                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      7817968                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 137193937398                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 137193937398                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.142588                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.142588                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 17548.541692                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17548.541692                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data      8169440                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8169440                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            2                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       572896                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       572898                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  22881356163                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  22881356163                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data      8742336                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8742338                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.065531                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.065531                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 39939.807859                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39939.668428                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          257                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          257                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       572639                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       572639                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  22689135576                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  22689135576                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.065502                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065502                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 39622.057834                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39622.057834                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.557956                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           62809578                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          8390612                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.485697                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.036672                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.521284                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000072                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999065                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999137                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        516961212                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       516961212                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          9                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           24                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      2292087                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2292111                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           24                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      2292087                       # number of overall hits
system.cpu0.icache.overall_hits::total        2292111                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst      9376413                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       9376416                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst      9376413                       # number of overall misses
system.cpu0.icache.overall_misses::total      9376416                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst  47334801816                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  47334801816                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst  47334801816                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  47334801816                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           27                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     11668500                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11668527                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           27                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     11668500                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11668527                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.111111                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.803566                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.803565                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.111111                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.803566                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.803565                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst  5048.284650                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5048.283034                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst  5048.284650                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5048.283034                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      9375502                       # number of writebacks
system.cpu0.icache.writebacks::total          9375502                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          405                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          405                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          405                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          405                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst      9376008                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      9376008                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst      9376008                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      9376008                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst  44209955124                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  44209955124                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst  44209955124                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  44209955124                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.803532                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.803530                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.803532                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.803530                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst  4715.221566                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  4715.221566                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst  4715.221566                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  4715.221566                       # average overall mshr miss latency
system.cpu0.icache.replacements               9375502                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           24                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      2292087                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2292111                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst      9376413                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      9376416                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst  47334801816                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  47334801816                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           27                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     11668500                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11668527                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.803566                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.803565                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst  5048.284650                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5048.283034                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          405                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          405                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst      9376008                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      9376008                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst  44209955124                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  44209955124                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.803532                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.803530                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst  4715.221566                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  4715.221566                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          508.723492                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           11668122                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          9376011                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             1.244465                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.002885                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   508.720606                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000006                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.993595                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.993601                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          382                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        102724227                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       102724227                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         27                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp       17193985                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       751357                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean     17487660                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq            2                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp            2                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        572639                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       572638                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq     17193985                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     28127524                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     25171329                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           53298853                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1200096832                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1073965568                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          2274062400                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       473415                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               30298560                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      18240041                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001160                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.034040                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            18218881     99.88%     99.88% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               21160      0.12%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        18240041                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     23664119193                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization          24.5                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy     9439420336                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          9.8                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     8385282074                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          8.7                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst      9373887                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      7936274                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total       17310161                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst      9373887                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      7936274                       # number of overall hits
system.cpu0.l2cache.overall_hits::total      17310161                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            8                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         2121                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       454331                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       456463                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            8                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         2121                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       454331                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       456463                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    146641878                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 114322034862                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 114468676740                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    146641878                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 114322034862                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 114468676740                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst      9376008                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      8390605                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total     17766624                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst      9376008                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      8390605                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total     17766624                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.000226                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.054148                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.025692                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.000226                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.054148                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.025692                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 69138.084866                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 251627.194407                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 250773.177103                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 69138.084866                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 251627.194407                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 250773.177103                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       473415                       # number of writebacks
system.cpu0.l2cache.writebacks::total          473415                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.data            1                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         2121                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       454330                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       456451                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         2121                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       454330                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       456451                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    145935585                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 114170373009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 114316308594                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    145935585                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 114170373009                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 114316308594                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000226                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.054147                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.025691                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000226                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.054147                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.025691                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 68805.084866                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 251293.933944                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 250445.959356                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 68805.084866                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 251293.933944                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 250445.959356                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               473415                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       641853                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       641853                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       641853                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       641853                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks     17123746                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total     17123746                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks     17123746                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total     17123746                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data            2                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       463112                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       463112                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       109525                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       109527                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data  20209169934                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  20209169934                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       572637                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       572639                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.191264                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.191267                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 184516.502479                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 184513.133145                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       109525                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       109525                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  20172698442                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  20172698442                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.191264                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.191264                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 184183.505519                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 184183.505519                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst      9373887                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      7473162                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total     16847049                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            6                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         2121                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       344806                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       346936                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    146641878                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  94112864928                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  94259506806                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst      9376008                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      7817968                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total     17193985                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.000226                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.044104                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.020178                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 69138.084866                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 272944.394610                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 271691.340207                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.data            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         2121                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       344805                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       346926                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    145935585                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  93997674567                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  94143610152                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.000226                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.044104                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.020177                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 68805.084866                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 272611.112272                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 271365.104235                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4086.513394                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          35532223                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          477511                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           74.411318                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   292.328793                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     1.111418                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   204.062025                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3586.011158                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.071369                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000271                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.049820                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.875491                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.997684                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          380                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2174                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         1188                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       568993111                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      568993111                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13719052605942                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  96730615557                       # Cumulative time (in ticks) in various power states
system.cpu0.thread30016.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread30016.numOps                      0                       # Number of Ops committed
system.cpu0.thread30016.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     42659815                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        42659816                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     44327314                       # number of overall hits
system.cpu1.dcache.overall_hits::total       44327315                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      4591303                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4591310                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            7                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     15119368                       # number of overall misses
system.cpu1.dcache.overall_misses::total     15119375                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 394612630240                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 394612630240                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 394612630240                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 394612630240                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            8                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     47251118                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     47251126                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            8                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     59446682                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     59446690                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.875000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.097168                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.097168                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.875000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.254335                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.254335                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 85947.851893                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85947.720855                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 26099.809876                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26099.797792                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    107346373                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2599715                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    41.291593                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5338827                       # number of writebacks
system.cpu1.dcache.writebacks::total          5338827                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      4396731                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4396731                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      4396731                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4396731                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       194572                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       194572                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      5339343                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5339343                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  20424837717                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  20424837717                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 1167165670662                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1167165670662                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.004118                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004118                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.089817                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.089817                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 104973.160152                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104973.160152                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 218597.245141                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 218597.245141                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5338827                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     24694259                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       24694260                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            6                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3983582                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3983588                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 360276883479                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 360276883479                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     28677841                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     28677848                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.857143                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.138908                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.138908                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 90440.433630                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90440.297410                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      3967193                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3967193                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data        16389                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16389                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   3471288903                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3471288903                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.000571                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000571                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 211806.022515                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 211806.022515                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     17965556                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      17965556                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       607721                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       607722                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  34335746761                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  34335746761                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     18573277                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     18573278                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.032720                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032720                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 56499.194138                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 56499.101170                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data       429538                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       429538                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       178183                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       178183                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  16953548814                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  16953548814                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.009594                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.009594                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 95146.836758                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95146.836758                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      1667499                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      1667499                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data     10528065                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total     10528065                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data     12195564                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total     12195564                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.863270                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.863270                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data      5144771                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total      5144771                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data 1146740832945                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 1146740832945                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.421856                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.421856                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 222894.436496                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 222894.436496                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.944496                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           49666654                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5339339                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.302023                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.026370                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.918126                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000052                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999840                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999892                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          502                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        480912859                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       480912859                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           27                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     13169331                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13169358                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           27                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     13169331                       # number of overall hits
system.cpu1.icache.overall_hits::total       13169358                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      5589738                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5589738                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      5589738                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5589738                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           29                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     13169380                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13169409                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           29                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     13169380                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13169409                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.068966                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.068966                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 114076.285714                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 109602.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 114076.285714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 109602.705882                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      5573421                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5573421                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      5573421                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5573421                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 113743.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 113743.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 113743.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 113743.285714                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           27                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     13169331                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13169358                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      5589738                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5589738                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     13169380                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13169409                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 114076.285714                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 109602.705882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      5573421                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5573421                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 113743.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 113743.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           50.997784                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13169409                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         258223.705882                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    48.997784                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.095699                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.099605                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        105355323                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       105355323                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        5161206                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      6954155                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1617468                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        178184                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       178184                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      5161217                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          102                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     16017516                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           16017618                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         3264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    683402624                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           683405888                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      3232796                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              206898944                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       8572197                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000045                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.006684                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             8571814    100.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 383      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         8572197                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      7111505709                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           7.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          48951                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     5333992668                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          5.5                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      2102828                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        2102828                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      2102828                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       2102828                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      3236515                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      3236573                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            7                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           49                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      3236515                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      3236573                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      5540787                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 1152933373872                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 1152938914659                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      5540787                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 1152933373872                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 1152938914659                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      5339343                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      5339401                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      5339343                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      5339401                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.606164                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.606168                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.606164                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.606168                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 113077.285714                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 356226.797612                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 356222.125890                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 113077.285714                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 356226.797612                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 356222.125890                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      3232796                       # number of writebacks
system.cpu1.l2cache.writebacks::total         3232796                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      3236515                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      3236564                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      3236515                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      3236564                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      5524470                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 1151855618040                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 1151861142510                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      5524470                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 1151855618040                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 1151861142510                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.606164                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.606166                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.606164                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.606166                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 112744.285714                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 355893.798743                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 355890.117578                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 112744.285714                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 355893.798743                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 355890.117578                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              3232796                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      4529796                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      4529796                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      4529796                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      4529796                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       809031                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       809031                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       809031                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       809031                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        81091                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        81091                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        97092                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        97093                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  16424378181                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  16424378181                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       178183                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       178184                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.544900                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.544903                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 169163.043103                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 169161.300825                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        97092                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        97092                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  16392046545                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  16392046545                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.544900                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.544897                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 168830.043103                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 168830.043103                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      2021737                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      2021737                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            6                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           49                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      3139423                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      3139480                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      5540787                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 1136508995691                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 1136514536478                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      5161160                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      5161217                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.608279                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.608283                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 113077.285714                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 362012.062628                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 362007.254857                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           49                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      3139423                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      3139472                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      5524470                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 1135463571495                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 1135469095965                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.608279                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.608281                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 112744.285714                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 361679.063795                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 361675.178490                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4094.048232                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          10678217                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         3236892                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.298910                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.909635                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.001594                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.006188                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.038074                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4093.092740                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000222                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000002                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000009                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.999290                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.999523                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          389                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         2354                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1353                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       174088540                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      174088540                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13719052605942                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  96730615557                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-15424.numInsts                   0                       # Number of Instructions committed
system.cpu1.thread-15424.numOps                     0                       # Number of Ops committed
system.cpu1.thread-15424.numMemRefs                 0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            6                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     52829524                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        52829530                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            6                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     52829524                       # number of overall hits
system.cpu2.dcache.overall_hits::total       52829530                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      4900397                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4900400                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      4900400                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4900403                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 474547955688                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 474547955688                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 474547955688                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 474547955688                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            9                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     57729921                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     57729930                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            9                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     57729924                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     57729933                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.333333                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.084885                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.084885                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.333333                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.084885                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.084885                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 96838.675660                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 96838.616376                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 96838.616376                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 96838.557092                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         5148                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   302.823529                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      3492138                       # number of writebacks
system.cpu2.dcache.writebacks::total          3492138                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1382108                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1382108                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1382108                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1382108                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      3518289                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      3518289                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      3518291                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      3518291                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 245728764594                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 245728764594                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 245729041983                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 245729041983                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.060944                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.060944                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.060944                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.060944                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 69843.257502                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 69843.257502                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 69843.296641                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 69843.296641                       # average overall mshr miss latency
system.cpu2.dcache.replacements               3492138                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     43169746                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       43169748                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      4450648                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4450648                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 469179387963                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 469179387963                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     47620394                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     47620396                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.093461                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.093461                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 105418.219541                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105418.219541                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1382016                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1382016                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      3068632                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      3068632                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 240510319263                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 240510319263                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.064439                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.064439                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 78377.048556                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 78377.048556                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            4                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      9659778                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       9659782                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            3                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       449749                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       449752                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   5368567725                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   5368567725                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     10109527                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     10109534                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.428571                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.044488                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.044488                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 11936.808587                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 11936.728964                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data           92                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           92                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       449657                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       449657                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   5218445331                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   5218445331                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.044479                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.044479                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 11605.391067                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 11605.391067                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data       277389                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       277389                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.666667                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 138694.500000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 138694.500000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.849071                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           56366506                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          3492650                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.138607                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.001919                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.847152                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000004                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999701                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999705                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          181                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          329                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        465332114                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       465332114                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          7                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           20                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     45147715                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        45147735                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           20                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     45147715                       # number of overall hits
system.cpu2.icache.overall_hits::total       45147735                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          119                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           122                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          119                       # number of overall misses
system.cpu2.icache.overall_misses::total          122                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     11879109                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     11879109                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     11879109                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     11879109                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           23                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     45147834                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     45147857                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           23                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     45147834                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     45147857                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.130435                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000003                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.130435                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000003                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 99824.445378                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 97369.745902                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 99824.445378                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 97369.745902                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           37                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           37                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           82                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           82                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           82                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           82                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      8876781                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8876781                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      8876781                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8876781                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 108253.426829                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 108253.426829                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 108253.426829                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 108253.426829                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           20                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     45147715                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       45147735                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          119                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          122                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     11879109                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     11879109                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     45147834                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     45147857                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.130435                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 99824.445378                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 97369.745902                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           37                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           82                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           82                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      8876781                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8876781                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 108253.426829                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 108253.426829                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           80.622726                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           45147820                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               85                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         531150.823529                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    77.622726                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.151607                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.157466                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           81                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.158203                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        361182941                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       361182941                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        3068713                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      2290787                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      2766933                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq        25709                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp        25709                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        424022                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       424022                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      3068717                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          170                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     10528860                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           10529030                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         5440                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    447026432                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           447031872                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1565582                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              100197248                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       5084030                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000171                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.014735                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             5083280     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 632      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                 118      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         5084030                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      4660287048                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           4.8                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy          81918                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     3497715782                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          3.6                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1923250                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1923250                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1923250                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1923250                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst           82                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1569401                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1569489                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst           82                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1569401                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1569489                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      8820171                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 235709480241                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 235718300412                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      8820171                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 235709480241                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 235718300412                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst           82                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      3492651                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      3492739                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst           82                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      3492651                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      3492739                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.449344                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.449358                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.449344                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.449358                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 107563.060976                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 150190.728973                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 150187.927671                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 107563.060976                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 150190.728973                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 150187.927671                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1565582                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1565582                       # number of writebacks
system.cpu2.l2cache.demand_mshr_hits::.switch_cpus2.data            2                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.overall_mshr_hits::.switch_cpus2.data            2                       # number of overall MSHR hits
system.cpu2.l2cache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst           82                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1569399                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1569481                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst           82                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1569399                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1569481                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      8792865                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 235186853724                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 235195646589                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      8792865                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 235186853724                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 235195646589                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.449343                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.449355                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.449343                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.449355                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 107230.060976                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 149857.909763                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 149855.682604                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 107230.060976                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 149857.909763                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 149855.682604                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1565582                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1937002                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1937002                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1937002                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1937002                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1555055                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1555055                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1555055                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1555055                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data        25709                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        25709                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data        25709                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        25709                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       215173                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       215173                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            3                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       208846                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       208849                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   3967606089                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   3967606089                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       424019                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       424022                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.492539                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.492543                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 18997.759541                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 18997.486648                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_hits::.switch_cpus2.data            1                       # number of ReadExReq MSHR hits
system.cpu2.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       208845                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       208845                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   3898056375                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   3898056375                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.492537                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.492533                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 18664.829778                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 18664.829778                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1708077                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1708077                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst           82                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      1360555                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      1360640                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      8820171                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 231741874152                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 231750694323                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst           82                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      3068632                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      3068717                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.443375                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.443391                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 107563.060976                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 170328.927645                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 170324.769464                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_hits::.switch_cpus2.data            1                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           82                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1360554                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      1360636                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      8792865                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 231288797349                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 231297590214                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.443375                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.443389                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 107230.060976                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 169996.043780                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 169992.261129                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4086.022831                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           7010499                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1569678                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            4.466202                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.408275                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.015877                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.019132                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     0.231042                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4085.348505                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000100                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000004                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000005                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000056                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.997400                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.997564                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         2334                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1598                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       113737758                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      113737758                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13719052605942                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  96730615557                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     66082004                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        66082005                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     67469838                       # number of overall hits
system.cpu3.dcache.overall_hits::total       67469839                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       444571                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        444573                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       607811                       # number of overall misses
system.cpu3.dcache.overall_misses::total       607813                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  85781168297                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  85781168297                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  85781168297                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  85781168297                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     66526575                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     66526578                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     68077649                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     68077652                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.666667                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.006683                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006683                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.666667                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.008928                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008928                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 192952.685391                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 192951.817355                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 141131.319270                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 141130.854880                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2422966                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4422                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   547.934419                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       226866                       # number of writebacks
system.cpu3.dcache.writebacks::total           226866                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       236677                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       236677                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       236677                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       236677                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       207894                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       207894                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       227461                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       227461                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  34376050871                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  34376050871                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  38139400421                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  38139400421                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.003125                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003125                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.003341                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003341                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 165353.742152                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 165353.742152                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 167674.460329                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 167674.460329                       # average overall mshr miss latency
system.cpu3.dcache.replacements                226866                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     50189410                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       50189411                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       355640                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       355641                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  65079756432                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  65079756432                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     50545050                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     50545052                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.007036                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007036                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 182993.354043                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 182992.839498                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       236591                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       236591                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       119049                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       119049                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  13717483785                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  13717483785                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.002355                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002355                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 115225.527178                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 115225.527178                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     15892594                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      15892594                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        88931                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        88932                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  20701411865                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  20701411865                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     15981525                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     15981526                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.005565                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005565                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 232780.603670                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 232777.986158                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data           86                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        88845                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        88845                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  20658567086                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  20658567086                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.005559                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005559                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 232523.688289                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 232523.688289                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      1387834                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      1387834                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data       163240                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       163240                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      1551074                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      1551074                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.105243                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.105243                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        19567                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        19567                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   3763349550                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   3763349550                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.012615                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.012615                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 192331.453468                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 192331.453468                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.444886                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           67697324                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           227378                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           297.730317                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13719052596618                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.003264                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.441621                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000006                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.998909                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998916                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          370                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        544848594                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       544848594                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           19                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     68316075                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        68316094                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           19                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     68316075                       # number of overall hits
system.cpu3.icache.overall_hits::total       68316094                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          435                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           438                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          435                       # number of overall misses
system.cpu3.icache.overall_misses::total          438                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     92663577                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     92663577                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     92663577                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     92663577                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           22                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     68316510                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     68316532                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           22                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     68316510                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     68316532                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.136364                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000006                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.136364                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000006                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 213019.717241                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 211560.678082                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 213019.717241                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 211560.678082                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          104                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          104                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          104                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          104                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          331                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          331                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          331                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          331                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     70279317                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     70279317                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     70279317                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     70279317                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 212324.220544                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 212324.220544                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 212324.220544                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 212324.220544                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           19                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     68316075                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       68316094                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          435                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          438                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     92663577                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     92663577                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     68316510                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     68316532                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 213019.717241                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 211560.678082                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          104                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          104                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          331                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          331                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     70279317                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     70279317                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 212324.220544                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 212324.220544                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          327.933540                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           68316428                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              334                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         204540.203593                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   324.933540                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.634636                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.640495                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          334                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          334                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.652344                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        546532590                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       546532590                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         138950                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       193696                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       133687                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq           85                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp           85                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         88762                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        88762                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       138950                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          668                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       681792                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             682460                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        21376                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     29071616                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            29092992                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       100517                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                6433088                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        328314                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001599                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.039957                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              327789     99.84%     99.84% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 525      0.16%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          328314                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       302493870                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.3                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         330669                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      227176929                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.2                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       123135                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         123135                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       123135                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        123135                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          331                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       104241                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       104577                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          331                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       104241                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       104577                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     70056207                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  37525109328                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  37595165535                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     70056207                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  37525109328                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  37595165535                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          331                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       227376                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       227712                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          331                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       227376                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       227712                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.458452                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.459251                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.458452                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.459251                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 211650.172205                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 359984.164849                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 359497.456754                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 211650.172205                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 359984.164849                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 359497.456754                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       100517                       # number of writebacks
system.cpu3.l2cache.writebacks::total          100517                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          331                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       104241                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       104572                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          331                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       104241                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       104572                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     69945984                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  37490397075                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  37560343059                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     69945984                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  37490397075                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  37560343059                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.458452                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.459229                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.458452                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.459229                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 211317.172205                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 359651.164849                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 359181.645746                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 211317.172205                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 359651.164849                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 359181.645746                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               100517                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       138873                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       138873                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       138873                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       138873                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks        87845                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        87845                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks        87845                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        87845                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data           85                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total           85                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data           85                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total           85                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        32814                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        32814                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        55947                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        55948                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  20478169665                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  20478169665                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        88761                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        88762                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.630311                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.630315                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 366028.020537                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 366021.478248                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        55947                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        55947                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  20459539314                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  20459539314                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.630311                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.630304                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 365695.020537                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 365695.020537                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data        90321                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        90321                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          331                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        48294                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        48629                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     70056207                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  17046939663                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  17116995870                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          331                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       138615                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       138950                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.348404                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.349975                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 211650.172205                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 352982.558144                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 351991.525016                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          331                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        48294                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        48625                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     69945984                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  17030857761                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  17100803745                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.348404                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.349946                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 211317.172205                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 352649.558144                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 351687.480617                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4043.492792                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            454515                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          104613                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            4.344728                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13719052595952                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     4.311300                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.110417                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    10.847351                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4026.223724                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.001053                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000027                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.002648                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.982965                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.987181                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          153                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          978                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         2448                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         7376853                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        7376853                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13719052605942                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  96730615557                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             4895668                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       5451120                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       2407566                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           1736946                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             471416                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            471415                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        4895683                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      1365181                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      9705548                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      4704196                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       309294                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                16084219                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     58158016                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    414014400                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    200621376                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     13101888                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                685895680                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           4245595                       # Total snoops (count)
system.l3bus.snoopTraffic                   160553536                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            9702108                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  9702108    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              9702108                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           5459929540                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                5.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           304572384                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          2162181309                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.2                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          1045465238                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            69862080                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst         1514                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data       157146                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst            3                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       880283                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data          836                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             1039782                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst         1514                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data       157146                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst            3                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       880283                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data          836                       # number of overall hits
system.l3cache.overall_hits::total            1039782                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            8                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          607                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       297184                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           49                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      3236515                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst           79                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       689116                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          331                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       103405                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           4327317                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            8                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          607                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       297184                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           49                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      3236515                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst           79                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       689116                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          331                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       103405                       # number of overall misses
system.l3cache.overall_misses::total          4327317                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    116145405                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 109998092401                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      5328666                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 1138502015761                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      8422236                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 216406429113                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     68612318                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  37054958456                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 1502160004356                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    116145405                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 109998092401                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      5328666                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 1138502015761                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      8422236                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 216406429113                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     68612318                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  37054958456                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 1502160004356                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         2121                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       454330                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      3236515                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst           82                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1569399                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          331                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       104241                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         5367099                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         2121                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       454330                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      3236515                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst           82                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1569399                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          331                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       104241                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        5367099                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.286186                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.654115                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.963415                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.439095                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.991980                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.806267                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.286186                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.654115                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.963415                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.439095                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.991980                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.806267                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 191343.336079                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 370134.638476                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 108748.285714                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 351767.878648                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 106610.582278                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 314034.834648                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 207287.969789                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 358347.840588                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 347134.264570                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 191343.336079                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 370134.638476                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 108748.285714                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 351767.878648                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 106610.582278                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 314034.834648                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 207287.969789                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 358347.840588                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 347134.264570                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        2508649                       # number of writebacks
system.l3cache.writebacks::total              2508649                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          607                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       297184                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      3236515                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst           79                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       689116                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          331                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       103405                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      4327286                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          607                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       297184                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           49                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      3236515                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst           79                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       689116                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          331                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       103405                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      4327286                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst    112102785                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 108018853621                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      5002326                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 1116946899121                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      7896096                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 211816943193                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     66407858                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  36366281156                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 1473340386156                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst    112102785                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 108018853621                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      5002326                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 1116946899121                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      7896096                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 211816943193                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     66407858                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  36366281156                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 1473340386156                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.286186                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.654115                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.963415                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.439095                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.991980                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.806262                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.286186                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.654115                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.963415                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.439095                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.991980                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.806262                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 184683.336079                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 363474.660887                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 102088.285714                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 345107.901283                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 99950.582278                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 307374.873306                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 200627.969789                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 351687.840588                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 340476.776011                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 184683.336079                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 363474.660887                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 102088.285714                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 345107.901283                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 99950.582278                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 307374.873306                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 200627.969789                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 351687.840588                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 340476.776011                       # average overall mshr miss latency
system.l3cache.replacements                   4245595                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      2942471                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      2942471                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      2942471                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      2942471                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      2407566                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      2407566                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      2407566                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      2407566                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data        44846                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       208503                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data            2                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           253351                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            3                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        64679                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        97092                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data          342                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        55945                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         218065                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data  19063752533                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data  16001482187                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data    104377850                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data  20231682884                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  55401295454                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       109525                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        97092                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       208845                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        55947                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       471416                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.590541                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.001638                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.999964                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.462574                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 294744.082824                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 164807.421693                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 305198.391813                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 361635.228957                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 254058.631390                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        64679                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        97092                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data          342                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        55945                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       218058                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  18632997053                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  15354849467                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    102100130                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  19859089184                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  53949035834                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.590541                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.001638                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.999964                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.462560                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 288084.185794                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 158147.421693                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 298538.391813                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 354975.228957                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 247406.817608                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst         1514                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       112300                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst            3                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       671780                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data          834                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       786431                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          607                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       232505                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           49                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      3139423                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst           79                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       688774                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          331                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data        47460                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      4109252                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    116145405                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  90934339868                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      5328666                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 1122500533574                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      8422236                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 216302051263                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     68612318                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  16823275572                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 1446758708902                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         2121                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       344805                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      3139423                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst           82                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      1360554                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          331                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        48294                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      4895683                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.286186                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.674309                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.963415                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.506245                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.982731                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.839362                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 191343.336079                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 391107.029389                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 108748.285714                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 357549.949011                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 106610.582278                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 314039.222246                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 207287.969789                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 354472.725917                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 352073.493887                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          607                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       232505                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           49                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      3139423                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           79                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       688774                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          331                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        47460                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      4109228                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    112102785                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  89385856568                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      5002326                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 1101592049654                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      7896096                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 211714843063                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     66407858                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  16507191972                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 1419391350322                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.286186                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.674309                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.963415                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.506245                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.982731                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.839357                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 184683.336079                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 384447.029389                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 102088.285714                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 350889.972347                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 99950.582278                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 307379.260923                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 200627.969789                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 347812.725917                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 345415.574488                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64407.699837                       # Cycle average of tags in use
system.l3cache.tags.total_refs                6389819                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              5350037                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.194350                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719122554923                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64407.699837                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.982784                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.982784                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64660                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          622                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         5098                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        42728                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        16212                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.986633                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            176824213                       # Number of tag accesses
system.l3cache.tags.data_accesses           176824213                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   2508649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    297184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   3236515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples        79.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    689114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    103404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000173704324                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       156766                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       156767                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5045172                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2415893                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4327286                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2508649                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4327286                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2508649                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      14.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      85.15                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       188                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4327286                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2508649                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  111451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  135722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  155377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  169320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  183584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  200141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  214142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  227005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  247729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  267249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 292233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 301782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 298440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 283434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 260536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 233250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 193899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 155568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 126265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  96053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  62324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                  38993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                  26384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                  17362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                  10716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                   6820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                   4669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                   2962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                   1761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                   1118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                    599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                    261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                     92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  17840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  23682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  29998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  36855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  44331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  52877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  61747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  70476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  79267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  86885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  88866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  52384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  46420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  41955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  38505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  35947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  33448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  31115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  29358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  28000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  26959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  25800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  25294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  24391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  24240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                  23672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                  23422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                  23036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                  23226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                  23123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                  23376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                  23545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                  24002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                  24825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                  25801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  26595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                  28116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                  29483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  31394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  33785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  37378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  41308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  45275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  49089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  53367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  57306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 60776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 64208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 66484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 67591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 67907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 67395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 66036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 64416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 63599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 49017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 34146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                 24931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                 17804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                 12646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                  8735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                  5973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                  3964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                  2612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                  1690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                  1081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                   658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                   421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                   266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                   219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                   180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                   161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                   125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                   295                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       156767                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.603175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.826755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    156.626300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       156766    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-62463            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        156767                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       156766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.066416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           156612     99.90%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               81      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               42      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               20      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        156766                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               276946304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            160553536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   2863.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1659.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   96730233273                       # Total gap between requests
system.mem_ctrls.avgGap                      14150.26                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        38848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     19019712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         3136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    207136256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         5056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     44103040                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        21184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      6617856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    160546304                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 401610.137912197679                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 196625544.670775353909                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 32419.928760622217                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 2141372022.723854064941                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 52268.864736513373                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 455936675.678211748600                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 218999.926933999057                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 68415312.521701633930                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1659725681.907269716263                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          607                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       297184                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           49                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      3236515                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst           79                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       689116                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          331                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       103405                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      2508649                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     89354308                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  96858019019                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      3166614                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 995223927830                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      4936275                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 185914192149                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     53996177                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  32485059736                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 8134859758269                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst    147206.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    325919.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     64624.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    307498.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     62484.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    269786.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    163130.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    314153.67                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3242725.37                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses          3703900                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              24458                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                   263650                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                 462659                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            9                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            8                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            7                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            4                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            1                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            7                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        38848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     19019712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         3136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    207136256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         5056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     44103168                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        21184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      6617920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     276947264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        38848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         5056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        21184                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        68928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    160553536                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    160553536                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          607                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       297183                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      3236504                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst           79                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       689112                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          331                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       103405                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        4327301                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2508649                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2508649                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         1985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         5293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         1323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         4631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         1985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         1985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         1985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         1323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       401610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    196625545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst        32420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data   2141372023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst        52269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    455937999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       219000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     68415974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       2863077350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         1985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         1323                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         1985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         1985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       401610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst        32420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst        52269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       219000                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       712577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1659800446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1659800446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1659800446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         1985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         5293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         1323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         4631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         1985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         1985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         1985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         1323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       401610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    196625545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst        32420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data   2141372023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst        52269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    455937999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       219000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     68415974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      4522877796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              4327267                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             2508536                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       131321                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       134924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       131506                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       136617                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       135498                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       135336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       134612                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       133997                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       134194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       138041                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       140688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       137924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       136850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       134815                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       134495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       132370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       134880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       140791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       135817                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       128873                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       129403                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       132014                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       130743                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       136529                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       139639                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       137389                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       131717                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       132415                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       138290                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       142294                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       135231                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       138054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        78187                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        78284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        78420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        78293                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        78412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        77844                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        78357                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        78801                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        78944                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        79105                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        78339                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        78341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        78341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        78539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        77748                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        77940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        78018                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        78631                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        78546                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        78836                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        78245                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        78491                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        78296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        77776                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        78506                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        77735                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        77848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        78528                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        79113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        79347                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        79049                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        77676                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            1234940097744                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           14418453644                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       1310632652108                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               285385.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          302877.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             2708990                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             422898                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            62.60                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           16.86                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      3703915                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   118.115937                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    87.207448                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   153.797802                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      2738472     73.93%     73.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       651944     17.60%     91.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       116837      3.15%     94.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        56313      1.52%     96.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        35196      0.95%     97.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        24335      0.66%     97.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        18931      0.51%     98.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        14436      0.39%     98.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        47451      1.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      3703915                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             276945088                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          160546304                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             2863.054854                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1659.725682                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   23.55                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               14.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               8.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               45.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    11551592314.079899                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    15357693884.232265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   18201855880.185505                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  9428322521.856504                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 34486205273.898125                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 81547826104.685104                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 487499834.035039                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  171060995812.963867                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1768.426434                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        72927                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   8712507743                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  88018034887                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4109237                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2508649                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1736946                       # Transaction distribution
system.membus.trans_dist::ReadExReq            218065                       # Transaction distribution
system.membus.trans_dist::ReadExResp           218064                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4109252                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     12900213                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     12900213                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               12900213                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    437500800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    437500800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               437500800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4327317                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4327317    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4327317                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          6196434930                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               6.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7921941998                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.2                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        1230837                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       673174                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect          311                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       346383                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         346355                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.991916                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         153782                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       153797                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       153682                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          115                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           20                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts        23797                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts          290                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    289754331                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.493397                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.338928                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0    235529983     81.29%     81.29% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     21275073      7.34%     88.63% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2     11549969      3.99%     92.61% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      8310969      2.87%     95.48% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      4662500      1.61%     97.09% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2740874      0.95%     98.04% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1713705      0.59%     98.63% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       750719      0.26%     98.89% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8      3220539      1.11%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    289754331                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    114623382                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     142963863                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           63863104                       # Number of memory references committed
system.switch_cpus0.commit.loads             55120736                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1230308                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         115713892                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           77105259                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       153696                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     24116102     16.87%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd       518724      0.36%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu       384240      0.27%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc       230544      0.16%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     30085770     21.04%     38.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     38.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        38424      0.03%     38.73% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt       211578      0.15%     38.88% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv        57636      0.04%     38.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     38.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     23457741     16.41%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     12719899      8.90%     64.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      1518458      1.06%     65.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     42400837     29.66%     94.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      7223910      5.05%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    142963863                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples      3220539                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles       124457896                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles    142059911                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         22642423                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles       596106                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles          1417                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved       346370                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           21                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     142994554                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts           68                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           55130195                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            8743288                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              2837966                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               480300                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles    132022163                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             114662885                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            1230837                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       653819                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            157734500                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles           2876                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         11668500                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          873                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    289758101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.493573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     1.787423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0       266224474     91.88%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1          835468      0.29%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         1392792      0.48%     92.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         2349097      0.81%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         2670291      0.92%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         1784481      0.62%     95.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         1178061      0.41%     95.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7          910893      0.31%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        12412544      4.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    289758101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.004237                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.394733                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           11668500                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads             301182                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads           9966                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         1141                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores          1697                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache         26340                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  96730625880                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles          1417                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles       124907567                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       84121742                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         22761568                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     57965410                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     142989374                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          132                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         88633                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      22711116                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      34944926                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    136955599                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          406812289                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       138888815                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        191803173                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    136931558                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps           24041                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5144009                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               429521452                       # The number of ROB reads
system.switch_cpus0.rob.writes              285979090                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        114623382                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          142963863                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups         960942                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted       960786                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         3257                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups       336339                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits         336336                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.999108                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed              7                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       153151                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts         3256                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    290450272                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.571473                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     1.864409                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0    254021144     87.46%     87.46% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     10399046      3.58%     91.04% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      4421500      1.52%     92.56% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      2854141      0.98%     93.54% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1785556      0.61%     94.16% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       871029      0.30%     94.46% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       794706      0.27%     94.73% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       510753      0.18%     94.91% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     14792397      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    290450272                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    150982533                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     165984521                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           65142884                       # Number of memory references committed
system.switch_cpus1.commit.loads             46569607                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            957922                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         143680311                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer           74981245                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls            0                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     24125189     14.53%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu          276      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     47209369     28.44%     42.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       931488      0.56%     43.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     28575315     17.22%     60.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     12464883      7.51%     68.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite          966      0.00%     68.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     34104724     20.55%     88.81% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     18572311     11.19%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    165984521                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     14792397                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         2775791                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles    266576865                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         15120420                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      5994905                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles          3864                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved       333484                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     166160504                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           46661439                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           18576128                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                49507                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 1080                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles         8739                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             151306125                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches             960942                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       336343                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            290459277                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles           7730                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         13169380                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes            5                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    290471881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.572634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     1.892231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0       262676594     90.43%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         1577224      0.54%     90.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         1135332      0.39%     91.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         1658251      0.57%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         3007782      1.04%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         3793566      1.31%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         2248137      0.77%     95.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         1976327      0.68%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        12398668      4.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    290471881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.003308                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.520879                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           13169380                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            5788012                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads          94467                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         1258                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         31399                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache       2595134                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  96730625880                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles          3864                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         5363205                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      116698317                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         18431766                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    149974693                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     166144121                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents      15886878                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents     120089253                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      24880064                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    149149558                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          504872259                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       151758272                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        277390445                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    149016036                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          133446                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         31552938                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               441795547                       # The number of ROB reads
system.switch_cpus1.rob.writes              332297056                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        150982533                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          165984521                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       60400349                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     40100207                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      2388192                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     21102765                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       21073428                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.860980                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        8375432                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           12                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      7864951                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      7788231                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        76720                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted        16190                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    149076053                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      2388157                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    269429507                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.675942                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.920996                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0    225448559     83.68%     83.68% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     12399311      4.60%     88.28% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5345823      1.98%     90.26% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      5653876      2.10%     92.36% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      3574264      1.33%     93.69% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1600806      0.59%     94.28% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       894564      0.33%     94.61% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      1700684      0.63%     95.24% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     12811620      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    269429507                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    105713416                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     182118803                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           46353252                       # Number of memory references committed
system.switch_cpus2.commit.loads             36243725                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          27217595                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          181902921                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      3509646                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       110962      0.06%      0.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    134686668     73.96%     74.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       233291      0.13%     74.14% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv       734630      0.40%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     36243725     19.90%     94.45% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     10109527      5.55%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    182118803                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     12811620                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         7518784                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles    224775469                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         49043852                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      6736888                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       2393402                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     19614549                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     367019531                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          189                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           57145059                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           15056739                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               646979                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               118471                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      1978374                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             227633084                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           60400349                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     37237091                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            286096591                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        4786874                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         45147834                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           72                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    290468402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     1.357724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     2.647692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0       217666344     74.94%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         5865703      2.02%     76.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         5169832      1.78%     78.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         9171179      3.16%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         8980020      3.09%     84.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         5099052      1.76%     86.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         4880012      1.68%     88.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         9128501      3.14%     91.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        24507759      8.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    290468402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.207931                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.783638                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           45147834                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    6                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            9523732                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       29315377                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses       173068                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         6204                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       6839564                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads          888                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  96730625880                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       2393402                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        10530450                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      193384196                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         51983067                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     32177275                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     354372028                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      1318431                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      13462710                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      26162227                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        266471                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    369820759                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          947269907                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       529109933                       # Number of integer rename lookups
system.switch_cpus2.rename.committedMaps    191966275                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       177854370                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         19169537                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               587812743                       # The number of ROB reads
system.switch_cpus2.rob.writes              683552871                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        105713416                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          182118803                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       59622022                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     48591612                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      3031070                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     40961691                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       40865997                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.766382                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         183833                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       171645                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       155258                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        16387                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          807                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    254620872                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          596                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      3030049                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    256999351                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.411134                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.296221                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0    144026091     56.04%     56.04% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     43630524     16.98%     73.02% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      9775712      3.80%     76.82% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     24809653      9.65%     86.48% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      8331389      3.24%     89.72% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      4520416      1.76%     91.48% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2187015      0.85%     92.33% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1748441      0.68%     93.01% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     17970110      6.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    256999351                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000002                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     362660600                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           52938163                       # Number of memory references committed
system.switch_cpus3.commit.loads             36975535                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          29655698                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating           1283736                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          362659128                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        63870                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass          752      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    300745823     82.93%     82.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      8975862      2.48%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     36333667     10.02%     95.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     15320760      4.22%     99.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       641868      0.18%     99.82% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       641868      0.18%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    362660600                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     17970110                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        18845493                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles    175545177                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         62263147                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     30381603                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       3309468                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     37094990                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         1059                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     669840752                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts         2537                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           59187035                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           26330814                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                37757                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 1735                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      3003477                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             511025321                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           59622022                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     41205088                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            284030754                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        6621012                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles           20                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles          133                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         68316510                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          204                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    290344890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     2.594244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.269378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0       153231953     52.78%     52.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1        12467086      4.29%     57.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        14894171      5.13%     62.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        11159441      3.84%     66.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        11813440      4.07%     70.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        14223339      4.90%     75.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         8354068      2.88%     77.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         4614323      1.59%     79.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        59587069     20.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    290344890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.205252                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.759230                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           68316540                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   50                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13815783221499                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            7065958                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       32439627                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         6921                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        19391                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      21347274                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache          4408                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  96730625880                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       3309468                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        30908568                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       85552057                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         80040375                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     90534420                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     651155064                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       123477                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      40985193                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        212154                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      44044153                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    934595188                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1670448609                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups      1132347965                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups          6539391                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    534420157                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       400174921                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        124073147                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               852901437                       # The number of ROB reads
system.switch_cpus3.rob.writes             1267920217                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000002                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          362660600                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
