/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  reg [41:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  wire [18:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire [30:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [12:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_13z;
  wire [19:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [30:0] celloutsig_1_6z;
  wire [17:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_0z[0] | in_data[62]);
  assign celloutsig_1_18z = ~(celloutsig_1_8z[2] | celloutsig_1_3z[5]);
  assign celloutsig_1_19z = ~(celloutsig_1_14z[5] | celloutsig_1_0z[1]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[2] | in_data[8]);
  assign celloutsig_0_26z = ~(celloutsig_0_8z | celloutsig_0_7z);
  assign celloutsig_1_2z = ~(in_data[116] | celloutsig_1_0z[1]);
  assign celloutsig_1_10z = { celloutsig_1_4z[1:0], celloutsig_1_1z } > { celloutsig_1_5z[4:3], celloutsig_1_1z };
  assign celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z } > { celloutsig_0_2z[3], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_8z = { celloutsig_0_2z[14:2], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z } > { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_1_1z = { celloutsig_1_0z[1:0], celloutsig_1_0z } > { in_data[167:166], celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_3z[7:0] % { 1'h1, celloutsig_1_4z[3], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_9z = celloutsig_1_6z[26:23] % { 1'h1, celloutsig_1_5z[2:0] };
  assign celloutsig_1_11z = { celloutsig_1_6z[17:11], celloutsig_1_10z, celloutsig_1_8z } % { 1'h1, in_data[131:129], celloutsig_1_3z };
  assign celloutsig_1_14z = { celloutsig_1_9z[0], celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_13z } % { 1'h1, celloutsig_1_7z[11:5], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_5z = { celloutsig_0_2z[17:0], celloutsig_0_0z, celloutsig_0_4z } % { 1'h1, celloutsig_0_0z[2:1], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_3z = { celloutsig_1_0z[2], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, in_data[166:165], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[74:71] >>> in_data[34:31];
  assign celloutsig_1_6z = { celloutsig_1_0z[0], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z } >>> in_data[149:119];
  assign celloutsig_1_7z = { celloutsig_1_3z[7:2], celloutsig_1_0z, celloutsig_1_3z } >>> { celloutsig_1_6z[26:12], celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_3z[5:3], celloutsig_1_2z, celloutsig_1_1z } >>> in_data[113:109];
  assign celloutsig_1_13z = celloutsig_1_11z[8:2] >>> celloutsig_1_11z[6:0];
  assign celloutsig_0_4z = { celloutsig_0_2z[7:1], celloutsig_0_3z, celloutsig_0_1z } >>> { celloutsig_0_2z[15:9], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_6z = { in_data[23], celloutsig_0_3z, celloutsig_0_3z } >>> celloutsig_0_5z[16:14];
  assign celloutsig_0_2z = { in_data[53:52], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } >>> { in_data[63:50], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_27z = { celloutsig_0_4z[7:5], celloutsig_0_0z } >>> celloutsig_0_25z[34:28];
  assign celloutsig_1_0z = in_data[136:134] >>> in_data[133:131];
  assign celloutsig_1_4z = { celloutsig_1_3z[7:4], celloutsig_1_2z } >>> { celloutsig_1_3z[4], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_25z = 42'h00000000000;
    else if (!clkin_data[0]) celloutsig_0_25z = in_data[90:49];
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
