<def f='dpdk_18.05/drivers/raw/ifpga_rawdev/base/ifpga_defines.h' l='472' ll='494'/>
<size>208</size>
<mbr r='feature_fme_header::header' o='0' t='struct feature_header'/>
<mbr r='feature_fme_header::afu_header' o='64' t='struct feature_afu_header'/>
<mbr r='feature_fme_header::reserved' o='256' t='u64'/>
<mbr r='feature_fme_header::scratchpad' o='320' t='u64'/>
<mbr r='feature_fme_header::capability' o='384' t='struct feature_fme_capability'/>
<mbr r='feature_fme_header::port' o='448' t='struct feature_fme_port [4]'/>
<mbr r='feature_fme_header::fab_status' o='704' t='struct feature_fme_fab_status'/>
<mbr r='feature_fme_header::bitstream_id' o='768' t='struct feature_fme_bitstream_id'/>
<mbr r='feature_fme_header::bitstream_md' o='832' t='struct feature_fme_bitstream_md'/>
<mbr r='feature_fme_header::genprotrange2_base' o='896' t='struct feature_fme_genprotrange2_base'/>
<mbr r='feature_fme_header::genprotrange2_limit' o='960' t='struct feature_fme_genprotrange2_limit'/>
<mbr r='feature_fme_header::dxe_lock' o='1024' t='struct feature_fme_dxe_lock'/>
<mbr r='feature_fme_header::iommu_ctrl' o='1088' t='struct feature_fme_iommu_ctrl'/>
<mbr r='feature_fme_header::iommu_stat' o='1152' t='struct feature_fme_iommu_stat'/>
<mbr r='feature_fme_header::pcie0_control' o='1216' t='struct feature_fme_pcie0_ctrl'/>
<mbr r='feature_fme_header::smrr_base' o='1280' t='struct feature_fme_llpr_smrr_base'/>
<mbr r='feature_fme_header::smrr_mask' o='1344' t='struct feature_fme_llpr_smrr_mask'/>
<mbr r='feature_fme_header::smrr2_base' o='1408' t='struct feature_fme_llpr_smrr2_base'/>
<mbr r='feature_fme_header::smrr2_mask' o='1472' t='struct feature_fme_llpr_smrr2_mask'/>
<mbr r='feature_fme_header::meseg_base' o='1536' t='struct feature_fme_llpr_meseg_base'/>
<mbr r='feature_fme_header::meseg_limit' o='1600' t='struct feature_fme_llpr_meseg_limit'/>
