

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Tue Dec  6 06:53:42 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    3|  128012|    4|  128013|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_svd_calc_off_c  |  684|  684|        19|          6|          1|   112|    yes   |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 24
* Pipeline: 1
  Pipeline-0: II = 6, D = 19, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (p_Val2_5 == 4) | (p_Val2_5 == 5) | (p_Val2_5 != 1 & p_Val2_5 != 2 & p_Val2_5 != 3)
	4  / (p_Val2_5 == 3)
	23  / (p_Val2_5 == 1) | (p_Val2_5 == 2)
3 --> 
	24  / (p_Val2_5 == 4) | (p_Val2_5 == 5) | (p_Val2_5 != 1 & p_Val2_5 != 2 & p_Val2_5 != 3)
4 --> 
	24  / (exitcond_flatten)
	5  / (!exitcond_flatten)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	4  / true
23 --> 
	24  / (p_Val2_5 == 1) | (p_Val2_5 == 2)
24 --> 
* FSM state operations: 

 <State 1>: 7.46ns
ST_1: tmp_32 [1/1] 4.38ns
_ifconv:5  %tmp_32 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_1: p_Val2_s [1/1] 0.00ns
_ifconv:6  %p_Val2_s = bitcast float %tmp_32 to i32

ST_1: p_Result_s [1/1] 0.00ns
_ifconv:7  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

ST_1: loc_V [1/1] 0.00ns
_ifconv:8  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_1: loc_V_1 [1/1] 0.00ns
_ifconv:9  %loc_V_1 = trunc i32 %p_Val2_s to i23

ST_1: tmp_i_i_i_cast1 [1/1] 0.00ns
_ifconv:12  %tmp_i_i_i_cast1 = zext i8 %loc_V to i9

ST_1: sh_assign [1/1] 1.72ns
_ifconv:13  %sh_assign = add i9 -127, %tmp_i_i_i_cast1

ST_1: isNeg [1/1] 0.00ns
_ifconv:14  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_1: tmp_18_i_i [1/1] 1.72ns
_ifconv:15  %tmp_18_i_i = sub i8 127, %loc_V

ST_1: tmp_18_i_i_cast [1/1] 0.00ns
_ifconv:16  %tmp_18_i_i_cast = sext i8 %tmp_18_i_i to i9

ST_1: sh_assign_1 [1/1] 1.37ns
_ifconv:17  %sh_assign_1 = select i1 %isNeg, i9 %tmp_18_i_i_cast, i9 %sh_assign


 <State 2>: 8.47ns
ST_2: empty [1/1] 0.00ns
_ifconv:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str46, [1 x i8]* @p_str47, [1 x i8]* @p_str48, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str49)

ST_2: empty_14 [1/1] 0.00ns
_ifconv:1  %empty_14 = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str42, [1 x i8]* @p_str43, [1 x i8]* @p_str44, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str45)

ST_2: stg_38 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %strm_in_V), !map !167

ST_2: stg_39 [1/1] 0.00ns
_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %strm_out_V), !map !173

ST_2: stg_40 [1/1] 0.00ns
_ifconv:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

ST_2: p_Result_1 [1/1] 0.00ns
_ifconv:10  %p_Result_1 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_2: tmp_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:11  %tmp_i_i = zext i24 %p_Result_1 to i78

ST_2: sh_assign_1_cast [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:18  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

ST_2: sh_assign_1_cast_cast [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:19  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

ST_2: tmp_19_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:20  %tmp_19_i_i = zext i32 %sh_assign_1_cast to i78

ST_2: tmp_20_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:21  %tmp_20_i_i = lshr i24 %p_Result_1, %sh_assign_1_cast_cast

ST_2: tmp_22_i_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:22  %tmp_22_i_i = shl i78 %tmp_i_i, %tmp_19_i_i

ST_2: tmp [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:23  %tmp = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_20_i_i, i32 23)

ST_2: tmp_s [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:24  %tmp_s = zext i1 %tmp to i32

ST_2: tmp_11 [1/1] 0.00ns (grouped into LUT with out node p_Val2_3)
_ifconv:25  %tmp_11 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_22_i_i, i32 23, i32 54)

ST_2: p_Val2_3 [1/1] 2.78ns (out node of the LUT)
_ifconv:26  %p_Val2_3 = select i1 %isNeg, i32 %tmp_s, i32 %tmp_11

ST_2: p_Val2_8_i_i [1/1] 2.44ns
_ifconv:27  %p_Val2_8_i_i = sub i32 0, %p_Val2_3

ST_2: p_Val2_5 [1/1] 1.37ns
_ifconv:28  %p_Val2_5 = select i1 %p_Result_s, i32 %p_Val2_8_i_i, i32 %p_Val2_3

ST_2: stg_54 [1/1] 1.88ns
_ifconv:29  switch i32 %p_Val2_5, label %._crit_edge [
    i32 1, label %0
    i32 2, label %1
    i32 3, label %.preheader.i
    i32 4, label %2
    i32 5, label %3
  ]

ST_2: stg_55 [2/2] 0.00ns
:0  call fastcc void @dut_backproj(float* %strm_in_V, float* %strm_out_V)

ST_2: stg_56 [2/2] 0.00ns
:0  call fastcc void @dut_matmul(float* %strm_in_V, float* %strm_out_V)

ST_2: stg_57 [2/2] 0.00ns
:0  call fastcc void @dut_update_off_diag_r(float* %strm_in_V, float* %strm_out_V)

ST_2: stg_58 [2/2] 0.00ns
:0  call fastcc void @dut_calc_svd(float* %strm_in_V, float* %strm_out_V)


 <State 3>: 0.00ns
ST_3: stg_59 [1/2] 0.00ns
:0  call fastcc void @dut_backproj(float* %strm_in_V, float* %strm_out_V)

ST_3: stg_60 [1/1] 0.00ns
:1  br label %._crit_edge

ST_3: stg_61 [1/2] 0.00ns
:0  call fastcc void @dut_matmul(float* %strm_in_V, float* %strm_out_V)

ST_3: stg_62 [1/1] 0.00ns
:1  br label %"update_off_diag_c<16, 16, MY_CONFIG_SVD>.exit"

ST_3: stg_63 [1/1] 0.00ns
._crit_edge:0  br label %"update_off_diag_c<16, 16, MY_CONFIG_SVD>.exit"


 <State 4>: 1.97ns
ST_4: indvar_flatten [1/1] 0.00ns
.preheader.i:0  %indvar_flatten = phi i7 [ %indvar_flatten_next, %.preheader ], [ 0, %_ifconv ]

ST_4: exitcond_flatten [1/1] 1.97ns
.preheader.i:1  %exitcond_flatten = icmp eq i7 %indvar_flatten, -16

ST_4: indvar_flatten_next [1/1] 1.72ns
.preheader.i:2  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_4: stg_67 [1/1] 0.00ns
.preheader.i:3  br i1 %exitcond_flatten, label %"update_off_diag_c<16, 16, MY_CONFIG_SVD>.exit", label %.preheader


 <State 5>: 4.38ns
ST_5: tmp_33 [1/1] 4.38ns
.preheader:5  %tmp_33 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 6>: 4.38ns
ST_6: tmp_34 [1/1] 4.38ns
.preheader:6  %tmp_34 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 7>: 4.38ns
ST_7: tmp_35 [1/1] 4.38ns
.preheader:7  %tmp_35 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 8>: 4.38ns
ST_8: tmp_36 [1/1] 4.38ns
.preheader:8  %tmp_36 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 9>: 4.38ns
ST_9: tmp_37 [1/1] 4.38ns
.preheader:9  %tmp_37 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)


 <State 10>: 5.70ns
ST_10: tmp_38 [1/1] 4.38ns
.preheader:10  %tmp_38 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_10: tmp_i_i_16 [4/4] 5.70ns
.preheader:11  %tmp_i_i_16 = fmul float %tmp_33, %tmp_37


 <State 11>: 5.70ns
ST_11: tmp_i_i_16 [3/4] 5.70ns
.preheader:11  %tmp_i_i_16 = fmul float %tmp_33, %tmp_37

ST_11: tmp_3_i_i [4/4] 5.70ns
.preheader:12  %tmp_3_i_i = fmul float %tmp_35, %tmp_38


 <State 12>: 5.70ns
ST_12: tmp_i_i_16 [2/4] 5.70ns
.preheader:11  %tmp_i_i_16 = fmul float %tmp_33, %tmp_37

ST_12: tmp_3_i_i [3/4] 5.70ns
.preheader:12  %tmp_3_i_i = fmul float %tmp_35, %tmp_38

ST_12: tmp_i6_i [4/4] 5.70ns
.preheader:14  %tmp_i6_i = fmul float %tmp_34, %tmp_37


 <State 13>: 5.70ns
ST_13: tmp_i_i_16 [1/4] 5.70ns
.preheader:11  %tmp_i_i_16 = fmul float %tmp_33, %tmp_37

ST_13: tmp_3_i_i [2/4] 5.70ns
.preheader:12  %tmp_3_i_i = fmul float %tmp_35, %tmp_38

ST_13: tmp_i6_i [3/4] 5.70ns
.preheader:14  %tmp_i6_i = fmul float %tmp_34, %tmp_37

ST_13: tmp_3_i7_i [4/4] 5.70ns
.preheader:15  %tmp_3_i7_i = fmul float %tmp_36, %tmp_38


 <State 14>: 5.70ns
ST_14: tmp_3_i_i [1/4] 5.70ns
.preheader:12  %tmp_3_i_i = fmul float %tmp_35, %tmp_38

ST_14: tmp_i6_i [2/4] 5.70ns
.preheader:14  %tmp_i6_i = fmul float %tmp_34, %tmp_37

ST_14: tmp_3_i7_i [3/4] 5.70ns
.preheader:15  %tmp_3_i7_i = fmul float %tmp_36, %tmp_38


 <State 15>: 7.26ns
ST_15: tmp_30 [5/5] 7.26ns
.preheader:13  %tmp_30 = fadd float %tmp_i_i_16, %tmp_3_i_i

ST_15: tmp_i6_i [1/4] 5.70ns
.preheader:14  %tmp_i6_i = fmul float %tmp_34, %tmp_37

ST_15: tmp_3_i7_i [2/4] 5.70ns
.preheader:15  %tmp_3_i7_i = fmul float %tmp_36, %tmp_38


 <State 16>: 7.26ns
ST_16: tmp_30 [4/5] 7.26ns
.preheader:13  %tmp_30 = fadd float %tmp_i_i_16, %tmp_3_i_i

ST_16: tmp_3_i7_i [1/4] 5.70ns
.preheader:15  %tmp_3_i7_i = fmul float %tmp_36, %tmp_38


 <State 17>: 7.26ns
ST_17: tmp_30 [3/5] 7.26ns
.preheader:13  %tmp_30 = fadd float %tmp_i_i_16, %tmp_3_i_i

ST_17: tmp_31 [5/5] 7.26ns
.preheader:16  %tmp_31 = fadd float %tmp_i6_i, %tmp_3_i7_i


 <State 18>: 7.26ns
ST_18: tmp_30 [2/5] 7.26ns
.preheader:13  %tmp_30 = fadd float %tmp_i_i_16, %tmp_3_i_i

ST_18: tmp_31 [4/5] 7.26ns
.preheader:16  %tmp_31 = fadd float %tmp_i6_i, %tmp_3_i7_i


 <State 19>: 7.26ns
ST_19: tmp_30 [1/5] 7.26ns
.preheader:13  %tmp_30 = fadd float %tmp_i_i_16, %tmp_3_i_i

ST_19: tmp_31 [3/5] 7.26ns
.preheader:16  %tmp_31 = fadd float %tmp_i6_i, %tmp_3_i7_i


 <State 20>: 7.26ns
ST_20: tmp_31 [2/5] 7.26ns
.preheader:16  %tmp_31 = fadd float %tmp_i6_i, %tmp_3_i7_i

ST_20: stg_99 [1/1] 4.38ns
.preheader:17  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_30)


 <State 21>: 7.26ns
ST_21: tmp_31 [1/5] 7.26ns
.preheader:16  %tmp_31 = fadd float %tmp_i6_i, %tmp_3_i7_i


 <State 22>: 4.38ns
ST_22: stg_101 [1/1] 0.00ns
.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_svd_calc_off_c_str)

ST_22: empty_15 [1/1] 0.00ns
.preheader:1  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 112, i64 112, i64 112)

ST_22: stg_103 [1/1] 0.00ns
.preheader:2  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str5) nounwind

ST_22: tmp_32_i [1/1] 0.00ns
.preheader:3  %tmp_32_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str5)

ST_22: stg_105 [1/1] 0.00ns
.preheader:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

ST_22: stg_106 [1/1] 4.38ns
.preheader:18  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_31)

ST_22: empty_17 [1/1] 0.00ns
.preheader:19  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str5, i32 %tmp_32_i)

ST_22: stg_108 [1/1] 0.00ns
.preheader:20  br label %.preheader.i


 <State 23>: 0.00ns
ST_23: stg_109 [1/2] 0.00ns
:0  call fastcc void @dut_update_off_diag_r(float* %strm_in_V, float* %strm_out_V)

ST_23: stg_110 [1/1] 0.00ns
:1  br label %"update_off_diag_c<16, 16, MY_CONFIG_SVD>.exit"

ST_23: stg_111 [1/2] 0.00ns
:0  call fastcc void @dut_calc_svd(float* %strm_in_V, float* %strm_out_V)

ST_23: stg_112 [1/1] 0.00ns
:1  br label %"update_off_diag_c<16, 16, MY_CONFIG_SVD>.exit"


 <State 24>: 0.00ns
ST_24: stg_113 [1/1] 0.00ns
update_off_diag_c<16, 16, MY_CONFIG_SVD>.exit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_32                (read             ) [ 0000000000000000000000000]
p_Val2_s              (bitcast          ) [ 0000000000000000000000000]
p_Result_s            (bitselect        ) [ 0010000000000000000000000]
loc_V                 (partselect       ) [ 0000000000000000000000000]
loc_V_1               (trunc            ) [ 0010000000000000000000000]
tmp_i_i_i_cast1       (zext             ) [ 0000000000000000000000000]
sh_assign             (add              ) [ 0000000000000000000000000]
isNeg                 (bitselect        ) [ 0010000000000000000000000]
tmp_18_i_i            (sub              ) [ 0000000000000000000000000]
tmp_18_i_i_cast       (sext             ) [ 0000000000000000000000000]
sh_assign_1           (select           ) [ 0010000000000000000000000]
empty                 (specinterface    ) [ 0000000000000000000000000]
empty_14              (specinterface    ) [ 0000000000000000000000000]
stg_38                (specbitsmap      ) [ 0000000000000000000000000]
stg_39                (specbitsmap      ) [ 0000000000000000000000000]
stg_40                (spectopmodule    ) [ 0000000000000000000000000]
p_Result_1            (bitconcatenate   ) [ 0000000000000000000000000]
tmp_i_i               (zext             ) [ 0000000000000000000000000]
sh_assign_1_cast      (sext             ) [ 0000000000000000000000000]
sh_assign_1_cast_cast (sext             ) [ 0000000000000000000000000]
tmp_19_i_i            (zext             ) [ 0000000000000000000000000]
tmp_20_i_i            (lshr             ) [ 0000000000000000000000000]
tmp_22_i_i            (shl              ) [ 0000000000000000000000000]
tmp                   (bitselect        ) [ 0000000000000000000000000]
tmp_s                 (zext             ) [ 0000000000000000000000000]
tmp_11                (partselect       ) [ 0000000000000000000000000]
p_Val2_3              (select           ) [ 0000000000000000000000000]
p_Val2_8_i_i          (sub              ) [ 0000000000000000000000000]
p_Val2_5              (select           ) [ 0011111111111111111111110]
stg_54                (switch           ) [ 0010111111111111111111100]
stg_59                (call             ) [ 0000000000000000000000000]
stg_60                (br               ) [ 0000000000000000000000000]
stg_61                (call             ) [ 0000000000000000000000000]
stg_62                (br               ) [ 0000000000000000000000000]
stg_63                (br               ) [ 0000000000000000000000000]
indvar_flatten        (phi              ) [ 0000100000000000000000000]
exitcond_flatten      (icmp             ) [ 0000111111111111111111100]
indvar_flatten_next   (add              ) [ 0010111111111111111111100]
stg_67                (br               ) [ 0000000000000000000000000]
tmp_33                (read             ) [ 0000111111111100000000000]
tmp_34                (read             ) [ 0000111111111111000000000]
tmp_35                (read             ) [ 0000111111111110000000000]
tmp_36                (read             ) [ 0000111111111111100000000]
tmp_37                (read             ) [ 0000111111111111000000000]
tmp_38                (read             ) [ 0000111111011111100000000]
tmp_i_i_16            (fmul             ) [ 0000111111000011111100000]
tmp_3_i_i             (fmul             ) [ 0000111101000001111100000]
tmp_i6_i              (fmul             ) [ 0000111111000000111111000]
tmp_3_i7_i            (fmul             ) [ 0000011111000000011111000]
tmp_30                (fadd             ) [ 0000000010000000000010000]
stg_99                (write            ) [ 0000000000000000000000000]
tmp_31                (fadd             ) [ 0000100000000000000000100]
stg_101               (specloopname     ) [ 0000000000000000000000000]
empty_15              (speclooptripcount) [ 0000000000000000000000000]
stg_103               (specloopname     ) [ 0000000000000000000000000]
tmp_32_i              (specregionbegin  ) [ 0000000000000000000000000]
stg_105               (specpipeline     ) [ 0000000000000000000000000]
stg_106               (write            ) [ 0000000000000000000000000]
empty_17              (specregionend    ) [ 0000000000000000000000000]
stg_108               (br               ) [ 0010111111111111111111100]
stg_109               (call             ) [ 0000000000000000000000000]
stg_110               (br               ) [ 0000000000000000000000000]
stg_111               (call             ) [ 0000000000000000000000000]
stg_112               (br               ) [ 0000000000000000000000000]
stg_113               (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i78.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_backproj"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_matmul"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_update_off_diag_r"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_calc_svd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_svd_calc_off_c_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="grp_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_32/1 tmp_33/5 tmp_34/6 tmp_35/7 tmp_36/8 tmp_37/9 tmp_38/10 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="1"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_99/20 stg_106/22 "/>
</bind>
</comp>

<comp id="123" class="1005" name="indvar_flatten_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="7" slack="1"/>
<pin id="125" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="indvar_flatten_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="7" slack="0"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="1" slack="1"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_dut_calc_svd_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_58/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_dut_update_off_diag_r_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="32" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_57/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_dut_backproj_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="32" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_55/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_dut_matmul_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="32" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_56/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="2"/>
<pin id="168" dir="0" index="1" bw="32" slack="1"/>
<pin id="169" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_30/15 tmp_31/17 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="4"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i_16/10 tmp_3_i_i/11 tmp_i6_i/12 tmp_3_i7_i/13 "/>
</bind>
</comp>

<comp id="174" class="1005" name="reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 tmp_31 "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_Val2_s_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="p_Result_s_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="6" slack="0"/>
<pin id="187" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="loc_V_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="0" index="2" bw="6" slack="0"/>
<pin id="195" dir="0" index="3" bw="6" slack="0"/>
<pin id="196" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="loc_V_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_i_i_i_cast1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_cast1/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="sh_assign_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="8" slack="0"/>
<pin id="212" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="isNeg_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="9" slack="0"/>
<pin id="218" dir="0" index="2" bw="5" slack="0"/>
<pin id="219" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_18_i_i_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="0"/>
<pin id="226" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_18_i_i/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_18_i_i_cast_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18_i_i_cast/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="sh_assign_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="0"/>
<pin id="236" dir="0" index="2" bw="9" slack="0"/>
<pin id="237" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_Result_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="24" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="23" slack="1"/>
<pin id="245" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_i_i_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="24" slack="0"/>
<pin id="250" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sh_assign_1_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="9" slack="1"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="sh_assign_1_cast_cast_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="1"/>
<pin id="257" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast_cast/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_19_i_i_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="9" slack="0"/>
<pin id="260" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_i_i/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_20_i_i_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="24" slack="0"/>
<pin id="264" dir="0" index="1" bw="9" slack="0"/>
<pin id="265" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_20_i_i/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_22_i_i_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="24" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_22_i_i/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="24" slack="0"/>
<pin id="277" dir="0" index="2" bw="6" slack="0"/>
<pin id="278" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_s_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_11_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="78" slack="0"/>
<pin id="289" dir="0" index="2" bw="6" slack="0"/>
<pin id="290" dir="0" index="3" bw="7" slack="0"/>
<pin id="291" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_Val2_3_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="32" slack="0"/>
<pin id="300" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="p_Val2_8_i_i_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_8_i_i/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_Val2_5_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="0" index="2" bw="32" slack="0"/>
<pin id="313" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_5/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="exitcond_flatten_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="0"/>
<pin id="318" dir="0" index="1" bw="5" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="indvar_flatten_next_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/4 "/>
</bind>
</comp>

<comp id="328" class="1005" name="p_Result_s_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="333" class="1005" name="loc_V_1_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="23" slack="1"/>
<pin id="335" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_1 "/>
</bind>
</comp>

<comp id="338" class="1005" name="isNeg_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="343" class="1005" name="sh_assign_1_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="9" slack="1"/>
<pin id="345" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign_1 "/>
</bind>
</comp>

<comp id="349" class="1005" name="p_Val2_5_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="353" class="1005" name="exitcond_flatten_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="357" class="1005" name="indvar_flatten_next_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="0"/>
<pin id="359" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="362" class="1005" name="tmp_33_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="5"/>
<pin id="364" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="367" class="1005" name="tmp_34_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="6"/>
<pin id="369" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="372" class="1005" name="tmp_35_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="4"/>
<pin id="374" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="377" class="1005" name="tmp_36_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="5"/>
<pin id="379" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="382" class="1005" name="tmp_37_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="387" class="1005" name="tmp_38_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="392" class="1005" name="tmp_i_i_16_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="2"/>
<pin id="394" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i_i_16 "/>
</bind>
</comp>

<comp id="397" class="1005" name="tmp_3_i_i_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i_i "/>
</bind>
</comp>

<comp id="402" class="1005" name="tmp_i6_i_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="2"/>
<pin id="404" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i6_i "/>
</bind>
</comp>

<comp id="407" class="1005" name="tmp_3_i7_i_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i7_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="88" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="82" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="139"><net_src comp="80" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="147"><net_src comp="78" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="155"><net_src comp="74" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="163"><net_src comp="76" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="177"><net_src comp="166" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="182"><net_src comp="110" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="6" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="8" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="179" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="200"><net_src comp="14" pin="0"/><net_sink comp="191" pin=3"/></net>

<net id="204"><net_src comp="179" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="191" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="16" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="205" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="18" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="209" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="20" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="227"><net_src comp="22" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="191" pin="4"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="215" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="209" pin="2"/><net_sink comp="233" pin=2"/></net>

<net id="246"><net_src comp="56" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="58" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="261"><net_src comp="252" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="241" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="255" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="248" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="258" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="60" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="262" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="12" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="274" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="62" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="268" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="12" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="64" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="301"><net_src comp="282" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="302"><net_src comp="286" pin="4"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="28" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="296" pin="3"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="303" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="315"><net_src comp="296" pin="3"/><net_sink comp="309" pin=2"/></net>

<net id="320"><net_src comp="127" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="84" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="127" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="86" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="183" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="336"><net_src comp="201" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="341"><net_src comp="215" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="346"><net_src comp="233" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="352"><net_src comp="309" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="316" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="322" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="365"><net_src comp="110" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="370"><net_src comp="110" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="375"><net_src comp="110" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="380"><net_src comp="110" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="385"><net_src comp="110" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="390"><net_src comp="110" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="395"><net_src comp="170" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="400"><net_src comp="170" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="405"><net_src comp="170" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="410"><net_src comp="170" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="166" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_out_V | {2 3 20 22 23 }
 - Input state : 
	Port: dut : strm_in_V | {1 2 3 5 6 7 8 9 10 23 }
  - Chain level:
	State 1
		p_Result_s : 1
		loc_V : 1
		loc_V_1 : 1
		tmp_i_i_i_cast1 : 2
		sh_assign : 3
		isNeg : 4
		tmp_18_i_i : 2
		tmp_18_i_i_cast : 3
		sh_assign_1 : 5
	State 2
		tmp_i_i : 1
		tmp_19_i_i : 1
		tmp_20_i_i : 1
		tmp_22_i_i : 2
		tmp : 2
		tmp_s : 3
		tmp_11 : 3
		p_Val2_3 : 4
		p_Val2_8_i_i : 5
		p_Val2_5 : 6
		stg_54 : 7
	State 3
	State 4
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_67 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		empty_17 : 1
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |      grp_dut_calc_svd_fu_134     |    0    |    31   |  36.804 |   8631  |  11947  |
|   call   | grp_dut_update_off_diag_r_fu_142 |    0    |    5    |  7.756  |   1067  |   881   |
|          |      grp_dut_backproj_fu_150     |    0    |    5    |  6.284  |   693   |   947   |
|          |       grp_dut_matmul_fu_158      |    1    |    5    |  4.713  |   611   |   879   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   fadd   |            grp_fu_166            |    0    |    2    |    0    |   205   |   390   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   fmul   |            grp_fu_170            |    0    |    3    |    0    |   143   |   321   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|    shl   |         tmp_22_i_i_fu_268        |    0    |    0    |    0    |    0    |    88   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |        sh_assign_1_fu_233        |    0    |    0    |    0    |    0    |    9    |
|  select  |          p_Val2_3_fu_296         |    0    |    0    |    0    |    0    |    32   |
|          |          p_Val2_5_fu_309         |    0    |    0    |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   lshr   |         tmp_20_i_i_fu_262        |    0    |    0    |    0    |    0    |    63   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|    sub   |         tmp_18_i_i_fu_223        |    0    |    0    |    0    |    0    |    8    |
|          |        p_Val2_8_i_i_fu_303       |    0    |    0    |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|    add   |         sh_assign_fu_209         |    0    |    0    |    0    |    0    |    8    |
|          |    indvar_flatten_next_fu_322    |    0    |    0    |    0    |    0    |    7    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   icmp   |      exitcond_flatten_fu_316     |    0    |    0    |    0    |    0    |    3    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   read   |          grp_read_fu_110         |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   write  |         grp_write_fu_116         |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |         p_Result_s_fu_183        |    0    |    0    |    0    |    0    |    0    |
| bitselect|           isNeg_fu_215           |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_fu_274            |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|partselect|           loc_V_fu_191           |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_11_fu_286          |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   trunc  |          loc_V_1_fu_201          |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |      tmp_i_i_i_cast1_fu_205      |    0    |    0    |    0    |    0    |    0    |
|   zext   |          tmp_i_i_fu_248          |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_19_i_i_fu_258        |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_s_fu_282           |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |      tmp_18_i_i_cast_fu_229      |    0    |    0    |    0    |    0    |    0    |
|   sext   |      sh_assign_1_cast_fu_252     |    0    |    0    |    0    |    0    |    0    |
|          |   sh_assign_1_cast_cast_fu_255   |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|         p_Result_1_fu_241        |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                  |    1    |    51   |  55.557 |  11350  |  15647  |
|----------|----------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  exitcond_flatten_reg_353 |    1   |
|indvar_flatten_next_reg_357|    7   |
|   indvar_flatten_reg_123  |    7   |
|       isNeg_reg_338       |    1   |
|      loc_V_1_reg_333      |   23   |
|     p_Result_s_reg_328    |    1   |
|      p_Val2_5_reg_349     |   32   |
|          reg_174          |   32   |
|    sh_assign_1_reg_343    |    9   |
|       tmp_33_reg_362      |   32   |
|       tmp_34_reg_367      |   32   |
|       tmp_35_reg_372      |   32   |
|       tmp_36_reg_377      |   32   |
|       tmp_37_reg_382      |   32   |
|       tmp_38_reg_387      |   32   |
|     tmp_3_i7_i_reg_407    |   32   |
|     tmp_3_i_i_reg_397     |   32   |
|      tmp_i6_i_reg_402     |   32   |
|     tmp_i_i_16_reg_392    |   32   |
+---------------------------+--------+
|           Total           |   433  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_166 |  p0  |   2  |  32  |   64   ||    32   |
| grp_fu_166 |  p1  |   2  |  32  |   64   ||    32   |
| grp_fu_170 |  p0  |   4  |  32  |   128  ||    32   |
| grp_fu_170 |  p1  |   2  |  32  |   64   ||    32   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   320  ||  6.284  ||   128   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    1   |   51   |   55   |  11350 |  15647 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    6   |    -   |   128  |
|  Register |    -   |    -   |    -   |   433  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   51   |   61   |  11783 |  15775 |
+-----------+--------+--------+--------+--------+--------+
