Release 14.4 - xst P.49d (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: VendMachine.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VendMachine.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VendMachine"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : VendMachine
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Spencer Offenberger/implementation_vending_machine/debounce.vhd" in Library work.
Architecture clean_pulse of Entity debounce is up to date.
Compiling vhdl file "C:/Users/Spencer Offenberger/implementation_vending_machine/seven_segment1.vhd" in Library work.
Architecture behavioral of Entity seven_segment is up to date.
Compiling vhdl file "C:/Users/Spencer Offenberger/implementation_vending_machine/buff.vhd" in Library work.
Architecture behavioral of Entity buff is up to date.
Compiling vhdl file "C:/Users/Spencer Offenberger/implementation_vending_machine/vendmach.vhd" in Library work.
Entity <vendmachine> compiled.
Entity <vendmachine> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <VendMachine> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DEBOUNCE> in library <work> (architecture <clean_pulse>).

Analyzing hierarchy for entity <seven_segment> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Buff> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <VendMachine> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <Qi> in unit <VendMachine> has a constant value of 101 during circuit operation. The register is replaced by logic.
Entity <VendMachine> analyzed. Unit <VendMachine> generated.

Analyzing Entity <DEBOUNCE> in library <work> (Architecture <clean_pulse>).
Entity <DEBOUNCE> analyzed. Unit <DEBOUNCE> generated.

Analyzing Entity <seven_segment> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/Spencer Offenberger/implementation_vending_machine/seven_segment1.vhd" line 57: Mux is complete : default of case is discarded
Entity <seven_segment> analyzed. Unit <seven_segment> generated.

Analyzing Entity <Buff> in library <work> (Architecture <behavioral>).
Entity <Buff> analyzed. Unit <Buff> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DEBOUNCE>.
    Related source file is "C:/Users/Spencer Offenberger/implementation_vending_machine/debounce.vhd".
    Found 2-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
Unit <DEBOUNCE> synthesized.


Synthesizing Unit <seven_segment>.
    Related source file is "C:/Users/Spencer Offenberger/implementation_vending_machine/seven_segment1.vhd".
    Found 1-of-4 decoder for signal <AN>.
    Found 7-bit 4-to-1 multiplexer for signal <SS7>.
    Found 20-bit up counter for signal <Q_REG>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <seven_segment> synthesized.


Synthesizing Unit <Buff>.
    Related source file is "C:/Users/Spencer Offenberger/implementation_vending_machine/buff.vhd".
WARNING:Xst:647 - Input <clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit subtractor for signal <bufferOut>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Buff> synthesized.


Synthesizing Unit <VendMachine>.
    Related source file is "C:/Users/Spencer Offenberger/implementation_vending_machine/vendmach.vhd".
WARNING:Xst:647 - Input <Toggle_Hex3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <restock_temp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Ql> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <Cstate>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <Cstate> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <Cstate> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
WARNING:Xst:737 - Found 1-bit latch for signal <ProdA>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <LockOut>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 3-bit register for signal <Ai>.
    Found 3-bit register for signal <Bi>.
    Found 3-bit register for signal <Ci>.
    Found 25-bit up counter for signal <CLK_DIVIDER>.
    Found 6-bit up counter for signal <Count>.
    Found 17-bit register for signal <Cstate>.
    Found 3-bit comparator less for signal <Cstate$cmp_lt0000> created at line 359.
    Found 3-bit comparator less for signal <Cstate$cmp_lt0001> created at line 359.
    Found 3-bit comparator less for signal <Cstate$cmp_lt0002> created at line 359.
    Found 3-bit comparator less for signal <Cstate$cmp_lt0003> created at line 359.
    Found 6-bit register for signal <Ct>.
    Found 6-bit comparator greatequal for signal <Ct$cmp_ge0000> created at line 345.
    Found 6-bit comparator less for signal <Ct$cmp_lt0000> created at line 335.
    Found 6-bit subtractor for signal <Ct$share0000> created at line 149.
    Found 3-bit register for signal <Di>.
    Found 3-bit register for signal <Dimei>.
    Found 3-bit register for signal <Ni>.
    Found 3-bit comparator greater for signal <ProdA$cmp_gt0000> created at line 485.
    Found 3-bit comparator greater for signal <ProdB$cmp_gt0000> created at line 505.
    Found 6-bit comparator greater for signal <ret_dime$cmp_gt0000> created at line 641.
    Found 6-bit comparator greater for signal <ret_nick$cmp_gt0000> created at line 632.
    Found 3-bit comparator greater for signal <ret_nick$cmp_gt0001> created at line 632.
    Found 3-bit comparator greater for signal <SoldOut$cmp_gt0000> created at line 509.
    Found 3-bit comparator greater for signal <SoldOut$cmp_gt0001> created at line 533.
    Found 1-bit register for signal <timeout>.
    Summary:
	inferred   2 Counter(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  13 Comparator(s).
Unit <VendMachine> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:524 - All outputs of the instance <quarter_buff> of the block <Buff> are unconnected in block <VendMachine>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 3-bit subtractor                                      : 6
 6-bit subtractor                                      : 1
# Counters                                             : 7
 2-bit up counter                                      : 4
 20-bit up counter                                     : 1
 25-bit up counter                                     : 1
 6-bit up counter                                      : 1
# Registers                                            : 9
 1-bit register                                        : 1
 17-bit register                                       : 1
 3-bit register                                        : 6
 6-bit register                                        : 1
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 13
 3-bit comparator greater                              : 5
 3-bit comparator less                                 : 4
 6-bit comparator greatequal                           : 1
 6-bit comparator greater                              : 2
 6-bit comparator less                                 : 1
# Multiplexers                                         : 1
 7-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <restock_deb> is unconnected in block <VendMachine>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 3-bit subtractor                                      : 6
 6-bit subtractor                                      : 1
# Counters                                             : 7
 2-bit up counter                                      : 4
 20-bit up counter                                     : 1
 25-bit up counter                                     : 1
 6-bit up counter                                      : 1
# Registers                                            : 25
 Flip-Flops                                            : 25
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 13
 3-bit comparator greater                              : 5
 3-bit comparator less                                 : 4
 6-bit comparator greatequal                           : 1
 6-bit comparator greater                              : 2
 6-bit comparator less                                 : 1
# Multiplexers                                         : 1
 7-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <VendMachine>, Counter <CLK_DIVIDER> <display/Q_REG> are equivalent, XST will keep only <CLK_DIVIDER>.

Optimizing unit <VendMachine> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VendMachine, actual ratio is 30.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 79
 Flip-Flops                                            : 79

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : VendMachine.ngr
Top Level Output File Name         : VendMachine
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 33

Cell Usage :
# BELS                             : 588
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 24
#      LUT2                        : 57
#      LUT2_D                      : 2
#      LUT2_L                      : 2
#      LUT3                        : 92
#      LUT3_D                      : 8
#      LUT3_L                      : 10
#      LUT4                        : 242
#      LUT4_D                      : 24
#      LUT4_L                      : 23
#      MUXCY                       : 29
#      MUXF5                       : 35
#      VCC                         : 1
#      XORCY                       : 31
# FlipFlops/Latches                : 81
#      FD                          : 25
#      FDCE                        : 6
#      FDCP                        : 17
#      FDE                         : 6
#      FDR                         : 7
#      FDRE                        : 6
#      FDSE                        : 12
#      LD                          : 1
#      LD_1                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 12
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      261  out of    960    27%  
 Number of Slice Flip Flops:             80  out of   1920     4%  
 Number of 4 input LUTs:                491  out of   1920    25%  
 Number of IOs:                          33
 Number of bonded IOBs:                  32  out of     83    38%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_DIVIDER_241                    | BUFG                   | 54    |
Cstate_8                           | NONE(LockOut)          | 1     |
ProdA_not0001(ProdA_not0001:O)     | NONE(*)(ProdA)         | 1     |
Clock                              | BUFGP                  | 25    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------+------------------------+-------+
Control Signal                           | Buffer(FF name)        | Load  |
-----------------------------------------+------------------------+-------+
Cstate_10__and0000(XST_GND:G)            | NONE(Cstate_1)         | 15    |
Cstate_14__or0000(Cstate_16__or00001:O)  | NONE(Cstate_10)        | 11    |
Dime                                     | IBUF                   | 2     |
Nickel                                   | IBUF                   | 2     |
Quarter                                  | IBUF                   | 2     |
Cstate_0__or0000(Cstate_0__or00001:O)    | NONE(Cstate_0)         | 1     |
Cstate_12__and0000(Cstate_12__and00001:O)| NONE(Cstate_12)        | 1     |
Cstate_1__or0000(Cstate_1__or00001:O)    | NONE(Cstate_1)         | 1     |
Cstate_2__or0000(Cstate_2__or00001:O)    | NONE(Cstate_2)         | 1     |
Cstate_8__or0000(Cstate_8__or00001:O)    | NONE(Cstate_8)         | 1     |
Cstate_9__or0000(Cstate_9__or00001:O)    | NONE(Cstate_9)         | 1     |
reset                                    | IBUF                   | 1     |
timeout(timeout:Q)                       | NONE(Cstate_12)        | 1     |
-----------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.716ns (Maximum Frequency: 78.641MHz)
   Minimum input arrival time before clock: 12.016ns
   Maximum output required time after clock: 17.270ns
   Maximum combinational path delay: 18.055ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_DIVIDER_241'
  Clock period: 12.716ns (frequency: 78.641MHz)
  Total number of paths / destination ports: 3948 / 105
-------------------------------------------------------------------------
Delay:               6.358ns (Levels of Logic = 4)
  Source:            dime_deb/cnt_0 (FF)
  Destination:       Cstate_3 (FF)
  Source Clock:      CLK_DIVIDER_241 falling
  Destination Clock: CLK_DIVIDER_241 rising

  Data Path: dime_deb/cnt_0 to Cstate_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.591   0.668  dime_deb/cnt_0 (dime_deb/cnt_0)
     LUT3_D:I2->O         16   0.704   1.069  dime_deb/pulse_and00001 (Dp)
     LUT4:I2->O            2   0.704   0.447  Cstate_mux0049<13>51 (Cstate_mux0049<13>51)
     MUXF5:S->O            1   0.739   0.424  Cstate_mux0049<13>91_SW1 (N58)
     LUT4:I3->O            1   0.704   0.000  Cstate_mux0049<13>138 (Cstate_mux0049<13>)
     FDCP:D                    0.308          Cstate_3
    ----------------------------------------
    Total                      6.358ns (3.750ns logic, 2.608ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 4.764ns (frequency: 209.908MHz)
  Total number of paths / destination ports: 325 / 25
-------------------------------------------------------------------------
Delay:               4.764ns (Levels of Logic = 25)
  Source:            CLK_DIVIDER_1 (FF)
  Destination:       CLK_DIVIDER_24 (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: CLK_DIVIDER_1 to CLK_DIVIDER_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.595  CLK_DIVIDER_1 (CLK_DIVIDER_1)
     LUT1:I0->O            1   0.704   0.000  Mcount_CLK_DIVIDER_cy<1>_rt (Mcount_CLK_DIVIDER_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Mcount_CLK_DIVIDER_cy<1> (Mcount_CLK_DIVIDER_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<2> (Mcount_CLK_DIVIDER_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<3> (Mcount_CLK_DIVIDER_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<4> (Mcount_CLK_DIVIDER_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<5> (Mcount_CLK_DIVIDER_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<6> (Mcount_CLK_DIVIDER_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<7> (Mcount_CLK_DIVIDER_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<8> (Mcount_CLK_DIVIDER_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<9> (Mcount_CLK_DIVIDER_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<10> (Mcount_CLK_DIVIDER_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<11> (Mcount_CLK_DIVIDER_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<12> (Mcount_CLK_DIVIDER_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<13> (Mcount_CLK_DIVIDER_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<14> (Mcount_CLK_DIVIDER_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<15> (Mcount_CLK_DIVIDER_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<16> (Mcount_CLK_DIVIDER_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<17> (Mcount_CLK_DIVIDER_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<18> (Mcount_CLK_DIVIDER_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<19> (Mcount_CLK_DIVIDER_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<20> (Mcount_CLK_DIVIDER_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<21> (Mcount_CLK_DIVIDER_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_CLK_DIVIDER_cy<22> (Mcount_CLK_DIVIDER_cy<22>)
     MUXCY:CI->O           0   0.059   0.000  Mcount_CLK_DIVIDER_cy<23> (Mcount_CLK_DIVIDER_cy<23>)
     XORCY:CI->O           1   0.804   0.000  Mcount_CLK_DIVIDER_xor<24> (Result<24>)
     FD:D                      0.308          CLK_DIVIDER_24
    ----------------------------------------
    Total                      4.764ns (4.169ns logic, 0.595ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_DIVIDER_241'
  Total number of paths / destination ports: 778 / 71
-------------------------------------------------------------------------
Offset:              12.016ns (Levels of Logic = 9)
  Source:            VendA (PAD)
  Destination:       Cstate_2 (FF)
  Destination Clock: CLK_DIVIDER_241 rising

  Data Path: VendA to Cstate_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.218   1.377  VendA_IBUF (VendA_IBUF)
     LUT4_L:I0->LO         1   0.704   0.104  Ct_and0003_SW0 (N31)
     LUT4:I3->O            5   0.704   0.712  Ct_and0003 (Ct_and0003)
     LUT3:I1->O            5   0.704   0.668  Ct_or00021 (Ct_or0002)
     LUT3_D:I2->O          2   0.704   0.451  Cstate_mux0049<10>41 (N82)
     LUT4_D:I3->LO         1   0.704   0.104  Cstate_mux0049<9>21 (N286)
     LUT4:I3->O           13   0.704   0.987  Cstate_mux0049<16>21 (N70)
     LUT4:I3->O            1   0.704   0.455  Cstate_mux0049<14>110 (Cstate_mux0049<14>110)
     LUT4:I2->O            2   0.704   0.000  Cstate_mux0049<14>114 (Cstate_mux0049<14>)
     FDCP:D                    0.308          Cstate_2
    ----------------------------------------
    Total                     12.016ns (7.158ns logic, 4.858ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ProdA_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.306ns (Levels of Logic = 3)
  Source:            VendA (PAD)
  Destination:       ProdA (LATCH)
  Destination Clock: ProdA_not0001 falling

  Data Path: VendA to ProdA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.218   1.377  VendA_IBUF (VendA_IBUF)
     LUT4_D:I0->O          9   0.704   0.995  ProdA_and00001 (ProdA_and0000)
     LUT4:I0->O            1   0.704   0.000  ProdA_mux00031 (ProdA_mux0003)
     LD:D                      0.308          ProdA
    ----------------------------------------
    Total                      5.306ns (2.934ns logic, 2.372ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_DIVIDER_241'
  Total number of paths / destination ports: 1750 / 11
-------------------------------------------------------------------------
Offset:              17.270ns (Levels of Logic = 12)
  Source:            Ci_2 (FF)
  Destination:       Seven_segment_out<6> (PAD)
  Source Clock:      CLK_DIVIDER_241 rising

  Data Path: Ci_2 to Seven_segment_out<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q            11   0.591   1.012  Ci_2 (Ci_2)
     LUT4_D:I1->O         10   0.704   1.057  SoldOut_and00011 (SoldOut_and0001)
     LUT3_L:I0->LO         1   0.704   0.104  ProdD_mux0006_SW0 (N44)
     LUT4:I3->O            8   0.704   0.836  ProdD_mux0006 (ProdD_mux0006)
     LUT3_D:I1->O          7   0.704   0.787  ProdD1 (ProdD)
     LUT3:I1->O            3   0.704   0.566  full_seven_segment_mux0015<11>1 (full_seven_segment_mux0015<11>)
     LUT4:I2->O            2   0.704   0.526  full_seven_segment_16_mux0004220 (full_seven_segment_16_mux0004220)
     LUT2:I1->O            2   0.704   0.622  full_seven_segment_16_mux0004221 (N57)
     LUT4:I0->O            1   0.704   0.000  full_seven_segment_20_mux0004_F (N227)
     MUXF5:I0->O           1   0.321   0.499  full_seven_segment_20_mux0004 (full_seven_segment<20>)
     LUT3:I1->O            1   0.704   0.000  display/Mmux_SS7_36 (display/Mmux_SS7_36)
     MUXF5:I1->O           1   0.321   0.420  display/Mmux_SS7_2_f5_5 (Seven_segment_out_6_OBUF)
     OBUF:I->O                 3.272          Seven_segment_out_6_OBUF (Seven_segment_out<6>)
    ----------------------------------------
    Total                     17.270ns (10.841ns logic, 6.429ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Cstate_8'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            LockOut (LATCH)
  Destination:       LockOut (PAD)
  Source Clock:      Cstate_8 rising

  Data Path: LockOut to LockOut
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.676   0.420  LockOut (LockOut_OBUF)
     OBUF:I->O                 3.272          LockOut_OBUF (LockOut)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 30 / 12
-------------------------------------------------------------------------
Offset:              6.568ns (Levels of Logic = 3)
  Source:            CLK_DIVIDER_18 (FF)
  Destination:       Seven_segment_out<6> (PAD)
  Source Clock:      Clock rising

  Data Path: CLK_DIVIDER_18 to Seven_segment_out<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              19   0.591   1.260  CLK_DIVIDER_18 (CLK_DIVIDER_18)
     LUT3:I0->O            1   0.704   0.000  display/Mmux_SS7_41 (display/Mmux_SS7_41)
     MUXF5:I0->O           1   0.321   0.420  display/Mmux_SS7_2_f5_0 (Seven_segment_out_1_OBUF)
     OBUF:I->O                 3.272          Seven_segment_out_1_OBUF (Seven_segment_out<1>)
    ----------------------------------------
    Total                      6.568ns (4.888ns logic, 1.680ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ProdA_not0001'
  Total number of paths / destination ports: 56 / 7
-------------------------------------------------------------------------
Offset:              13.879ns (Levels of Logic = 9)
  Source:            ProdA (LATCH)
  Destination:       Seven_segment_out<6> (PAD)
  Source Clock:      ProdA_not0001 falling

  Data Path: ProdA to Seven_segment_out<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              32   0.676   1.437  ProdA (ProdA)
     LUT4_D:I0->O          9   0.704   0.995  full_seven_segment_23_mux000328 (N78)
     LUT3:I0->O            3   0.704   0.566  full_seven_segment_mux0015<11>1 (full_seven_segment_mux0015<11>)
     LUT4:I2->O            2   0.704   0.526  full_seven_segment_16_mux0004220 (full_seven_segment_16_mux0004220)
     LUT2:I1->O            2   0.704   0.622  full_seven_segment_16_mux0004221 (N57)
     LUT4:I0->O            1   0.704   0.000  full_seven_segment_20_mux0004_F (N227)
     MUXF5:I0->O           1   0.321   0.499  full_seven_segment_20_mux0004 (full_seven_segment<20>)
     LUT3:I1->O            1   0.704   0.000  display/Mmux_SS7_36 (display/Mmux_SS7_36)
     MUXF5:I1->O           1   0.321   0.420  display/Mmux_SS7_2_f5_5 (Seven_segment_out_6_OBUF)
     OBUF:I->O                 3.272          Seven_segment_out_6_OBUF (Seven_segment_out<6>)
    ----------------------------------------
    Total                     13.879ns (8.814ns logic, 5.065ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 626 / 9
-------------------------------------------------------------------------
Delay:               18.055ns (Levels of Logic = 13)
  Source:            VendB (PAD)
  Destination:       Seven_segment_out<6> (PAD)

  Data Path: VendB to Seven_segment_out<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.218   1.192  VendB_IBUF (VendB_IBUF)
     LUT4:I0->O           14   0.704   1.035  ProdA_not0001_SW0 (ProdB_and0001)
     LUT3_L:I2->LO         1   0.704   0.104  ProdD_mux0006_SW0 (N44)
     LUT4:I3->O            8   0.704   0.836  ProdD_mux0006 (ProdD_mux0006)
     LUT3_D:I1->O          7   0.704   0.787  ProdD1 (ProdD)
     LUT3:I1->O            3   0.704   0.566  full_seven_segment_mux0015<11>1 (full_seven_segment_mux0015<11>)
     LUT4:I2->O            2   0.704   0.526  full_seven_segment_16_mux0004220 (full_seven_segment_16_mux0004220)
     LUT2:I1->O            2   0.704   0.622  full_seven_segment_16_mux0004221 (N57)
     LUT4:I0->O            1   0.704   0.000  full_seven_segment_20_mux0004_F (N227)
     MUXF5:I0->O           1   0.321   0.499  full_seven_segment_20_mux0004 (full_seven_segment<20>)
     LUT3:I1->O            1   0.704   0.000  display/Mmux_SS7_36 (display/Mmux_SS7_36)
     MUXF5:I1->O           1   0.321   0.420  display/Mmux_SS7_2_f5_5 (Seven_segment_out_6_OBUF)
     OBUF:I->O                 3.272          Seven_segment_out_6_OBUF (Seven_segment_out<6>)
    ----------------------------------------
    Total                     18.055ns (11.468ns logic, 6.587ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.88 secs
 
--> 

Total memory usage is 253256 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    8 (   0 filtered)

