
 add_fsm_encoding \
       {sv_chip3_hierarchy_no_mem.reg_prog_state} \
       { }  \
       {{00001 00000} {00010 00001} {00011 00010} {00100 00011} {00101 00100} {00110 00101} {00111 00110} {01000 00111} {01001 01000} {01010 01001} {01011 01010} {01100 01011} {01101 01100} {01110 01101} {01111 01110} {10000 01111} {10001 10000} {10010 10001} {10011 10010} {10100 10011} {10101 10100} {10110 10101} {10111 10110} {11000 10111} {11001 11000} {11010 11001} {11011 11010} }

 add_fsm_encoding \
       {sv_chip3_hierarchy_no_mem.reg_prog_nextstate} \
       { }  \
       {{00001 00000} {00010 00001} {00011 00010} {00100 00011} {00101 00100} {00110 00101} {00111 00110} {01000 00111} {01001 01000} {01010 01001} {01011 01010} {01100 01011} {01101 01100} {01110 01101} {01111 01110} {10000 01111} {10001 10000} {10010 10001} {10011 10010} {10100 10011} {10101 10100} {10110 10101} {10111 10110} {11000 10111} {11001 11000} {11010 11001} {11011 11010} }

 add_fsm_encoding \
       {sv_chip3_hierarchy_no_mem.reg_prog_state} \
       { }  \
       {{00001 00000} {00010 00001} {00011 00010} {00100 00011} {00101 00100} {00110 00101} {00111 00110} {01000 00111} {01001 01000} {01010 01001} {01011 01010} {01100 01011} {01101 01100} {01110 01101} {01111 01110} {10000 01111} {10001 10000} {10010 10001} {10011 10010} {10100 10011} {10101 10100} {10110 10101} {10111 10110} {11000 10111} {11001 11000} {11010 11001} {11011 11010} }

 add_fsm_encoding \
       {sv_chip3_hierarchy_no_mem.reg_prog_nextstate} \
       { }  \
       {{00001 00000} {00010 00001} {00011 00010} {00100 00011} {00101 00100} {00110 00101} {00111 00110} {01000 00111} {01001 01000} {01010 01001} {01011 01010} {01100 01011} {01101 01100} {01110 01101} {01111 01110} {10000 01111} {10001 10000} {10010 10001} {10011 10010} {10100 10011} {10101 10100} {10110 10101} {10111 10110} {11000 10111} {11001 11000} {11010 11001} {11011 11010} }

 add_fsm_encoding \
       {sv_chip3_hierarchy_no_mem.reg_prog_state} \
       { }  \
       {{00001 00000} {00010 00001} {00011 00010} {00100 00011} {00101 00100} {00110 00101} {00111 00110} {01000 00111} {01001 01000} {01010 01001} {01011 01010} {01100 01011} {01101 01100} {01110 01101} {01111 01110} {10000 01111} {10001 10000} {10010 10001} {10011 10010} {10100 10011} {10101 10100} {10110 10101} {10111 10110} {11000 10111} {11001 11000} {11010 11001} {11011 11010} }

 add_fsm_encoding \
       {sv_chip3_hierarchy_no_mem.reg_prog_nextstate} \
       { }  \
       {{00001 00000} {00010 00001} {00011 00010} {00100 00011} {00101 00100} {00110 00101} {00111 00110} {01000 00111} {01001 01000} {01010 01001} {01011 01010} {01100 01011} {01101 01100} {01110 01101} {01111 01110} {10000 01111} {10001 10000} {10010 10001} {10011 10010} {10100 10011} {10101 10100} {10110 10101} {10111 10110} {11000 10111} {11001 11000} {11010 11001} {11011 11010} }

 add_fsm_encoding \
       {sv_chip3_hierarchy_no_mem.reg_prog_state} \
       { }  \
       {{00001 00000} {00010 00001} {00011 00010} {00100 00011} {00101 00100} {00110 00101} {00111 00110} {01000 00111} {01001 01000} {01010 01001} {01011 01010} {01100 01011} {01101 01100} {01110 01101} {01111 01110} {10000 01111} {10001 10000} {10010 10001} {10011 10010} {10100 10011} {10101 10100} {10110 10101} {10111 10110} {11000 10111} {11001 11000} {11010 11001} {11011 11010} }

 add_fsm_encoding \
       {sv_chip3_hierarchy_no_mem.reg_prog_nextstate} \
       { }  \
       {{00001 00000} {00010 00001} {00011 00010} {00100 00011} {00101 00100} {00110 00101} {00111 00110} {01000 00111} {01001 01000} {01010 01001} {01011 01010} {01100 01011} {01101 01100} {01110 01101} {01111 01110} {10000 01111} {10001 10000} {10010 10001} {10011 10010} {10100 10011} {10101 10100} {10110 10101} {10111 10110} {11000 10111} {11001 11000} {11010 11001} {11011 11010} }

 add_fsm_encoding \
       {sv_chip3_hierarchy_no_mem.reg_prog_state} \
       { }  \
       {{00001 00000} {00010 00001} {00011 00010} {00100 00011} {00101 00100} {00110 00101} {00111 00110} {01000 00111} {01001 01000} {01010 01001} {01011 01010} {01100 01011} {01101 01100} {01110 01101} {01111 01110} {10000 01111} {10001 10000} {10010 10001} {10011 10010} {10100 10011} {10101 10100} {10110 10101} {10111 10110} {11000 10111} {11001 11000} {11010 11001} {11011 11010} }

 add_fsm_encoding \
       {sv_chip3_hierarchy_no_mem.reg_prog_nextstate} \
       { }  \
       {{00001 00000} {00010 00001} {00011 00010} {00100 00011} {00101 00100} {00110 00101} {00111 00110} {01000 00111} {01001 01000} {01010 01001} {01011 01010} {01100 01011} {01101 01100} {01110 01101} {01111 01110} {10000 01111} {10001 10000} {10010 10001} {10011 10010} {10100 10011} {10101 10100} {10110 10101} {10111 10110} {11000 10111} {11001 11000} {11010 11001} {11011 11010} }

 add_fsm_encoding \
       {sv_chip3_hierarchy_no_mem.reg_prog_state} \
       { }  \
       {{00001 00000} {00010 00001} {00011 00010} {00100 00011} {00101 00100} {00110 00101} {00111 00110} {01000 00111} {01001 01000} {01010 01001} {01011 01010} {01100 01011} {01101 01100} {01110 01101} {01111 01110} {10000 01111} {10001 10000} {10010 10001} {10011 10010} {10100 10011} {10101 10100} {10110 10101} {10111 10110} {11000 10111} {11001 11000} {11010 11001} {11011 11010} }

 add_fsm_encoding \
       {sv_chip3_hierarchy_no_mem.reg_prog_nextstate} \
       { }  \
       {{00001 00000} {00010 00001} {00011 00010} {00100 00011} {00101 00100} {00110 00101} {00111 00110} {01000 00111} {01001 01000} {01010 01001} {01011 01010} {01100 01011} {01101 01100} {01110 01101} {01111 01110} {10000 01111} {10001 10000} {10010 10001} {10011 10010} {10100 10011} {10101 10100} {10110 10101} {10111 10110} {11000 10111} {11001 11000} {11010 11001} {11011 11010} }

 add_fsm_encoding \
       {sv_chip3_hierarchy_no_mem.reg_prog_state} \
       { }  \
       {{00001 00000} {00010 00001} {00011 00010} {00100 00011} {00101 00100} {00110 00101} {00111 00110} {01000 00111} {01001 01000} {01010 01001} {01011 01010} {01100 01011} {01101 01100} {01110 01101} {01111 01110} {10000 01111} {10001 10000} {10010 10001} {10011 10010} {10100 10011} {10101 10100} {10110 10101} {10111 10110} {11000 10111} {11001 11000} {11010 11001} {11011 11010} }

 add_fsm_encoding \
       {sv_chip3_hierarchy_no_mem.reg_prog_nextstate} \
       { }  \
       {{00001 00000} {00010 00001} {00011 00010} {00100 00011} {00101 00100} {00110 00101} {00111 00110} {01000 00111} {01001 01000} {01010 01001} {01011 01010} {01100 01011} {01101 01100} {01110 01101} {01111 01110} {10000 01111} {10001 10000} {10010 10001} {10011 10010} {10100 10011} {10101 10100} {10110 10101} {10111 10110} {11000 10111} {11001 11000} {11010 11001} {11011 11010} }

 add_fsm_encoding \
       {sv_chip3_hierarchy_no_mem.reg_prog_state} \
       { }  \
       {{00001 00000} {00010 00001} {00011 00010} {00100 00011} {00101 00100} {00110 00101} {00111 00110} {01000 00111} {01001 01000} {01010 01001} {01011 01010} {01100 01011} {01101 01100} {01110 01101} {01111 01110} {10000 01111} {10001 10000} {10010 10001} {10011 10010} {10100 10011} {10101 10100} {10110 10101} {10111 10110} {11000 10111} {11001 11000} {11010 11001} {11011 11010} }

 add_fsm_encoding \
       {sv_chip3_hierarchy_no_mem.reg_prog_nextstate} \
       { }  \
       {{00001 00000} {00010 00001} {00011 00010} {00100 00011} {00101 00100} {00110 00101} {00111 00110} {01000 00111} {01001 01000} {01010 01001} {01011 01010} {01100 01011} {01101 01100} {01110 01101} {01111 01110} {10000 01111} {10001 10000} {10010 10001} {10011 10010} {10100 10011} {10101 10100} {10110 10101} {10111 10110} {11000 10111} {11001 11000} {11010 11001} {11011 11010} }

 add_fsm_encoding \
       {sv_chip3_hierarchy_no_mem.reg_prog_state} \
       { }  \
       {{00001 00000} {00010 00001} {00011 00010} {00100 00011} {00101 00100} {00110 00101} {00111 00110} {01000 00111} {01001 01000} {01010 01001} {01011 01010} {01100 01011} {01101 01100} {01110 01101} {01111 01110} {10000 01111} {10001 10000} {10010 10001} {10011 10010} {10100 10011} {10101 10100} {10110 10101} {10111 10110} {11000 10111} {11001 11000} {11010 11001} {11011 11010} }

 add_fsm_encoding \
       {sv_chip3_hierarchy_no_mem.reg_prog_nextstate} \
       { }  \
       {{00001 00000} {00010 00001} {00011 00010} {00100 00011} {00101 00100} {00110 00101} {00111 00110} {01000 00111} {01001 01000} {01010 01001} {01011 01010} {01100 01011} {01101 01100} {01110 01101} {01111 01110} {10000 01111} {10001 10000} {10010 10001} {10011 10010} {10100 10011} {10101 10100} {10110 10101} {10111 10110} {11000 10111} {11001 11000} {11010 11001} {11011 11010} }

 add_fsm_encoding \
       {sv_chip3_hierarchy_no_mem.reg_prog_state} \
       { }  \
       {{00001 00000} {00010 00001} {00011 00010} {00100 00011} {00101 00100} {00110 00101} {00111 00110} {01000 00111} {01001 01000} {01010 01001} {01011 01010} {01100 01011} {01101 01100} {01110 01101} {01111 01110} {10000 01111} {10001 10000} {10010 10001} {10011 10010} {10100 10011} {10101 10100} {10110 10101} {10111 10110} {11000 10111} {11001 11000} {11010 11001} {11011 11010} }

 add_fsm_encoding \
       {sv_chip3_hierarchy_no_mem.reg_prog_nextstate} \
       { }  \
       {{00001 00000} {00010 00001} {00011 00010} {00100 00011} {00101 00100} {00110 00101} {00111 00110} {01000 00111} {01001 01000} {01010 01001} {01011 01010} {01100 01011} {01101 01100} {01110 01101} {01111 01110} {10000 01111} {10001 10000} {10010 10001} {10011 10010} {10100 10011} {10101 10100} {10110 10101} {10111 10110} {11000 10111} {11001 11000} {11010 11001} {11011 11010} }

 add_fsm_encoding \
       {sv_chip3_hierarchy_no_mem.reg_prog_state} \
       { }  \
       {{00001 00000} {00010 00001} {00011 00010} {00100 00011} {00101 00100} {00110 00101} {00111 00110} {01000 00111} {01001 01000} {01010 01001} {01011 01010} {01100 01011} {01101 01100} {01110 01101} {01111 01110} {10000 01111} {10001 10000} {10010 10001} {10011 10010} {10100 10011} {10101 10100} {10110 10101} {10111 10110} {11000 10111} {11001 11000} {11010 11001} {11011 11010} }

 add_fsm_encoding \
       {sv_chip3_hierarchy_no_mem.reg_prog_nextstate} \
       { }  \
       {{00001 00000} {00010 00001} {00011 00010} {00100 00011} {00101 00100} {00110 00101} {00111 00110} {01000 00111} {01001 01000} {01010 01001} {01011 01010} {01100 01011} {01101 01100} {01110 01101} {01111 01110} {10000 01111} {10001 10000} {10010 10001} {10011 10010} {10100 10011} {10101 10100} {10110 10101} {10111 10110} {11000 10111} {11001 11000} {11010 11001} {11011 11010} }

 add_fsm_encoding \
       {sv_chip3_hierarchy_no_mem.reg_prog_state} \
       { }  \
       {{00001 00000} {00010 00001} {00011 00010} {00100 00011} {00101 00100} {00110 00101} {00111 00110} {01000 00111} {01001 01000} {01010 01001} {01011 01010} {01100 01011} {01101 01100} {01110 01101} {01111 01110} {10000 01111} {10001 10000} {10010 10001} {10011 10010} {10100 10011} {10101 10100} {10110 10101} {10111 10110} {11000 10111} {11001 11000} {11010 11001} {11011 11010} }

 add_fsm_encoding \
       {sv_chip3_hierarchy_no_mem.reg_prog_nextstate} \
       { }  \
       {{00001 00000} {00010 00001} {00011 00010} {00100 00011} {00101 00100} {00110 00101} {00111 00110} {01000 00111} {01001 01000} {01010 01001} {01011 01010} {01100 01011} {01101 01100} {01110 01101} {01111 01110} {10000 01111} {10001 10000} {10010 10001} {10011 10010} {10100 10011} {10101 10100} {10110 10101} {10111 10110} {11000 10111} {11001 11000} {11010 11001} {11011 11010} }
