$date
	Fri Aug  8 16:44:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fifo_sync_tb $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 8 # dout [7:0] $end
$var parameter 32 $ DATA_WIDTH $end
$var parameter 32 % DEPTH $end
$var reg 1 & clk $end
$var reg 8 ' din [7:0] $end
$var reg 1 ( rd_en $end
$var reg 1 ) rst $end
$var reg 1 * wr_en $end
$scope module uut $end
$var wire 1 & clk $end
$var wire 8 + din [7:0] $end
$var wire 1 ( rd_en $end
$var wire 1 ) rst $end
$var wire 1 * wr_en $end
$var parameter 32 , DATA_WIDTH $end
$var parameter 32 - DEPTH $end
$var reg 3 . count [2:0] $end
$var reg 8 / dout [7:0] $end
$var reg 1 " empty $end
$var reg 1 ! full $end
$var reg 3 0 rd_ptr [2:0] $end
$var reg 3 1 wr_ptr [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 -
b1000 ,
b100 %
b1000 $
$end
#0
$dumpvars
b0 1
b0 0
bx /
b0 .
b0 +
0*
1)
0(
b0 '
0&
bx #
1"
0!
$end
#5000
1&
#10000
0&
0)
#15000
b1 .
b1 1
b1 '
b1 +
1*
1&
#20000
0&
#25000
0"
b10 .
b10 1
b10 '
b10 +
1&
#30000
0&
#35000
b11 .
b11 1
b11 '
b11 +
1&
#40000
0&
#45000
b100 .
b100 1
b100 '
b100 +
1&
#50000
0&
#55000
1!
0*
1&
#60000
0&
#65000
b11 .
b1 0
b1 #
b1 /
1(
1&
#70000
0&
#75000
0!
b10 .
b10 0
b10 #
b10 /
1&
#80000
0&
#85000
b1 .
b11 0
b11 #
b11 /
1&
#90000
0&
#95000
b0 .
b100 0
b100 #
b100 /
1&
#100000
0&
#105000
1"
0(
1&
#110000
0&
#115000
1&
#120000
0&
#125000
1&
