#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Nov 30 15:55:55 2017
# Process ID: 19056
# Current directory: /home/darryn/Git/milosar/fpga/milosar.runs/synth_1
# Command line: vivado -log system_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl
# Log file: /home/darryn/Git/milosar/fpga/milosar.runs/synth_1/system_wrapper.vds
# Journal file: /home/darryn/Git/milosar/fpga/milosar.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/darryn/Git/other/redmasters/FPGA_Xilinx/Cores/Barris/StaleBuffer/stale_buffer_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/darryn/Git/other/redmasters/FPGA_Xilinx/Cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
Command: synth_design -top system_wrapper -part xc7z010clg400-1 -fanout_limit 400 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19063 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1078.230 ; gain = 193.152 ; free physical = 1431 ; free virtual = 24848
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'system' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:3203]
INFO: [Synth 8-638] synthesizing module 'clocking_system_imp_7QV4LN' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:470]
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_0_1' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1.v:70]
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_0_1_clk_wiz' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'system_clk_wiz_0_1_clk_wiz' (4#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'system_clk_wiz_0_1' (5#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1.v:70]
INFO: [Synth 8-638] synthesizing module 'system_util_ds_buf_0_1' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_util_ds_buf_0_1/synth/system_util_ds_buf_0_1.vhd:67]
INFO: [Synth 8-3491] module 'util_ds_buf' declared at '/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_util_ds_buf_0_1/synth/system_util_ds_buf_0_1.vhd:117]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:125]
INFO: [Synth 8-113] binding component instance 'IBUFDS_I' to cell 'IBUFDS' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:224]
WARNING: [Synth 8-3848] Net BUFG_O in module/entity util_ds_buf does not have driver. [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:97]
WARNING: [Synth 8-3848] Net BUFGCE_O in module/entity util_ds_buf does not have driver. [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:102]
WARNING: [Synth 8-3848] Net BUFH_O in module/entity util_ds_buf does not have driver. [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:106]
WARNING: [Synth 8-3848] Net BUFHCE_O in module/entity util_ds_buf does not have driver. [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:111]
WARNING: [Synth 8-3848] Net BUFG_GT_O in module/entity util_ds_buf does not have driver. [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf' (6#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'system_util_ds_buf_0_1' (7#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_util_ds_buf_0_1/synth/system_util_ds_buf_0_1.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'clocking_system_imp_7QV4LN' (8#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:470]
INFO: [Synth 8-638] synthesizing module 'daisy_chain_imp_1A80GWR' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:605]
INFO: [Synth 8-638] synthesizing module 'system_util_ds_buf_1_0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/synth/system_util_ds_buf_1_0.vhd:67]
INFO: [Synth 8-3491] module 'util_ds_buf' declared at '/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/synth/system_util_ds_buf_1_0.vhd:114]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf__parameterized1' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:125]
INFO: [Synth 8-113] binding component instance 'IBUFDS_I' to cell 'IBUFDS' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:224]
INFO: [Synth 8-113] binding component instance 'IBUFDS_I' to cell 'IBUFDS' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:224]
WARNING: [Synth 8-3848] Net BUFG_O in module/entity util_ds_buf__parameterized1 does not have driver. [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:97]
WARNING: [Synth 8-3848] Net BUFGCE_O in module/entity util_ds_buf__parameterized1 does not have driver. [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:102]
WARNING: [Synth 8-3848] Net BUFH_O in module/entity util_ds_buf__parameterized1 does not have driver. [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:106]
WARNING: [Synth 8-3848] Net BUFHCE_O in module/entity util_ds_buf__parameterized1 does not have driver. [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:111]
WARNING: [Synth 8-3848] Net BUFG_GT_O in module/entity util_ds_buf__parameterized1 does not have driver. [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf__parameterized1' (8#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'system_util_ds_buf_1_0' (9#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/synth/system_util_ds_buf_1_0.vhd:67]
INFO: [Synth 8-638] synthesizing module 'system_util_ds_buf_2_0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/synth/system_util_ds_buf_2_0.vhd:67]
INFO: [Synth 8-3491] module 'util_ds_buf' declared at '/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/synth/system_util_ds_buf_2_0.vhd:114]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf__parameterized3' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:125]
INFO: [Synth 8-113] binding component instance 'OBUFDS_I' to cell 'OBUFDS' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:244]
INFO: [Synth 8-113] binding component instance 'OBUFDS_I' to cell 'OBUFDS' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:244]
WARNING: [Synth 8-3848] Net BUFG_O in module/entity util_ds_buf__parameterized3 does not have driver. [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:97]
WARNING: [Synth 8-3848] Net BUFGCE_O in module/entity util_ds_buf__parameterized3 does not have driver. [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:102]
WARNING: [Synth 8-3848] Net BUFH_O in module/entity util_ds_buf__parameterized3 does not have driver. [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:106]
WARNING: [Synth 8-3848] Net BUFHCE_O in module/entity util_ds_buf__parameterized3 does not have driver. [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:111]
WARNING: [Synth 8-3848] Net BUFG_GT_O in module/entity util_ds_buf__parameterized3 does not have driver. [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf__parameterized3' (9#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/util_ds_buf_v2_1/hdl/vhdl/util_ds_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'system_util_ds_buf_2_0' (10#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/synth/system_util_ds_buf_2_0.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'daisy_chain_imp_1A80GWR' (11#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:605]
INFO: [Synth 8-638] synthesizing module 'gpio_interface_imp_1EU3LZ6' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:635]
INFO: [Synth 8-638] synthesizing module 'system_xlslice_2_0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_xlslice_2_0/synth/system_xlslice_2_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/xlslice_v1_0/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice' (12#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/xlslice_v1_0/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_xlslice_2_0' (13#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_xlslice_2_0/synth/system_xlslice_2_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_exp_interface_0_0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_exp_interface_0_0/synth/system_exp_interface_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'exp_interface' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/new/exp_interface.v:3]
INFO: [Synth 8-256] done synthesizing module 'exp_interface' (14#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/new/exp_interface.v:3]
INFO: [Synth 8-256] done synthesizing module 'system_exp_interface_0_0' (15#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_exp_interface_0_0/synth/system_exp_interface_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_exp_interface_0_1' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_exp_interface_0_1/synth/system_exp_interface_0_1.v:56]
INFO: [Synth 8-256] done synthesizing module 'system_exp_interface_0_1' (16#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_exp_interface_0_1/synth/system_exp_interface_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'system_axi_cfg_register_0_1' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_axi_cfg_register_0_1/synth/system_axi_cfg_register_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_cfg_register' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/pavel-demin/axi_cfg_register_v1_0/src/axi_cfg_register.v:4]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (17#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-256] done synthesizing module 'axi_cfg_register' (18#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/pavel-demin/axi_cfg_register_v1_0/src/axi_cfg_register.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_axi_cfg_register_0_1' (19#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_axi_cfg_register_0_1/synth/system_axi_cfg_register_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'system_xlslice_0_1' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_xlslice_0_1/synth/system_xlslice_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/xlslice_v1_0/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized0' (19#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/xlslice_v1_0/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_xlslice_0_1' (20#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_xlslice_0_1/synth/system_xlslice_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'system_xlslice_0_2' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_xlslice_0_2/synth/system_xlslice_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized1' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/xlslice_v1_0/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized1' (20#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/xlslice_v1_0/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_xlslice_0_2' (21#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_xlslice_0_2/synth/system_xlslice_0_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'gpio_interface_imp_1EU3LZ6' (22#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:635]
INFO: [Synth 8-638] synthesizing module 'processing_system_imp_W26YM1' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:1411]
INFO: [Synth 8-638] synthesizing module 'system_ps_0_0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_ps_0_0/synth/system_ps_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_ps_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_ps_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1338]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_ps_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1339]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (23#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'PS7' (24#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (25#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_ps_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_ps_0_0/synth/system_ps_0_0.v:636]
INFO: [Synth 8-256] done synthesizing module 'system_ps_0_0' (26#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_ps_0_0/synth/system_ps_0_0.v:59]
WARNING: [Synth 8-350] instance 'ps_0' of module 'system_ps_0_0' requires 174 connections, but only 133 given [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:1985]
INFO: [Synth 8-638] synthesizing module 'system_ps_0_axi_periph_0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:3746]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1GIFH4O' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:765]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1GIFH4O' (27#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:765]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_5BE6LL' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:897]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_5BE6LL' (28#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:897]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_GC57VF' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:1022]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_GC57VF' (29#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:1022]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_157OG3U' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:1147]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_157OG3U' (30#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:1147]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_T97Z7J' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:1279]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_T97Z7J' (31#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:1279]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_12IK0DL' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:2737]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_aw_channel' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_cmd_translator' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_incr_cmd' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_incr_cmd' (32#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wrap_cmd' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wrap_cmd' (33#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_cmd_translator' (34#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm' (35#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_aw_channel' (36#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_b_channel' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo' (37#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0' (37#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_b_channel' (38#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_ar_channel' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm' (39#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_ar_channel' (40#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_r_channel' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1' (40#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2' (40#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_r_channel' (41#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (42#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' (43#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized0' (43#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized1' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized1' (43#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized2' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized2' (43#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (44#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice' (45#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (45#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized3' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized3' (45#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized4' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized4' (45#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized5' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized5' (45#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized6' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized6' (45#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized7' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized7' (45#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (45#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized0' (45#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s' (46#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' (47#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_0' (48#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_12IK0DL' (49#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:2737]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_axi_crossbar' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_crossbar_sasd' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_decoder' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (50#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (51#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (51#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (51#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (51#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (51#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_decoder' (52#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_decerr_slave' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_decerr_slave' (53#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_addr_arbiter_sasd' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_addr_arbiter_sasd' (54#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_splitter' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_splitter' (55#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_10_splitter__parameterized0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_splitter__parameterized0' (55#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (56#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (56#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (56#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (56#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized8' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized8' (56#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (56#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_crossbar_sasd' (57#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_10_axi_crossbar' (58#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_0' (59#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
WARNING: [Synth 8-350] instance 'xbar' of module 'system_xbar_0' requires 40 connections, but only 38 given [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:4645]
INFO: [Synth 8-256] done synthesizing module 'system_ps_0_axi_periph_0' (60#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:3746]
INFO: [Synth 8-638] synthesizing module 'system_rst_0_0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_rst_0_0/synth/system_rst_0_0.vhd:71]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_rst_0_0/synth/system_rst_0_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (61#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (62#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (63#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (64#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (65#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (66#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'system_rst_0_0' (67#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_rst_0_0/synth/system_rst_0_0.vhd:71]
WARNING: [Synth 8-350] instance 'sys_reset_controller' of module 'system_rst_0_0' requires 10 connections, but only 7 given [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:2255]
INFO: [Synth 8-256] done synthesizing module 'processing_system_imp_W26YM1' (68#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:1411]
INFO: [Synth 8-638] synthesizing module 'receive_chain_imp_N0MRX5' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:2265]
INFO: [Synth 8-638] synthesizing module 'system_axis_red_pitaya_adc_0_0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/synth/system_axis_red_pitaya_adc_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axis_red_pitaya_adc' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/pavel-demin/axis_red_pitaya_adc_v1_0_16/src/axis_red_pitaya_adc.v:4]
INFO: [Synth 8-256] done synthesizing module 'axis_red_pitaya_adc' (69#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/pavel-demin/axis_red_pitaya_adc_v1_0_16/src/axis_red_pitaya_adc.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_axis_red_pitaya_adc_0_0' (70#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/synth/system_axis_red_pitaya_adc_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'channel_a_imp_JYKOO2' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-638] synthesizing module 'system_axis_decimator_0_0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_axis_decimator_0_0/synth/system_axis_decimator_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axis_decimator' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/pavel-demin/axis_decimator_v1_0_7/src/axis_decimator.v:4]
INFO: [Synth 8-256] done synthesizing module 'axis_decimator' (71#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/pavel-demin/axis_decimator_v1_0_7/src/axis_decimator.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_axis_decimator_0_0' (72#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_axis_decimator_0_0/synth/system_axis_decimator_0_0.v:56]
WARNING: [Synth 8-350] instance 'axis_decimator_0' of module 'system_axis_decimator_0_0' requires 9 connections, but only 8 given [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:175]
INFO: [Synth 8-638] synthesizing module 'system_axis_dwidth_converter_0_0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_axis_dwidth_converter_0_0/synth/system_axis_dwidth_converter_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_dwidth_converter_v1_1_8_axis_dwidth_converter' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axis_dwidth_converter.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_dwidth_converter_v1_1_8_axisc_upsizer' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_dwidth_converter_v1_1_8_axisc_upsizer' (73#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_9_axis_register_slice' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (74#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_9_axisc_register_slice' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_9_axisc_register_slice' (75#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (76#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_9_axis_register_slice' (77#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_9_axis_register_slice__parameterized0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' (77#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_9_axisc_register_slice__parameterized0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_9_axisc_register_slice__parameterized0' (77#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' (77#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_9_axis_register_slice__parameterized0' (77#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_dwidth_converter_v1_1_8_axis_dwidth_converter' (78#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axis_dwidth_converter.v:67]
INFO: [Synth 8-256] done synthesizing module 'system_axis_dwidth_converter_0_0' (79#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_axis_dwidth_converter_0_0/synth/system_axis_dwidth_converter_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_axis_ram_writer_0_0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_axis_ram_writer_0_0/synth/system_axis_ram_writer_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axis_ram_writer' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/tighe-barris/axis_ram_writer_v1_5_31/src/axis_ram_writer.v:4]
INFO: [Synth 8-638] synthesizing module 'FIFO36E1' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4498]
INFO: [Synth 8-256] done synthesizing module 'FIFO36E1' (80#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4498]
WARNING: [Synth 8-689] width (72) of port connection 'DI' does not match port width (64) of module 'FIFO36E1' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/tighe-barris/axis_ram_writer_v1_5_31/src/axis_ram_writer.v:75]
WARNING: [Synth 8-689] width (72) of port connection 'DO' does not match port width (64) of module 'FIFO36E1' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/tighe-barris/axis_ram_writer_v1_5_31/src/axis_ram_writer.v:78]
WARNING: [Synth 8-350] instance 'fifo_0' of module 'FIFO36E1' requires 24 connections, but only 9 given [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/tighe-barris/axis_ram_writer_v1_5_31/src/axis_ram_writer.v:69]
INFO: [Synth 8-256] done synthesizing module 'axis_ram_writer' (81#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/tighe-barris/axis_ram_writer_v1_5_31/src/axis_ram_writer.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_axis_ram_writer_0_0' (82#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_axis_ram_writer_0_0/synth/system_axis_ram_writer_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_const_3_0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_const_3_0/sim/system_const_3_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (83#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_const_3_0' (84#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_const_3_0/sim/system_const_3_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_sts_0_0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_sts_0_0/synth/system_sts_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_sts_register' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/pavel-demin/axi_sts_register_v1_0/src/axi_sts_register.v:4]
WARNING: [Synth 8-3848] Net s_axi_awready in module/entity axi_sts_register does not have driver. [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/pavel-demin/axi_sts_register_v1_0/src/axi_sts_register.v:21]
WARNING: [Synth 8-3848] Net s_axi_wready in module/entity axi_sts_register does not have driver. [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/pavel-demin/axi_sts_register_v1_0/src/axi_sts_register.v:24]
WARNING: [Synth 8-3848] Net s_axi_bresp in module/entity axi_sts_register does not have driver. [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/pavel-demin/axi_sts_register_v1_0/src/axi_sts_register.v:25]
WARNING: [Synth 8-3848] Net s_axi_bvalid in module/entity axi_sts_register does not have driver. [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/pavel-demin/axi_sts_register_v1_0/src/axi_sts_register.v:26]
INFO: [Synth 8-256] done synthesizing module 'axi_sts_register' (85#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/pavel-demin/axi_sts_register_v1_0/src/axi_sts_register.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_sts_0_0' (86#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_sts_0_0/synth/system_sts_0_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'channel_a_imp_JYKOO2' (87#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-638] synthesizing module 'channel_b_imp_WRMB9B' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:241]
INFO: [Synth 8-638] synthesizing module 'system_axis_decimator_0_1' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_axis_decimator_0_1/synth/system_axis_decimator_0_1.v:56]
INFO: [Synth 8-256] done synthesizing module 'system_axis_decimator_0_1' (88#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_axis_decimator_0_1/synth/system_axis_decimator_0_1.v:56]
WARNING: [Synth 8-350] instance 'axis_decimator_0' of module 'system_axis_decimator_0_1' requires 9 connections, but only 8 given [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:404]
INFO: [Synth 8-638] synthesizing module 'system_axis_dwidth_converter_0_1' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_axis_dwidth_converter_0_1/synth/system_axis_dwidth_converter_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_axis_dwidth_converter_0_1' (89#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_axis_dwidth_converter_0_1/synth/system_axis_dwidth_converter_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'system_ch_a_writer_0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_ch_a_writer_0/synth/system_ch_a_writer_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'system_ch_a_writer_0' (90#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_ch_a_writer_0/synth/system_ch_a_writer_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_ram_a_address_0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_ram_a_address_0/sim/system_ram_a_address_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (90#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'system_ram_a_address_0' (91#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_ram_a_address_0/sim/system_ram_a_address_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_sts_a_channel_0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_sts_a_channel_0/synth/system_sts_a_channel_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'system_sts_a_channel_0' (92#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_sts_a_channel_0/synth/system_sts_a_channel_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'channel_b_imp_WRMB9B' (93#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:241]
INFO: [Synth 8-638] synthesizing module 'config_settings_imp_18GRB1F' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:495]
INFO: [Synth 8-638] synthesizing module 'system_cfg_0_0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_cfg_0_0/synth/system_cfg_0_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'system_cfg_0_0' (94#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_cfg_0_0/synth/system_cfg_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_xlslice_0_0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_xlslice_0_0/synth/system_xlslice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized2' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/xlslice_v1_0/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized2' (94#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/xlslice_v1_0/xlslice.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_xlslice_0_0' (95#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_xlslice_0_0/synth/system_xlslice_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'config_settings_imp_18GRB1F' (96#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:495]
INFO: [Synth 8-256] done synthesizing module 'receive_chain_imp_N0MRX5' (97#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:2265]
INFO: [Synth 8-638] synthesizing module 'signal_generator_imp_HADG47' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:3042]
INFO: [Synth 8-638] synthesizing module 'system_axis_constant_0_0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_axis_constant_0_0/synth/system_axis_constant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axis_constant' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/pavel-demin/axis_constant_v1_0/src/axis_constant.v:4]
INFO: [Synth 8-256] done synthesizing module 'axis_constant' (98#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/pavel-demin/axis_constant_v1_0/src/axis_constant.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_axis_constant_0_0' (99#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_axis_constant_0_0/synth/system_axis_constant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_axis_red_pitaya_dac_0_0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_dac_0_0/synth/system_axis_red_pitaya_dac_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axis_red_pitaya_dac' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/pavel-demin/axis_red_pitaya_dac_v1_0/src/axis_red_pitaya_dac.v:4]
INFO: [Synth 8-638] synthesizing module 'ODDR' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25287]
INFO: [Synth 8-256] done synthesizing module 'ODDR' (100#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25287]
INFO: [Synth 8-256] done synthesizing module 'axis_red_pitaya_dac' (101#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/pavel-demin/axis_red_pitaya_dac_v1_0/src/axis_red_pitaya_dac.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_axis_red_pitaya_dac_0_0' (102#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_dac_0_0/synth/system_axis_red_pitaya_dac_0_0.v:56]
WARNING: [Synth 8-350] instance 'axis_red_pitaya_dac_0' of module 'system_axis_red_pitaya_dac_0_0' requires 11 connections, but only 10 given [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:3157]
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_0_0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'system_clk_wiz_0_0_clk_wiz' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized0' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized0' (102#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-256] done synthesizing module 'system_clk_wiz_0_0_clk_wiz' (103#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'system_clk_wiz_0_0' (104#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'system_dds_compiler_0_0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_dds_compiler_0_0/synth/system_dds_compiler_0_0.vhd:70]
WARNING: [Synth 8-5640] Port 'debug_axi_pinc_in' is missing in component declaration [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_dds_compiler_0_0/synth/system_dds_compiler_0_0.vhd:73]
WARNING: [Synth 8-5640] Port 'debug_axi_poff_in' is missing in component declaration [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_dds_compiler_0_0/synth/system_dds_compiler_0_0.vhd:73]
WARNING: [Synth 8-5640] Port 'debug_axi_resync_in' is missing in component declaration [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_dds_compiler_0_0/synth/system_dds_compiler_0_0.vhd:73]
WARNING: [Synth 8-5640] Port 'debug_axi_chan_in' is missing in component declaration [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_dds_compiler_0_0/synth/system_dds_compiler_0_0.vhd:73]
WARNING: [Synth 8-5640] Port 'debug_core_nd' is missing in component declaration [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_dds_compiler_0_0/synth/system_dds_compiler_0_0.vhd:73]
WARNING: [Synth 8-5640] Port 'debug_phase' is missing in component declaration [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_dds_compiler_0_0/synth/system_dds_compiler_0_0.vhd:73]
WARNING: [Synth 8-5640] Port 'debug_phase_nd' is missing in component declaration [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_dds_compiler_0_0/synth/system_dds_compiler_0_0.vhd:73]
INFO: [Synth 8-3491] module 'dds_compiler_v6_0_12' declared at '/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/dds_compiler_v6_0/hdl/dds_compiler_v6_0.vhd:60' bound to instance 'U0' of component 'dds_compiler_v6_0_12' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_dds_compiler_0_0/synth/system_dds_compiler_0_0.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'system_dds_compiler_0_0' (113#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_dds_compiler_0_0/synth/system_dds_compiler_0_0.vhd:70]
INFO: [Synth 8-638] synthesizing module 'system_axi_cfg_register_0_0' [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_axi_cfg_register_0_0/synth/system_axi_cfg_register_0_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'system_axi_cfg_register_0_0' (114#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_axi_cfg_register_0_0/synth/system_axi_cfg_register_0_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'signal_generator_imp_HADG47' (115#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:3042]
WARNING: [Synth 8-3848] Net adc_enc_n_o in module/entity system does not have driver. [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:3271]
WARNING: [Synth 8-3848] Net adc_enc_p_o in module/entity system does not have driver. [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:3272]
WARNING: [Synth 8-3848] Net dac_pwm_o in module/entity system does not have driver. [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:3275]
WARNING: [Synth 8-3848] Net led_o in module/entity system does not have driver. [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:3285]
INFO: [Synth 8-256] done synthesizing module 'system' (116#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system.v:3203]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (117#1) [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[31]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[30]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[29]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[28]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[27]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[26]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[25]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[24]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[23]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[22]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[21]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[20]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[19]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[18]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[17]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[16]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[15]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[14]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[13]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[12]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[11]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[10]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[9]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[8]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[7]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[6]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[5]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[4]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[3]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[1]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_awaddr[0]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[31]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[30]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[29]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[28]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[27]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[26]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[25]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[24]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[23]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[22]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[21]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[20]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[19]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[18]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[17]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[16]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[15]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[14]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[13]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[12]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[11]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[10]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[9]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[8]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[7]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[6]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[5]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[4]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[3]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[2]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[1]
WARNING: [Synth 8-3331] design axi_cfg_register has unconnected port s_axi_araddr[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized43 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized43 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized43 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized43 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized43 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized41 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized41 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized41 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized41 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized41 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_2_viv__parameterized27 has unconnected port SINIT
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1270.668 ; gain = 385.590 ; free physical = 1236 ; free virtual = 24654
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1270.668 ; gain = 385.590 ; free physical = 1235 ; free virtual = 24654
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xdc] for cell 'system_i/processing_system/ps_0/inst'
Finished Parsing XDC File [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xdc] for cell 'system_i/processing_system/ps_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0_board.xdc] for cell 'system_i/processing_system/sys_reset_controller/U0'
Finished Parsing XDC File [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0_board.xdc] for cell 'system_i/processing_system/sys_reset_controller/U0'
Parsing XDC File [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc] for cell 'system_i/processing_system/sys_reset_controller/U0'
Finished Parsing XDC File [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc] for cell 'system_i/processing_system/sys_reset_controller/U0'
Parsing XDC File [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0_board.xdc] for cell 'system_i/daisy_chain/daisy_chain_output/U0'
Finished Parsing XDC File [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0_board.xdc] for cell 'system_i/daisy_chain/daisy_chain_output/U0'
Parsing XDC File [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/daisy_chain/daisy_chain_buffer/U0'
Finished Parsing XDC File [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/daisy_chain/daisy_chain_buffer/U0'
Parsing XDC File [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_util_ds_buf_0_1/system_util_ds_buf_0_1_board.xdc] for cell 'system_i/clocking_system/util_ds_buf_0/U0'
Finished Parsing XDC File [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_util_ds_buf_0_1/system_util_ds_buf_0_1_board.xdc] for cell 'system_i/clocking_system/util_ds_buf_0/U0'
Parsing XDC File [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1_board.xdc] for cell 'system_i/clocking_system/clk_wiz_0/inst'
Finished Parsing XDC File [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1_board.xdc] for cell 'system_i/clocking_system/clk_wiz_0/inst'
Parsing XDC File [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1.xdc] for cell 'system_i/clocking_system/clk_wiz_0/inst'
Finished Parsing XDC File [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1.xdc] for cell 'system_i/clocking_system/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/signal_generator/clk_wiz_1/inst'
Finished Parsing XDC File [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/signal_generator/clk_wiz_1/inst'
Parsing XDC File [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/signal_generator/clk_wiz_1/inst'
Finished Parsing XDC File [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/signal_generator/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:134]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:136]
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:139]
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:141]
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:142]
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:173]
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:174]
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:175]
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:177]
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:179]
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:180]
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:181]
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[0]'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:183]
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[1]'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:184]
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[2]'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:185]
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[3]'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:186]
WARNING: [Vivado 12-584] No ports matched 'led_o[1]'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:215]
WARNING: [Vivado 12-584] No ports matched 'led_o[2]'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:216]
WARNING: [Vivado 12-584] No ports matched 'led_o[3]'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:217]
WARNING: [Vivado 12-584] No ports matched 'led_o[4]'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:218]
WARNING: [Vivado 12-584] No ports matched 'led_o[5]'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:219]
WARNING: [Vivado 12-584] No ports matched 'led_o[6]'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:220]
WARNING: [Vivado 12-584] No ports matched 'led_o[7]'. [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc:221]
Finished Parsing XDC File [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/system_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/ports.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/clocks.xdc]
Finished Parsing XDC File [/home/darryn/Git/milosar/fpga/milosar.srcs/constrs_1/imports/cfg/clocks.xdc]
Parsing XDC File [/home/darryn/Git/milosar/fpga/milosar.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/darryn/Git/milosar/fpga/milosar.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/darryn/Git/milosar/fpga/milosar.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  FDR => FDRE: 12 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 2 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1488.934 ; gain = 0.000 ; free physical = 1157 ; free virtual = 24533
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1488.934 ; gain = 603.855 ; free physical = 1160 ; free virtual = 24536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1488.934 ; gain = 603.855 ; free physical = 1160 ; free virtual = 24536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for system_i/processing_system/ps_0/inst. (constraint file  /home/darryn/Git/milosar/fpga/milosar.runs/synth_1/dont_touch.xdc, line 111).
Applied set_property DONT_TOUCH = true for system_i/processing_system/sys_reset_controller/U0. (constraint file  /home/darryn/Git/milosar/fpga/milosar.runs/synth_1/dont_touch.xdc, line 114).
Applied set_property DONT_TOUCH = true for system_i/daisy_chain/daisy_chain_output/U0. (constraint file  /home/darryn/Git/milosar/fpga/milosar.runs/synth_1/dont_touch.xdc, line 124).
Applied set_property DONT_TOUCH = true for system_i/daisy_chain/daisy_chain_buffer/U0. (constraint file  /home/darryn/Git/milosar/fpga/milosar.runs/synth_1/dont_touch.xdc, line 127).
Applied set_property DONT_TOUCH = true for system_i/clocking_system/util_ds_buf_0/U0. (constraint file  /home/darryn/Git/milosar/fpga/milosar.runs/synth_1/dont_touch.xdc, line 130).
Applied set_property DONT_TOUCH = true for system_i/clocking_system/clk_wiz_0/inst. (constraint file  /home/darryn/Git/milosar/fpga/milosar.runs/synth_1/dont_touch.xdc, line 133).
Applied set_property DONT_TOUCH = true for system_i/signal_generator/clk_wiz_1/inst. (constraint file  /home/darryn/Git/milosar/fpga/milosar.runs/synth_1/dont_touch.xdc, line 147).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/clocking_system/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/clocking_system/util_ds_buf_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/daisy_chain/daisy_chain_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/daisy_chain/daisy_chain_output. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/gpio_interface/enable_receive. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/gpio_interface/exp_interface_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/gpio_interface/exp_interface_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/gpio_interface/gpio_register. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/gpio_interface/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/gpio_interface/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system/ps_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system/ps_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system/ps_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system/ps_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system/sys_reset_controller. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/receive_chain/adc_streamer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/receive_chain/channel_a/axis_decimator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/receive_chain/channel_a/axis_dwidth_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/receive_chain/channel_a/ch_a_writer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/receive_chain/channel_a/ram_a_address. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/receive_chain/channel_a/sts_a_channel. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/receive_chain/channel_b/axis_decimator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/receive_chain/channel_b/axis_dwidth_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/receive_chain/channel_b/ch_b_writer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/receive_chain/channel_b/ram_b_address. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/receive_chain/channel_b/sts_b_channel. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/receive_chain/config_settings/cfg. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/receive_chain/config_settings/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/signal_generator/axis_constant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/signal_generator/axis_red_pitaya_dac_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/signal_generator/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/signal_generator/dds_compiler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/signal_generator/sig_gen_config. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1488.934 ; gain = 603.855 ; free physical = 1160 ; free virtual = 24536
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_dwidth_converter_v1_1_8_axisc_upsizer'
INFO: [Synth 8-5544] ROM "r0_reg_sel0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5547] Trying to map ROM "sin_cos_lut" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "sin_cos_lut" into Block RAM due to explicit "ram_style" or "rom_style" specification
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SM_RESET |                            00010 |                              000
                 SM_IDLE |                            00001 |                              001
               SM_ACTIVE |                            01000 |                              101
                  SM_END |                            00100 |                              011
        SM_END_TO_ACTIVE |                            10000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axis_dwidth_converter_v1_1_8_axisc_upsizer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1488.934 ; gain = 603.855 ; free physical = 1147 ; free virtual = 24523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1488.934 ; gain = 603.855 ; free physical = 1146 ; free virtual = 24522
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/darryn/Git/milosar/fpga/milosar.srcs/sources_1/bd/system/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "p_0_out" into Block RAM due to explicit "ram_style" or "rom_style" specification
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1488.934 ; gain = 603.855 ; free physical = 1146 ; free virtual = 24522
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1488.934 ; gain = 603.855 ; free physical = 1146 ; free virtual = 24522

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/\processing_system/ps_axi_periph /\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/\processing_system/ps_axi_periph /\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/\processing_system/ps_axi_periph /\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/\processing_system/ps_axi_periph /\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/\processing_system/ps_axi_periph /\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/\processing_system/ps_axi_periph /\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/\processing_system/ps_axi_periph /\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/\processing_system/ps_axi_periph /\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/\processing_system/ps_axi_periph /\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/\processing_system/ps_axi_periph /\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/\processing_system/ps_axi_periph /\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/\processing_system/ps_axi_periph /\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/\processing_system/ps_axi_periph /\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/\processing_system/ps_axi_periph /\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/\processing_system/ps_axi_periph /\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/\processing_system/ps_axi_periph /\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5] )
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[49]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[48]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[43]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[42]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[41]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[40]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[37]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][7]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][6]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][5]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][4]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[1][7]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[1][6]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[1][5]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[1][4]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[2][7]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[2][6]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[2][5]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[2][4]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[48]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[49]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[48]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[43]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[42]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[41]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[40]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[37]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[63]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[62]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[61]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[60]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[59]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[58]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[57]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[56]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[55]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[54]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[53]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[52]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[51]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[50]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[49]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[45]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[44]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[43]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[42]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[41]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[40]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[39]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[38]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[37]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[36]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[35]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[34]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[33]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[0]) is unused and will be removed from module system_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[35]) is unused and will be removed from module system_xbar_0.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/\receive_chain/channel_a/axis_dwidth_converter_0 /\inst/gen_upsizer_conversion.axisc_upsizer_0/r0_last_reg )
INFO: [Synth 8-3332] Sequential element (inst/gen_upsizer_conversion.axisc_upsizer_0/r0_last_reg) is unused and will be removed from module system_axis_dwidth_converter_0_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/\receive_chain/channel_b/axis_dwidth_converter_0 /\inst/gen_upsizer_conversion.axisc_upsizer_0/r0_last_reg )
INFO: [Synth 8-3332] Sequential element (inst/gen_upsizer_conversion.axisc_upsizer_0/r0_last_reg) is unused and will be removed from module system_axis_dwidth_converter_0_1.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1488.934 ; gain = 603.855 ; free physical = 1113 ; free virtual = 24489
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1488.934 ; gain = 603.855 ; free physical = 1113 ; free virtual = 24489

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clocking_system/clk_wiz_0/inst/clk_in1' to pin '{system_i/clocking_system/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/signal_generator/clk_wiz_1/inst/clk_in1' to pin 'system_i/clocking_system/clk_wiz_0/inst/clkout1_buf/O'
INFO: [Synth 8-5820] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1633.934 ; gain = 748.855 ; free physical = 933 ; free virtual = 24309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1659.949 ; gain = 774.871 ; free physical = 907 ; free virtual = 24283
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]) is unused and will be removed from module system_auto_pc_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]) is unused and will be removed from module system_auto_pc_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1669.965 ; gain = 784.887 ; free physical = 855 ; free virtual = 24220
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1669.965 ; gain = 784.887 ; free physical = 855 ; free virtual = 24220

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1669.965 ; gain = 784.887 ; free physical = 855 ; free virtual = 24220
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 23 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 24 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 1669.965 ; gain = 784.887 ; free physical = 855 ; free virtual = 24220
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1669.965 ; gain = 784.887 ; free physical = 855 ; free virtual = 24220
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1669.965 ; gain = 784.887 ; free physical = 855 ; free virtual = 24220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1669.965 ; gain = 784.887 ; free physical = 855 ; free virtual = 24220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1669.965 ; gain = 784.887 ; free physical = 855 ; free virtual = 24220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1669.965 ; gain = 784.887 ; free physical = 855 ; free virtual = 24220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     4|
|3     |CARRY4     |    77|
|4     |FIFO36E1   |     2|
|5     |LUT1       |   359|
|6     |LUT2       |   170|
|7     |LUT3       |   307|
|8     |LUT4       |   162|
|9     |LUT5       |   135|
|10    |LUT6       |   256|
|11    |MMCME2_ADV |     2|
|12    |ODDR       |    18|
|13    |PS7        |     1|
|14    |RAMB18E1   |     1|
|15    |RAMB36E1   |     1|
|16    |SRL16      |     1|
|17    |SRL16E     |     1|
|18    |SRLC32E    |    47|
|19    |FDR        |     8|
|20    |FDRE       |  1512|
|21    |FDSE       |    59|
|22    |IBUF       |    30|
|23    |IBUFDS     |     3|
|24    |OBUF       |    42|
|25    |OBUFDS     |     2|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1669.965 ; gain = 784.887 ; free physical = 855 ; free virtual = 24220
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 757 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1669.965 ; gain = 450.465 ; free physical = 855 ; free virtual = 24220
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1669.973 ; gain = 784.895 ; free physical = 857 ; free virtual = 24222
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 145 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, system_i/clocking_system/clk_wiz_0/inst/clkin1_ibufg, from the path connected to top-level port: adc_clk_p_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_i/signal_generator/clk_wiz_1/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  FDR => FDRE: 8 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 2 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
489 Infos, 186 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1669.973 ; gain = 681.324 ; free physical = 790 ; free virtual = 24186
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1677.969 ; gain = 0.000 ; free physical = 790 ; free virtual = 24187
INFO: [Common 17-206] Exiting Vivado at Thu Nov 30 15:56:58 2017...
