#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Apr 20 02:18:12 2022
# Process ID: 19916
# Current directory: C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/score_display.runs/synth_1
# Command line: vivado.exe -log score_tracking.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source score_tracking.tcl
# Log file: C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/score_display.runs/synth_1/score_tracking.vds
# Journal file: C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/score_display.runs/synth_1\vivado.jou
# Running On: LAPTOP-IKT83306, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16885 MB
#-----------------------------------------------------------
source score_tracking.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1234.266 ; gain = 0.000
Command: synth_design -top score_tracking -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3984
WARNING: [Synth 8-2611] redeclaration of ansi port refresh_clock is not allowed [C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/LED_segments.v:8]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1234.266 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'score_tracking' [C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/score_tracking.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/clock_divider.v:1]
	Parameter CounterLimit bound to: 4999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/clock_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divider__parameterized0' [C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/clock_divider.v:1]
	Parameter CounterLimit bound to: 4999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider__parameterized0' (1#1) [C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/clock_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'LED_segments' [C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/LED_segments.v:1]
INFO: [Synth 8-6157] synthesizing module 'refresh_counter' [C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/refresh_counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'refresh_counter' (2#1) [C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/refresh_counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'display_control' [C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/display_control.v:2]
WARNING: [Synth 8-567] referenced signal 'digit_0' should be on the sensitivity list [C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/display_control.v:18]
WARNING: [Synth 8-567] referenced signal 'digit_1' should be on the sensitivity list [C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/display_control.v:18]
WARNING: [Synth 8-567] referenced signal 'digit_2' should be on the sensitivity list [C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/display_control.v:18]
WARNING: [Synth 8-567] referenced signal 'digit_3' should be on the sensitivity list [C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/display_control.v:18]
WARNING: [Synth 8-567] referenced signal 'digit_4' should be on the sensitivity list [C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/display_control.v:18]
WARNING: [Synth 8-567] referenced signal 'digit_5' should be on the sensitivity list [C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/display_control.v:18]
WARNING: [Synth 8-567] referenced signal 'digit_6' should be on the sensitivity list [C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/display_control.v:18]
WARNING: [Synth 8-567] referenced signal 'digit_7' should be on the sensitivity list [C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/display_control.v:18]
INFO: [Synth 8-6155] done synthesizing module 'display_control' (3#1) [C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/display_control.v:2]
INFO: [Synth 8-6157] synthesizing module 'cathode_control' [C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/cathode_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cathode_control' (4#1) [C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/cathode_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'LED_segments' (5#1) [C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/LED_segments.v:1]
INFO: [Synth 8-6157] synthesizing module 'BCD' [C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/BCD.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BCD' (6#1) [C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/BCD.v:1]
INFO: [Synth 8-6155] done synthesizing module 'score_tracking' (7#1) [C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/score_tracking.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1234.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1234.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1234.266 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1234.266 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/master.xdc]
Finished Parsing XDC File [C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/score_tracking_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/score_tracking_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1234.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1234.266 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1234.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1234.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1234.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1234.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1234.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1234.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1234.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 1234.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1234.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1234.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1234.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1234.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1234.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1234.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    16|
|3     |LUT1   |    11|
|4     |LUT2   |    11|
|5     |LUT3   |    18|
|6     |LUT4   |    31|
|7     |LUT5   |    19|
|8     |LUT6   |    13|
|9     |MUXF7  |     4|
|10    |FDRE   |   101|
|11    |IBUF   |     3|
|12    |OBUF   |    15|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1234.266 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 1234.266 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1234.266 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1235.238 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1242.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ea2701a
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:59 . Memory (MB): peak = 1242.891 ; gain = 8.625
INFO: [Common 17-1381] The checkpoint 'C:/Users/ww/OneDrive/Documents/College/Senior/Spring/ECE 350/Checkpoints/final-project-team-18/Scores/score_display.runs/synth_1/score_tracking.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file score_tracking_utilization_synth.rpt -pb score_tracking_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 20 02:19:24 2022...
