<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Proc_CU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CU.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="CU.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CU.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CU_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CU_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="JK_ff.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="JK_ff.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="JK_ff.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="JK_ff.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="JK_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Proc_CU_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Proc_CU_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Proc_CU_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Proc_CU_top.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Proc_CU_top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Proc_CU_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Proc_CU_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Proc_CU_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Proc_CU_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Proc_CU_top_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Proc_CU_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="dec3x8.vhi"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="procCU_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="procCU_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="procCU_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1542123774" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1542123774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542180077" xil_pn:in_ck="-6340821088535946290" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1542180076">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../../03standardne_kombinacione_mreze/3.13/dec3x8/dec2x4.vhd"/>
      <outfile xil_pn:name="../../../../03standardne_kombinacione_mreze/3.13/dec3x8/dec3x8.vhd"/>
      <outfile xil_pn:name="CU.vhd"/>
      <outfile xil_pn:name="CU_tb.vhd"/>
      <outfile xil_pn:name="JK_ff.vhd"/>
      <outfile xil_pn:name="JK_tb.vhd"/>
      <outfile xil_pn:name="Proc_CU_top.vhd"/>
      <outfile xil_pn:name="procCU_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1542123774" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1919505733779911369" xil_pn:start_ts="1542123774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542123774" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2463311872967831477" xil_pn:start_ts="1542123774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542123774" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6911328145701062321" xil_pn:start_ts="1542123774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542180077" xil_pn:in_ck="-6340821088535946290" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1542180077">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../../03standardne_kombinacione_mreze/3.13/dec3x8/dec2x4.vhd"/>
      <outfile xil_pn:name="../../../../03standardne_kombinacione_mreze/3.13/dec3x8/dec3x8.vhd"/>
      <outfile xil_pn:name="CU.vhd"/>
      <outfile xil_pn:name="CU_tb.vhd"/>
      <outfile xil_pn:name="JK_ff.vhd"/>
      <outfile xil_pn:name="JK_tb.vhd"/>
      <outfile xil_pn:name="Proc_CU_top.vhd"/>
      <outfile xil_pn:name="procCU_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1542180080" xil_pn:in_ck="-6340821088535946290" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="9092714697394724974" xil_pn:start_ts="1542180077">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="procCU_tb_beh.prj"/>
      <outfile xil_pn:name="procCU_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1542180080" xil_pn:in_ck="927498126540258636" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7677486224472584507" xil_pn:start_ts="1542180080">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="procCU_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1542120468" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1542120468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542120468" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3992204844595715422" xil_pn:start_ts="1542120468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542120468" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6911328145701062321" xil_pn:start_ts="1542120468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542120468" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1542120468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542120468" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5451962710489957280" xil_pn:start_ts="1542120468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542120468" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015859452503" xil_pn:start_ts="1542120468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542120468" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6091145426244815769" xil_pn:start_ts="1542120468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542123722" xil_pn:in_ck="-6415922467809487898" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="547998311231423016" xil_pn:start_ts="1542123714">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Proc_CU_top.lso"/>
      <outfile xil_pn:name="Proc_CU_top.ngc"/>
      <outfile xil_pn:name="Proc_CU_top.ngr"/>
      <outfile xil_pn:name="Proc_CU_top.prj"/>
      <outfile xil_pn:name="Proc_CU_top.stx"/>
      <outfile xil_pn:name="Proc_CU_top.syr"/>
      <outfile xil_pn:name="Proc_CU_top.xst"/>
      <outfile xil_pn:name="Proc_CU_top_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
