export const ChaptersA = [
    {
        "name": "BASIC PROGRAMMING",
        "value": false,
        "topics": [
            {
                "name": "BASICS OF C PROGRAMMING",
                "value": false,
                "completed": 0,
                "total": 4,
                "questions": [
                    {
                        "name": "Number System, 1s and 2s Complements",
                        "value": false
                    },
                    {
                        "name": "Recursion",
                        "value": false
                    },
                    {
                        "name": "Control Statements, Loops, Bitwise Operator",
                        "value": false
                    },
                    {
                        "name": "Arrays and Pointers",
                        "value": false
                    }
                ]
            },
            {
                "name": "OTHER CONCEPTS",
                "value": false,
                "completed": 0,
                "total": 4,
                "questions": [
                    {
                        "name": "Structures, Unions and Enums",
                        "value": false
                    },
                    {
                        "name": "Memory segment of program in RAM",
                        "value": false
                    },
                    {
                        "name": "Files and Stream Handling",
                        "value": false
                    },
                    {
                        "name": "Read, Write Operations, Binary Files",
                        "value": false
                    }
                ]
            },
            {
                "name": "PYTHON PROGRAMMING",
                "value": false,
                "completed": 0,
                "total": 4,
                "questions": [
                    {
                        "name": "Number System, 1s and 2s Complements",
                        "value": false
                    },
                    {
                        "name": "Recursion",
                        "value": false
                    },
                    {
                        "name": "Control Statements, Loops, Bitwise Operator",
                        "value": false
                    },
                    {
                        "name": "Arrays and Pointers",
                        "value": false
                    }
                ]
            }
        ]
    },
    {
        "name": "INTRODUCTION TO ELECTRONICS",
        "value": false,
        "topics": [
            {
                "name": "BASIC LAWS",
                "value": false,
                "completed": 0,
                "total": 2,
                "questions": [
                    {
                        "name": "Kirchoff's Current Law (Node Analysis)",
                        "value": false
                    },
                    {
                        "name": "Kirchoff's Voltage Law (Mesh Analysis)",
                        "value": false
                    }
                ]
            },
            {
                "name": "BASIC THEOREMS",
                "value": false,
                "completed": 0,
                "total": 8,
                "questions": [
                    {
                        "name": "Thevenin's Theorem",
                        "value": false
                    },
                    {
                        "name": "Norton's Theorem",
                        "value": false
                    },
                    {
                        "name": "Maximum Power Transfer Theorem",
                        "value": false
                    },
                    {
                        "name": "Super Position Theorem",
                        "value": false
                    },
                    {
                        "name": "Miller's Theorem",
                        "value": false
                    },
                    {
                        "name": "MillMan's Theorem",
                        "value": false
                    },
                    {
                        "name": "Reciprocity Theorem",
                        "value": false
                    },
                    {
                        "name": "Tellegen's Theorem",
                        "value": false
                    }
                ]
            },
            {
                "name": "BASIC CIRCUITS",
                "value": false,
                "completed": 0,
                "total": 4,
                "questions": [
                    {
                        "name": "RC Circuit",
                        "value": false
                    },
                    {
                        "name": "RL Circuit",
                        "value": false
                    },
                    {
                        "name": "LC Circuit",
                        "value": false
                    },
                    {
                        "name": "RLC Circuit",
                        "value": false
                    }
                ]
            },
            {
                "name": "BASIC CIRCUIT RESPONSE",
                "value": false,
                "completed": 0,
                "total": 7,
                "questions": [
                    {
                        "name": "First Order Circuits and their Natural Response",
                        "value": false
                    },
                    {
                        "name": "First Order Circuits and their Complete Response",
                        "value": false
                    },
                    {
                        "name": "Second Order Circuits",
                        "value": false
                    },
                    {
                        "name": "Frequency and Time Domain Analysis",
                        "value": false
                    },
                    {
                        "name": "AC Voltage and Current",
                        "value": false
                    },
                    {
                        "name": "Power and Power Factors",
                        "value": false
                    }
                ]
            }
        ]
    },
    {
        "name": "DIGITAL DESIGN",
        "value": false,
        "topics": [
            {
                "name": "BASICS OF GATES",
                "value": false,
                "completed": 0,
                "total": 7,
                "questions": [
                    {
                        "name": "AND gate and truth table",
                        "value": false
                    },
                    {
                        "name": "OR gate and truth table",
                        "value": false
                    },
                    {
                        "name": "NOR gate and truth table",
                        "value": false
                    },
                    {
                        "name": "NAND gate and truth table",
                        "value": false
                    },
                    {
                        "name": "NOT gate and truth table",
                        "value": false
                    },
                    {
                        "name": "XOR gate and truth table",
                        "value": false
                    },
                    {
                        "name": "Implementing Gates using other gates",
                        "value": false
                    }
                ]
            },
            {
                "name": "BOOLEAN ALGEBRA",
                "value": false,
                "completed": 0,
                "total": 5,
                "questions": [
                    {
                        "name": "Basics of Boolean Algebra",
                        "value": false
                    },
                    {
                        "name": "Boolean Functions, Canonical form and number system of codes",
                        "value": false
                    },
                    {
                        "name": "2,3,4 and 5 variables K Map",
                        "value": false
                    },
                    {
                        "name": "Hazards and Multi Output Circuits",
                        "value": false
                    }
                ]
            },
            {
                "name": "COMBINATIONAL LOGIC AND CIRCUITS",
                "value": false,
                "completed": 0,
                "total": 4,
                "questions": [
                    {
                        "name": "Adders, Subtractors and Multipliers",
                        "value": false
                    },
                    {
                        "name": "Four bit adders and magnitude Comparators",
                        "value": false
                    },
                    {
                        "name": "Encoders and Decoders",
                        "value": false
                    },
                    {
                        "name": "Multiplexers and Demultiplexers",
                        "value": false
                    }
                ]
            },
            {
                "name": "SEQUENTIAL LOGIC AND CIRCUITS",
                "value": false,
                "completed": 0,
                "total": 4,
                "questions": [
                    {
                        "name": "Working of Flip Flops and Latches",
                        "value": false
                    },
                    {
                        "name": "SR Flip Flop and Latch",
                        "value": false
                    },
                    {
                        "name": "D Flip Flop and Latch",
                        "value": false
                    },
                    {
                        "name": "T and JK Flip Flops",
                        "value": false
                    }
                ]
            },
            {
                "name": "OTHER CIRCUITS AND CONCEPTS",
                "value": false,
                "completed": 0,
                "total": 8,
                "questions": [
                    {
                        "name": "State Diagram",
                        "value": false
                    },
                    {
                        "name": "Sequence Detector",
                        "value": false
                    },
                    {
                        "name": "State Table Reduction",
                        "value": false
                    },
                    {
                        "name": "Shift Registers",
                        "value": false
                    },
                    {
                        "name": "Synchronous Counters",
                        "value": false
                    },
                    {
                        "name": "Asynchronous Counters",
                        "value": false
                    },
                    {
                        "name": "RAM , ROM, PLA and PLD",
                        "value": false
                    },
                    {
                        "name": "Booth Multiplier",
                        "value": false
                    }
                ]
            },
            {
                "name": "STATIC TIMING ANALYSIS (STA)",
                "value": false,
                "completed": 0,
                "total": 5,
                "questions": [
                    {
                        "name": "Timing ARC, Timing Paths",
                        "value": false
                    },
                    {
                        "name": "Setup and Hold Time and Violations",
                        "value": false
                    },
                    {
                        "name": "Timing Path Delay",
                        "value": false
                    },
                    {
                        "name": "Maximum Clock Frequency for different circuits",
                        "value": false
                    },
                    {
                        "name": "Application of all concepts on combinational and sequential circuits",
                        "value": false
                    }
                ]
            },
            {
                "name": "VERILOG - HDL",
                "value": false,
                "completed": 0,
                "total": 6,
                "questions": [
                    {
                        "name": "Basic Language syntax and Concepts",
                        "value": false
                    },
                    {
                        "name": "Gate Level Modelling",
                        "value": false
                    },
                    {
                        "name": "Data Flow Modelling",
                        "value": false
                    },
                    {
                        "name": "Behavioral Modelling",
                        "value": false
                    },
                    {
                        "name": "Timing and Delays",
                        "value": false
                    },
                    {
                        "name": "User Defined Primitives",
                        "value": false
                    }
                ]
            }
        ]
    },
    {
        "name": "MICROPROCESSOR AND INTERFACING",
        "value": false,
        "topics": [
            {
                "name": "BASICS OF MICROPROCESSOR",
                "value": false,
                "completed": 0,
                "total": 5,
                "questions": [
                    {
                        "name": "Introduction to 8086 Microprocessor and its features",
                        "value": false
                    },
                    {
                        "name": "Addressing Modes of 8086 and OP Codes",
                        "value": false
                    },
                    {
                        "name": "Instruction Set",
                        "value": false
                    },
                    {
                        "name": "Architecture, Memory Segmentation, Physical Address generation, Bas Interface Unit",
                        "value": false
                    },
                    {
                        "name": "Pin Outs, Modes of operation, clocking, Buses",
                        "value": false
                    }
                ]
            },
            {
                "name": "INSTRUCTIONS",
                "value": false,
                "completed": 0,
                "total": 6,
                "questions": [
                    {
                        "name": "Arithmetic Instructions - ADD, ADC, INC, DAA, SUB, SBB, DEC, CMP, DAS, MUL, IMUL, DIV, IDIV, CWD",
                        "value": false
                    },
                    {
                        "name": "Logical Instructions - AND, OR, NOT, XOR, ROR, ROL, SHR, RCR, RCL",
                        "value": false
                    },
                    {
                        "name": "Control Instructions - JC, JNC, JZ, JNZ, JP, JNP, JS, JNS, JO, JNO, JCXZ, JE, JNE",
                        "value": false
                    },
                    {
                        "name": "LOOP, CALL, RET Instructions",
                        "value": false
                    },
                    {
                        "name": "Interrupts, Vector Tables and Priority Schemes",
                        "value": false
                    },
                    {
                        "name": "Address Decoding and Bus De multiplexing",
                        "value": false
                    }
                ]
            },
            {
                "name": "INTERFACING",
                "value": false,
                "completed": 0,
                "total": 4,
                "questions": [
                    {
                        "name": "Memory Interfacing - Absolute Addressing, Incremental Addressing",
                        "value": false
                    },
                    {
                        "name": "Bus Cycle, Machine Cycle and Instruction Cycle",
                        "value": false
                    },
                    {
                        "name": "I/O Interfacing - (I/O mapped I/O, I/O mapped memory)",
                        "value": false
                    },
                    {
                        "name": "I/O Port Address Decoding",
                        "value": false
                    }
                ]
            },
            {
                "name": "PROGRAMMABLE PERIPHERAL DEVICES",
                "value": false,
                "completed": 0,
                "total": 6,
                "questions": [
                    {
                        "name": "8255 PPI",
                        "value": false
                    },
                    {
                        "name": "8254 Timer",
                        "value": false
                    },
                    {
                        "name": "ADC and DAC",
                        "value": false
                    },
                    {
                        "name": "8259 Programmable Interrupt Controller",
                        "value": false
                    },
                    {
                        "name": "DMA Controller",
                        "value": false
                    },
                    {
                        "name": "Bus Interface - ISA, PCI, Com, USB and AGP",
                        "value": false
                    }
                ]
            }
        ]
    },
    {
        "name": "MICROELECTRONIC CIRCUITS",
        "value": false,
        "topics": [
            {
                "name": "BASICS AND BJT",
                "value": false,
                "completed": 0,
                "total": 3,
                "questions": [
                    {
                        "name": "Semiconductor Basics",
                        "value": false
                    },
                    {
                        "name": "BJT Design",
                        "value": false
                    },
                    {
                        "name": "Basic Terminologies - Active Region, Saturation, Cut off",
                        "value": false
                    }
                ]
            },
            {
                "name": "AMPLIFIERS USING BJTS",
                "value": false,
                "completed": 0,
                "total": 7,
                "questions": [
                    {
                        "name": "PNP and NPN Transistor Working",
                        "value": false
                    },
                    {
                        "name": "Common Base Amplifier",
                        "value": false
                    },
                    {
                        "name": "Common Emitter Amplifier",
                        "value": false
                    },
                    {
                        "name": "Common Collector Amplifier",
                        "value": false
                    },
                    {
                        "name": "Finding Amplifier Characteristics - Voltage Gain, Current Gain, Input Impedance, Output Impedance",
                        "value": false
                    },
                    {
                        "name": "Frequency Response (Low and High)",
                        "value": false
                    },
                    {
                        "name": "Feedback and Stability study in BJT",
                        "value": false
                    }
                ]
            },
            {
                "name": "MOSFETS AND AMPLIFIERS",
                "value": false,
                "completed": 0,
                "total": 7,
                "questions": [
                    {
                        "name": "MOSFET Design",
                        "value": false
                    },
                    {
                        "name": "Common Source Amplifier",
                        "value": false
                    },
                    {
                        "name": "Common Gate Amplifier",
                        "value": false
                    },
                    {
                        "name": "Common Drain Amplifier",
                        "value": false
                    },
                    {
                        "name": "Finding Amplifier Characteristics - Voltage Gain, Input Voltage, Output Voltage, Transconductance",
                        "value": false
                    },
                    {
                        "name": "Frequency Response (Low and High)",
                        "value": false
                    },
                    {
                        "name": "Feedback and Stability study in BJT",
                        "value": false
                    }
                ]
            },
            {
                "name": "SOME OTHER CIRCUITS",
                "value": false,
                "completed": 0,
                "total": 8,
                "questions": [
                    {
                        "name": "Passive Current Mirrors",
                        "value": false
                    },
                    {
                        "name": "Active Current Mirrors",
                        "value": false
                    },
                    {
                        "name": "Differential Amplifiers",
                        "value": false
                    },
                    {
                        "name": "Ideal Operational Amplifiers",
                        "value": false
                    },
                    {
                        "name": "Wien Bridge Oscillator",
                        "value": false
                    },
                    {
                        "name": "Hartley and Colpitt Oscillator",
                        "value": false
                    },
                    {
                        "name": "Butterworth Filter",
                        "value": false
                    },
                    {
                        "name": "Chebyshev Filter",
                        "value": false
                    }
                ]
            }
        ]
    },
    {
        "name": "ANALOG AND DIGITAL VLSI DESIGN",
        "value": false,
        "topics": [
            {
                "name": "INTRODUCTION TO VLSI DESIGN",
                "value": false,
                "completed": 0,
                "total": 4,
                "questions": [
                    {
                        "name": "Moore's Law",
                        "value": false
                    },
                    {
                        "name": "Y Chart",
                        "value": false
                    },
                    {
                        "name": "Quality Metrics of Digital Design",
                        "value": false
                    },
                    {
                        "name": "Design Flow",
                        "value": false
                    }
                ]
            },
            {
                "name": "INTRODUCTION TO CMOS TECHNOLOGY",
                "value": false,
                "completed": 0,
                "total": 6,
                "questions": [
                    {
                        "name": "MOS device models",
                        "value": false
                    },
                    {
                        "name": "Parasitic Capacitance Calculation",
                        "value": false
                    },
                    {
                        "name": "MOS Scaling Techniques",
                        "value": false
                    },
                    {
                        "name": "Latch up Conditions",
                        "value": false
                    },
                    {
                        "name": "Matching Issues",
                        "value": false
                    },
                    {
                        "name": "Fabrication of CMOS circuits",
                        "value": false
                    }
                ]
            },
            {
                "name": "LOGIC CIRCUITS WITH CMOS",
                "value": false,
                "completed": 0,
                "total": 5,
                "questions": [
                    {
                        "name": "Gates using NMOS and PMOS",
                        "value": false
                    },
                    {
                        "name": "Combinational blocks design - PUN, PDN, PUL and TGL",
                        "value": false
                    },
                    {
                        "name": "Logical Effort, Gate Effort",
                        "value": false
                    },
                    {
                        "name": "Synchronous Design",
                        "value": false
                    },
                    {
                        "name": "Design of Flip Flops using CMOS Technology",
                        "value": false
                    }
                ]
            },
            {
                "name": "TIME ANALYSIS WITH CMOS CIRCUITS",
                "value": false,
                "completed": 0,
                "total": 4,
                "questions": [
                    {
                        "name": "Timing Metrics - Hold and Setup Time, Rise and Fall Time",
                        "value": false
                    },
                    {
                        "name": "Timing issues - Clock Skew and Jitter",
                        "value": false
                    },
                    {
                        "name": "Clock Distribution Techniques",
                        "value": false
                    },
                    {
                        "name": "Timing Analysis of all Flip Flops and Latches",
                        "value": false
                    }
                ]
            },
            {
                "name": "ANALOG VLSI CIRCUITS",
                "value": false,
                "completed": 0,
                "total": 7,
                "questions": [
                    {
                        "name": "MOS Transconductance",
                        "value": false
                    },
                    {
                        "name": "MOS Models",
                        "value": false
                    },
                    {
                        "name": "Channel Length Modulation, Output Resistance, Body effect",
                        "value": false
                    },
                    {
                        "name": "Differential Amplifier and Common Mode Voltage",
                        "value": false
                    },
                    {
                        "name": "Common Mode Gain and CMRR",
                        "value": false
                    },
                    {
                        "name": "Current Source and Current Mirror",
                        "value": false
                    },
                    {
                        "name": "Cascode Current Mirror",
                        "value": false
                    }
                ]
            },
            {
                "name": "DIGITAL ADDER VLSI CIRCUITS",
                "value": false,
                "completed": 0,
                "total": 8,
                "questions": [
                    {
                        "name": "Half Adder",
                        "value": false
                    },
                    {
                        "name": "Full Adder",
                        "value": false
                    },
                    {
                        "name": "Carry Propagate Adder (CPA)",
                        "value": false
                    },
                    {
                        "name": "Ripple Carry Adder",
                        "value": false
                    },
                    {
                        "name": "Carry Lookeahead Adder",
                        "value": false
                    },
                    {
                        "name": "Carry Save Adder",
                        "value": false
                    },
                    {
                        "name": "Carry Select Adder",
                        "value": false
                    },
                    {
                        "name": "Parallel Prefix Adder",
                        "value": false
                    }
                ]
            }
        ]
    },
    {
        "name": "COMPUTER ARCHITECTURE",
        "value": false,
        "topics": [
            {
                "name": "INTRODUCTION TO COMPUTER",
                "value": false,
                "completed": 0,
                "total": 2,
                "questions": [
                    {
                        "name": "Classes of Computers - Personal Computer, Super Computer, Server Computers, Embedded Computers",
                        "value": false
                    },
                    {
                        "name": "Technologies invented till now",
                        "value": false
                    }
                ]
            },
            {
                "name": "INSTRUCTIONS",
                "value": false,
                "completed": 0,
                "total": 11,
                "questions": [
                    {
                        "name": "MIPS Architecture",
                        "value": false
                    },
                    {
                        "name": "Instruction Set",
                        "value": false
                    },
                    {
                        "name": "Arithmetic Instructions - add, subtract, add immediate, subtract immediate, divide, multiply",
                        "value": false
                    },
                    {
                        "name": "Logical Instructions - and, or, and immediate, or immediate, shift left logical, shift right logical",
                        "value": false
                    },
                    {
                        "name": "Data Transfer - load word, store word, load address, load immediate, move",
                        "value": false
                    },
                    {
                        "name": "Conditional Branch",
                        "value": false
                    },
                    {
                        "name": "Comparison Instructions - set on less than, set on less than immediate",
                        "value": false
                    },
                    {
                        "name": "Unconditional Jump Instructions",
                        "value": false
                    },
                    {
                        "name": "System Calls",
                        "value": false
                    },
                    {
                        "name": "Registers",
                        "value": false
                    },
                    {
                        "name": "Assembler Directives",
                        "value": false
                    }
                ]
            },
            {
                "name": "PROCESSORS AND PATH",
                "value": false,
                "completed": 0,
                "total": 9,
                "questions": [
                    {
                        "name": "Processors: Logic Design Conventions",
                        "value": false
                    },
                    {
                        "name": "Role of Performance",
                        "value": false
                    },
                    {
                        "name": "Pipelining - Design Issues",
                        "value": false
                    },
                    {
                        "name": "Pipelined data path and control",
                        "value": false
                    },
                    {
                        "name": "Structural Hazards",
                        "value": false
                    },
                    {
                        "name": "Data Hazards",
                        "value": false
                    },
                    {
                        "name": "Control Hazards",
                        "value": false
                    },
                    {
                        "name": "Static Branch Prediction",
                        "value": false
                    },
                    {
                        "name": "Dynamic Branch Prediction",
                        "value": false
                    }
                ]
            },
            {
                "name": "MEMORY ORGANIZATION",
                "value": false,
                "completed": 0,
                "total": 7,
                "questions": [
                    {
                        "name": "Memory Hierarchy",
                        "value": false
                    },
                    {
                        "name": "Cache Memory Organization",
                        "value": false
                    },
                    {
                        "name": "Measuring and Improving Cache Performance",
                        "value": false
                    },
                    {
                        "name": "Cache Optimization",
                        "value": false
                    },
                    {
                        "name": "Main Memory and Interleaving",
                        "value": false
                    },
                    {
                        "name": "Virtual memory and Virtual Machines",
                        "value": false
                    },
                    {
                        "name": "Cache Coherence",
                        "value": false
                    }
                ]
            },
            {
                "name": "STORAGE SYSTEMS",
                "value": false,
                "completed": 0,
                "total": 5,
                "questions": [
                    {
                        "name": "Interconnecting Components",
                        "value": false
                    },
                    {
                        "name": "Storage Devices",
                        "value": false
                    },
                    {
                        "name": "Dependability, Availability and reliability of storage",
                        "value": false
                    },
                    {
                        "name": "I/O performance measures",
                        "value": false
                    },
                    {
                        "name": "Redundant Array of independant Disks",
                        "value": false
                    }
                ]
            }
        ]
    }
]

export const totalQuestionsA = 182
export const totalTopicsA = 32
