#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Jan 13 04:03:13 2025
# Process ID         : 21212
# Current directory  : C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip
# Command line       : vivado.exe -notrace -mode batch -source run_ippack.tcl
# Log file           : C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip/vivado.log
# Journal file       : C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip\vivado.jou
# Running On         : Steven
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) Ultra 7 155H
# CPU Frequency      : 2995 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 33775 MB
# Swap memory        : 59568 MB
# Total Virtual      : 93343 MB
# Available Virtual  : 67838 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/hls_data.json outdir=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip srcdir=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip/misc
INFO: Copied 252 verilog file(s) to C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip/hdl/verilog
INFO: Copied 240 vhdl file(s) to C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip/drivers
Generating 5 subcores in C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip/hdl/ip.tmp:
impl/misc/SABR_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl
impl/misc/SABR_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl
impl/misc/SABR_dexp_64ns_64ns_64_12_full_dsp_1_ip.tcl
impl/misc/SABR_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl
impl/misc/SABR_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.tcl
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 632.695 ; gain = 203.059
INFO: Using COE_DIR=C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip/hdl/verilog
INFO: Generating SABR_dadddsub_64ns_64ns_64_5_full_dsp_1_ip via file impl/misc/SABR_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'SABR_dadddsub_64ns_64ns_64_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SABR_dadddsub_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SABR_dadddsub_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: Done generating SABR_dadddsub_64ns_64ns_64_5_full_dsp_1_ip via file impl/misc/SABR_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl
INFO: Generating SABR_ddiv_64ns_64ns_64_22_no_dsp_1_ip via file impl/misc/SABR_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'SABR_ddiv_64ns_64ns_64_22_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SABR_ddiv_64ns_64ns_64_22_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SABR_ddiv_64ns_64ns_64_22_no_dsp_1_ip'...
INFO: Done generating SABR_ddiv_64ns_64ns_64_22_no_dsp_1_ip via file impl/misc/SABR_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl
INFO: Generating SABR_dexp_64ns_64ns_64_12_full_dsp_1_ip via file impl/misc/SABR_dexp_64ns_64ns_64_12_full_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'SABR_dexp_64ns_64ns_64_12_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SABR_dexp_64ns_64ns_64_12_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SABR_dexp_64ns_64ns_64_12_full_dsp_1_ip'...
INFO: Done generating SABR_dexp_64ns_64ns_64_12_full_dsp_1_ip via file impl/misc/SABR_dexp_64ns_64ns_64_12_full_dsp_1_ip.tcl
INFO: Generating SABR_dmul_64ns_64ns_64_5_max_dsp_1_ip via file impl/misc/SABR_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'SABR_dmul_64ns_64ns_64_5_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SABR_dmul_64ns_64ns_64_5_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SABR_dmul_64ns_64ns_64_5_max_dsp_1_ip'...
INFO: Done generating SABR_dmul_64ns_64ns_64_5_max_dsp_1_ip via file impl/misc/SABR_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl
INFO: Generating SABR_dsqrt_64ns_64ns_64_21_no_dsp_1_ip via file impl/misc/SABR_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'SABR_dsqrt_64ns_64ns_64_21_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SABR_dsqrt_64ns_64ns_64_21_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SABR_dsqrt_64ns_64ns_64_21_no_dsp_1_ip'...
INFO: Done generating SABR_dsqrt_64ns_64ns_64_21_no_dsp_1_ip via file impl/misc/SABR_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.tcl
INFO: Import ports from HDL: C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip/hdl/vhdl/SABR.vhd (SABR)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add axi4full interface m_axi_gmem_0
INFO: Add axi4full interface m_axi_gmem_1
INFO: Add axi4full interface m_axi_gmem_2
INFO: Add axi4full interface m_axi_gmem_3
INFO: Add axi4full interface m_axi_gmem_4
INFO: Add axi4full interface m_axi_gmem_5
INFO: Add axi4full interface m_axi_gmem_6
INFO: Add axi4full interface m_axi_gmem_7
INFO: Add axi4full interface m_axi_gmem_8
INFO: Add axi4full interface m_axi_gmem_9
INFO: Add axi4full interface m_axi_gmem_10
INFO: Add axi4full interface m_axi_gmem_11
INFO: Add axi4full interface m_axi_gmem_12
INFO: Add axi4full interface m_axi_gmem_13
INFO: Add axi4full interface m_axi_gmem_14
INFO: Add axi4full interface m_axi_gmem_15
INFO: Add axi4full interface m_axi_gmem_16
INFO: Add axi4full interface m_axi_gmem_17
INFO: Add axi4full interface m_axi_gmem_18
INFO: Add axi4full interface m_axi_gmem_19
INFO: Add axi4full interface m_axi_gmem_20
INFO: Add axi4full interface m_axi_gmem_21
INFO: Add axi4full interface m_axi_gmem_22
INFO: Add axi4full interface m_axi_gmem_23
INFO: Add axi4full interface m_axi_gmem_24
INFO: Add axi4full interface m_axi_gmem_25
INFO: Add axi4full interface m_axi_gmem_26
INFO: Add axi4full interface m_axi_gmem_27
INFO: Add axi4full interface m_axi_gmem_28
INFO: Add axi4full interface m_axi_gmem_29
INFO: Add axi4full interface m_axi_gmem_30
INFO: Add axi4full interface m_axi_gmem_31
INFO: Add axi4full interface m_axi_gmem_32
INFO: Add axi4full interface m_axi_gmem_33
INFO: Add axi4full interface m_axi_gmem_34
INFO: Add axi4full interface m_axi_gmem_35
INFO: Add axi4full interface m_axi_gmem_36
INFO: Add axi4full interface m_axi_gmem_37
INFO: Add axi4full interface m_axi_gmem_38
INFO: Add axi4full interface m_axi_gmem_39
INFO: Add axi4full interface m_axi_gmem_40
INFO: Add axi4full interface m_axi_gmem_41
INFO: Add axi4full interface m_axi_gmem_42
INFO: Add axi4full interface m_axi_gmem_43
INFO: Add axi4full interface m_axi_gmem_44
INFO: Add axi4full interface m_axi_gmem_45
INFO: Add axi4full interface m_axi_gmem_46
INFO: Add axi4full interface m_axi_gmem_47
INFO: Add axi4full interface m_axi_gmem_48
INFO: Add axi4full interface m_axi_gmem_49
INFO: Add axi4full interface m_axi_gmem_50
INFO: Add axi4full interface m_axi_gmem_51
INFO: Add axi4full interface m_axi_gmem_52
INFO: Add axi4full interface m_axi_gmem_53
INFO: Add axi4full interface m_axi_gmem_54
INFO: Add axi4full interface m_axi_gmem_55
INFO: Add axi4full interface m_axi_gmem_56
INFO: Add axi4full interface m_axi_gmem_57
INFO: Add axi4full interface m_axi_gmem_58
INFO: Add axi4full interface m_axi_gmem_59
INFO: Add axi4full interface m_axi_gmem_60
INFO: Add axi4full interface m_axi_gmem_61
INFO: Add axi4full interface m_axi_gmem_62
INFO: Add axi4full interface m_axi_gmem_63
INFO: Add axi4full interface m_axi_gmem_64
INFO: Add axi4full interface m_axi_gmem_65
INFO: Add axi4full interface m_axi_gmem_66
INFO: Add axi4full interface m_axi_gmem_67
INFO: Add axi4full interface m_axi_gmem_68
INFO: Add axi4full interface m_axi_gmem_69
INFO: Add axi4full interface m_axi_gmem_70
INFO: Add axi4full interface m_axi_gmem_71
INFO: Add axi4full interface m_axi_gmem_72
INFO: Add axi4full interface m_axi_gmem_73
INFO: Add axi4full interface m_axi_gmem_74
INFO: Add axi4full interface m_axi_gmem_75
INFO: Add axi4full interface m_axi_gmem_76
INFO: Add axi4full interface m_axi_gmem_77
INFO: Add axi4full interface m_axi_gmem_78
INFO: Add axi4full interface m_axi_gmem_79
INFO: Add axi4full interface m_axi_gmem_80
INFO: Add axi4full interface m_axi_gmem_81
INFO: Add axi4full interface m_axi_gmem_82
INFO: Add axi4full interface m_axi_gmem_83
INFO: Add axi4full interface m_axi_gmem_84
INFO: Add axi4full interface m_axi_gmem_85
INFO: Add axi4full interface m_axi_gmem_86
INFO: Add axi4full interface m_axi_gmem_87
INFO: Add axi4full interface m_axi_gmem_88
INFO: Add axi4full interface m_axi_gmem_89
INFO: Add axi4full interface m_axi_gmem_90
INFO: Add axi4full interface m_axi_gmem_91
INFO: Add axi4full interface m_axi_gmem_92
INFO: Add axi4full interface m_axi_gmem_93
INFO: Add axi4full interface m_axi_gmem_94
INFO: Add axi4full interface m_axi_gmem_95
INFO: Add axi4full interface m_axi_gmem_96
INFO: Add axi4full interface m_axi_gmem_97
INFO: Add axi4full interface m_axi_gmem_98
INFO: Add axi4full interface m_axi_gmem_99
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip/component.xml
Generating XO file: output.xo in directory C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/../../..
Running: package_xo -xo_path C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/../../../output.xo -kernel_xml C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/kernel.xml -kernel_name SABR -ip_directory C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip -kernel_files C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/../../../../test_optimized.c -hls_directory C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/misc/hls_files -kernel_json C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/hls_data.json
INFO: Created IP archive C:/Users/steve/thesis-monte-carlo/SABR/FPGA/sabr/SABR/hls/impl/ip/xilinx_com_hls_SABR_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Mon Jan 13 04:19:27 2025...
