

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                      100 # Error percentage (number of max flushed accesses)
-l1dApproximator                        1 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         0 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
--------------------------------------------------------------
L1D access stats (for 0'th SM) 
--	Kid = 0 || L1D Acc = 88881, -- Miss = 80834, rate = 0.9095, -- PendHits = 741, rate = 0.0083-- ResFail = 1006276, rate = 11.3216
Error Per = 100 || Flushes = 808 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 1'th SM) 
--	Kid = 0 || L1D Acc = 98946, -- Miss = 92795, rate = 0.9378, -- PendHits = 943, rate = 0.0095-- ResFail = 1241499, rate = 12.5472
Error Per = 100 || Flushes = 927 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 2'th SM) 
--	Kid = 0 || L1D Acc = 85258, -- Miss = 73086, rate = 0.8572, -- PendHits = 849, rate = 0.0100-- ResFail = 998426, rate = 11.7106
Error Per = 100 || Flushes = 730 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 3'th SM) 
--	Kid = 0 || L1D Acc = 99728, -- Miss = 93879, rate = 0.9414, -- PendHits = 1032, rate = 0.0103-- ResFail = 1232935, rate = 12.3630
Error Per = 100 || Flushes = 938 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 4'th SM) 
--	Kid = 0 || L1D Acc = 71171, -- Miss = 55981, rate = 0.7866, -- PendHits = 675, rate = 0.0095-- ResFail = 971984, rate = 13.6570
Error Per = 100 || Flushes = 559 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 5'th SM) 
--	Kid = 0 || L1D Acc = 84598, -- Miss = 77432, rate = 0.9153, -- PendHits = 962, rate = 0.0114-- ResFail = 1009486, rate = 11.9327
Error Per = 100 || Flushes = 774 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 6'th SM) 
--	Kid = 0 || L1D Acc = 75385, -- Miss = 56158, rate = 0.7449, -- PendHits = 671, rate = 0.0089-- ResFail = 979553, rate = 12.9940
Error Per = 100 || Flushes = 561 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 7'th SM) 
--	Kid = 0 || L1D Acc = 85056, -- Miss = 78096, rate = 0.9182, -- PendHits = 827, rate = 0.0097-- ResFail = 1004562, rate = 11.8106
Error Per = 100 || Flushes = 780 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 8'th SM) 
--	Kid = 0 || L1D Acc = 110831, -- Miss = 105450, rate = 0.9514, -- PendHits = 1184, rate = 0.0107-- ResFail = 1401451, rate = 12.6449
Error Per = 100 || Flushes = 1054 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 9'th SM) 
--	Kid = 0 || L1D Acc = 84478, -- Miss = 77662, rate = 0.9193, -- PendHits = 932, rate = 0.0110-- ResFail = 1006091, rate = 11.9095
Error Per = 100 || Flushes = 776 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 10'th SM) 
--	Kid = 0 || L1D Acc = 112503, -- Miss = 107369, rate = 0.9544, -- PendHits = 1030, rate = 0.0092-- ResFail = 1399279, rate = 12.4377
Error Per = 100 || Flushes = 1073 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 11'th SM) 
--	Kid = 0 || L1D Acc = 97040, -- Miss = 90705, rate = 0.9347, -- PendHits = 1006, rate = 0.0104-- ResFail = 1211735, rate = 12.4870
Error Per = 100 || Flushes = 907 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 12'th SM) 
--	Kid = 0 || L1D Acc = 99432, -- Miss = 93734, rate = 0.9427, -- PendHits = 957, rate = 0.0096-- ResFail = 1249972, rate = 12.5711
Error Per = 100 || Flushes = 937 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 13'th SM) 
--	Kid = 0 || L1D Acc = 97817, -- Miss = 91520, rate = 0.9356, -- PendHits = 859, rate = 0.0088-- ResFail = 1213510, rate = 12.4059
Error Per = 100 || Flushes = 915 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 14'th SM) 
--	Kid = 0 || L1D Acc = 111729, -- Miss = 106458, rate = 0.9528, -- PendHits = 1192, rate = 0.0107-- ResFail = 1386945, rate = 12.4135
Error Per = 100 || Flushes = 1064 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 15'th SM) 
--	Kid = 0 || L1D Acc = 98024, -- Miss = 91447, rate = 0.9329, -- PendHits = 971, rate = 0.0099-- ResFail = 1244523, rate = 12.6961
Error Per = 100 || Flushes = 914 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 16'th SM) 
--	Kid = 0 || L1D Acc = 110828, -- Miss = 105010, rate = 0.9475, -- PendHits = 1129, rate = 0.0102-- ResFail = 1382949, rate = 12.4783
Error Per = 100 || Flushes = 1050 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 17'th SM) 
--	Kid = 0 || L1D Acc = 108324, -- Miss = 102693, rate = 0.9480, -- PendHits = 1247, rate = 0.0115-- ResFail = 1361146, rate = 12.5655
Error Per = 100 || Flushes = 1026 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 18'th SM) 
--	Kid = 0 || L1D Acc = 106777, -- Miss = 99286, rate = 0.9298, -- PendHits = 1317, rate = 0.0123-- ResFail = 1348021, rate = 12.6246
Error Per = 100 || Flushes = 992 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 19'th SM) 
--	Kid = 0 || L1D Acc = 99447, -- Miss = 92082, rate = 0.9259, -- PendHits = 967, rate = 0.0097-- ResFail = 1235847, rate = 12.4272
Error Per = 100 || Flushes = 920 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 20'th SM) 
--	Kid = 0 || L1D Acc = 85841, -- Miss = 78982, rate = 0.9201, -- PendHits = 988, rate = 0.0115-- ResFail = 1004331, rate = 11.6999
Error Per = 100 || Flushes = 789 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 21'th SM) 
--	Kid = 0 || L1D Acc = 111584, -- Miss = 106176, rate = 0.9515, -- PendHits = 1131, rate = 0.0101-- ResFail = 1400973, rate = 12.5553
Error Per = 100 || Flushes = 1061 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 22'th SM) 
--	Kid = 0 || L1D Acc = 111366, -- Miss = 105823, rate = 0.9502, -- PendHits = 1224, rate = 0.0110-- ResFail = 1398429, rate = 12.5571
Error Per = 100 || Flushes = 1058 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 23'th SM) 
--	Kid = 0 || L1D Acc = 108445, -- Miss = 102401, rate = 0.9443, -- PendHits = 1239, rate = 0.0114-- ResFail = 1353219, rate = 12.4784
Error Per = 100 || Flushes = 1024 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 24'th SM) 
--	Kid = 0 || L1D Acc = 97802, -- Miss = 91549, rate = 0.9361, -- PendHits = 996, rate = 0.0102-- ResFail = 1245751, rate = 12.7375
Error Per = 100 || Flushes = 915 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 25'th SM) 
--	Kid = 0 || L1D Acc = 111053, -- Miss = 105541, rate = 0.9504, -- PendHits = 1141, rate = 0.0103-- ResFail = 1381941, rate = 12.4440
Error Per = 100 || Flushes = 1055 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 26'th SM) 
--	Kid = 0 || L1D Acc = 110476, -- Miss = 105274, rate = 0.9529, -- PendHits = 1169, rate = 0.0106-- ResFail = 1365847, rate = 12.3633
Error Per = 100 || Flushes = 1052 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 27'th SM) 
--	Kid = 0 || L1D Acc = 105326, -- Miss = 97086, rate = 0.9218, -- PendHits = 1227, rate = 0.0116-- ResFail = 1343238, rate = 12.7531
Error Per = 100 || Flushes = 970 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 28'th SM) 
--	Kid = 0 || L1D Acc = 111943, -- Miss = 106681, rate = 0.9530, -- PendHits = 1074, rate = 0.0096-- ResFail = 1388849, rate = 12.4068
Error Per = 100 || Flushes = 1066 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 29'th SM) 
--	Kid = 0 || L1D Acc = 109992, -- Miss = 104667, rate = 0.9516, -- PendHits = 1201, rate = 0.0109-- ResFail = 1375302, rate = 12.5037
Error Per = 100 || Flushes = 1046 || slicingInterval = 5000
71222c4f3617a8b1cabdfefbc2d5f110  /home/pars/Documents/expSetups/a16/spmv_base_L1D_100__scNasasrb
Extracting PTX file and ptxas options    1: spmv_base_L1D_100__scNasasrb.1.sm_75.ptx -arch=sm_75
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a16/spmv_base_L1D_100__scNasasrb
self exe links to: /home/pars/Documents/expSetups/a16/spmv_base_L1D_100__scNasasrb
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a16/spmv_base_L1D_100__scNasasrb
Running md5sum using "md5sum /home/pars/Documents/expSetups/a16/spmv_base_L1D_100__scNasasrb "
self exe links to: /home/pars/Documents/expSetups/a16/spmv_base_L1D_100__scNasasrb
Extracting specific PTX file named spmv_base_L1D_100__scNasasrb.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x55668d52037b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base_L1D_100__scNasasrb.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base_L1D_100__scNasasrb.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base_L1D_100__scNasasrb.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/sc-nasasrb.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 54870 |E| 1311227
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (215 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcf025a73c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcf025a730..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcf025a728..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcf025a720..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcf025a718..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcf025a710..

GPGPU-Sim PTX: cudaLaunch for 0x0x55668d52037b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base_L1D_100__scNasasrb.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base_L1D_100__scNasasrb.1.sm_75.ptx:130) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base_L1D_100__scNasasrb.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_100__scNasasrb.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base_L1D_100__scNasasrb.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L1D_100__scNasasrb.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base_L1D_100__scNasasrb.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L1D_100__scNasasrb.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base_L1D_100__scNasasrb.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_100__scNasasrb.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base_L1D_100__scNasasrb.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_100__scNasasrb.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (215,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 691838
gpu_sim_insn = 11990230
gpu_ipc =      17.3310
gpu_tot_sim_cycle = 691838
gpu_tot_sim_insn = 11990230
gpu_tot_ipc =      17.3310
gpu_tot_issued_cta = 215
gpu_occupancy = 92.5780% 
gpu_tot_occupancy = 92.5780% 
max_total_param_size = 0
gpu_stall_dramfull = 5785330
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.9807
partiton_level_parallism_total  =       3.9807
partiton_level_parallism_util =       4.7562
partiton_level_parallism_util_total  =       4.7562
L2_BW  =     173.8779 GB/Sec
L2_BW_total  =     173.8779 GB/Sec
gpu_total_sim_rate=2352

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 88572, Miss = 79623, Miss_rate = 0.899, Pending_hits = 659, Reservation_fails = 981961
	L1D_cache_core[1]: Access = 84240, Miss = 76877, Miss_rate = 0.913, Pending_hits = 711, Reservation_fails = 974830
	L1D_cache_core[2]: Access = 87869, Miss = 77765, Miss_rate = 0.885, Pending_hits = 777, Reservation_fails = 984371
	L1D_cache_core[3]: Access = 85476, Miss = 79248, Miss_rate = 0.927, Pending_hits = 751, Reservation_fails = 980722
	L1D_cache_core[4]: Access = 84798, Miss = 77389, Miss_rate = 0.913, Pending_hits = 852, Reservation_fails = 982377
	L1D_cache_core[5]: Access = 84673, Miss = 78339, Miss_rate = 0.925, Pending_hits = 752, Reservation_fails = 979632
	L1D_cache_core[6]: Access = 70946, Miss = 55163, Miss_rate = 0.778, Pending_hits = 682, Reservation_fails = 957485
	L1D_cache_core[7]: Access = 73301, Miss = 56118, Miss_rate = 0.766, Pending_hits = 568, Reservation_fails = 956911
	L1D_cache_core[8]: Access = 110537, Miss = 105020, Miss_rate = 0.950, Pending_hits = 1094, Reservation_fails = 1344141
	L1D_cache_core[9]: Access = 83870, Miss = 77129, Miss_rate = 0.920, Pending_hits = 754, Reservation_fails = 979042
	L1D_cache_core[10]: Access = 97044, Miss = 90444, Miss_rate = 0.932, Pending_hits = 889, Reservation_fails = 1270826
	L1D_cache_core[11]: Access = 97264, Miss = 90643, Miss_rate = 0.932, Pending_hits = 934, Reservation_fails = 1194255
	L1D_cache_core[12]: Access = 98774, Miss = 92762, Miss_rate = 0.939, Pending_hits = 876, Reservation_fails = 1264016
	L1D_cache_core[13]: Access = 96914, Miss = 90793, Miss_rate = 0.937, Pending_hits = 951, Reservation_fails = 1173010
	L1D_cache_core[14]: Access = 108098, Miss = 101579, Miss_rate = 0.940, Pending_hits = 1216, Reservation_fails = 1321963
	L1D_cache_core[15]: Access = 97317, Miss = 90716, Miss_rate = 0.932, Pending_hits = 882, Reservation_fails = 1277027
	L1D_cache_core[16]: Access = 115678, Miss = 107251, Miss_rate = 0.927, Pending_hits = 1181, Reservation_fails = 1353393
	L1D_cache_core[17]: Access = 106875, Miss = 100789, Miss_rate = 0.943, Pending_hits = 1184, Reservation_fails = 1313261
	L1D_cache_core[18]: Access = 108379, Miss = 102182, Miss_rate = 0.943, Pending_hits = 1161, Reservation_fails = 1344415
	L1D_cache_core[19]: Access = 107141, Miss = 101190, Miss_rate = 0.944, Pending_hits = 1144, Reservation_fails = 1335659
	L1D_cache_core[20]: Access = 110295, Miss = 104429, Miss_rate = 0.947, Pending_hits = 1167, Reservation_fails = 1344318
	L1D_cache_core[21]: Access = 97288, Miss = 91369, Miss_rate = 0.939, Pending_hits = 798, Reservation_fails = 1234326
	L1D_cache_core[22]: Access = 107323, Miss = 101290, Miss_rate = 0.944, Pending_hits = 1156, Reservation_fails = 1329399
	L1D_cache_core[23]: Access = 107875, Miss = 101548, Miss_rate = 0.941, Pending_hits = 1100, Reservation_fails = 1314184
	L1D_cache_core[24]: Access = 110528, Miss = 104799, Miss_rate = 0.948, Pending_hits = 1109, Reservation_fails = 1355599
	L1D_cache_core[25]: Access = 110400, Miss = 104652, Miss_rate = 0.948, Pending_hits = 1094, Reservation_fails = 1353728
	L1D_cache_core[26]: Access = 109183, Miss = 103527, Miss_rate = 0.948, Pending_hits = 1034, Reservation_fails = 1336785
	L1D_cache_core[27]: Access = 111414, Miss = 105617, Miss_rate = 0.948, Pending_hits = 1109, Reservation_fails = 1355209
	L1D_cache_core[28]: Access = 111612, Miss = 104606, Miss_rate = 0.937, Pending_hits = 1060, Reservation_fails = 1336695
	L1D_cache_core[29]: Access = 107208, Miss = 101157, Miss_rate = 0.944, Pending_hits = 1034, Reservation_fails = 1323822
	L1D_total_cache_accesses = 2970892
	L1D_total_cache_misses = 2754014
	L1D_total_cache_miss_rate = 0.9270
	L1D_total_cache_pending_hits = 28679
	L1D_total_cache_reservation_fails = 36253362
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.154
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 188199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2039058
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 36253334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 708097
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 28679
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2964033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6859

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 215520
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 36037814
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 28
ctas_completed 215, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2053, 284, 284, 284, 284, 284, 284, 284, 284, 284, 284, 284, 284, 313, 284, 284, 568, 568, 568, 568, 597, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 
gpgpu_n_tot_thrd_icount = 15829760
gpgpu_n_tot_w_icount = 494680
gpgpu_n_stall_shd_mem = 15049420
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2747155
gpgpu_n_mem_write_global = 6859
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4098291
gpgpu_n_store_insn = 54870
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 330240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 14875380
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 174040
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:28300925	W0_Idle:729257	W0_Scoreboard:41988526	W1:406	W2:4321	W3:3134	W4:5993	W5:14662	W6:14933	W7:8055	W8:7806	W9:5990	W10:10084	W11:5364	W12:9447	W13:6087	W14:5518	W15:6077	W16:7215	W17:7193	W18:7716	W19:3441	W20:3719	W21:8583	W22:14563	W23:8273	W24:4974	W25:3826	W26:4961	W27:6921	W28:11993	W29:12283	W30:13282	W31:13588	W32:254272
single_issue_nums: WS0:124085	WS1:122432	WS2:124201	WS3:123962	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 21977240 {8:2747155,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 274360 {40:6859,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109886200 {40:2747155,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 54872 {8:6859,}
maxmflatency = 7543 
max_icnt2mem_latency = 5626 
maxmrqlatency = 4398 
max_icnt2sh_latency = 499 
averagemflatency = 1781 
avg_icnt2mem_latency = 578 
avg_mrq_latency = 201 
avg_icnt2sh_latency = 7 
mrq_lat_table:150311 	9162 	20984 	41058 	83268 	169480 	344058 	652681 	648551 	67730 	1706 	1056 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	136513 	311079 	390005 	884751 	919344 	112322 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	589559 	395692 	366911 	347474 	481512 	451058 	115862 	5946 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2468277 	85238 	39397 	38774 	45085 	38713 	31459 	7071 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	111 	30 	168 	377 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        62        62        64        64        61        64        64        64        12        15        40        41        23        27 
dram[1]:        64        64        64        64        49        48        46        40        64        64        13        11        48        45        19        24 
dram[2]:        64        64        54        54        36        32        40        40        64        64        10        11        41        39        23        30 
dram[3]:        64        64        64        59        34        32        40        40        64        64        12        14        30        41        15        32 
dram[4]:        64        64        64        64        48        48        35        58        64        64        11        16        40        42        24        24 
dram[5]:        64        64        58        60        43        54        59        61        64        64        13        16        39        40        15        16 
dram[6]:        64        64        42        40        36        40        62        64        61        64        16        13        38        39        22        43 
dram[7]:        64        64        40        40        34        34        59        63        64        64        12        12        34        39        15        26 
dram[8]:        64        64        64        64        64        62        64        64        64        64        16        14        29        32        14        19 
dram[9]:        64        64        64        64        53        45        57        64        64        64        11        12        34        44        19        27 
dram[10]:        64        64        61        64        36        37        63        64        64        64        11        12        32        41        20        20 
dram[11]:        64        64        62        64        49        37        64        64        64        64        14        14        33        28        15        16 
maximum service time to same row:
dram[0]:      7090      7007     62405     82102      6665      6676     64835      6962      7096      7310      6812      6812      7000      7363      6816      6815 
dram[1]:      6888     24008      6765      6771      6716     17332      6800      6799      6931      7130      6827      6779     18431      6823      6807      6779 
dram[2]:     42765     57727     12148     29198      6674      6658      6850     10518      7066      7225     17302      6803      6920      6957      6817      6807 
dram[3]:     75264      6884     46616     65515      6686      6581     27014     41054      6933      7229      6729      6812      6923      6823      6734      6787 
dram[4]:      6846      6773     81686      6661      6638      6627     62602     74543      7203      7335      6662      6658      6787      6787      6705      6699 
dram[5]:      6958     14355      6772      6909      6640     11130      6851     14017      7129      7149      7079     19264      6919      7033      6877      6925 
dram[6]:     31726     49318      6662     19922     19724      6596     12127     29120      7065      7310      6836      6681      6853      6837      6795      6786 
dram[7]:     64312     82879     36787     53470      6638      6637     46399     62758      7079      7294      6768      6757      6889      6884      6839      6825 
dram[8]:      6894      6894     71430      6807      6775      6666     74415      6866      6992      7223      6830      6871      6939      6877      6895     12371 
dram[9]:      6872      6890      6765      6768      6753      6722      6863     12100      7089      7214      6766     12007      6851     17154      6823      6854 
dram[10]:     23021     39545      6781     12520     16597      6757      7018     16489      7078      7188     20601      6922     36951     54280      6872      6968 
dram[11]:     56628     74134     29128     47454      6768      6710     34350     53057      7193      7281      6857      6835     72475      6896      6821      6841 
average row accesses per activate:
dram[0]:  1.475476  1.465227  1.482994  1.489835  1.454429  1.442109  1.425816  1.411795  1.427102  1.428608  1.408295  1.410385  1.515044  1.518798  1.517882  1.520626 
dram[1]:  1.456063  1.468176  1.475844  1.467183  1.455924  1.447825  1.432863  1.416828  1.439650  1.422060  1.418252  1.423366  1.516622  1.519801  1.510937  1.510923 
dram[2]:  1.472422  1.474925  1.495947  1.476704  1.462160  1.442458  1.423610  1.428034  1.434217  1.428938  1.430984  1.411272  1.529246  1.532271  1.531774  1.524096 
dram[3]:  1.478289  1.477038  1.459006  1.484093  1.441112  1.438295  1.414552  1.413986  1.418786  1.435743  1.417784  1.427479  1.513030  1.515587  1.513575  1.512362 
dram[4]:  1.466658  1.470634  1.497514  1.477947  1.444359  1.440928  1.430683  1.429518  1.433661  1.418274  1.425936  1.432718  1.534192  1.501844  1.536060  1.525491 
dram[5]:  1.474217  1.483091  1.471231  1.490805  1.458269  1.432702  1.412467  1.420466  1.410887  1.418439  1.425537  1.413392  1.505117  1.507832  1.522356  1.531543 
dram[6]:  1.475836  1.467355  1.475491  1.473711  1.448608  1.452664  1.426067  1.416255  1.426315  1.424030  1.421012  1.420185  1.534744  1.531258  1.542321  1.526174 
dram[7]:  1.477628  1.492053  1.462730  1.495275  1.440200  1.436478  1.427437  1.426161  1.427717  1.413797  1.413390  1.409912  1.497977  1.508852  1.510726  1.519258 
dram[8]:  1.473833  1.465918  1.499494  1.471000  1.442578  1.462349  1.442943  1.416861  1.427465  1.418030  1.415065  1.423814  1.524267  1.520430  1.530822  1.530179 
dram[9]:  1.468494  1.470847  1.467895  1.485382  1.450052  1.453107  1.402500  1.420634  1.431154  1.422469  1.405287  1.417010  1.513514  1.498984  1.525274  1.542578 
dram[10]:  1.474172  1.465889  1.471045  1.475111  1.455333  1.442710  1.443003  1.425341  1.426553  1.437572  1.418860  1.431355  1.522086  1.494930  1.501456  1.528362 
dram[11]:  1.463272  1.457559  1.460348  1.475200  1.429140  1.431061  1.430193  1.435494  1.433069  1.422979  1.416859  1.423563  1.514042  1.514788  1.518703  1.530853 
average row locality = 2190059/1496696 = 1.463262
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     11401     11335     11729     11725     11376     11320     10997     10972     11084     11140     10928     10940     11931     11874     12008     11940 
dram[1]:     11251     11349     11547     11557     11328     11180     10954     10946     11160     11123     10950     10971     11813     11931     11946     11961 
dram[2]:     11479     11323     11812     11632     11396     11290     10970     10997     11234     11134     11180     10937     11971     11915     12048     11887 
dram[3]:     11439     11450     11478     11662     11193     11197     10910     10842     11086     11223     10884     11007     11841     11908     11927     11924 
dram[4]:     11327     11343     11748     11661     11302     11242     11016     10987     11211     11160     11045     11099     12021     11806     11902     11965 
dram[5]:     11350     11402     11583     11673     11249     11195     10860     10950     11051     11123     11003     10929     11909     11935     11912     11915 
dram[6]:     11513     11372     11649     11576     11286     11229     11046     10875     11182     11137     11032     11027     11967     11949     12076     11891 
dram[7]:     11360     11547     11519     11708     11232     11236     10951     10887     11203     11112     10994     10919     11843     11930     11757     11948 
dram[8]:     11434     11355     11846     11565     11076     11241     10985     10908     11231     11168     11041     10984     12057     12016     12066     11962 
dram[9]:     11303     11377     11636     11736     11232     11199     10866     10876     11147     11139     10893     11008     11982     11798     11946     11989 
dram[10]:     11301     11302     11558     11587     11255     11179     10997     10952     11191     11210     10994     11014     12022     11792     11857     11987 
dram[11]:     11295     11213     11417     11629     11120     11248     10945     11033     11182     11143     11021     11039     11912     11982     11893     11930 
total dram reads = 2188932
bank skew: 12076/10842 = 1.11
chip skew: 183205/181967 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         8         8        64        64        64        64        24        24        12        12        12        12 
dram[1]:         0         0         0         0         8        12        64        64        64        64        24        24        12        16        16        16 
dram[2]:         0         0         0         0        12        12        64        64        64        64        24        24        12        12        16        16 
dram[3]:         0         0         0         0        12        12        64        64        64        64        24        24        12        12        12        16 
dram[4]:         0         0         0         0        12        12        64        64        64        64        24        24        16        12        16        16 
dram[5]:         0         0         0         0        12        12        64        64        64        64        20        20        16         4        20        20 
dram[6]:         0         0         0         0        12        12        64        64        64        64        20        20        16        16        19        16 
dram[7]:         0         0         0         0        12        12        64        64        64        64        20        20        12         8        16        16 
dram[8]:         0         0         0         0        12        12        64        64        64        64        20        20        12        12        12        16 
dram[9]:         0         0         0         0        12        12        64        64        64        64        20        20         8         8        12        12 
dram[10]:         0         0         0         0         8         8        64        64        64        64        20        24        16        12        12        12 
dram[11]:         0         0         0         0        12        12        64        64        64        64        20        20         8        12        12        12 
total dram writes = 4507
min_bank_accesses = 0!
chip skew: 388/360 = 1.08
average mf latency per bank:
dram[0]:       3073      2605      2974      2406      2949      2410      2858      2419      2861      2468      2881      2442      2872      2485      2949      2644
dram[1]:       2134      1608      2027      1545      2023      1559      1990      1513      1992      1549      1994      1519      2030      1579      2098      1613
dram[2]:       4678      2317      4324      2243      4324      2237      4244      2176      4287      2201      4264      2195      4351      2234      4571      2290
dram[3]:       2176      1992      1990      1846      2016      1858      2010      1866      2072      1915      2001      1872      2107      1951      2237      2025
dram[4]:       2211      2538      2131      2309      2141      2332      2059      2343      2036      2403      2074      2346      2068      2428      2141      2547
dram[5]:       1899      1605      1787      1565      1783      1542      1796      1512      1828      1546      1788      1526      1829      1567      1907      1625
dram[6]:       2148      2198      2249      2198      2202      2180      2040      2068      2048      2052      2085      2092      2069      2106      2076      2137
dram[7]:       2762      3223      2511      2907      2480      2974      2522      3018      2592      3037      2523      2977      2646      3099      2824      3292
dram[8]:       2630      2086      2667      1970      2666      1972      2484      1960      2354      1995      2476      1973      2419      2021      2456      2122
dram[9]:       2025      2074      1933      2017      1927      2002      1932      1966      1977      1972      1945      1967      1987      2001      2062      2085
dram[10]:       2063      1973      2041      1880      1995      1877      1923      1855      1891      1891      1908      1854      1929      1910      1975      1978
dram[11]:       1600      2347      1537      2110      1512      2149      1504      2188      1551      2245      1515      2180      1570      2263      1646      2431
maximum mf latency per bank:
dram[0]:       5357      5256      5179      4868      5467      5184      5343      5037      5400      5140      5261      5311      5312      5186      5249      5736
dram[1]:       4852      3427      4399      3462      4706      4477      4610      3543      4596      3555      4672      3527      4594      3420      4816      3486
dram[2]:       7251      4630      7237      4548      7160      4437      7323      4481      7279      4797      7131      4772      7292      5057      7543      4903
dram[3]:       5334      4382      5370      4601      5445      4631      5220      4467      5464      4385      5505      4392      5392      4581      5507      4662
dram[4]:       4756      4707      4444      4816      4472      4836      4552      4775      4468      5114      4423      4829      4600      4869      4511      4923
dram[5]:       4706      3481      4801      3518      4949      3565      5175      4233      5267      3475      4982      3864      4878      3611      5207      4713
dram[6]:       3927      4313      4041      3990      4138      3963      4008      4241      4012      4036      3977      3981      6262      5711      5553      4903
dram[7]:       5312      6008      5186      6129      5094      6324      5145      6130      5309      6110      5157      6009      5328      6273      5261      6183
dram[8]:       4703      4227      4825      4234      4740      4855      5608      4137      4636      4151      4632      4227      4594      4126      4619      4220
dram[9]:       4029      4468      3883      4108      4040      4368      4076      4318      3951      4333      4095      4344      4051      4286      5555      5824
dram[10]:       4154      4617      4071      4445      4076      4621      4285      4524      3976      4553      4077      4488      4172      4586      4031      4549
dram[11]:       3765      6353      4045      6406      3997      6438      3893      6378      4067      6721      3961      6411      3938      6345      4734      6400

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1774195 n_nop=1420480 n_act=125010 n_pre=124994 n_ref_event=4572360550251980812 n_req=182792 n_rd=182700 n_rd_L2_A=0 n_write=0 n_wr_bk=368 bw_util=0.4127
n_activity=1546846 dram_eff=0.4734
bk0: 11401a 395512i bk1: 11335a 388700i bk2: 11729a 364835i bk3: 11725a 373023i bk4: 11376a 380036i bk5: 11320a 376384i bk6: 10997a 385179i bk7: 10972a 371632i bk8: 11084a 372615i bk9: 11140a 369942i bk10: 10928a 378475i bk11: 10940a 373256i bk12: 11931a 353319i bk13: 11874a 355765i bk14: 12008a 354151i bk15: 11940a 347211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.316168
Row_Buffer_Locality_read = 0.316125
Row_Buffer_Locality_write = 0.402174
Bank_Level_Parallism = 14.693645
Bank_Level_Parallism_Col = 2.377779
Bank_Level_Parallism_Ready = 1.106729
write_to_read_ratio_blp_rw_average = 0.010376
GrpLevelPara = 2.047721 

BW Util details:
bwutil = 0.412735 
total_CMD = 1774195 
util_bw = 732272 
Wasted_Col = 801111 
Wasted_Row = 7339 
Idle = 233473 

BW Util Bottlenecks: 
RCDc_limit = 1587555 
RCDWRc_limit = 212 
WTRc_limit = 4086 
RTWc_limit = 25958 
CCDLc_limit = 210095 
rwq = 0 
CCDLc_limit_alone = 207802 
WTRc_limit_alone = 3789 
RTWc_limit_alone = 23962 

Commands details: 
total_CMD = 1774195 
n_nop = 1420480 
Read = 182700 
Write = 0 
L2_Alloc = 0 
L2_WB = 368 
n_act = 125010 
n_pre = 124994 
n_ref = 4572360550251980812 
n_req = 182792 
total_req = 183068 

Dual Bus Interface Util: 
issued_total_row = 250004 
issued_total_col = 183068 
Row_Bus_Util =  0.140911 
CoL_Bus_Util = 0.103184 
Either_Row_CoL_Bus_Util = 0.199366 
Issued_on_Two_Bus_Simul_Util = 0.044728 
issued_two_Eff = 0.224353 
queue_avg = 53.394726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.3947
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1774195 n_nop=1415400 n_act=124572 n_pre=124556 n_ref_event=0 n_req=182063 n_rd=181967 n_rd_L2_A=0 n_write=0 n_wr_bk=384 bw_util=0.4111
n_activity=1547076 dram_eff=0.4715
bk0: 11251a 393289i bk1: 11349a 396682i bk2: 11547a 382370i bk3: 11557a 372827i bk4: 11328a 387673i bk5: 11180a 377763i bk6: 10954a 397894i bk7: 10946a 390910i bk8: 11160a 373757i bk9: 11123a 367092i bk10: 10950a 385980i bk11: 10971a 401285i bk12: 11813a 364774i bk13: 11931a 356390i bk14: 11946a 356431i bk15: 11961a 356917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.315830
Row_Buffer_Locality_read = 0.315821
Row_Buffer_Locality_write = 0.333333
Bank_Level_Parallism = 14.614862
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.104870
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.411118 
total_CMD = 1774195 
util_bw = 729404 
Wasted_Col = 802662 
Wasted_Row = 8632 
Idle = 233497 

BW Util Bottlenecks: 
RCDc_limit = 1589488 
RCDWRc_limit = 255 
WTRc_limit = 4639 
RTWc_limit = 29093 
CCDLc_limit = 203447 
rwq = 0 
CCDLc_limit_alone = 200712 
WTRc_limit_alone = 4356 
RTWc_limit_alone = 26641 

Commands details: 
total_CMD = 1774195 
n_nop = 1415400 
Read = 181967 
Write = 0 
L2_Alloc = 0 
L2_WB = 384 
n_act = 124572 
n_pre = 124556 
n_ref = 0 
n_req = 182063 
total_req = 182351 

Dual Bus Interface Util: 
issued_total_row = 249128 
issued_total_col = 182351 
Row_Bus_Util =  0.140417 
CoL_Bus_Util = 0.102780 
Either_Row_CoL_Bus_Util = 0.202230 
Issued_on_Two_Bus_Simul_Util = 0.040967 
issued_two_Eff = 0.202578 
queue_avg = 52.786850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.7868
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1774195 n_nop=1416110 n_act=124806 n_pre=124790 n_ref_event=0 n_req=183301 n_rd=183205 n_rd_L2_A=0 n_write=0 n_wr_bk=384 bw_util=0.4139
n_activity=1546656 dram_eff=0.4748
bk0: 11479a 378504i bk1: 11323a 397653i bk2: 11812a 357113i bk3: 11632a 360258i bk4: 11396a 376424i bk5: 11290a 369136i bk6: 10970a 385729i bk7: 10997a 380623i bk8: 11234a 357261i bk9: 11134a 364216i bk10: 11180a 379537i bk11: 10937a 378440i bk12: 11971a 347386i bk13: 11915a 349952i bk14: 12048a 358198i bk15: 11887a 353378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.319174
Row_Buffer_Locality_read = 0.319140
Row_Buffer_Locality_write = 0.385417
Bank_Level_Parallism = 14.726949
Bank_Level_Parallism_Col = 2.348369
Bank_Level_Parallism_Ready = 1.113576
write_to_read_ratio_blp_rw_average = 0.013377
GrpLevelPara = 2.065590 

BW Util details:
bwutil = 0.413909 
total_CMD = 1774195 
util_bw = 734356 
Wasted_Col = 798438 
Wasted_Row = 7557 
Idle = 233844 

BW Util Bottlenecks: 
RCDc_limit = 1582171 
RCDWRc_limit = 254 
WTRc_limit = 3899 
RTWc_limit = 35829 
CCDLc_limit = 208007 
rwq = 0 
CCDLc_limit_alone = 204551 
WTRc_limit_alone = 3595 
RTWc_limit_alone = 32677 

Commands details: 
total_CMD = 1774195 
n_nop = 1416110 
Read = 183205 
Write = 0 
L2_Alloc = 0 
L2_WB = 384 
n_act = 124806 
n_pre = 124790 
n_ref = 0 
n_req = 183301 
total_req = 183589 

Dual Bus Interface Util: 
issued_total_row = 249596 
issued_total_col = 183589 
Row_Bus_Util =  0.140681 
CoL_Bus_Util = 0.103477 
Either_Row_CoL_Bus_Util = 0.201830 
Issued_on_Two_Bus_Simul_Util = 0.042329 
issued_two_Eff = 0.209727 
queue_avg = 53.790096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.7901
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1774195 n_nop=1415007 n_act=124689 n_pre=124673 n_ref_event=0 n_req=182066 n_rd=181971 n_rd_L2_A=0 n_write=0 n_wr_bk=380 bw_util=0.4111
n_activity=1546358 dram_eff=0.4717
bk0: 11439a 380017i bk1: 11450a 389907i bk2: 11478a 368380i bk3: 11662a 371234i bk4: 11193a 381228i bk5: 11197a 377913i bk6: 10910a 390493i bk7: 10842a 392136i bk8: 11086a 368477i bk9: 11223a 363637i bk10: 10884a 397470i bk11: 11007a 384088i bk12: 11841a 350924i bk13: 11908a 349368i bk14: 11927a 353125i bk15: 11924a 346800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.315199
Row_Buffer_Locality_read = 0.315149
Row_Buffer_Locality_write = 0.410526
Bank_Level_Parallism = 14.679779
Bank_Level_Parallism_Col = 2.309294
Bank_Level_Parallism_Ready = 1.103582
write_to_read_ratio_blp_rw_average = 0.005885
GrpLevelPara = 2.048702 

BW Util details:
bwutil = 0.411118 
total_CMD = 1774195 
util_bw = 729404 
Wasted_Col = 803240 
Wasted_Row = 7832 
Idle = 233719 

BW Util Bottlenecks: 
RCDc_limit = 1591778 
RCDWRc_limit = 267 
WTRc_limit = 4563 
RTWc_limit = 14996 
CCDLc_limit = 200469 
rwq = 0 
CCDLc_limit_alone = 198860 
WTRc_limit_alone = 4203 
RTWc_limit_alone = 13747 

Commands details: 
total_CMD = 1774195 
n_nop = 1415007 
Read = 181971 
Write = 0 
L2_Alloc = 0 
L2_WB = 380 
n_act = 124689 
n_pre = 124673 
n_ref = 0 
n_req = 182066 
total_req = 182351 

Dual Bus Interface Util: 
issued_total_row = 249362 
issued_total_col = 182351 
Row_Bus_Util =  0.140549 
CoL_Bus_Util = 0.102780 
Either_Row_CoL_Bus_Util = 0.202451 
Issued_on_Two_Bus_Simul_Util = 0.040878 
issued_two_Eff = 0.201914 
queue_avg = 52.402527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.4025
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1774195 n_nop=1414345 n_act=124730 n_pre=124714 n_ref_event=0 n_req=182932 n_rd=182835 n_rd_L2_A=0 n_write=0 n_wr_bk=388 bw_util=0.4131
n_activity=1545967 dram_eff=0.4741
bk0: 11327a 387873i bk1: 11343a 394334i bk2: 11748a 368786i bk3: 11661a 367748i bk4: 11302a 375430i bk5: 11242a 380279i bk6: 11016a 377102i bk7: 10987a 380532i bk8: 11211a 366571i bk9: 11160a 365807i bk10: 11045a 380240i bk11: 11099a 374749i bk12: 12021a 343545i bk13: 11806a 354002i bk14: 11902a 352529i bk15: 11965a 367192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.318217
Row_Buffer_Locality_read = 0.318145
Row_Buffer_Locality_write = 0.453608
Bank_Level_Parallism = 14.697576
Bank_Level_Parallism_Col = 2.334471
Bank_Level_Parallism_Ready = 1.102649
write_to_read_ratio_blp_rw_average = 0.011896
GrpLevelPara = 2.059566 

BW Util details:
bwutil = 0.413084 
total_CMD = 1774195 
util_bw = 732892 
Wasted_Col = 800290 
Wasted_Row = 7324 
Idle = 233689 

BW Util Bottlenecks: 
RCDc_limit = 1585821 
RCDWRc_limit = 217 
WTRc_limit = 3646 
RTWc_limit = 33535 
CCDLc_limit = 206000 
rwq = 0 
CCDLc_limit_alone = 202845 
WTRc_limit_alone = 3384 
RTWc_limit_alone = 30642 

Commands details: 
total_CMD = 1774195 
n_nop = 1414345 
Read = 182835 
Write = 0 
L2_Alloc = 0 
L2_WB = 388 
n_act = 124730 
n_pre = 124714 
n_ref = 0 
n_req = 182932 
total_req = 183223 

Dual Bus Interface Util: 
issued_total_row = 249444 
issued_total_col = 183223 
Row_Bus_Util =  0.140596 
CoL_Bus_Util = 0.103271 
Either_Row_CoL_Bus_Util = 0.202824 
Issued_on_Two_Bus_Simul_Util = 0.041042 
issued_two_Eff = 0.202354 
queue_avg = 53.274117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.2741
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1774195 n_nop=1419755 n_act=124649 n_pre=124633 n_ref_event=0 n_req=182134 n_rd=182039 n_rd_L2_A=0 n_write=0 n_wr_bk=380 bw_util=0.4113
n_activity=1546474 dram_eff=0.4718
bk0: 11350a 398813i bk1: 11402a 398537i bk2: 11583a 374731i bk3: 11673a 369944i bk4: 11249a 394804i bk5: 11195a 385718i bk6: 10860a 404030i bk7: 10950a 395507i bk8: 11051a 373277i bk9: 11123a 359936i bk10: 11003a 402492i bk11: 10929a 390069i bk12: 11909a 361257i bk13: 11935a 347922i bk14: 11912a 359913i bk15: 11915a 357866i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.315674
Row_Buffer_Locality_read = 0.315625
Row_Buffer_Locality_write = 0.410526
Bank_Level_Parallism = 14.607742
Bank_Level_Parallism_Col = 2.320334
Bank_Level_Parallism_Ready = 1.103797
write_to_read_ratio_blp_rw_average = 0.009459
GrpLevelPara = 2.045367 

BW Util details:
bwutil = 0.411272 
total_CMD = 1774195 
util_bw = 729676 
Wasted_Col = 802003 
Wasted_Row = 8887 
Idle = 233629 

BW Util Bottlenecks: 
RCDc_limit = 1586989 
RCDWRc_limit = 233 
WTRc_limit = 3783 
RTWc_limit = 23938 
CCDLc_limit = 208607 
rwq = 0 
CCDLc_limit_alone = 206308 
WTRc_limit_alone = 3513 
RTWc_limit_alone = 21909 

Commands details: 
total_CMD = 1774195 
n_nop = 1419755 
Read = 182039 
Write = 0 
L2_Alloc = 0 
L2_WB = 380 
n_act = 124649 
n_pre = 124633 
n_ref = 0 
n_req = 182134 
total_req = 182419 

Dual Bus Interface Util: 
issued_total_row = 249282 
issued_total_col = 182419 
Row_Bus_Util =  0.140504 
CoL_Bus_Util = 0.102818 
Either_Row_CoL_Bus_Util = 0.199775 
Issued_on_Two_Bus_Simul_Util = 0.043547 
issued_two_Eff = 0.217980 
queue_avg = 52.230392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.2304
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1774195 n_nop=1416335 n_act=124734 n_pre=124718 n_ref_event=0 n_req=182904 n_rd=182807 n_rd_L2_A=0 n_write=0 n_wr_bk=387 bw_util=0.413
n_activity=1546498 dram_eff=0.4738
bk0: 11513a 391708i bk1: 11372a 390944i bk2: 11649a 376773i bk3: 11576a 374512i bk4: 11286a 389020i bk5: 11229a 391072i bk6: 11046a 387208i bk7: 10875a 389437i bk8: 11182a 367631i bk9: 11137a 371144i bk10: 11032a 385244i bk11: 11027a 386720i bk12: 11967a 364303i bk13: 11949a 355342i bk14: 12076a 352282i bk15: 11891a 355998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.318090
Row_Buffer_Locality_read = 0.318046
Row_Buffer_Locality_write = 0.402062
Bank_Level_Parallism = 14.641788
Bank_Level_Parallism_Col = 2.343504
Bank_Level_Parallism_Ready = 1.104329
write_to_read_ratio_blp_rw_average = 0.014897
GrpLevelPara = 2.064634 

BW Util details:
bwutil = 0.413019 
total_CMD = 1774195 
util_bw = 732776 
Wasted_Col = 799625 
Wasted_Row = 7745 
Idle = 234049 

BW Util Bottlenecks: 
RCDc_limit = 1583992 
RCDWRc_limit = 233 
WTRc_limit = 4015 
RTWc_limit = 40521 
CCDLc_limit = 206576 
rwq = 0 
CCDLc_limit_alone = 203272 
WTRc_limit_alone = 3756 
RTWc_limit_alone = 37476 

Commands details: 
total_CMD = 1774195 
n_nop = 1416335 
Read = 182807 
Write = 0 
L2_Alloc = 0 
L2_WB = 387 
n_act = 124734 
n_pre = 124718 
n_ref = 0 
n_req = 182904 
total_req = 183194 

Dual Bus Interface Util: 
issued_total_row = 249452 
issued_total_col = 183194 
Row_Bus_Util =  0.140600 
CoL_Bus_Util = 0.103255 
Either_Row_CoL_Bus_Util = 0.201703 
Issued_on_Two_Bus_Simul_Util = 0.042152 
issued_two_Eff = 0.208981 
queue_avg = 53.561726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.5617
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1774195 n_nop=1416298 n_act=124822 n_pre=124806 n_ref_event=0 n_req=182239 n_rd=182146 n_rd_L2_A=0 n_write=0 n_wr_bk=372 bw_util=0.4115
n_activity=1546348 dram_eff=0.4721
bk0: 11360a 392756i bk1: 11547a 385049i bk2: 11519a 365772i bk3: 11708a 372458i bk4: 11232a 382078i bk5: 11236a 374861i bk6: 10951a 385809i bk7: 10887a 369405i bk8: 11203a 358411i bk9: 11112a 360494i bk10: 10994a 388267i bk11: 10919a 389764i bk12: 11843a 353717i bk13: 11930a 343560i bk14: 11757a 363174i bk15: 11948a 352566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.315119
Row_Buffer_Locality_read = 0.315077
Row_Buffer_Locality_write = 0.397849
Bank_Level_Parallism = 14.698715
Bank_Level_Parallism_Col = 2.311076
Bank_Level_Parallism_Ready = 1.096900
write_to_read_ratio_blp_rw_average = 0.008163
GrpLevelPara = 2.048978 

BW Util details:
bwutil = 0.411495 
total_CMD = 1774195 
util_bw = 730072 
Wasted_Col = 802872 
Wasted_Row = 7393 
Idle = 233858 

BW Util Bottlenecks: 
RCDc_limit = 1591296 
RCDWRc_limit = 254 
WTRc_limit = 5120 
RTWc_limit = 19405 
CCDLc_limit = 204310 
rwq = 0 
CCDLc_limit_alone = 202351 
WTRc_limit_alone = 4727 
RTWc_limit_alone = 17839 

Commands details: 
total_CMD = 1774195 
n_nop = 1416298 
Read = 182146 
Write = 0 
L2_Alloc = 0 
L2_WB = 372 
n_act = 124822 
n_pre = 124806 
n_ref = 0 
n_req = 182239 
total_req = 182518 

Dual Bus Interface Util: 
issued_total_row = 249628 
issued_total_col = 182518 
Row_Bus_Util =  0.140699 
CoL_Bus_Util = 0.102874 
Either_Row_CoL_Bus_Util = 0.201724 
Issued_on_Two_Bus_Simul_Util = 0.041849 
issued_two_Eff = 0.207459 
queue_avg = 52.752480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.7525
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1774195 n_nop=1418982 n_act=124790 n_pre=124774 n_ref_event=0 n_req=183028 n_rd=182935 n_rd_L2_A=0 n_write=0 n_wr_bk=372 bw_util=0.4133
n_activity=1546822 dram_eff=0.474
bk0: 11434a 396957i bk1: 11355a 399708i bk2: 11846a 371236i bk3: 11565a 378091i bk4: 11076a 396177i bk5: 11241a 383913i bk6: 10985a 383148i bk7: 10908a 389184i bk8: 11231a 367153i bk9: 11168a 362907i bk10: 11041a 385915i bk11: 10984a 397241i bk12: 12057a 351740i bk13: 12016a 348987i bk14: 12066a 354953i bk15: 11962a 359284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.318246
Row_Buffer_Locality_read = 0.318190
Row_Buffer_Locality_write = 0.430108
Bank_Level_Parallism = 14.633407
Bank_Level_Parallism_Col = 2.334325
Bank_Level_Parallism_Ready = 1.096124
write_to_read_ratio_blp_rw_average = 0.013035
GrpLevelPara = 2.054576 

BW Util details:
bwutil = 0.413274 
total_CMD = 1774195 
util_bw = 733228 
Wasted_Col = 799636 
Wasted_Row = 8255 
Idle = 233076 

BW Util Bottlenecks: 
RCDc_limit = 1583066 
RCDWRc_limit = 193 
WTRc_limit = 4023 
RTWc_limit = 33552 
CCDLc_limit = 210290 
rwq = 0 
CCDLc_limit_alone = 207364 
WTRc_limit_alone = 3735 
RTWc_limit_alone = 30914 

Commands details: 
total_CMD = 1774195 
n_nop = 1418982 
Read = 182935 
Write = 0 
L2_Alloc = 0 
L2_WB = 372 
n_act = 124790 
n_pre = 124774 
n_ref = 0 
n_req = 183028 
total_req = 183307 

Dual Bus Interface Util: 
issued_total_row = 249564 
issued_total_col = 183307 
Row_Bus_Util =  0.140663 
CoL_Bus_Util = 0.103318 
Either_Row_CoL_Bus_Util = 0.200211 
Issued_on_Two_Bus_Simul_Util = 0.043771 
issued_two_Eff = 0.218624 
queue_avg = 53.362091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.3621
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1774195 n_nop=1418186 n_act=124720 n_pre=124704 n_ref_event=0 n_req=182217 n_rd=182127 n_rd_L2_A=0 n_write=0 n_wr_bk=360 bw_util=0.4114
n_activity=1547769 dram_eff=0.4716
bk0: 11303a 401538i bk1: 11377a 393364i bk2: 11636a 380098i bk3: 11736a 376081i bk4: 11232a 402201i bk5: 11199a 407363i bk6: 10866a 393181i bk7: 10876a 400244i bk8: 11147a 372524i bk9: 11139a 364912i bk10: 10893a 399270i bk11: 11008a 396958i bk12: 11982a 358617i bk13: 11798a 356335i bk14: 11946a 354484i bk15: 11989a 368411i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.315596
Row_Buffer_Locality_read = 0.315571
Row_Buffer_Locality_write = 0.366667
Bank_Level_Parallism = 14.568130
Bank_Level_Parallism_Col = 2.327721
Bank_Level_Parallism_Ready = 1.106209
write_to_read_ratio_blp_rw_average = 0.011648
GrpLevelPara = 2.049957 

BW Util details:
bwutil = 0.411425 
total_CMD = 1774195 
util_bw = 729948 
Wasted_Col = 803011 
Wasted_Row = 8321 
Idle = 232915 

BW Util Bottlenecks: 
RCDc_limit = 1589347 
RCDWRc_limit = 237 
WTRc_limit = 4536 
RTWc_limit = 28429 
CCDLc_limit = 206564 
rwq = 0 
CCDLc_limit_alone = 203927 
WTRc_limit_alone = 4281 
RTWc_limit_alone = 26047 

Commands details: 
total_CMD = 1774195 
n_nop = 1418186 
Read = 182127 
Write = 0 
L2_Alloc = 0 
L2_WB = 360 
n_act = 124720 
n_pre = 124704 
n_ref = 0 
n_req = 182217 
total_req = 182487 

Dual Bus Interface Util: 
issued_total_row = 249424 
issued_total_col = 182487 
Row_Bus_Util =  0.140584 
CoL_Bus_Util = 0.102856 
Either_Row_CoL_Bus_Util = 0.200659 
Issued_on_Two_Bus_Simul_Util = 0.042781 
issued_two_Eff = 0.213202 
queue_avg = 52.618290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.6183
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1774195 n_nop=1414664 n_act=124561 n_pre=124545 n_ref_event=0 n_req=182290 n_rd=182198 n_rd_L2_A=0 n_write=0 n_wr_bk=368 bw_util=0.4116
n_activity=1547354 dram_eff=0.4719
bk0: 11301a 400985i bk1: 11302a 405436i bk2: 11558a 369333i bk3: 11587a 367527i bk4: 11255a 389291i bk5: 11179a 384979i bk6: 10997a 392454i bk7: 10952a 385470i bk8: 11191a 365447i bk9: 11210a 364677i bk10: 10994a 398939i bk11: 11014a 387886i bk12: 12022a 350205i bk13: 11792a 361316i bk14: 11857a 370820i bk15: 11987a 355700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.316743
Row_Buffer_Locality_read = 0.316677
Row_Buffer_Locality_write = 0.445652
Bank_Level_Parallism = 14.623499
Bank_Level_Parallism_Col = 2.322011
Bank_Level_Parallism_Ready = 1.095284
write_to_read_ratio_blp_rw_average = 0.011173
GrpLevelPara = 2.058306 

BW Util details:
bwutil = 0.411603 
total_CMD = 1774195 
util_bw = 730264 
Wasted_Col = 802219 
Wasted_Row = 8082 
Idle = 233630 

BW Util Bottlenecks: 
RCDc_limit = 1588583 
RCDWRc_limit = 226 
WTRc_limit = 4234 
RTWc_limit = 27984 
CCDLc_limit = 202904 
rwq = 0 
CCDLc_limit_alone = 200256 
WTRc_limit_alone = 3899 
RTWc_limit_alone = 25671 

Commands details: 
total_CMD = 1774195 
n_nop = 1414664 
Read = 182198 
Write = 0 
L2_Alloc = 0 
L2_WB = 368 
n_act = 124561 
n_pre = 124545 
n_ref = 0 
n_req = 182290 
total_req = 182566 

Dual Bus Interface Util: 
issued_total_row = 249106 
issued_total_col = 182566 
Row_Bus_Util =  0.140405 
CoL_Bus_Util = 0.102901 
Either_Row_CoL_Bus_Util = 0.202645 
Issued_on_Two_Bus_Simul_Util = 0.040661 
issued_two_Eff = 0.200653 
queue_avg = 52.723820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.7238
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1774195 n_nop=1418521 n_act=124734 n_pre=124718 n_ref_event=0 n_req=182093 n_rd=182002 n_rd_L2_A=0 n_write=0 n_wr_bk=364 bw_util=0.4112
n_activity=1546449 dram_eff=0.4717
bk0: 11295a 400109i bk1: 11213a 394068i bk2: 11417a 394576i bk3: 11629a 377693i bk4: 11120a 399441i bk5: 11248a 379672i bk6: 10945a 395343i bk7: 11033a 383637i bk8: 11182a 372532i bk9: 11143a 369997i bk10: 11021a 392539i bk11: 11039a 390495i bk12: 11912a 368706i bk13: 11982a 360662i bk14: 11893a 358535i bk15: 11930a 362254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.315053
Row_Buffer_Locality_read = 0.315008
Row_Buffer_Locality_write = 0.406593
Bank_Level_Parallism = 14.593275
Bank_Level_Parallism_Col = 2.323836
Bank_Level_Parallism_Ready = 1.099570
write_to_read_ratio_blp_rw_average = 0.011637
GrpLevelPara = 2.047770 

BW Util details:
bwutil = 0.411152 
total_CMD = 1774195 
util_bw = 729464 
Wasted_Col = 802687 
Wasted_Row = 8216 
Idle = 233828 

BW Util Bottlenecks: 
RCDc_limit = 1589914 
RCDWRc_limit = 209 
WTRc_limit = 3877 
RTWc_limit = 28334 
CCDLc_limit = 207189 
rwq = 0 
CCDLc_limit_alone = 204712 
WTRc_limit_alone = 3617 
RTWc_limit_alone = 26117 

Commands details: 
total_CMD = 1774195 
n_nop = 1418521 
Read = 182002 
Write = 0 
L2_Alloc = 0 
L2_WB = 364 
n_act = 124734 
n_pre = 124718 
n_ref = 0 
n_req = 182093 
total_req = 182366 

Dual Bus Interface Util: 
issued_total_row = 249452 
issued_total_col = 182366 
Row_Bus_Util =  0.140600 
CoL_Bus_Util = 0.102788 
Either_Row_CoL_Bus_Util = 0.200471 
Issued_on_Two_Bus_Simul_Util = 0.042917 
issued_two_Eff = 0.214084 
queue_avg = 52.286293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=52.2863

========= L2 cache stats =========
L2_cache_bank[0]: Access = 114515, Miss = 91738, Miss_rate = 0.801, Pending_hits = 179, Reservation_fails = 40843
L2_cache_bank[1]: Access = 114246, Miss = 91530, Miss_rate = 0.801, Pending_hits = 164, Reservation_fails = 42951
L2_cache_bank[2]: Access = 114522, Miss = 91237, Miss_rate = 0.797, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[3]: Access = 114392, Miss = 91306, Miss_rate = 0.798, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 114709, Miss = 92378, Miss_rate = 0.805, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[5]: Access = 114659, Miss = 91403, Miss_rate = 0.797, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[6]: Access = 115984, Miss = 91046, Miss_rate = 0.785, Pending_hits = 254, Reservation_fails = 302
L2_cache_bank[7]: Access = 114776, Miss = 91501, Miss_rate = 0.797, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[8]: Access = 114815, Miss = 91860, Miss_rate = 0.800, Pending_hits = 181, Reservation_fails = 0
L2_cache_bank[9]: Access = 114433, Miss = 91551, Miss_rate = 0.800, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[10]: Access = 114584, Miss = 91205, Miss_rate = 0.796, Pending_hits = 94, Reservation_fails = 0
L2_cache_bank[11]: Access = 114541, Miss = 91410, Miss_rate = 0.798, Pending_hits = 98, Reservation_fails = 0
L2_cache_bank[12]: Access = 114723, Miss = 92038, Miss_rate = 0.802, Pending_hits = 114, Reservation_fails = 11
L2_cache_bank[13]: Access = 114557, Miss = 91340, Miss_rate = 0.797, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[14]: Access = 115881, Miss = 91143, Miss_rate = 0.787, Pending_hits = 244, Reservation_fails = 323
L2_cache_bank[15]: Access = 114792, Miss = 91571, Miss_rate = 0.798, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[16]: Access = 114824, Miss = 92020, Miss_rate = 0.801, Pending_hits = 188, Reservation_fails = 124
L2_cache_bank[17]: Access = 114598, Miss = 91483, Miss_rate = 0.798, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[18]: Access = 114389, Miss = 91289, Miss_rate = 0.798, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[19]: Access = 114518, Miss = 91406, Miss_rate = 0.798, Pending_hits = 105, Reservation_fails = 0
L2_cache_bank[20]: Access = 114744, Miss = 91459, Miss_rate = 0.797, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[21]: Access = 114400, Miss = 91307, Miss_rate = 0.798, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[22]: Access = 115806, Miss = 91069, Miss_rate = 0.786, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[23]: Access = 114606, Miss = 91501, Miss_rate = 0.798, Pending_hits = 163, Reservation_fails = 366
L2_total_cache_accesses = 2754014
L2_total_cache_misses = 2195791
L2_total_cache_miss_rate = 0.7973
L2_total_cache_pending_hits = 3494
L2_total_cache_reservation_fails = 84920
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 554729
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3494
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1591578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 84920
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 597354
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3494
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1715
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2747155
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6859
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 84597
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 323
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.132

icnt_total_pkts_mem_to_simt=2754014
icnt_total_pkts_simt_to_mem=2754014
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2754014
Req_Network_cycles = 691838
Req_Network_injected_packets_per_cycle =       3.9807 
Req_Network_conflicts_per_cycle =       3.0561
Req_Network_conflicts_per_cycle_util =       3.5130
Req_Bank_Level_Parallism =       4.5757
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.2883
Req_Network_out_buffer_full_per_cycle =       0.1050
Req_Network_out_buffer_avg_util =      49.4441

Reply_Network_injected_packets_num = 2754014
Reply_Network_cycles = 691838
Reply_Network_injected_packets_per_cycle =        3.9807
Reply_Network_conflicts_per_cycle =        0.8973
Reply_Network_conflicts_per_cycle_util =       1.0360
Reply_Bank_Level_Parallism =       4.5960
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.9024
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1327
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 24 min, 56 sec (5096 sec)
gpgpu_simulation_rate = 2352 (inst/sec)
gpgpu_simulation_rate = 135 (cycle/sec)
gpgpu_silicon_slowdown = 10111111x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 5091967.5710 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 0.120881]
Verifying...
	runtime [serial] = 15.191000 ms.
Total element = 54870, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 0 || elements whose %1 < err <= %5 = 0 || elements whose %5 < err <= %10 = 0 || elements whose %10 < err = 6398 || total err Element = 6398
	[max error  0.999979, and ]
POSSIBLE FAILURE
GPGPU-Sim: *** exit detected ***
