{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1750731096218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750731096218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 23 23:11:36 2025 " "Processing started: Mon Jun 23 23:11:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750731096218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1750731096218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1750731096218 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1750731096475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_module-structural " "Found design unit 1: top_module-structural" {  } { { "top_module.vhd" "" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/top_module.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750731096841 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.vhd" "" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/top_module.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750731096841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750731096841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_comparator-rtl " "Found design unit 1: pwm_comparator-rtl" {  } { { "pwm_comparator.vhd" "" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/pwm_comparator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750731096841 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_comparator " "Found entity 1: pwm_comparator" {  } { { "pwm_comparator.vhd" "" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/pwm_comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750731096841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750731096841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequence_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frequence_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frequency_divider-rtl " "Found design unit 1: frequency_divider-rtl" {  } { { "frequence_divider.vhd" "" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/frequence_divider.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750731096841 ""} { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequence_divider.vhd" "" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/frequence_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750731096841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750731096841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangular_carrier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file triangular_carrier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triangular_carrier-rtl " "Found design unit 1: triangular_carrier-rtl" {  } { { "triangular_carrier.vhd" "" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/triangular_carrier.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750731096841 ""} { "Info" "ISGN_ENTITY_NAME" "1 triangular_carrier " "Found entity 1: triangular_carrier" {  } { { "triangular_carrier.vhd" "" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/triangular_carrier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750731096841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750731096841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinusoidal_modulators.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sinusoidal_modulators.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sinusoidal_modulators-rtl " "Found design unit 1: sinusoidal_modulators-rtl" {  } { { "sinusoidal_modulators.vhd" "" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/sinusoidal_modulators.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750731096857 ""} { "Info" "ISGN_ENTITY_NAME" "1 sinusoidal_modulators " "Found entity 1: sinusoidal_modulators" {  } { { "sinusoidal_modulators.vhd" "" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/sinusoidal_modulators.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750731096857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750731096857 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1750731096873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:freq_div_inst " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:freq_div_inst\"" {  } { { "top_module.vhd" "freq_div_inst" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/top_module.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750731096897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular_carrier triangular_carrier:triangle_gen_inst " "Elaborating entity \"triangular_carrier\" for hierarchy \"triangular_carrier:triangle_gen_inst\"" {  } { { "top_module.vhd" "triangle_gen_inst" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/top_module.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750731096899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinusoidal_modulators sinusoidal_modulators:sine_gen_inst " "Elaborating entity \"sinusoidal_modulators\" for hierarchy \"sinusoidal_modulators:sine_gen_inst\"" {  } { { "top_module.vhd" "sine_gen_inst" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/top_module.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750731096901 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "NEGATIVE math_real.vhd(3004) " "VHDL Variable Declaration warning at math_real.vhd(3004): used initial value expression for variable \"NEGATIVE\" because variable was never assigned a value" {  } { { "ieee/math_real.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/math_real.vhd" 3004 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1750731096904 "|top_module|sinusoidal_modulators:sine_gen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_comparator pwm_comparator:comp_a_inst " "Elaborating entity \"pwm_comparator\" for hierarchy \"pwm_comparator:comp_a_inst\"" {  } { { "top_module.vhd" "comp_a_inst" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/top_module.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750731096904 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sinusoidal_modulators:sine_gen_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sinusoidal_modulators:sine_gen_inst\|Div0\"" {  } { { "sinusoidal_modulators.vhd" "Div0" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/sinusoidal_modulators.vhd" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750731097604 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1750731097604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sinusoidal_modulators:sine_gen_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"sinusoidal_modulators:sine_gen_inst\|lpm_divide:Div0\"" {  } { { "sinusoidal_modulators.vhd" "" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/sinusoidal_modulators.vhd" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750731097869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sinusoidal_modulators:sine_gen_inst\|lpm_divide:Div0 " "Instantiated megafunction \"sinusoidal_modulators:sine_gen_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 23 " "Parameter \"LPM_WIDTHN\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750731097869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750731097869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750731097869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750731097869 ""}  } { { "sinusoidal_modulators.vhd" "" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/sinusoidal_modulators.vhd" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1750731097869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_com.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_com.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_com " "Found entity 1: lpm_divide_com" {  } { { "db/lpm_divide_com.tdf" "" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/db/lpm_divide_com.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750731097951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750731097951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750731097969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750731097969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2ef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2ef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2ef " "Found entity 1: alt_u_div_2ef" {  } { { "db/alt_u_div_2ef.tdf" "" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/db/alt_u_div_2ef.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750731098003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750731098003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/db/add_sub_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750731098315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750731098315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "C:/Users/klysm/Music/-HW-FPGA/FPGA-2025.1/practice5/example3/db/add_sub_2tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750731098370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750731098370 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1750731098900 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1750731100293 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750731100293 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "742 " "Implemented 742 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1750731100376 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1750731100376 ""} { "Info" "ICUT_CUT_TM_LCELLS" "734 " "Implemented 734 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1750731100376 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1750731100376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750731100392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 23 23:11:40 2025 " "Processing ended: Mon Jun 23 23:11:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750731100392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750731100392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750731100392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750731100392 ""}
