Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May  9 06:28:03 2025
| Host         : AlanJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  144         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (144)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (288)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (144)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: clk_1mhz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk_beat_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (288)
--------------------------------------------------
 There are 288 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  290          inf        0.000                      0                  290           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           290 Endpoints
Min Delay           290 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 osc3/phase_acc_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            audio_out_l
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.539ns  (logic 7.599ns (43.327%)  route 9.940ns (56.673%))
  Logic Levels:           15  (CARRY4=9 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDCE                         0.000     0.000 r  osc3/phase_acc_reg[23]/C
    SLICE_X57Y36         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  osc3/phase_acc_reg[23]/Q
                         net (fo=27, routed)          2.062     2.518    osc2/out[23]
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.124     2.642 r  osc2/pwm_out_carry_i_88/O
                         net (fo=2, routed)           0.886     3.528    osc2/pwm_out_carry_i_88_n_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I0_O)        0.124     3.652 r  osc2/pwm_out_carry_i_91/O
                         net (fo=1, routed)           0.000     3.652    osc2/pwm_out_carry_i_91_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.202 r  osc2/pwm_out_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000     4.202    osc2/pwm_out_carry_i_73_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.316 r  osc2/pwm_out_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.316    osc2/pwm_out_carry_i_60_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.430 r  osc2/pwm_out_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.430    osc2/pwm_out_carry_i_45_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.544 r  osc2/pwm_out_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.544    osc2/pwm_out_carry_i_23_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.857 r  osc2/pwm_out_carry_i_17/O[3]
                         net (fo=2, routed)           0.813     5.670    osc4/value2[17]
    SLICE_X58Y36         LUT3 (Prop_lut3_I0_O)        0.306     5.976 r  osc4/pwm_out_carry_i_20/O
                         net (fo=1, routed)           0.000     5.976    osc2/pwm_out_carry_i_3[1]
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.526 r  osc2/pwm_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.526    osc2/pwm_out_carry_i_10_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.748 r  osc2/pwm_out_carry_i_9/O[0]
                         net (fo=2, routed)           1.186     7.934    pwm_gen/mix[6]
    SLICE_X55Y35         LUT4 (Prop_lut4_I2_O)        0.299     8.233 r  pwm_gen/pwm_out_carry_i_5/O
                         net (fo=1, routed)           0.000     8.233    pwm_gen/pwm_out_carry_i_5_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.634 r  pwm_gen/pwm_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.634    pwm_gen/pwm_out_carry_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.791 r  pwm_gen/pwm_out_carry__0/CO[1]
                         net (fo=2, routed)           4.993    13.784    audio_out_r_OBUF
    B13                  OBUF (Prop_obuf_I_O)         3.755    17.539 r  audio_out_l_OBUF_inst/O
                         net (fo=0)                   0.000    17.539    audio_out_l
    B13                                                               r  audio_out_l (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc3/phase_acc_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            audio_out_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.258ns  (logic 7.599ns (44.031%)  route 9.659ns (55.969%))
  Logic Levels:           15  (CARRY4=9 FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDCE                         0.000     0.000 r  osc3/phase_acc_reg[23]/C
    SLICE_X57Y36         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  osc3/phase_acc_reg[23]/Q
                         net (fo=27, routed)          2.062     2.518    osc2/out[23]
    SLICE_X58Y31         LUT6 (Prop_lut6_I5_O)        0.124     2.642 r  osc2/pwm_out_carry_i_88/O
                         net (fo=2, routed)           0.886     3.528    osc2/pwm_out_carry_i_88_n_0
    SLICE_X59Y31         LUT5 (Prop_lut5_I0_O)        0.124     3.652 r  osc2/pwm_out_carry_i_91/O
                         net (fo=1, routed)           0.000     3.652    osc2/pwm_out_carry_i_91_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.202 r  osc2/pwm_out_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000     4.202    osc2/pwm_out_carry_i_73_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.316 r  osc2/pwm_out_carry_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.316    osc2/pwm_out_carry_i_60_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.430 r  osc2/pwm_out_carry_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.430    osc2/pwm_out_carry_i_45_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.544 r  osc2/pwm_out_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.544    osc2/pwm_out_carry_i_23_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.857 r  osc2/pwm_out_carry_i_17/O[3]
                         net (fo=2, routed)           0.813     5.670    osc4/value2[17]
    SLICE_X58Y36         LUT3 (Prop_lut3_I0_O)        0.306     5.976 r  osc4/pwm_out_carry_i_20/O
                         net (fo=1, routed)           0.000     5.976    osc2/pwm_out_carry_i_3[1]
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.526 r  osc2/pwm_out_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.526    osc2/pwm_out_carry_i_10_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.748 r  osc2/pwm_out_carry_i_9/O[0]
                         net (fo=2, routed)           1.186     7.934    pwm_gen/mix[6]
    SLICE_X55Y35         LUT4 (Prop_lut4_I2_O)        0.299     8.233 r  pwm_gen/pwm_out_carry_i_5/O
                         net (fo=1, routed)           0.000     8.233    pwm_gen/pwm_out_carry_i_5_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.634 r  pwm_gen/pwm_out_carry/CO[3]
                         net (fo=1, routed)           0.000     8.634    pwm_gen/pwm_out_carry_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.791 r  pwm_gen/pwm_out_carry__0/CO[1]
                         net (fo=2, routed)           4.712    13.503    audio_out_r_OBUF
    B14                  OBUF (Prop_obuf_I_O)         3.755    17.258 r  audio_out_r_OBUF_inst/O
                         net (fo=0)                   0.000    17.258    audio_out_r
    B14                                                               r  audio_out_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 song/addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            osc2/phase_acc_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.956ns  (logic 2.490ns (31.298%)  route 5.466ns (68.702%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE                         0.000     0.000 r  song/addr_reg[2]/C
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  song/addr_reg[2]/Q
                         net (fo=37, routed)          2.422     2.900    song/addr_reg_n_0_[2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.296     3.196 r  song/g0_b4__0/O
                         net (fo=3, routed)           0.643     3.839    song/g0_b4__0_n_0
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.153     3.992 r  song/phase_acc[0]_i_7__0__0/O
                         net (fo=28, routed)          1.645     5.636    song/phase_acc[0]_i_7__0__0_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.327     5.963 r  song/phase_acc[8]_i_12__0/O
                         net (fo=1, routed)           0.756     6.720    song/phase_acc[8]_i_12__0_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.844 r  song/phase_acc[8]_i_4/O
                         net (fo=1, routed)           0.000     6.844    osc2/phase_acc_reg[11]_0[1]
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.394 r  osc2/phase_acc_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.394    osc2/phase_acc_reg[8]_i_1__0_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  osc2/phase_acc_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    osc2/phase_acc_reg[12]_i_1__0_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  osc2/phase_acc_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.622    osc2/phase_acc_reg[16]_i_1__0_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.956 r  osc2/phase_acc_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.956    osc2/phase_acc_reg[20]_i_1__0_n_6
    SLICE_X62Y37         FDCE                                         r  osc2/phase_acc_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 song/addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            osc2/phase_acc_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.935ns  (logic 2.469ns (31.116%)  route 5.466ns (68.883%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE                         0.000     0.000 r  song/addr_reg[2]/C
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  song/addr_reg[2]/Q
                         net (fo=37, routed)          2.422     2.900    song/addr_reg_n_0_[2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.296     3.196 r  song/g0_b4__0/O
                         net (fo=3, routed)           0.643     3.839    song/g0_b4__0_n_0
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.153     3.992 r  song/phase_acc[0]_i_7__0__0/O
                         net (fo=28, routed)          1.645     5.636    song/phase_acc[0]_i_7__0__0_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.327     5.963 r  song/phase_acc[8]_i_12__0/O
                         net (fo=1, routed)           0.756     6.720    song/phase_acc[8]_i_12__0_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.844 r  song/phase_acc[8]_i_4/O
                         net (fo=1, routed)           0.000     6.844    osc2/phase_acc_reg[11]_0[1]
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.394 r  osc2/phase_acc_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.394    osc2/phase_acc_reg[8]_i_1__0_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  osc2/phase_acc_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    osc2/phase_acc_reg[12]_i_1__0_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  osc2/phase_acc_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.622    osc2/phase_acc_reg[16]_i_1__0_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.935 r  osc2/phase_acc_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.935    osc2/phase_acc_reg[20]_i_1__0_n_4
    SLICE_X62Y37         FDCE                                         r  osc2/phase_acc_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 song/addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            osc2/phase_acc_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.861ns  (logic 2.395ns (30.468%)  route 5.466ns (69.532%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE                         0.000     0.000 r  song/addr_reg[2]/C
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  song/addr_reg[2]/Q
                         net (fo=37, routed)          2.422     2.900    song/addr_reg_n_0_[2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.296     3.196 r  song/g0_b4__0/O
                         net (fo=3, routed)           0.643     3.839    song/g0_b4__0_n_0
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.153     3.992 r  song/phase_acc[0]_i_7__0__0/O
                         net (fo=28, routed)          1.645     5.636    song/phase_acc[0]_i_7__0__0_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.327     5.963 r  song/phase_acc[8]_i_12__0/O
                         net (fo=1, routed)           0.756     6.720    song/phase_acc[8]_i_12__0_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.844 r  song/phase_acc[8]_i_4/O
                         net (fo=1, routed)           0.000     6.844    osc2/phase_acc_reg[11]_0[1]
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.394 r  osc2/phase_acc_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.394    osc2/phase_acc_reg[8]_i_1__0_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  osc2/phase_acc_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    osc2/phase_acc_reg[12]_i_1__0_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  osc2/phase_acc_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.622    osc2/phase_acc_reg[16]_i_1__0_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.861 r  osc2/phase_acc_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.861    osc2/phase_acc_reg[20]_i_1__0_n_5
    SLICE_X62Y37         FDCE                                         r  osc2/phase_acc_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 song/addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            osc2/phase_acc_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.845ns  (logic 2.379ns (30.326%)  route 5.466ns (69.674%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE                         0.000     0.000 r  song/addr_reg[2]/C
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  song/addr_reg[2]/Q
                         net (fo=37, routed)          2.422     2.900    song/addr_reg_n_0_[2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.296     3.196 r  song/g0_b4__0/O
                         net (fo=3, routed)           0.643     3.839    song/g0_b4__0_n_0
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.153     3.992 r  song/phase_acc[0]_i_7__0__0/O
                         net (fo=28, routed)          1.645     5.636    song/phase_acc[0]_i_7__0__0_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.327     5.963 r  song/phase_acc[8]_i_12__0/O
                         net (fo=1, routed)           0.756     6.720    song/phase_acc[8]_i_12__0_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.844 r  song/phase_acc[8]_i_4/O
                         net (fo=1, routed)           0.000     6.844    osc2/phase_acc_reg[11]_0[1]
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.394 r  osc2/phase_acc_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.394    osc2/phase_acc_reg[8]_i_1__0_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  osc2/phase_acc_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    osc2/phase_acc_reg[12]_i_1__0_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  osc2/phase_acc_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.622    osc2/phase_acc_reg[16]_i_1__0_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.845 r  osc2/phase_acc_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.845    osc2/phase_acc_reg[20]_i_1__0_n_7
    SLICE_X62Y37         FDCE                                         r  osc2/phase_acc_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 song/addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            osc2/phase_acc_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.842ns  (logic 2.376ns (30.300%)  route 5.466ns (69.700%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE                         0.000     0.000 r  song/addr_reg[2]/C
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  song/addr_reg[2]/Q
                         net (fo=37, routed)          2.422     2.900    song/addr_reg_n_0_[2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.296     3.196 r  song/g0_b4__0/O
                         net (fo=3, routed)           0.643     3.839    song/g0_b4__0_n_0
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.153     3.992 r  song/phase_acc[0]_i_7__0__0/O
                         net (fo=28, routed)          1.645     5.636    song/phase_acc[0]_i_7__0__0_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.327     5.963 r  song/phase_acc[8]_i_12__0/O
                         net (fo=1, routed)           0.756     6.720    song/phase_acc[8]_i_12__0_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.844 r  song/phase_acc[8]_i_4/O
                         net (fo=1, routed)           0.000     6.844    osc2/phase_acc_reg[11]_0[1]
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.394 r  osc2/phase_acc_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.394    osc2/phase_acc_reg[8]_i_1__0_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  osc2/phase_acc_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    osc2/phase_acc_reg[12]_i_1__0_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.842 r  osc2/phase_acc_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.842    osc2/phase_acc_reg[16]_i_1__0_n_6
    SLICE_X62Y36         FDCE                                         r  osc2/phase_acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 song/addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            osc2/phase_acc_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.821ns  (logic 2.355ns (30.112%)  route 5.466ns (69.888%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE                         0.000     0.000 r  song/addr_reg[2]/C
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  song/addr_reg[2]/Q
                         net (fo=37, routed)          2.422     2.900    song/addr_reg_n_0_[2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.296     3.196 r  song/g0_b4__0/O
                         net (fo=3, routed)           0.643     3.839    song/g0_b4__0_n_0
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.153     3.992 r  song/phase_acc[0]_i_7__0__0/O
                         net (fo=28, routed)          1.645     5.636    song/phase_acc[0]_i_7__0__0_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.327     5.963 r  song/phase_acc[8]_i_12__0/O
                         net (fo=1, routed)           0.756     6.720    song/phase_acc[8]_i_12__0_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.844 r  song/phase_acc[8]_i_4/O
                         net (fo=1, routed)           0.000     6.844    osc2/phase_acc_reg[11]_0[1]
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.394 r  osc2/phase_acc_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.394    osc2/phase_acc_reg[8]_i_1__0_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  osc2/phase_acc_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    osc2/phase_acc_reg[12]_i_1__0_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.821 r  osc2/phase_acc_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.821    osc2/phase_acc_reg[16]_i_1__0_n_4
    SLICE_X62Y36         FDCE                                         r  osc2/phase_acc_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 song/addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            osc2/phase_acc_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.747ns  (logic 2.281ns (29.445%)  route 5.466ns (70.555%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE                         0.000     0.000 r  song/addr_reg[2]/C
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  song/addr_reg[2]/Q
                         net (fo=37, routed)          2.422     2.900    song/addr_reg_n_0_[2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.296     3.196 r  song/g0_b4__0/O
                         net (fo=3, routed)           0.643     3.839    song/g0_b4__0_n_0
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.153     3.992 r  song/phase_acc[0]_i_7__0__0/O
                         net (fo=28, routed)          1.645     5.636    song/phase_acc[0]_i_7__0__0_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.327     5.963 r  song/phase_acc[8]_i_12__0/O
                         net (fo=1, routed)           0.756     6.720    song/phase_acc[8]_i_12__0_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.844 r  song/phase_acc[8]_i_4/O
                         net (fo=1, routed)           0.000     6.844    osc2/phase_acc_reg[11]_0[1]
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.394 r  osc2/phase_acc_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.394    osc2/phase_acc_reg[8]_i_1__0_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  osc2/phase_acc_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    osc2/phase_acc_reg[12]_i_1__0_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.747 r  osc2/phase_acc_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.747    osc2/phase_acc_reg[16]_i_1__0_n_5
    SLICE_X62Y36         FDCE                                         r  osc2/phase_acc_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 song/addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            osc2/phase_acc_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.731ns  (logic 2.265ns (29.299%)  route 5.466ns (70.701%))
  Logic Levels:           8  (CARRY4=3 FDCE=1 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDCE                         0.000     0.000 r  song/addr_reg[2]/C
    SLICE_X56Y34         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  song/addr_reg[2]/Q
                         net (fo=37, routed)          2.422     2.900    song/addr_reg_n_0_[2]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.296     3.196 r  song/g0_b4__0/O
                         net (fo=3, routed)           0.643     3.839    song/g0_b4__0_n_0
    SLICE_X63Y31         LUT3 (Prop_lut3_I2_O)        0.153     3.992 r  song/phase_acc[0]_i_7__0__0/O
                         net (fo=28, routed)          1.645     5.636    song/phase_acc[0]_i_7__0__0_n_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I0_O)        0.327     5.963 r  song/phase_acc[8]_i_12__0/O
                         net (fo=1, routed)           0.756     6.720    song/phase_acc[8]_i_12__0_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.124     6.844 r  song/phase_acc[8]_i_4/O
                         net (fo=1, routed)           0.000     6.844    osc2/phase_acc_reg[11]_0[1]
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.394 r  osc2/phase_acc_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.394    osc2/phase_acc_reg[8]_i_1__0_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  osc2/phase_acc_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    osc2/phase_acc_reg[12]_i_1__0_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.731 r  osc2/phase_acc_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.731    osc2/phase_acc_reg[16]_i_1__0_n_7
    SLICE_X62Y36         FDCE                                         r  osc2/phase_acc_reg[16]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 osc3/phase_acc_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            osc3/phase_acc_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.268ns (79.739%)  route 0.068ns (20.261%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDCE                         0.000     0.000 r  osc3/phase_acc_reg[6]/C
    SLICE_X57Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  osc3/phase_acc_reg[6]/Q
                         net (fo=4, routed)           0.068     0.209    osc3/out[6]
    SLICE_X57Y32         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.336 r  osc3/phase_acc_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.336    osc3/phase_acc_reg[4]_i_1__1_n_4
    SLICE_X57Y32         FDCE                                         r  osc3/phase_acc_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc2/phase_acc_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            osc2/phase_acc_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.268ns (79.083%)  route 0.071ns (20.917%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDCE                         0.000     0.000 r  osc2/phase_acc_reg[14]/C
    SLICE_X62Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  osc2/phase_acc_reg[14]/Q
                         net (fo=4, routed)           0.071     0.212    osc2/phase_acc_reg[23]_0[14]
    SLICE_X62Y35         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.339 r  osc2/phase_acc_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.339    osc2/phase_acc_reg[12]_i_1__0_n_4
    SLICE_X62Y35         FDCE                                         r  osc2/phase_acc_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkdiv_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clkdiv_cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.336%)  route 0.156ns (45.664%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDCE                         0.000     0.000 r  clkdiv_cnt_reg[4]/C
    SLICE_X55Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clkdiv_cnt_reg[4]/Q
                         net (fo=4, routed)           0.156     0.297    clkdiv_cnt_reg_n_0_[4]
    SLICE_X55Y47         LUT4 (Prop_lut4_I0_O)        0.045     0.342 r  clkdiv_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.342    clkdiv_cnt[6]
    SLICE_X55Y47         FDCE                                         r  clkdiv_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc2/phase_acc_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            osc2/phase_acc_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.265ns (77.380%)  route 0.077ns (22.620%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDCE                         0.000     0.000 r  osc2/phase_acc_reg[12]/C
    SLICE_X62Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  osc2/phase_acc_reg[12]/Q
                         net (fo=4, routed)           0.077     0.218    osc2/phase_acc_reg[23]_0[12]
    SLICE_X62Y35         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.342 r  osc2/phase_acc_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.342    osc2/phase_acc_reg[12]_i_1__0_n_6
    SLICE_X62Y35         FDCE                                         r  osc2/phase_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc2/phase_acc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            osc2/phase_acc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.265ns (77.380%)  route 0.077ns (22.620%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE                         0.000     0.000 r  osc2/phase_acc_reg[0]/C
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  osc2/phase_acc_reg[0]/Q
                         net (fo=4, routed)           0.077     0.218    osc2/phase_acc_reg[23]_0[0]
    SLICE_X62Y32         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.342 r  osc2/phase_acc_reg[0]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.342    osc2/phase_acc_reg[0]_i_1__0_n_6
    SLICE_X62Y32         FDCE                                         r  osc2/phase_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc2/phase_acc_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            osc2/phase_acc_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.265ns (77.380%)  route 0.077ns (22.620%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDCE                         0.000     0.000 r  osc2/phase_acc_reg[8]/C
    SLICE_X62Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  osc2/phase_acc_reg[8]/Q
                         net (fo=4, routed)           0.077     0.218    osc2/phase_acc_reg[23]_0[8]
    SLICE_X62Y34         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.342 r  osc2/phase_acc_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.342    osc2/phase_acc_reg[8]_i_1__0_n_6
    SLICE_X62Y34         FDCE                                         r  osc2/phase_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc3/phase_acc_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            osc3/phase_acc_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDCE                         0.000     0.000 r  osc3/phase_acc_reg[12]/C
    SLICE_X57Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  osc3/phase_acc_reg[12]/Q
                         net (fo=4, routed)           0.079     0.220    osc3/out[12]
    SLICE_X57Y34         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  osc3/phase_acc_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     0.344    osc3/phase_acc_reg[12]_i_1__1_n_6
    SLICE_X57Y34         FDCE                                         r  osc3/phase_acc_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc3/phase_acc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            osc3/phase_acc_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDCE                         0.000     0.000 r  osc3/phase_acc_reg[4]/C
    SLICE_X57Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  osc3/phase_acc_reg[4]/Q
                         net (fo=4, routed)           0.079     0.220    osc3/out[4]
    SLICE_X57Y32         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  osc3/phase_acc_reg[4]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     0.344    osc3/phase_acc_reg[4]_i_1__1_n_6
    SLICE_X57Y32         FDCE                                         r  osc3/phase_acc_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc3/phase_acc_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            osc3/phase_acc_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDCE                         0.000     0.000 r  osc3/phase_acc_reg[8]/C
    SLICE_X57Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  osc3/phase_acc_reg[8]/Q
                         net (fo=4, routed)           0.079     0.220    osc3/out[8]
    SLICE_X57Y33         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  osc3/phase_acc_reg[8]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     0.344    osc3/phase_acc_reg[8]_i_1__1_n_6
    SLICE_X57Y33         FDCE                                         r  osc3/phase_acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc3/phase_acc_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            osc3/phase_acc_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDCE                         0.000     0.000 r  osc3/phase_acc_reg[10]/C
    SLICE_X57Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  osc3/phase_acc_reg[10]/Q
                         net (fo=4, routed)           0.079     0.220    osc3/out[10]
    SLICE_X57Y33         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  osc3/phase_acc_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.347    osc3/phase_acc_reg[8]_i_1__1_n_4
    SLICE_X57Y33         FDCE                                         r  osc3/phase_acc_reg[11]/D
  -------------------------------------------------------------------    -------------------





