
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003532                       # Number of seconds simulated
sim_ticks                                  3532123000                       # Number of ticks simulated
final_tick                                 3532123000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 390989                       # Simulator instruction rate (inst/s)
host_op_rate                                   514572                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              106957382                       # Simulator tick rate (ticks/s)
host_mem_usage                                 667720                       # Number of bytes of host memory used
host_seconds                                    33.02                       # Real time elapsed on the host
sim_insts                                    12911868                       # Number of instructions simulated
sim_ops                                      16993040                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3532123000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           80000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          161536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             241536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        80000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         80000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             2524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            10                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 10                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           22649268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           45733402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              68382670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      22649268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22649268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          181194                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               181194                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          181194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          22649268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          45733402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             68563864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3774                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         10                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3774                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       10                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 241472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  241536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  640                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3532039000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3774                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   10                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          609                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    394.403941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   233.012308                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.469892                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          185     30.38%     30.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          124     20.36%     50.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           57      9.36%     60.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           42      6.90%     67.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           33      5.42%     72.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           28      4.60%     77.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      1.64%     78.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      1.81%     80.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          119     19.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          609                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     51305750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               122049500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   18865000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13598.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32348.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        68.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     68.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       1.88                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3156                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     933414.11                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2513280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1328250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14529900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         25200240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             26858970                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               901440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        93551820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        12946080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        777337620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              955167600                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            270.423085                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3470778000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1031500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      10678000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3232002250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     33710500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      49517250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    205183500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1892100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   982905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                12409320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         23970960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             25191720                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1737600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        96221130                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         7987680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        778834380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              949227795                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            268.741433                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3472303500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3116000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      10152000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3240541250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     20797250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      46503750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    211012750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3532123000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  969457                       # Number of BP lookups
system.cpu.branchPred.condPredicted            969457                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             37883                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               948841                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    7289                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                527                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          948841                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             895126                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            53715                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         5004                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3532123000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1925410                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      519889                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1970                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           107                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3532123000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3532123000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1700407                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           171                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3532123000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7064247                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1745138                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14288921                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      969457                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             902415                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5181067                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   76306                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          1                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           669                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1700338                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 12628                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            6965167                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.712908                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.350859                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3703336     53.17%     53.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   328050      4.71%     57.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   225518      3.24%     61.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   181005      2.60%     63.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   228009      3.27%     66.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   263484      3.78%     70.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   106660      1.53%     72.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   728502     10.46%     82.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1200603     17.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6965167                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.137234                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.022710                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1136082                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3286919                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1263575                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1240438                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  38153                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               18018452                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  38153                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1619333                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  204030                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5150                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2012310                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3086191                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               17831235                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2345                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2261805                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 573160                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  31693                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            31002191                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              47916564                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         34616329                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             17576                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              29797553                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1204638                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                120                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            122                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6173439                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1942126                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              535556                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            285141                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           177294                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   17574526                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 235                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  17313360                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2433                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          581720                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1025411                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            160                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       6965167                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.485706                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.507424                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              498185      7.15%      7.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1070583     15.37%     22.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2488802     35.73%     58.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1529635     21.96%     80.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              783337     11.25%     91.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              183700      2.64%     94.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              295086      4.24%     98.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               72808      1.05%     99.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               43031      0.62%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6965167                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    9321     58.39%     58.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     58.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     58.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    35      0.22%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   5946     37.25%     95.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   572      3.58%     99.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                38      0.24%     99.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               50      0.31%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             13832      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14837510     85.70%     85.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   73      0.00%     85.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1577      0.01%     85.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4349      0.03%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1927992     11.14%     96.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              525330      3.03%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2235      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            462      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               17313360                       # Type of FU issued
system.cpu.iq.rate                           2.450843                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       15962                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000922                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           41595770                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          18141012                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     17247624                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               14512                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              15872                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         6427                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               17308208                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    7282                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           191087                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        65961                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          407                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        20559                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           372                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  38153                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  127561                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7686                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            17574761                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             27735                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1942126                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               535556                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                150                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    908                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6392                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            407                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          31452                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8843                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                40295                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              17279274                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1925367                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34086                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2445252                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   871273                       # Number of branches executed
system.cpu.iew.exec_stores                     519885                       # Number of stores executed
system.cpu.iew.exec_rate                     2.446018                       # Inst execution rate
system.cpu.iew.wb_sent                       17260246                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      17254051                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  15296608                       # num instructions producing a value
system.cpu.iew.wb_consumers                  31924230                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.442447                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.479154                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          581791                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              75                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             37925                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      6872215                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.472717                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.266575                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       585167      8.51%      8.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2697739     39.26%     47.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1394522     20.29%     68.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       731718     10.65%     78.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       285769      4.16%     82.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       150448      2.19%     85.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       198073      2.88%     87.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       402883      5.86%     93.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       425896      6.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6872215                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12911868                       # Number of instructions committed
system.cpu.commit.committedOps               16993040                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2391162                       # Number of memory references committed
system.cpu.commit.loads                       1876165                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     851699                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3836                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  16979515                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 5792                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        11296      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         14586587     85.84%     85.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              51      0.00%     85.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1481      0.01%     85.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2463      0.01%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.93% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1875275     11.04%     96.96% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         514581      3.03%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          890      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          416      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          16993040                       # Class of committed instruction
system.cpu.commit.bw_lim_events                425896                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     24021150                       # The number of ROB reads
system.cpu.rob.rob_writes                    35243340                       # The number of ROB writes
system.cpu.timesIdled                             837                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           99080                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12911868                       # Number of Instructions Simulated
system.cpu.committedOps                      16993040                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.547113                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.547113                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.827777                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.827777                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 33473241                       # number of integer regfile reads
system.cpu.int_regfile_writes                15851182                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      9847                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     5538                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   8582791                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 14256163                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 4209253                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3532123000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              2607                       # number of replacements
system.cpu.dcache.tags.tagsinuse           507.237586                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2231706                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3119                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            715.519718                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            179500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   507.237586                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.990698                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990698                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          418                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4497219                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4497219                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3532123000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1717220                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1717220                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       514486                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         514486                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       2231706                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2231706                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2231706                       # number of overall hits
system.cpu.dcache.overall_hits::total         2231706                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        14832                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14832                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          512                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          512                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        15344                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15344                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        15344                       # number of overall misses
system.cpu.dcache.overall_misses::total         15344                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    914083500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    914083500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     40179500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     40179500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    954263000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    954263000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    954263000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    954263000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1732052                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1732052                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       514998                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       514998                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2247050                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2247050                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2247050                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2247050                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008563                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008563                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000994                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000994                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006829                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006829                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006829                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006829                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 61629.146440                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61629.146440                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 78475.585938                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78475.585938                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 62191.279979                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62191.279979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 62191.279979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62191.279979                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13322                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2759                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               238                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              22                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.974790                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   125.409091                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          653                       # number of writebacks
system.cpu.dcache.writebacks::total               653                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        12219                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12219                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        12225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        12225                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12225                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2613                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2613                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          506                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          506                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         3119                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3119                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         3119                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3119                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    180633000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    180633000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     39362000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     39362000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    219995000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    219995000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    219995000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    219995000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001509                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001509                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000983                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000983                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001388                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001388                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001388                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001388                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 69128.587830                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69128.587830                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 77790.513834                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77790.513834                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70533.824944                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70533.824944                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70533.824944                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70533.824944                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3532123000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3532123000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3532123000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               872                       # number of replacements
system.cpu.icache.tags.tagsinuse           489.676800                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1698456                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1382                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1228.984081                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   489.676800                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.956400                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.956400                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          251                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3402058                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3402058                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3532123000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      1698456                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1698456                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1698456                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1698456                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1698456                       # number of overall hits
system.cpu.icache.overall_hits::total         1698456                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1882                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1882                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1882                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1882                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1882                       # number of overall misses
system.cpu.icache.overall_misses::total          1882                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    141543496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    141543496                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    141543496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    141543496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    141543496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    141543496                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1700338                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1700338                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1700338                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1700338                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1700338                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1700338                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001107                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001107                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001107                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001107                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001107                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001107                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75209.083953                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75209.083953                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 75209.083953                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75209.083953                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 75209.083953                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75209.083953                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1147                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    67.470588                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          872                       # number of writebacks
system.cpu.icache.writebacks::total               872                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          500                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          500                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          500                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          500                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          500                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          500                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1382                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1382                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1382                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1382                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1382                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1382                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    109343997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    109343997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    109343997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    109343997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    109343997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    109343997                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000813                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000813                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000813                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000813                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000813                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000813                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79120.113603                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79120.113603                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79120.113603                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79120.113603                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79120.113603                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79120.113603                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3532123000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3532123000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   3532123000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                       106                       # number of replacements
system.l2.tags.tagsinuse                  3355.980065                       # Cycle average of tags in use
system.l2.tags.total_refs                        4180                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3787                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.103776                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.970559                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        947.348572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2407.660934                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.231286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.587808                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.819331                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3681                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3379                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.898682                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    131323                       # Number of tag accesses
system.l2.tags.data_accesses                   131323                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   3532123000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          653                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              653                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          868                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              868                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 37                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    37                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             132                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                132                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            558                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               558                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   132                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   595                       # number of demand (read+write) hits
system.l2.demand_hits::total                      727                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  132                       # number of overall hits
system.l2.overall_hits::cpu.data                  595                       # number of overall hits
system.l2.overall_hits::total                     727                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              469                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 469                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1250                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1250                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         2055                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2055                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1250                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                2524                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3774                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1250                       # number of overall misses
system.l2.overall_misses::cpu.data               2524                       # number of overall misses
system.l2.overall_misses::total                  3774                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     38203000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      38203000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    105852000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    105852000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    170775000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    170775000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     105852000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     208978000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        314830000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    105852000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    208978000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       314830000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          653                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          653                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          868                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          868                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            506                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               506                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1382                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1382                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         2613                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2613                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1382                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              3119                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4501                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1382                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             3119                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4501                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.926877                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.926877                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.904486                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.904486                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.786452                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.786452                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.904486                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.809234                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.838480                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.904486                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.809234                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.838480                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 81456.289979                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81456.289979                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 84681.600000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84681.600000                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 83102.189781                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83102.189781                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 84681.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 82796.354992                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83420.773715                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 84681.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 82796.354992                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83420.773715                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                   10                       # number of writebacks
system.l2.writebacks::total                        10                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          469                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            469                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1250                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1250                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         2055                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2055                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1250                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           2524                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3774                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1250                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          2524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3774                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     33513000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     33513000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     93352000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     93352000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    150225000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    150225000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     93352000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    183738000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    277090000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     93352000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    183738000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    277090000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.926877                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.926877                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.904486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.904486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.786452                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.786452                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.904486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.809234                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.838480                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.904486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.809234                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.838480                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 71456.289979                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71456.289979                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 74681.600000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74681.600000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 73102.189781                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73102.189781                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 74681.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 72796.354992                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73420.773715                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 74681.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 72796.354992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73420.773715                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3852                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           78                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3532123000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3305                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           10                       # Transaction distribution
system.membus.trans_dist::CleanEvict               68                       # Transaction distribution
system.membus.trans_dist::ReadExReq               469                       # Transaction distribution
system.membus.trans_dist::ReadExResp              469                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3305                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         7626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         7626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       242176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       242176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  242176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3774                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3774    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3774                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4692500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19966500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         7980                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         3482                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             32                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           32                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   3532123000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3995                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          663                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          872                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2050                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              506                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             506                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1382                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2613                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3636                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         8845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 12481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       144256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       241408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 385664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             106                       # Total snoops (count)
system.tol2bus.snoopTraffic                       640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4607                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009551                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.097270                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4563     99.04%     99.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     44      0.96%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4607                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            5515000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2073499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4678500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
