Release 13.1 - xst O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.84 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.87 secs
 
--> Reading design: Papilio_AVR8.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Papilio_AVR8.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Papilio_AVR8"
Output Format                      : NGC
Target Device                      : xc3s500e-4-vq100

---- Source Options
Top Module Name                    : Papilio_AVR8
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/s1_box.vhd" in Library work.
Architecture behavioral of Entity s1_box is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/s2_box.vhd" in Library work.
Architecture behavioral of Entity s2_box is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/s3_box.vhd" in Library work.
Architecture behavioral of Entity s3_box is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/s4_box.vhd" in Library work.
Architecture behavioral of Entity s4_box is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/s5_box.vhd" in Library work.
Architecture behavioral of Entity s5_box is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/s6_box.vhd" in Library work.
Architecture behavioral of Entity s6_box is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/s7_box.vhd" in Library work.
Architecture behavioral of Entity s7_box is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/s8_box.vhd" in Library work.
Architecture behavioral of Entity s8_box is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/e_expansion_function.vhd" in Library work.
Architecture behavioral of Entity e_expansion_function is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/add_key.vhd" in Library work.
Architecture behavioral of Entity add_key is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/s_box.vhd" in Library work.
Architecture behavioral of Entity s_box is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/p_box.vhd" in Library work.
Architecture behavioral of Entity p_box is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/add_left.vhd" in Library work.
Architecture behavioral of Entity add_left is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/block_top.vhd" in Library work.
Architecture behavioral of Entity block_top is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/key_schedule.vhd" in Library work.
Architecture behavioral of Entity key_schedule is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/des_top.vhd" in Library work.
Architecture behavioral of Entity des_top is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/des_cipher_top.vhd" in Library work.
Architecture behavioral of Entity des_cipher_top is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/i2c_master/i2c_master_bit_ctrl.vhd" in Library work.
Architecture structural of Entity i2c_master_bit_ctrl is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/CommonPacks/SynthCtrlPack.vhd" in Library work.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/tdes_top.vhd" in Library work.
Architecture behavioral of Entity tdes_top is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/i2c_master/i2c_master_byte_ctrl.vhd" in Library work.
Architecture structural of Entity i2c_master_byte_ctrl is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/JTAG_OCD_Prg/JTAGPack.vhd" in Library work.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/CommonPacks/AVRuCPackage.vhd" in Library work.
Architecture avrucpackage of Entity avrucpackage is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/JTAG_OCD_Prg/JTAGProgrammerPack.vhd" in Library work.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/JTAG_OCD_Prg/JTAGDataPack.vhd" in Library work.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/JTAG_OCD_Prg/JTAGTAPCtrlSMPack.vhd" in Library work.
Architecture jtagtapctrlsmpack of Entity jtagtapctrlsmpack is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/MemArbAndMux/MemAccessCtrlPack.vhd" in Library work.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/Wishbone_tdes_core.vhd" in Library work.
Entity <wishbone_tdes_core> compiled.
Entity <wishbone_tdes_core> (Architecture <rtl>) compiled.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/AVR2Wishbone_Bridge.vhd" in Library work.
Architecture rtl of Entity avr2wishbone_bridge is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/Button_LED_Core/Wishbone_Button_LED_Core.vhd" in Library work.
Entity <wishbone_button_led_core> compiled.
Entity <wishbone_button_led_core> (Architecture <rtl>) compiled.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/i2c_master/i2c_master_top.vhd" in Library work.
Architecture structural of Entity i2c_master_top is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/JTAG_OCD_Prg/JTAGCompPack.vhd" in Library work.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/JTAG_OCD_Prg/OCDProgTCK.vhd" in Library work.
Architecture rtl of Entity ocdprogtck is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/JTAG_OCD_Prg/OCDProgcp2.vhd" in Library work.
Architecture rtl of Entity ocdprogcp2 is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/JTAG_OCD_Prg/Resync1b_cp2.vhd" in Library work.
Architecture rtl of Entity resync1b_cp2 is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/JTAG_OCD_Prg/Resync1b_TCK.vhd" in Library work.
Architecture rtl of Entity resync1b_tck is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Memory/prog_mem_init.vhd" in Library work.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/SynchronizerCompPack.vhd" in Library work.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/SynchronizerDFF.vhd" in Library work.
Architecture rtl of Entity synchronizerdff is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/SynchronizerLatch.vhd" in Library work.
Architecture rtl of Entity synchronizerlatch is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Core/AVR_Core_CompPack.vhd" in Library work.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Core/pm_fetch_dec.vhd" in Library work.
Architecture rtl of Entity pm_fetch_dec is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Core/reg_file.vhd" in Library work.
Architecture rtl of Entity reg_file is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Core/bit_processor.vhd" in Library work.
Architecture rtl of Entity bit_processor is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Core/io_adr_dec.vhd" in Library work.
Architecture rtl of Entity io_adr_dec is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Core/io_reg_file.vhd" in Library work.
Architecture rtl of Entity io_reg_file is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Core/alu_avr.vhd" in Library work.
Architecture rtl of Entity alu_avr is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/uC/AVR_uC_CompPack.vhd" in Library work.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Memory/XMemCompPack.vhd" in Library work.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/MemArbAndMux/MemAccessCompPack.vhd" in Library work.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/scripts/XilinxISE/DCM32to16.vhd" in Library work.
Architecture behavioral of Entity dcm32to16 is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/submodules/papilio_core_template/sources/papilio_core_template.vhd" in Library work.
WARNING:HDLParsers:817 - "X:/Papilio/workarea/Arduino_Soft_Core/submodules/papilio_core_template/sources/papilio_core_template.vhd" Line 109. Choice control_addr is not a locally static expression.
WARNING:HDLParsers:817 - "X:/Papilio/workarea/Arduino_Soft_Core/submodules/papilio_core_template/sources/papilio_core_template.vhd" Line 113. Choice status_addr is not a locally static expression.
Architecture behavioral of Entity papilio_core_template is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Core/avr_core.vhd" in Library work.
Architecture struct of Entity avr_core is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/uC/Addr_Decoder.vhd" in Library work.
Architecture rtl of Entity addr_decoder is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/uC/RAMDataReg.vhd" in Library work.
Architecture rtl of Entity ramdatareg is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/uC/external_mux.vhd" in Library work.
Architecture rtl of Entity external_mux is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/portx.vhd" in Library work.
Architecture rtl of Entity pport is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/Timer_Counter.vhd" in Library work.
Architecture rtl of Entity timer_counter is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/uC/ResetGenerator.vhd" in Library work.
Architecture rtl of Entity resetgenerator is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Memory/XDM4Kx8.vhd" in Library work.
Architecture rtl of Entity xdm4kx8 is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Memory/XPM8Kx16.vhd" in Library work.
Architecture rtl of Entity xpm8kx16 is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/JTAG_OCD_Prg/JTAGOCDPrgTop.vhd" in Library work.
Architecture rtl of Entity jtagocdprgtop is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/uart.vhd" in Library work.
Architecture rtl of Entity uart is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/i2c_master/i2c_master_avrtop.vhd" in Library work.
Architecture struct of Entity i2c_master_avrtop is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/Button_LED_Core/Button_LED_avrtop.vhd" in Library work.
Architecture struct of Entity button_led_avrtop is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/tdes_avrtop.vhd" in Library work.
Architecture struct of Entity tdes_avrtop is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/MemArbAndMux/ArbiterAndMux.vhd" in Library work.
Architecture rtl of Entity arbiterandmux is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/MemArbAndMux/MemRdMux.vhd" in Library work.
Architecture rtl of Entity memrdmux is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/MemArbAndMux/RAMAdrDcd.vhd" in Library work.
Architecture rtl of Entity ramadrdcd is up to date.
Compiling vhdl file "X:/Papilio/workarea/Arduino_Soft_Core/sources/uC/Papilio_AVR8.vhd" in Library work.
Entity <papilio_avr8> compiled.
Entity <papilio_avr8> (Architecture <struct>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Papilio_AVR8> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <DCM32to16> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <papilio_core_template> in library <work> (architecture <behavioral>) with generics.
	io_base_address_generic = "11100000"

Analyzing hierarchy for entity <AVR_Core> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <Addr_Decoder> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <RAMDataReg> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <external_mux> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <pport> in library <work> (architecture <rtl>) with generics.
	PPortNum = 4

Analyzing hierarchy for entity <pport> in library <work> (architecture <rtl>) with generics.
	PPortNum = 5

Analyzing hierarchy for entity <Timer_Counter> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <ResetGenerator> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <XDM4Kx8> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <XPM8Kx16> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <JTAGOCDPrgTop> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <uart> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <i2c_master_avrtop> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <Button_LED_avrtop> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <tdes_avrtop> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <ArbiterAndMux> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <MemRdMux> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <RAMAdrDcd> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <pm_fetch_dec> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <reg_file> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <bit_processor> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <io_adr_dec> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <io_reg_file> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <alu_avr> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <SynchronizerDFF> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <OCDProgTCK> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <OCDProgcp2> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <Resync1b_cp2> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <Resync1b_TCK> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <i2c_master_top> in library <work> (architecture <structural>) with generics.
	ARST_LVL = '0'

Analyzing hierarchy for entity <AVR2Wishbone_Bridge> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <Wishbone_Button_LED_Core> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <Wishbone_TDES_Core> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <i2c_master_byte_ctrl> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <tdes_top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <i2c_master_bit_ctrl> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <des_cipher_top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <key_schedule> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <des_top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <block_top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <e_expansion_function> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <add_key> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <s_box> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <p_box> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <add_left> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <s1_box> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <s2_box> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <s3_box> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <s4_box> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <s5_box> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <s6_box> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <s7_box> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <s8_box> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Papilio_AVR8> in library <work> (Architecture <struct>).
WARNING:Xst:753 - "X:/Papilio/workarea/Arduino_Soft_Core/sources/uC/Papilio_AVR8.vhd" line 362: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'DCM32to16'.
WARNING:Xst:753 - "X:/Papilio/workarea/Arduino_Soft_Core/sources/uC/Papilio_AVR8.vhd" line 362: Unconnected output port 'CLK0_OUT' of component 'DCM32to16'.
WARNING:Xst:753 - "X:/Papilio/workarea/Arduino_Soft_Core/sources/uC/Papilio_AVR8.vhd" line 416: Unconnected output port 'valid_instr' of component 'AVR_Core'.
WARNING:Xst:753 - "X:/Papilio/workarea/Arduino_Soft_Core/sources/uC/Papilio_AVR8.vhd" line 416: Unconnected output port 'change_flow' of component 'AVR_Core'.
WARNING:Xst:753 - "X:/Papilio/workarea/Arduino_Soft_Core/sources/uC/Papilio_AVR8.vhd" line 699: Unconnected output port 'OC0_PWM0' of component 'Timer_Counter'.
WARNING:Xst:753 - "X:/Papilio/workarea/Arduino_Soft_Core/sources/uC/Papilio_AVR8.vhd" line 699: Unconnected output port 'OC1A_PWM1A' of component 'Timer_Counter'.
WARNING:Xst:753 - "X:/Papilio/workarea/Arduino_Soft_Core/sources/uC/Papilio_AVR8.vhd" line 699: Unconnected output port 'OC1B_PWM1B' of component 'Timer_Counter'.
WARNING:Xst:753 - "X:/Papilio/workarea/Arduino_Soft_Core/sources/uC/Papilio_AVR8.vhd" line 699: Unconnected output port 'OC2_PWM2' of component 'Timer_Counter'.
WARNING:Xst:753 - "X:/Papilio/workarea/Arduino_Soft_Core/sources/uC/Papilio_AVR8.vhd" line 699: Unconnected output port 'TC1OvfIRQ' of component 'Timer_Counter'.
WARNING:Xst:753 - "X:/Papilio/workarea/Arduino_Soft_Core/sources/uC/Papilio_AVR8.vhd" line 699: Unconnected output port 'TC1CmpAIRQ' of component 'Timer_Counter'.
WARNING:Xst:753 - "X:/Papilio/workarea/Arduino_Soft_Core/sources/uC/Papilio_AVR8.vhd" line 699: Unconnected output port 'TC1CmpBIRQ' of component 'Timer_Counter'.
WARNING:Xst:753 - "X:/Papilio/workarea/Arduino_Soft_Core/sources/uC/Papilio_AVR8.vhd" line 699: Unconnected output port 'TC1ICIRQ' of component 'Timer_Counter'.
WARNING:Xst:753 - "X:/Papilio/workarea/Arduino_Soft_Core/sources/uC/Papilio_AVR8.vhd" line 842: Unconnected output port 'rx_en' of component 'uart'.
WARNING:Xst:753 - "X:/Papilio/workarea/Arduino_Soft_Core/sources/uC/Papilio_AVR8.vhd" line 842: Unconnected output port 'tx_en' of component 'uart'.
Entity <Papilio_AVR8> analyzed. Unit <Papilio_AVR8> generated.

Analyzing Entity <DCM32to16> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <DCM32to16>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <DCM32to16>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <DCM32to16>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <DCM32to16>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <DCM32to16>.
    Set user-defined property "CLKFX_DIVIDE =  32" for instance <DCM_SP_INST> in unit <DCM32to16>.
    Set user-defined property "CLKFX_MULTIPLY =  16" for instance <DCM_SP_INST> in unit <DCM32to16>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <DCM32to16>.
    Set user-defined property "CLKIN_PERIOD =  31.2500000000000000" for instance <DCM_SP_INST> in unit <DCM32to16>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <DCM32to16>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <DCM32to16>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <DCM32to16>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <DCM32to16>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <DCM32to16>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <DCM32to16>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <DCM32to16>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <DCM32to16>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <DCM32to16>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <DCM32to16>.
Entity <DCM32to16> analyzed. Unit <DCM32to16> generated.

Analyzing generic Entity <papilio_core_template> in library <work> (Architecture <behavioral>).
	io_base_address_generic = "11100000"
INFO:Xst:2679 - Register <status_reg<7>> in unit <papilio_core_template> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <status_reg<6>> in unit <papilio_core_template> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <status_reg<5>> in unit <papilio_core_template> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <status_reg<4>> in unit <papilio_core_template> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <status_reg<3>> in unit <papilio_core_template> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <status_reg<2>> in unit <papilio_core_template> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <papilio_core_template> analyzed. Unit <papilio_core_template> generated.

Analyzing Entity <AVR_Core> in library <work> (Architecture <struct>).
Entity <AVR_Core> analyzed. Unit <AVR_Core> generated.

Analyzing Entity <pm_fetch_dec> in library <work> (Architecture <rtl>).
Entity <pm_fetch_dec> analyzed. Unit <pm_fetch_dec> generated.

Analyzing Entity <reg_file> in library <work> (Architecture <rtl>).
Entity <reg_file> analyzed. Unit <reg_file> generated.

Analyzing Entity <bit_processor> in library <work> (Architecture <rtl>).
Entity <bit_processor> analyzed. Unit <bit_processor> generated.

Analyzing Entity <io_adr_dec> in library <work> (Architecture <rtl>).
Entity <io_adr_dec> analyzed. Unit <io_adr_dec> generated.

Analyzing Entity <io_reg_file> in library <work> (Architecture <rtl>).
Entity <io_reg_file> analyzed. Unit <io_reg_file> generated.

Analyzing Entity <alu_avr> in library <work> (Architecture <rtl>).
Entity <alu_avr> analyzed. Unit <alu_avr> generated.

Analyzing Entity <Addr_Decoder> in library <work> (Architecture <rtl>).
Entity <Addr_Decoder> analyzed. Unit <Addr_Decoder> generated.

Analyzing Entity <RAMDataReg> in library <work> (Architecture <rtl>).
Entity <RAMDataReg> analyzed. Unit <RAMDataReg> generated.

Analyzing Entity <external_mux> in library <work> (Architecture <rtl>).
Entity <external_mux> analyzed. Unit <external_mux> generated.

Analyzing generic Entity <pport.1> in library <work> (Architecture <rtl>).
	PPortNum = 4
Entity <pport.1> analyzed. Unit <pport.1> generated.

Analyzing Entity <SynchronizerDFF> in library <work> (Architecture <rtl>).
Entity <SynchronizerDFF> analyzed. Unit <SynchronizerDFF> generated.

Analyzing generic Entity <pport.2> in library <work> (Architecture <rtl>).
	PPortNum = 5
Entity <pport.2> analyzed. Unit <pport.2> generated.

Analyzing Entity <Timer_Counter> in library <work> (Architecture <rtl>).
Entity <Timer_Counter> analyzed. Unit <Timer_Counter> generated.

Analyzing Entity <ResetGenerator> in library <work> (Architecture <rtl>).
Entity <ResetGenerator> analyzed. Unit <ResetGenerator> generated.

Analyzing Entity <XDM4Kx8> in library <work> (Architecture <rtl>).
    Set user-defined property "INIT =  000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "SRVAL =  000" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <RAM_Inst[0].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT =  000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "SRVAL =  000" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <RAM_Inst[1].RAM_Byte> in unit <XDM4Kx8>.
Entity <XDM4Kx8> analyzed. Unit <XDM4Kx8> generated.

Analyzing Entity <XPM8Kx16> in library <work> (Architecture <rtl>).
    Set user-defined property "INIT =  00000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_00 =  0053940C0053940C0053940C0053940C0053940C0053940C0053940C0030940C" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_01 =  0053940C0053940C0053940C0053940C0053940C0053940C0053940C0053940C" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_02 =  0053940C0053940C0053940C0053940C0053940C0053940C0053940C0061940C" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_03 =  95D8C004BF0B9503EF0FE0F1E8E4E0B0E6A0E010BFCDBFDEE0DFEFCFBE1F2411" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_04 =  940EF7E107B136A9921DC001E0B0E6A0E010BE1BF7C907B136A0F3C89631920D" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_05 =  0059940E0055940E00A9940E9508950810009380E0830000940C00C0940C005A" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_06 =  006591900064918093BF93AF939F938F933F932F2411920FB60F920F921FCFFD" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_07 =  1DA19601572DF020372D5F2D2F231DB11DA1960100689130006791B0006691A0" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_08 =  91A00061919000609180006793B0006693A00065939000649380006893201DB1" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_09 =  91AF91BF006393B0006293A000619390006093801DB11DA19601006391B00062" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0A =  BF876081B787BF836084B78394789518901F900FBE0F900F912F913F918F919F" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0B =  9508BD856081B585BD856082B585BD8F6081B58FBD8E6081B58EBD8E6082B58E" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0C =  00000000000000000000000000000000000000000000000000000000CFFF94F8" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "SRVAL =  00000" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <RAM_Word0> in unit <XPM8Kx16>.
    Set user-defined property "INIT =  00000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "SRVAL =  00000" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <RAM_Word1> in unit <XPM8Kx16>.
    Set user-defined property "INIT =  00000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "SRVAL =  00000" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <RAM_Word2> in unit <XPM8Kx16>.
    Set user-defined property "INIT =  00000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "SRVAL =  00000" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <RAM_Word3> in unit <XPM8Kx16>.
    Set user-defined property "INIT =  00000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "SRVAL =  00000" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <RAM_Word4> in unit <XPM8Kx16>.
    Set user-defined property "INIT =  00000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "SRVAL =  00000" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <RAM_Word5> in unit <XPM8Kx16>.
    Set user-defined property "INIT =  00000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "SRVAL =  00000" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <RAM_Word6> in unit <XPM8Kx16>.
    Set user-defined property "INIT =  00000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "SRVAL =  00000" for instance <RAM_Word7> in unit <XPM8Kx16>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <RAM_Word7> in unit <XPM8Kx16>.
Entity <XPM8Kx16> analyzed. Unit <XPM8Kx16> generated.

Analyzing Entity <JTAGOCDPrgTop> in library <work> (Architecture <rtl>).
Entity <JTAGOCDPrgTop> analyzed. Unit <JTAGOCDPrgTop> generated.

Analyzing Entity <OCDProgTCK> in library <work> (Architecture <rtl>).
Entity <OCDProgTCK> analyzed. Unit <OCDProgTCK> generated.

Analyzing Entity <OCDProgcp2> in library <work> (Architecture <rtl>).
INFO:Xst:1561 - "X:/Papilio/workarea/Arduino_Soft_Core/sources/JTAG_OCD_Prg/OCDProgcp2.vhd" line 196: Mux is complete : default of case is discarded
Entity <OCDProgcp2> analyzed. Unit <OCDProgcp2> generated.

Analyzing Entity <Resync1b_cp2> in library <work> (Architecture <rtl>).
Entity <Resync1b_cp2> analyzed. Unit <Resync1b_cp2> generated.

Analyzing Entity <Resync1b_TCK> in library <work> (Architecture <rtl>).
Entity <Resync1b_TCK> analyzed. Unit <Resync1b_TCK> generated.

Analyzing Entity <uart> in library <work> (Architecture <rtl>).
Entity <uart> analyzed. Unit <uart> generated.

Analyzing Entity <i2c_master_avrtop> in library <work> (Architecture <struct>).
Entity <i2c_master_avrtop> analyzed. Unit <i2c_master_avrtop> generated.

Analyzing generic Entity <i2c_master_top> in library <work> (Architecture <structural>).
	ARST_LVL = '0'
INFO:Xst:1561 - "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/i2c_master/i2c_master_top.vhd" line 202: Mux is complete : default of case is discarded
INFO:Xst:1749 - "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/i2c_master/i2c_master_top.vhd" line 231: report: Illegal write address, setting all registers to unknown.
Entity <i2c_master_top> analyzed. Unit <i2c_master_top> generated.

Analyzing Entity <i2c_master_byte_ctrl> in library <work> (Architecture <structural>).
INFO:Xst:1749 - "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/i2c_master/i2c_master_byte_ctrl.vhd" line 356: report: Byte controller entered illegal state.
Entity <i2c_master_byte_ctrl> analyzed. Unit <i2c_master_byte_ctrl> generated.

Analyzing Entity <i2c_master_bit_ctrl> in library <work> (Architecture <structural>).
Entity <i2c_master_bit_ctrl> analyzed. Unit <i2c_master_bit_ctrl> generated.

Analyzing Entity <AVR2Wishbone_Bridge> in library <work> (Architecture <rtl>).
Entity <AVR2Wishbone_Bridge> analyzed. Unit <AVR2Wishbone_Bridge> generated.

Analyzing Entity <Button_LED_avrtop> in library <work> (Architecture <struct>).
Entity <Button_LED_avrtop> analyzed. Unit <Button_LED_avrtop> generated.

Analyzing Entity <Wishbone_Button_LED_Core> in library <work> (Architecture <rtl>).
Entity <Wishbone_Button_LED_Core> analyzed. Unit <Wishbone_Button_LED_Core> generated.

Analyzing Entity <tdes_avrtop> in library <work> (Architecture <struct>).
Entity <tdes_avrtop> analyzed. Unit <tdes_avrtop> generated.

Analyzing Entity <Wishbone_TDES_Core> in library <work> (Architecture <rtl>).
Entity <Wishbone_TDES_Core> analyzed. Unit <Wishbone_TDES_Core> generated.

Analyzing Entity <tdes_top> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/tdes_top.vhd" line 218: Unconnected output port 'core_busy' of component 'des_cipher_top'.
WARNING:Xst:753 - "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/tdes_top.vhd" line 235: Unconnected output port 'core_busy' of component 'des_cipher_top'.
WARNING:Xst:753 - "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/tdes_top.vhd" line 252: Unconnected output port 'core_busy' of component 'des_cipher_top'.
Entity <tdes_top> analyzed. Unit <tdes_top> generated.

Analyzing Entity <des_cipher_top> in library <work> (Architecture <behavioral>).
Entity <des_cipher_top> analyzed. Unit <des_cipher_top> generated.

Analyzing Entity <key_schedule> in library <work> (Architecture <behavioral>).
Entity <key_schedule> analyzed. Unit <key_schedule> generated.

Analyzing Entity <des_top> in library <work> (Architecture <behavioral>).
Entity <des_top> analyzed. Unit <des_top> generated.

Analyzing Entity <block_top> in library <work> (Architecture <behavioral>).
Entity <block_top> analyzed. Unit <block_top> generated.

Analyzing Entity <e_expansion_function> in library <work> (Architecture <behavioral>).
Entity <e_expansion_function> analyzed. Unit <e_expansion_function> generated.

Analyzing Entity <add_key> in library <work> (Architecture <behavioral>).
Entity <add_key> analyzed. Unit <add_key> generated.

Analyzing Entity <s_box> in library <work> (Architecture <behavioral>).
Entity <s_box> analyzed. Unit <s_box> generated.

Analyzing Entity <s1_box> in library <work> (Architecture <behavioral>).
Entity <s1_box> analyzed. Unit <s1_box> generated.

Analyzing Entity <s2_box> in library <work> (Architecture <behavioral>).
Entity <s2_box> analyzed. Unit <s2_box> generated.

Analyzing Entity <s3_box> in library <work> (Architecture <behavioral>).
Entity <s3_box> analyzed. Unit <s3_box> generated.

Analyzing Entity <s4_box> in library <work> (Architecture <behavioral>).
Entity <s4_box> analyzed. Unit <s4_box> generated.

Analyzing Entity <s5_box> in library <work> (Architecture <behavioral>).
Entity <s5_box> analyzed. Unit <s5_box> generated.

Analyzing Entity <s6_box> in library <work> (Architecture <behavioral>).
Entity <s6_box> analyzed. Unit <s6_box> generated.

Analyzing Entity <s7_box> in library <work> (Architecture <behavioral>).
Entity <s7_box> analyzed. Unit <s7_box> generated.

Analyzing Entity <s8_box> in library <work> (Architecture <behavioral>).
Entity <s8_box> analyzed. Unit <s8_box> generated.

Analyzing Entity <p_box> in library <work> (Architecture <behavioral>).
Entity <p_box> analyzed. Unit <p_box> generated.

Analyzing Entity <add_left> in library <work> (Architecture <behavioral>).
Entity <add_left> analyzed. Unit <add_left> generated.

Analyzing Entity <ArbiterAndMux> in library <work> (Architecture <rtl>).
WARNING:Xst:819 - "X:/Papilio/workarea/Arduino_Soft_Core/sources/MemArbAndMux/ArbiterAndMux.vhd" line 50: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <busmin<0>.ramre>, <busmin<0>.ramwe>, <busmin<1>.ramre>, <busmin<1>.ramwe>, <busmin<2>.ramre>, <busmin<2>.ramwe>
WARNING:Xst:819 - "X:/Papilio/workarea/Arduino_Soft_Core/sources/MemArbAndMux/ArbiterAndMux.vhd" line 62: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <busmin<0>.ramadr>, <busmin<0>.dout>, <busmin<0>.ramre>, <busmin<0>.ramwe>, <busmin<1>.ramadr>, <busmin<1>.dout>, <busmin<1>.ramre>, <busmin<1>.ramwe>, <busmin<2>.ramadr>, <busmin<2>.dout>, <busmin<2>.ramre>, <busmin<2>.ramwe>
WARNING:Xst:819 - "X:/Papilio/workarea/Arduino_Soft_Core/sources/MemArbAndMux/ArbiterAndMux.vhd" line 89: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <busmin<0>.ramre>, <busmin<0>.ramwe>, <busmin<1>.ramre>, <busmin<1>.ramwe>, <busmin<2>.ramre>, <busmin<2>.ramwe>
Entity <ArbiterAndMux> analyzed. Unit <ArbiterAndMux> generated.

Analyzing Entity <MemRdMux> in library <work> (Architecture <rtl>).
WARNING:Xst:819 - "X:/Papilio/workarea/Arduino_Soft_Core/sources/MemArbAndMux/MemRdMux.vhd" line 29: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <slv_outs<0>.out_en>, <slv_outs<0>.dout>, <slv_outs<1>.out_en>, <slv_outs<1>.dout>
WARNING:Xst:819 - "X:/Papilio/workarea/Arduino_Soft_Core/sources/MemArbAndMux/MemRdMux.vhd" line 41: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <slv_outs<0>.out_en>, <slv_outs<1>.out_en>
Entity <MemRdMux> analyzed. Unit <MemRdMux> generated.

Analyzing Entity <RAMAdrDcd> in library <work> (Architecture <rtl>).
Entity <RAMAdrDcd> analyzed. Unit <RAMAdrDcd> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <porta> in unit <Papilio_AVR8> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <portb> in unit <Papilio_AVR8> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <portc> in unit <Papilio_AVR8> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <portd> in unit <Papilio_AVR8> is removed.
INFO:Xst:2679 - Register <sel_mast_rg> in unit <ArbiterAndMux> has a constant value of 000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <papilio_core_template>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/submodules/papilio_core_template/sources/papilio_core_template.vhd".
    Found 2-bit register for signal <output_sig>.
    Found 8-bit register for signal <control_reg>.
    Found 2-bit register for signal <status_reg<1:0>>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <papilio_core_template> synthesized.


Synthesizing Unit <Addr_Decoder>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/uC/Addr_Decoder.vhd".
WARNING:Xst:647 - Input <avr2io_addr_i<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Addr_Decoder> synthesized.


Synthesizing Unit <RAMDataReg>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/uC/RAMDataReg.vhd".
    Found 8-bit register for signal <RAMDataOut>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <RAMDataReg> synthesized.


Synthesizing Unit <external_mux>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/uC/external_mux.vhd".
Unit <external_mux> synthesized.


Synthesizing Unit <Timer_Counter>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/Timer_Counter.vhd".
WARNING:Xst:647 - Input <TC1CmpBIRQ_Ack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TC1ICIRQ_Ack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <OC1B_PWM1B> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <OC1A_PWM1A> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <TC1CmpAIRQ_Ack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TC1OvfIRQ_Ack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <TCNT1_En> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <TCNT1L> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <TCNT1H> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <TCCR1B> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <TCCR1A<7:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <TCCR1A<2:0>> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:1780 - Signal <OCR1BL> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <OCR1BH> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <OCR1AL> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <OCR1AH> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ICR1AL> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ICR1AH> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ASSR> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <EXT2SA> equivalent to <EXT1SA> has been removed
    Register <EXT2SB> equivalent to <EXT1SB> has been removed
    Found 1-bit register for signal <CK1024>.
    Found 1-bit register for signal <CK256>.
    Found 1-bit register for signal <CK64>.
    Found 1-bit register for signal <CK8>.
    Found 1-bit register for signal <Cnt0Dir>.
    Found 1-bit register for signal <Cnt2Dir>.
    Found 1-bit register for signal <EXT1FE>.
    Found 1-bit register for signal <EXT1Latched>.
    Found 1-bit register for signal <EXT1RE>.
    Found 1-bit register for signal <EXT1SA>.
    Found 1-bit register for signal <EXT1SB>.
    Found 1-bit register for signal <EXT2FE>.
    Found 1-bit register for signal <EXT2Latched>.
    Found 1-bit register for signal <EXT2RE>.
    Found 1-bit register for signal <OC0_PWM0_Int>.
    Found 8-bit comparator equal for signal <OC0_PWM0_Int$cmp_eq0003> created at line 411.
    Found 1-bit register for signal <OC2_PWM2_Int>.
    Found 8-bit comparator equal for signal <OC2_PWM2_Int$cmp_eq0003> created at line 676.
    Found 8-bit register for signal <OCR0>.
    Found 8-bit register for signal <OCR0_Tmp>.
    Found 8-bit register for signal <OCR2>.
    Found 8-bit register for signal <OCR2_Tmp>.
    Found 1-bit register for signal <PCK01024>.
    Found 1-bit register for signal <PCK0128>.
    Found 1-bit register for signal <PCK0256>.
    Found 1-bit register for signal <PCK032>.
    Found 1-bit register for signal <PCK064>.
    Found 1-bit register for signal <PCK08>.
    Found 10-bit up counter for signal <Pre0Cnt>.
    Found 10-bit up counter for signal <Pre1Cnt>.
    Found 7-bit register for signal <TCCR0<6:0>>.
    Found 7-bit register for signal <TCCR2<6:0>>.
    Found 8-bit register for signal <TCNT0>.
    Found 8-bit addsub for signal <TCNT0$share0000> created at line 330.
    Found 1-bit register for signal <TCNT0WrFl>.
    Found 8-bit register for signal <TCNT2>.
    Found 8-bit addsub for signal <TCNT2$share0000> created at line 595.
    Found 1-bit register for signal <TCNT2WrFl>.
    Found 2-bit register for signal <TIFR<7:6>>.
    Found 2-bit register for signal <TIFR<1:0>>.
    Found 8-bit comparator not equal for signal <TIFR_1$cmp_ne0000> created at line 491.
    Found 8-bit comparator not equal for signal <TIFR_7$cmp_ne0000> created at line 756.
    Found 8-bit register for signal <TIMSK>.
    Summary:
	inferred   2 Counter(s).
	inferred  98 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <Timer_Counter> synthesized.


Synthesizing Unit <ResetGenerator>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/uC/ResetGenerator.vhd".
WARNING:Xst:647 - Input <cp64m> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <cp64mRstA> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <ClrRstDFF_Tmp>.
    Found 1-bit register for signal <cp2RstA>.
    Found 1-bit register for signal <cp2RstB>.
    Found 1-bit register for signal <cp2RstC>.
    Found 1-bit register for signal <nrst_ResyncA>.
    Found 1-bit register for signal <nrst_ResyncB>.
    Found 1-bit register for signal <RstDelayA>.
    Found 1-bit register for signal <RstDelayB>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <ResetGenerator> synthesized.


Synthesizing Unit <uart>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/uart.vhd".
    Found 1-bit register for signal <txd>.
    Found 8-bit register for signal <Baud_Gen_Cnt>.
    Found 8-bit comparator equal for signal <Baud_Gen_Eq$cmp_eq0000> created at line 170.
    Found 8-bit adder for signal <Baud_Gen_In$addsub0000> created at line 171.
    Found 1-bit register for signal <Baud_Gen_Out>.
    Found 1-bit register for signal <CHR9_Latched>.
    Found 1-bit register for signal <Detector_A>.
    Found 1-bit register for signal <Detector_B>.
    Found 4-bit register for signal <Div16_Cnt>.
    Found 4-bit adder for signal <Div16_In$addsub0000> created at line 187.
    Found 1-bit register for signal <Flag_A>.
    Found 1-bit register for signal <Flag_B>.
    Found 1-bit register for signal <nUART_Rc_St0>.
    Found 1-bit register for signal <nUART_RcDel_St0>.
    Found 1-bit register for signal <nUART_Tr_St0>.
    Found 1-bit register for signal <RXD_ResyncA>.
    Found 1-bit register for signal <RXD_ResyncB>.
    Found 8-bit register for signal <SR_Tx>.
    Found 1-bit register for signal <TXB8_Latched>.
    Found 1-bit register for signal <UART_Clk_En>.
    Found 1-bit register for signal <UART_Rc_Delay>.
    Found 10-bit register for signal <UART_Rc_SR>.
    Found 1-bit register for signal <UART_Rc_St1>.
    Found 1-bit register for signal <UART_Rc_St10>.
    Found 1-bit register for signal <UART_Rc_St2>.
    Found 1-bit register for signal <UART_Rc_St3>.
    Found 1-bit register for signal <UART_Rc_St4>.
    Found 1-bit register for signal <UART_Rc_St5>.
    Found 1-bit register for signal <UART_Rc_St6>.
    Found 1-bit register for signal <UART_Rc_St7>.
    Found 1-bit register for signal <UART_Rc_St8>.
    Found 1-bit register for signal <UART_Rc_St9>.
    Found 1-bit register for signal <UART_RcDel_St1>.
    Found 1-bit register for signal <UART_RcDel_St10>.
    Found 1-bit register for signal <UART_RcDel_St11>.
    Found 1-bit register for signal <UART_RcDel_St12>.
    Found 1-bit register for signal <UART_RcDel_St13>.
    Found 1-bit register for signal <UART_RcDel_St14>.
    Found 1-bit register for signal <UART_RcDel_St15>.
    Found 1-bit register for signal <UART_RcDel_St16>.
    Found 1-bit register for signal <UART_RcDel_St2>.
    Found 1-bit register for signal <UART_RcDel_St3>.
    Found 1-bit register for signal <UART_RcDel_St4>.
    Found 1-bit register for signal <UART_RcDel_St5>.
    Found 1-bit register for signal <UART_RcDel_St6>.
    Found 1-bit register for signal <UART_RcDel_St7>.
    Found 1-bit register for signal <UART_RcDel_St8>.
    Found 1-bit register for signal <UART_RcDel_St9>.
    Found 1-bit register for signal <UART_Tr_St1>.
    Found 1-bit register for signal <UART_Tr_St10>.
    Found 1-bit register for signal <UART_Tr_St11>.
    Found 1-bit register for signal <UART_Tr_St2>.
    Found 1-bit register for signal <UART_Tr_St3>.
    Found 1-bit register for signal <UART_Tr_St4>.
    Found 1-bit register for signal <UART_Tr_St5>.
    Found 1-bit register for signal <UART_Tr_St6>.
    Found 1-bit register for signal <UART_Tr_St7>.
    Found 1-bit register for signal <UART_Tr_St8>.
    Found 1-bit register for signal <UART_Tr_St9>.
    Found 8-bit register for signal <UBRR>.
    Found 8-bit register for signal <UCR>.
    Found 8-bit register for signal <UDR_Rx>.
    Found 8-bit register for signal <UDR_Tx>.
    Found 5-bit register for signal <USR<7:3>>.
    Summary:
	inferred 119 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <uart> synthesized.


Synthesizing Unit <ArbiterAndMux>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/MemArbAndMux/ArbiterAndMux.vhd".
Unit <ArbiterAndMux> synthesized.


Synthesizing Unit <MemRdMux>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/MemArbAndMux/MemRdMux.vhd".
WARNING:Xst:647 - Input <ram_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <MemRdMux> synthesized.


Synthesizing Unit <RAMAdrDcd>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/MemArbAndMux/RAMAdrDcd.vhd".
WARNING:Xst:647 - Input <ramadr<11:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ramadr<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <RAMAdrDcd> synthesized.


Synthesizing Unit <pm_fetch_dec>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Core/pm_fetch_dec.vhd".
WARNING:Xst:647 - Input <rampz_out<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <insert_nop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <block_irq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <ram_adr_int> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pc_int> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <nelpm_st0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <irq_vector_adr<15:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <irq_vector_adr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <idc_nop> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <idc_mul> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <elpm_st2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <elpm_st1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit 1-of-10 priority encoder for internal node.
    Found 5-bit register for signal <adiw_sbiw_encoder_mux_out>.
    Found 5-bit adder for signal <adiw_sbiw_encoder_mux_out$add0000> created at line 529.
    Found 1-bit register for signal <adiw_st>.
    Found 16-bit subtractor for signal <adr_int$addsub0000> created at line 830.
    Found 1-bit register for signal <brxx_st>.
    Found 1-bit register for signal <call_st1>.
    Found 1-bit register for signal <call_st2>.
    Found 1-bit register for signal <call_st3>.
    Found 3-bit register for signal <cbi_sbi_bit_num_tmp>.
    Found 5-bit register for signal <cbi_sbi_io_adr_tmp>.
    Found 1-bit register for signal <cbi_st>.
    Found 5-bit register for signal <dex_adrreg_d_latched>.
    Found 8-bit register for signal <gp_reg_tmp>.
    Found 1-bit register for signal <icall_st1>.
    Found 1-bit register for signal <icall_st2>.
    Found 1-bit register for signal <ijmp_st>.
    Found 16-bit register for signal <instruction_reg>.
    Found 1-bit register for signal <io_file_adr_space>.
    Found 1-bit register for signal <irq_st1>.
    Found 1-bit register for signal <irq_st2>.
    Found 1-bit register for signal <irq_st3>.
    Found 1-bit register for signal <irqack_int>.
    Found 5-bit register for signal <irqackad_int>.
    Found 1-bit register for signal <jmp_st1>.
    Found 1-bit register for signal <jmp_st2>.
    Found 1-bit register for signal <ld_st>.
    Found 1-bit register for signal <lds_st>.
    Found 1-bit register for signal <lpm_st1>.
    Found 1-bit register for signal <lpm_st2>.
    Found 1-bit register for signal <ncall_st0>.
    Found 1-bit register for signal <nicall_st0>.
    Found 1-bit register for signal <nirq_st0>.
    Found 1-bit register for signal <njmp_st0>.
    Found 1-bit register for signal <nlpm_st0>.
    Found 1-bit register for signal <nrcall_st0>.
    Found 1-bit register for signal <nret_st0>.
    Found 1-bit register for signal <nreti_st0>.
    Found 1-bit register for signal <nskip_inst_st0>.
    Found 16-bit register for signal <pc_for_interrupt>.
    Found 8-bit register for signal <pc_high>.
    Found 8-bit register for signal <pc_low>.
    Found 1-bit register for signal <pop_st>.
    Found 8-bit register for signal <program_counter_high_fr>.
    Found 16-bit adder for signal <program_counter_in$share0000>.
    Found 16-bit register for signal <program_counter_tmp>.
    Found 1-bit register for signal <push_st>.
    Found 16-bit register for signal <ramadr_int>.
    Found 16-bit adder for signal <ramadr_reg_in$share0000>.
    Found 1-bit register for signal <ramre_int>.
    Found 1-bit register for signal <ramwe_int>.
    Found 1-bit register for signal <rcall_st1>.
    Found 1-bit register for signal <rcall_st2>.
    Found 1-bit register for signal <reg_file_adr_space>.
    Found 1-bit register for signal <ret_st1>.
    Found 1-bit register for signal <ret_st2>.
    Found 1-bit register for signal <ret_st3>.
    Found 1-bit register for signal <reti_st1>.
    Found 1-bit register for signal <reti_st2>.
    Found 1-bit register for signal <reti_st3>.
    Found 1-bit register for signal <rjmp_st>.
    Found 1-bit register for signal <sbi_st>.
    Found 1-bit register for signal <sbiw_st>.
    Found 1-bit register for signal <skip_inst_st1>.
    Found 1-bit register for signal <skip_inst_st2>.
    Found 1-bit register for signal <st_st>.
    Found 1-bit register for signal <sts_st>.
    Summary:
	inferred 168 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   5 Priority encoder(s).
Unit <pm_fetch_dec> synthesized.


Synthesizing Unit <reg_file>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Core/reg_file.vhd".
    Found 8-bit register for signal <r26h>.
    Found 8-bit register for signal <r27h>.
    Found 8-bit register for signal <r28h>.
    Found 8-bit register for signal <r29h>.
    Found 8-bit register for signal <r30h>.
    Found 8-bit register for signal <r31h>.
    Found 208-bit register for signal <register_file>.
    Found 16-bit adder for signal <sg_adr16_postinc>.
    Found 16-bit subtractor for signal <sg_adr16_predec>.
    Summary:
	inferred 256 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <reg_file> synthesized.


Synthesizing Unit <bit_processor>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Core/bit_processor.vhd".
    Found 8-bit register for signal <temp_in_data>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <bit_processor> synthesized.


Synthesizing Unit <io_adr_dec>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Core/io_adr_dec.vhd".
Unit <io_adr_dec> synthesized.


Synthesizing Unit <io_reg_file>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Core/io_reg_file.vhd".
WARNING:Xst:1780 - Signal <sp_int> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <rampz>.
    Found 16-bit subtractor for signal <sp_intm>.
    Found 16-bit adder for signal <sp_intp>.
    Found 8-bit register for signal <sph>.
    Found 8-bit register for signal <spl>.
    Found 8-bit register for signal <sreg>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <io_reg_file> synthesized.


Synthesizing Unit <alu_avr>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Core/alu_avr.vhd".
WARNING:Xst:646 - Signal <neg_op_out<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <neg_op_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <neg_op_carry<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <incdec_op_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incdec_op_carry<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adder_carry<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <alu_s_flag_out>.
    Found 1-bit xor2 for signal <adder_carry_0$xor0000> created at line 161.
    Found 1-bit xor2 for signal <adder_carry_1$xor0000> created at line 166.
    Found 1-bit xor2 for signal <adder_carry_2$xor0000> created at line 166.
    Found 1-bit xor2 for signal <adder_carry_3$xor0000> created at line 166.
    Found 1-bit xor2 for signal <adder_carry_4$xor0000> created at line 166.
    Found 1-bit xor2 for signal <adder_carry_5$xor0000> created at line 166.
    Found 1-bit xor2 for signal <adder_carry_6$xor0000> created at line 166.
    Found 1-bit xor2 for signal <adder_carry_7$xor0000> created at line 166.
    Found 9-bit xor3 for signal <adder_out>.
    Found 1-bit xor2 for signal <alu_v_flag_out_int$xor0000> created at line 301.
    Found 8-bit xor2 for signal <eor_op_out>.
    Found 1-bit xor2 for signal <incdec_op_carry<0>>.
    Found 1-bit xor2 for signal <incdec_op_carry_1$xor0000> created at line 212.
    Found 1-bit xor2 for signal <incdec_op_carry_2$xor0000> created at line 212.
    Found 1-bit xor2 for signal <incdec_op_carry_3$xor0000> created at line 212.
    Found 1-bit xor2 for signal <incdec_op_carry_4$xor0000> created at line 212.
    Found 1-bit xor2 for signal <incdec_op_carry_5$xor0000> created at line 212.
    Found 1-bit xor2 for signal <incdec_op_carry_6$xor0000> created at line 212.
    Found 7-bit xor2 for signal <incdec_op_out<7:1>>.
    Found 7-bit xor2 for signal <neg_op_out<7:1>>.
    Summary:
	inferred   9 Xor(s).
Unit <alu_avr> synthesized.


Synthesizing Unit <SynchronizerDFF>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/SynchronizerDFF.vhd".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <SynchronizerDFF> synthesized.


Synthesizing Unit <OCDProgTCK>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/JTAG_OCD_Prg/OCDProgTCK.vhd".
WARNING:Xst:1305 - Output <EERdStart> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <EEWrStart> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <UnusedInstr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <LatchWrData> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EEWrStart_Int> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EERdStart_Int> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <CurrentTAPState>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 32                                             |
    | Inputs             | 1                                              |
    | Outputs            | 12                                             |
    | Clock              | TCK                       (rising_edge)        |
    | Reset              | TRSTn                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | testlogicreset                                 |
    | Power Up State     | testlogicreset                                 |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <ChipEraseSM_CurrentState>.
    Found 1-bit register for signal <ChipEraseStart>.
    Found 1-bit register for signal <TDO>.
    Found 16-bit register for signal <FlEEPrgWrData>.
    Found 1-bit register for signal <TDO_OE>.
    Found 1-bit register for signal <FlWrSStart>.
    Found 1-bit register for signal <TAPCtrlTLR>.
    Found 1-bit register for signal <FlRdMStart>.
    Found 1-bit register for signal <FlRdSStart>.
    Found 1-bit register for signal <BypassShRg>.
    Found 4-bit register for signal <ChipEraseSM_CurrentState>.
    Found 1-bit register for signal <EEPROMRd_St>.
    Found 1-bit register for signal <EEPROMWr_St>.
    Found 1-bit register for signal <FlashAdrIncrEn>.
    Found 1-bit register for signal <FlashRd_St>.
    Found 1-bit register for signal <FlashWr_St>.
    Found 16-bit register for signal <FlEEPrgAdr_Int>.
    Found 7-bit adder for signal <FlEEPrgAdr_Int_6_0$add0000> created at line 517.
    Found 1-bit register for signal <FuseLockRd_St>.
    Found 1-bit register for signal <FuseWr_St>.
    Found 32-bit register for signal <IDCODEShRg>.
    Found 4-bit register for signal <InstructionRg>.
    Found 4-bit register for signal <InstructionShRg>.
    Found 1-bit register for signal <LdDataHigh>.
    Found 1-bit register for signal <LdDataLow>.
    Found 1-bit register for signal <LoadNOP_St>.
    Found 1-bit register for signal <LockWr_St>.
    Found 15-bit register for signal <PCRSh>.
    Found 8-bit register for signal <PCRShIn<7:0>>.
    Found 15-bit register for signal <PCRUd>.
    Found 16-bit register for signal <PERSh>.
    Found 1-bit register for signal <ProgEnable_Int>.
    Found 1-bit register for signal <ResetShRg>.
    Found 1-bit register for signal <SignByteRd_St>.
    Found 4-bit up counter for signal <VFPCnt>.
    Found 8-bit register for signal <VFPLSh>.
    Found 8-bit register for signal <VFPRSh>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 160 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <OCDProgTCK> synthesized.


Synthesizing Unit <OCDProgcp2>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/JTAG_OCD_Prg/OCDProgcp2.vhd".
WARNING:Xst:647 - Input <ireset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <TAPCtrlTLRDel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <FlPrgRdData>.
    Found 8-bit register for signal <EEPrgRdData>.
    Found 1-bit register for signal <ChipErase_St>.
    Found 1-bit register for signal <ChipEraseStartDel>.
    Found 12-bit up counter for signal <EEPrgAdrRg>.
    Found 8-bit register for signal <EEPrgDataRg>.
    Found 1-bit register for signal <EERd_St>.
    Found 2-bit up counter for signal <EERdCnt>.
    Found 1-bit register for signal <EERdStartDel>.
    Found 1-bit register for signal <EEWr_Int>.
    Found 2-bit up counter for signal <EEWrCnt>.
    Found 1-bit register for signal <EEWrStartDel>.
    Found 16-bit up counter for signal <FlashPrgAdrRg>.
    Found 16-bit register for signal <FlashPrgDataRg>.
    Found 1-bit register for signal <FlRd_St>.
    Found 2-bit up counter for signal <FlRdCnt>.
    Found 1-bit register for signal <FlRdMStartDel>.
    Found 1-bit register for signal <FlRdSStartDel>.
    Found 2-bit up counter for signal <FlWrCnt>.
    Found 1-bit register for signal <FlWrMStartDel>.
    Found 1-bit register for signal <FlWrSStartDel>.
    Found 1-bit register for signal <pm_h_we_Int>.
    Found 1-bit register for signal <pm_l_we_Int>.
    Summary:
	inferred   6 Counter(s).
	inferred  61 D-type flip-flop(s).
Unit <OCDProgcp2> synthesized.


Synthesizing Unit <Resync1b_cp2>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/JTAG_OCD_Prg/Resync1b_cp2.vhd".
    Found 1-bit register for signal <DOut>.
    Found 1-bit register for signal <DIn_Tmp>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Resync1b_cp2> synthesized.


Synthesizing Unit <Resync1b_TCK>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/JTAG_OCD_Prg/Resync1b_TCK.vhd".
    Found 1-bit register for signal <DOut>.
    Found 1-bit register for signal <DIn_Tmp>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Resync1b_TCK> synthesized.


Synthesizing Unit <AVR2Wishbone_Bridge>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/AVR2Wishbone_Bridge.vhd".
Unit <AVR2Wishbone_Bridge> synthesized.


Synthesizing Unit <i2c_master_bit_ctrl>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/i2c_master/i2c_master_bit_ctrl.vhd".
    Found finite state machine <FSM_1> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 50                                             |
    | Inputs             | 6                                              |
    | Outputs            | 19                                             |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | c_state$not0000           (positive)           |
    | Reset              | nReset                    (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <dout>.
    Found 1-bit register for signal <clk_en>.
    Found 1-bit register for signal <cmd_stop>.
    Found 16-bit down counter for signal <cnt>.
    Found 2-bit register for signal <cSCL>.
    Found 2-bit register for signal <cSDA>.
    Found 1-bit register for signal <dSCL>.
    Found 1-bit register for signal <dscl_oen>.
    Found 1-bit register for signal <dSDA>.
    Found 14-bit register for signal <filter_cnt>.
    Found 14-bit subtractor for signal <filter_cnt$addsub0000> created at line 282.
    Found 3-bit register for signal <fSCL>.
    Found 3-bit register for signal <fSDA>.
    Found 1-bit register for signal <ial>.
    Found 1-bit register for signal <ibusy>.
    Found 1-bit register for signal <iscl_oen>.
    Found 1-bit register for signal <isda_oen>.
    Found 1-bit register for signal <sda_chk>.
    Found 1-bit register for signal <slave_wait>.
    Found 1-bit register for signal <sSCL>.
    Found 1-bit register for signal <sSDA>.
    Found 1-bit register for signal <sta_condition>.
    Found 1-bit register for signal <sto_condition>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  41 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <i2c_master_bit_ctrl> synthesized.


Synthesizing Unit <Wishbone_Button_LED_Core>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/Button_LED_Core/Wishbone_Button_LED_Core.vhd".
WARNING:Xst:647 - Input <wb_dat_i<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <btn_intcontrol_reg>.
    Found 4-bit register for signal <buttons_2r>.
    Found 4-bit register for signal <buttons_r>.
    Found 4-bit register for signal <led_latch_reg>.
    Found 4-bit register for signal <led_off_reg>.
    Found 4-bit register for signal <led_on_reg>.
    Summary:
	inferred  25 D-type flip-flop(s).
Unit <Wishbone_Button_LED_Core> synthesized.


Synthesizing Unit <key_schedule>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/key_schedule.vhd".
WARNING:Xst:647 - Input <key_in<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <key_in<15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <key_in<23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <key_in<31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <key_in<39>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <key_in<47>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <key_in<55>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <key_in<63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <key_ready>.
    Found 48-bit 16-to-1 multiplexer for signal <key_out>.
    Found 48-bit register for signal <K1>.
    Found 48-bit register for signal <K10>.
    Found 48-bit register for signal <K11>.
    Found 48-bit register for signal <K12>.
    Found 48-bit register for signal <K13>.
    Found 48-bit register for signal <K14>.
    Found 48-bit register for signal <K15>.
    Found 48-bit register for signal <K16>.
    Found 48-bit register for signal <K2>.
    Found 48-bit register for signal <K3>.
    Found 48-bit register for signal <K4>.
    Found 48-bit register for signal <K5>.
    Found 48-bit register for signal <K6>.
    Found 48-bit register for signal <K7>.
    Found 48-bit register for signal <K8>.
    Found 48-bit register for signal <K9>.
    Summary:
	inferred 769 D-type flip-flop(s).
	inferred  48 Multiplexer(s).
Unit <key_schedule> synthesized.


Synthesizing Unit <e_expansion_function>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/e_expansion_function.vhd".
Unit <e_expansion_function> synthesized.


Synthesizing Unit <add_key>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/add_key.vhd".
    Found 6-bit xor2 for signal <x6_out>.
    Found 6-bit xor2 for signal <x2_out>.
    Found 6-bit xor2 for signal <x7_out>.
    Found 6-bit xor2 for signal <x3_out>.
    Found 6-bit xor2 for signal <x4_out>.
    Found 6-bit xor2 for signal <x0_out>.
    Found 6-bit xor2 for signal <x5_out>.
    Found 6-bit xor2 for signal <x1_out>.
Unit <add_key> synthesized.


Synthesizing Unit <p_box>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/p_box.vhd".
Unit <p_box> synthesized.


Synthesizing Unit <add_left>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/add_left.vhd".
    Found 32-bit xor2 for signal <x_out>.
Unit <add_left> synthesized.


Synthesizing Unit <s1_box>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/s1_box.vhd".
    Found 64x4-bit ROM for signal <SPO$mux0000>.
    Summary:
	inferred   1 ROM(s).
Unit <s1_box> synthesized.


Synthesizing Unit <s2_box>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/s2_box.vhd".
    Found 64x4-bit ROM for signal <SPO$mux0000>.
    Summary:
	inferred   1 ROM(s).
Unit <s2_box> synthesized.


Synthesizing Unit <s3_box>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/s3_box.vhd".
    Found 64x4-bit ROM for signal <SPO$mux0000>.
    Summary:
	inferred   1 ROM(s).
Unit <s3_box> synthesized.


Synthesizing Unit <s4_box>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/s4_box.vhd".
    Found 64x4-bit ROM for signal <SPO$mux0000>.
    Summary:
	inferred   1 ROM(s).
Unit <s4_box> synthesized.


Synthesizing Unit <s5_box>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/s5_box.vhd".
    Found 64x4-bit ROM for signal <SPO$mux0000>.
    Summary:
	inferred   1 ROM(s).
Unit <s5_box> synthesized.


Synthesizing Unit <s6_box>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/s6_box.vhd".
    Found 64x4-bit ROM for signal <SPO$mux0000>.
    Summary:
	inferred   1 ROM(s).
Unit <s6_box> synthesized.


Synthesizing Unit <s7_box>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/s7_box.vhd".
    Found 64x4-bit ROM for signal <SPO$mux0000>.
    Summary:
	inferred   1 ROM(s).
Unit <s7_box> synthesized.


Synthesizing Unit <s8_box>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/s8_box.vhd".
    Found 64x4-bit ROM for signal <SPO$mux0000>.
    Summary:
	inferred   1 ROM(s).
Unit <s8_box> synthesized.


Synthesizing Unit <DCM32to16>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/scripts/XilinxISE/DCM32to16.vhd".
Unit <DCM32to16> synthesized.


Synthesizing Unit <AVR_Core>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Core/avr_core.vhd".
WARNING:Xst:1780 - Signal <sreg_flags> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reg_file_rd_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <AVR_Core> synthesized.


Synthesizing Unit <pport_1>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/portx.vhd".
    Found 8-bit register for signal <DDRx_Int>.
    Found 8-bit register for signal <PINx_Resync>.
    Found 8-bit register for signal <PORTx_Int>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <pport_1> synthesized.


Synthesizing Unit <pport_2>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/portx.vhd".
    Found 8-bit register for signal <DDRx_Int>.
    Found 8-bit register for signal <PINx_Resync>.
    Found 8-bit register for signal <PORTx_Int>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <pport_2> synthesized.


Synthesizing Unit <XDM4Kx8>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Memory/XDM4Kx8.vhd".
WARNING:Xst:646 - Signal <gnd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cp2n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <SSR> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <DIP<0>> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <XDM4Kx8> synthesized.


Synthesizing Unit <XPM8Kx16>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Memory/XPM8Kx16.vhd".
WARNING:Xst:646 - Signal <gnd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <SSR> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <DIP> is used but never assigned. This sourceless signal will be automatically connected to value 11.
    Found 16-bit 8-to-1 multiplexer for signal <dout>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <XPM8Kx16> synthesized.


Synthesizing Unit <JTAGOCDPrgTop>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/JTAG_OCD_Prg/JTAGOCDPrgTop.vhd".
Unit <JTAGOCDPrgTop> synthesized.


Synthesizing Unit <Button_LED_avrtop>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/Button_LED_Core/Button_LED_avrtop.vhd".
WARNING:Xst:646 - Signal <wb_adr<7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Button_LED_avrtop> synthesized.


Synthesizing Unit <i2c_master_byte_ctrl>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/i2c_master/i2c_master_byte_ctrl.vhd".
    Found finite state machine <FSM_2> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 31                                             |
    | Inputs             | 9                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | nReset                    (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_idle                                        |
    | Power Up State     | st_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <ack_out>.
    Found 4-bit register for signal <core_cmd>.
    Found 1-bit register for signal <core_txd>.
    Found 3-bit register for signal <dcnt>.
    Found 3-bit subtractor for signal <dcnt$addsub0000> created at line 220.
    Found 1-bit register for signal <host_ack>.
    Found 1-bit register for signal <ld>.
    Found 1-bit register for signal <shift>.
    Found 8-bit register for signal <sr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <i2c_master_byte_ctrl> synthesized.


Synthesizing Unit <s_box>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/s_box.vhd".
Unit <s_box> synthesized.


Synthesizing Unit <i2c_master_top>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/i2c_master/i2c_master_top.vhd".
    Found 8-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <wb_inta_o>.
    Found 1-bit register for signal <al>.
    Found 8-bit register for signal <cr>.
    Found 8-bit register for signal <ctr>.
    Found 1-bit register for signal <iack_o>.
    Found 1-bit register for signal <irq_flag>.
    Found 16-bit register for signal <prer>.
    Found 1-bit register for signal <rxack>.
    Found 1-bit register for signal <tip>.
    Found 8-bit register for signal <txr>.
    Found 8-bit 8-to-1 multiplexer for signal <wb_dat_o$mux0001> created at line 190.
    Summary:
	inferred  54 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <i2c_master_top> synthesized.


Synthesizing Unit <block_top>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/block_top.vhd".
Unit <block_top> synthesized.


Synthesizing Unit <i2c_master_avrtop>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/i2c_master/i2c_master_avrtop.vhd".
WARNING:Xst:646 - Signal <wb_adr<7:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <i2c_master_avrtop> synthesized.


Synthesizing Unit <des_top>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/des_top.vhd".
    Found finite state machine <FSM_3> for signal <nextstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clock                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | waitkey                                        |
    | Power Up State     | waitkey                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <core_busy>.
    Found 64-bit register for signal <data_out>.
    Found 1-bit register for signal <des_out_rdy>.
    Found 4-bit register for signal <KeySelect>.
    Found 4-bit addsub for signal <KeySelect$addsub0000>.
    Found 32-bit register for signal <L_in_internal>.
    Found 32-bit register for signal <R_in_internal>.
    Found 4-bit register for signal <RoundCounter>.
    Found 4-bit adder for signal <RoundCounter$addsub0000> created at line 222.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 138 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <des_top> synthesized.


Synthesizing Unit <des_cipher_top>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/des_cipher_top.vhd".
    Found 64-bit register for signal <data_in_internal>.
    Found 1-bit register for signal <data_ready_internal>.
    Summary:
	inferred  65 D-type flip-flop(s).
Unit <des_cipher_top> synthesized.


Synthesizing Unit <tdes_top>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/tdes_top.vhd".
    Found 1-bit register for signal <out_ready>.
    Found 64-bit register for signal <data_out>.
    Found 64-bit register for signal <data_in_internal>.
    Found 1-bit register for signal <fsel_internal>.
    Found 1-bit register for signal <fsel_internal_inv>.
    Found 64-bit register for signal <key1_in_internal>.
    Found 64-bit register for signal <key2_in_internal>.
    Found 64-bit register for signal <key3_in_internal>.
    Found 1-bit register for signal <lddata_internal>.
    Found 64-bit register for signal <memkey1>.
    Found 64-bit register for signal <memkey3>.
    Found 1-bit register for signal <nextstate<0>>.
    Summary:
	inferred 453 D-type flip-flop(s).
Unit <tdes_top> synthesized.


Synthesizing Unit <Wishbone_TDES_Core>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/Wishbone_tdes_core.vhd".
    Found finite state machine <FSM_4> for signal <fsm_cs>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 23                                             |
    | Inputs             | 3                                              |
    | Outputs            | 10                                             |
    | Clock              | wb_clk_i                  (rising_edge)        |
    | Reset              | wb_rst_i                  (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 64-bit register for signal <datareg>.
    Found 64-bit register for signal <deskey1>.
    Found 64-bit register for signal <deskey2>.
    Found 64-bit register for signal <deskey3>.
    Found 1-bit register for signal <encrypt_mode>.
    Found 1-bit register for signal <tdes_enable>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 258 D-type flip-flop(s).
Unit <Wishbone_TDES_Core> synthesized.


Synthesizing Unit <tdes_avrtop>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/Peripheral/tdes/tdes_avrtop.vhd".
WARNING:Xst:646 - Signal <wb_adr<7:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <tdes_avrtop> synthesized.


Synthesizing Unit <Papilio_AVR8>.
    Related source file is "X:/Papilio/workarea/Arduino_Soft_Core/sources/uC/Papilio_AVR8.vhd".
WARNING:Xst:2565 - Inout <portb<2>> is never assigned.
WARNING:Xst:2565 - Inout <portb<3>> is never assigned.
WARNING:Xst:2565 - Inout <portb<4>> is never assigned.
WARNING:Xst:2565 - Inout <portb<5>> is never assigned.
WARNING:Xst:2565 - Inout <portb<6>> is never assigned.
WARNING:Xst:2565 - Inout <portb<7>> is never assigned.
WARNING:Xst:2565 - Inout <portd<2>> is never assigned.
WARNING:Xst:2565 - Inout <portd<3>> is never assigned.
WARNING:Xst:2565 - Inout <portd<4>> is never assigned.
WARNING:Xst:2565 - Inout <porta<2>> is never assigned.
WARNING:Xst:2565 - Inout <portd<5>> is never assigned.
WARNING:Xst:2565 - Inout <porta<3>> is never assigned.
WARNING:Xst:2565 - Inout <portd<6>> is never assigned.
WARNING:Xst:2565 - Inout <porta<4>> is never assigned.
WARNING:Xst:2565 - Inout <portd<7>> is never assigned.
WARNING:Xst:2565 - Inout <porta<5>> is never assigned.
WARNING:Xst:2565 - Inout <porta<6>> is never assigned.
WARNING:Xst:2565 - Inout <porta<7>> is never assigned.
WARNING:Xst:2565 - Inout <sda> is never assigned.
WARNING:Xst:2565 - Inout <scl> is never assigned.
WARNING:Xst:646 - Signal <udma_mack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <stb_IOmod> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <stb_IO> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sleepi> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sleep_mode> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sleep_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ram_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <portd_out_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <portd_dbusout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <portc_out_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <portc_dbusout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <portb_out_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <portb_dbusout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <porta_out_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <porta_dbusout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pm_h_we> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pm_adr<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nrst_cp64m_tmp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nrst_clksw> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <irqok> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <io_port_out_en<0:1>> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:653 - Signal <io_port_out_en<5:6>> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:1781 - Signal <io_port_out<0:1>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <io_port_out<5:6>> is used but never assigned. Tied to default value.
WARNING:Xst:646 - Signal <ind_irq_ack<22:20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ind_irq_ack<18:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ind_irq_ack<13:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ind_irq_ack<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <globint> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <core_wdri> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <core_iowebus<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <core_iowebus<8:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <core_iorebus<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <core_iorebus<8:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <aes_mack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <TRSTn> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <TMS> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <TDO> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <TDI> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <TCK> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <PortDReg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PortCReg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PortBReg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PortAReg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EEWrData> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EEWr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <EERdData> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:646 - Signal <EEPrgSel> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <EEAdr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDRDReg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDRCReg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDRBReg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDRAReg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit tristate buffer for signal <porte>.
    Found 8-bit tristate buffer for signal <portf>.
    Found 1-bit tristate buffer for signal <portd<1>>.
    Found 1-bit tristate buffer for signal <portd<0>>.
    Summary:
	inferred  18 Tristate(s).
Unit <Papilio_AVR8> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 24
 64x4-bit ROM                                          : 24
# Adders/Subtractors                                   : 21
 14-bit subtractor                                     : 1
 16-bit adder                                          : 4
 16-bit subtractor                                     : 3
 3-bit subtractor                                      : 1
 4-bit adder                                           : 4
 4-bit addsub                                          : 3
 5-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
 8-bit addsub                                          : 2
# Counters                                             : 10
 10-bit up counter                                     : 2
 12-bit up counter                                     : 1
 16-bit down counter                                   : 1
 16-bit up counter                                     : 1
 2-bit up counter                                      : 4
 4-bit up counter                                      : 1
# Registers                                            : 796
 1-bit register                                        : 624
 14-bit register                                       : 1
 15-bit register                                       : 2
 16-bit register                                       : 7
 2-bit register                                        : 3
 3-bit register                                        : 4
 32-bit register                                       : 7
 4-bit register                                        : 15
 48-bit register                                       : 48
 5-bit register                                        : 4
 64-bit register                                       : 13
 8-bit register                                        : 68
# Comparators                                          : 5
 8-bit comparator equal                                : 3
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 5
 16-bit 8-to-1 multiplexer                             : 1
 48-bit 16-to-1 multiplexer                            : 3
 8-bit 8-to-1 multiplexer                              : 1
# Priority Encoders                                    : 1
 5-bit 1-of-10 priority encoder                        : 1
# Tristates                                            : 18
 1-bit tristate buffer                                 : 18
# Xors                                                 : 68
 1-bit xor2                                            : 31
 1-bit xor3                                            : 9
 32-bit xor2                                           : 3
 6-bit xor2                                            : 24
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/fsm_cs/FSM> on signal <fsm_cs[1:13]> with one-hot encoding.
------------------------
 State | Encoding
------------------------
 0000  | 0000000000001
 0001  | 0000000000010
 0010  | 0000000000100
 0011  | 0000000001000
 0100  | 0000000010000
 0101  | 0000000100000
 0110  | 0000001000000
 0111  | 0000010000000
 1000  | 0000100000000
 1001  | 0001000000000
 1010  | 0010000000000
 1011  | 0100000000000
 1100  | 1000000000000
------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/DESCIPHERTOP1/DESTOP/nextstate/FSM> on signal <nextstate[1:5]> with one-hot encoding.
Optimizing FSM <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/DESCIPHERTOP2/DESTOP/nextstate/FSM> on signal <nextstate[1:5]> with one-hot encoding.
Optimizing FSM <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/DESCIPHERTOP3/DESTOP/nextstate/FSM> on signal <nextstate[1:5]> with one-hot encoding.
--------------------------
 State        | Encoding
--------------------------
 waitkey      | 00001
 waitdata     | 00010
 initialround | 00100
 repeatround  | 01000
 finalround   | 10000
--------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <I2C_MASTER_GEN.I2C_MASTER_INST/I2C_MASTER/byte_ctrl/c_state/FSM> on signal <c_state[1:3]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 st_idle  | 000
 st_start | 001
 st_read  | 011
 st_write | 010
 st_ack   | 111
 st_stop  | 110
----------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <I2C_MASTER_GEN.I2C_MASTER_INST/I2C_MASTER/byte_ctrl/bit_ctrl/c_state/FSM> on signal <c_state[1:18]> with one-hot encoding.
-------------------------------
 State   | Encoding
-------------------------------
 idle    | 000000000000000001
 start_a | 000000000000000010
 start_b | 000000000000100000
 start_c | 000000000001000000
 start_d | 000000000010000000
 start_e | 000000000100000000
 stop_a  | 000000000000000100
 stop_b  | 000000001000000000
 stop_c  | 000000010000000000
 stop_d  | 000000100000000000
 rd_a    | 000000000000010000
 rd_b    | 000001000000000000
 rd_c    | 000010000000000000
 rd_d    | 000100000000000000
 wr_a    | 000000000000001000
 wr_b    | 001000000000000000
 wr_c    | 010000000000000000
 wr_d    | 100000000000000000
-------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/CurrentTAPState/FSM> on signal <CurrentTAPState[1:16]> with one-hot encoding.
------------------------------------
 State          | Encoding
------------------------------------
 testlogicreset | 0000000000000001
 runtestidle    | 0000000000000010
 selectdrscan   | 0000000000000100
 capturedr      | 0000000000010000
 shiftdr        | 0000000001000000
 exit1dr        | 0000000000100000
 pausedr        | 0000000100000000
 exit2dr        | 0000001000000000
 updatedr       | 0000000010000000
 selectirscan   | 0000000000001000
 captureir      | 0000010000000000
 shiftir        | 0001000000000000
 exit1ir        | 0000100000000000
 pauseir        | 0100000000000000
 exit2ir        | 1000000000000000
 updateir       | 0010000000000000
------------------------------------
WARNING:Xst:1290 - Hierarchical block <EEWrStart_Resync_Inst> is unconnected in block <JTAGOCDPrgTop_Inst>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <FFd1> in Unit <FSM> is equivalent to the following 6 FFs/Latches, which will be removed : <FFd3> <FFd9> <FFd7> <FFd11> <FFd13> <FFd14> 
INFO:Xst:2261 - The FF/Latch <FFd6> in Unit <FSM> is equivalent to the following FF/Latch, which will be removed : <FFd12> 
INFO:Xst:2261 - The FF/Latch <K3_40> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_27> <K2_45> <K4_47> <K5_30> <K6_39> <K8_25> <K10_37> <K12_33> <K9_32> <K11_28> <K14_24> <K15_38> 
INFO:Xst:2261 - The FF/Latch <K3_16> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_4> <K2_7> <K4_3> <K6_21> <K8_18> <K10_22> <K9_8> <K11_2> <K13_19> <K14_5> <K15_6> <K16_23> 
INFO:Xst:2261 - The FF/Latch <K3_9> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K2_17> <K4_15> <K5_23> <K6_7> <K7_16> <K8_3> <K10_10> <K12_1> <K9_12> <K11_13> <K13_8> <K14_22> <K15_2> <K16_11> 
INFO:Xst:2261 - The FF/Latch <K1_46> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K2_39> <K4_25> <K5_44> <K6_35> <K7_42> <K8_36> <K10_24> <K12_27> <K11_38> <K14_34> <K15_26> <K16_30> 
INFO:Xst:2261 - The FF/Latch <K3_24> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_36> <K4_38> <K5_27> <K7_34> <K8_26> <K10_39> <K12_25> <K9_30> <K13_44> <K14_35> <K15_42> <K16_33> 
INFO:Xst:2261 - The FF/Latch <K3_34> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_45> <K4_26> <K5_46> <K6_29> <K7_41> <K8_32> <K10_35> <K12_36> <K9_44> <K11_42> <K13_43> <K14_31> <K16_27> 
INFO:Xst:2261 - The FF/Latch <K1_7> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K2_20> <K4_12> <K5_10> <K6_13> <K7_1> <K8_8> <K10_14> <K12_17> <K9_0> <K11_11> <K13_9> <K14_15> <K15_23> <K16_4> 
INFO:Xst:2261 - The FF/Latch <K3_41> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_39> <K2_29> <K4_32> <K5_37> <K6_28> <K7_33> <K10_31> <K12_45> <K9_43> <K13_40> <K14_47> <K15_30> <K16_46> 
INFO:Xst:2261 - The FF/Latch <K3_5> in Unit <KEYSCHEDULE> is equivalent to the following 11 FFs/Latches, which will be removed : <K1_17> <K2_19> <K4_6> <K5_4> <K6_20> <K8_12> <K10_21> <K12_18> <K13_0> <K14_14> <K15_11> 
INFO:Xst:2261 - The FF/Latch <K3_22> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_18> <K2_8> <K4_2> <K6_19> <K7_5> <K8_6> <K10_7> <K12_3> <K9_23> <K11_16> <K14_21> <K16_1> 
INFO:Xst:2261 - The FF/Latch <K3_10> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_3> <K2_12> <K4_13> <K5_1> <K6_8> <K7_22> <K8_2> <K10_17> <K12_15> <K9_11> <K11_9> <K13_23> <K14_7> <K15_16> 
INFO:Xst:2261 - The FF/Latch <K3_13> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K2_10> <K4_1> <K5_8> <K6_22> <K7_2> <K10_9> <K12_23> <K9_17> <K11_15> <K13_7> <K14_16> <K15_3> <K16_12> 
INFO:Xst:2261 - The FF/Latch <K3_32> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K2_41> <K4_37> <K5_28> <K6_33> <K8_24> <K12_40> <K9_31> <K11_45> <K13_47> <K14_30> <K15_39> <K16_29> 
INFO:Xst:2261 - The FF/Latch <K3_28> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_44> <K2_37> <K4_33> <K6_24> <K7_38> <K8_27> <K10_40> <K12_30> <K9_45> <K11_47> <K13_39> <K15_25> <K16_32> 
INFO:Xst:2261 - The FF/Latch <K3_38> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_43> <K2_24> <K4_27> <K6_34> <K7_26> <K8_46> <K12_44> <K9_39> <K11_25> <K13_35> <K14_42> <K15_36> 
INFO:Xst:2261 - The FF/Latch <K3_26> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_40> <K2_34> <K4_46> <K5_29> <K6_41> <K7_32> <K8_37> <K10_42> <K12_43> <K9_35> <K11_36> <K13_31> <K15_45> 
INFO:Xst:2261 - The FF/Latch <K3_42> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_37> <K2_35> <K4_36> <K5_43> <K6_31> <K8_45> <K10_34> <K12_46> <K11_26> <K13_29> <K14_41> <K15_32> <K16_44> 
INFO:Xst:2261 - The FF/Latch <K3_23> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_5> <K2_15> <K4_7> <K5_16> <K6_3> <K8_21> <K10_1> <K12_22> <K9_13> <K11_8> <K13_2> <K15_19> <K16_9> 
INFO:Xst:2261 - The FF/Latch <K1_24> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K2_31> <K4_45> <K5_40> <K6_47> <K7_30> <K8_39> <K10_41> <K12_37> <K9_29> <K11_32> <K13_28> <K14_33> <K16_43> 
INFO:Xst:2261 - The FF/Latch <K3_15> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_19> <K2_9> <K4_23> <K5_7> <K6_16> <K7_3> <K10_13> <K12_8> <K9_10> <K11_1> <K13_22> <K14_2> <K16_17> 
INFO:Xst:2261 - The FF/Latch <K3_30> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_34> <K2_47> <K4_39> <K6_25> <K7_44> <K8_35> <K10_33> <K12_24> <K9_28> <K13_38> <K14_27> <K16_40> 
INFO:Xst:2261 - The FF/Latch <K3_11> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_22> <K2_14> <K4_17> <K5_9> <K6_15> <K7_23> <K8_7> <K12_10> <K9_20> <K11_12> <K13_13> <K14_1> <K15_8> <K16_0> 
INFO:Xst:2261 - The FF/Latch <K3_14> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_8> <K2_0> <K4_11> <K5_17> <K6_9> <K7_15> <K8_23> <K10_20> <K12_12> <K9_4> <K13_10> <K14_13> <K15_1> <K16_18> 
INFO:Xst:2261 - The FF/Latch <K1_10> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K2_21> <K4_18> <K5_0> <K6_14> <K7_11> <K8_17> <K10_5> <K12_4> <K9_19> <K11_6> <K13_20> <K15_12> 
INFO:Xst:2261 - The FF/Latch <K3_21> in Unit <KEYSCHEDULE> is equivalent to the following 11 FFs/Latches, which will be removed : <K1_12> <K5_18> <K6_0> <K7_14> <K8_11> <K10_19> <K12_6> <K11_5> <K13_4> <K14_20> <K16_3> 
INFO:Xst:2261 - The FF/Latch <K3_44> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_41> <K2_25> <K4_35> <K5_42> <K6_36> <K7_43> <K8_31> <K10_27> <K12_34> <K9_38> <K13_26> <K14_46> <K15_29> 
INFO:Xst:2261 - The FF/Latch <K3_4> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_15> <K2_6> <K4_20> <K6_12> <K7_10> <K8_13> <K10_18> <K12_14> <K11_0> <K13_11> <K14_17> <K15_9> <K16_5> 
INFO:Xst:2261 - The FF/Latch <K3_25> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_29> <K4_44> <K5_35> <K6_42> <K7_36> <K8_43> <K10_38> <K9_24> <K11_27> <K13_34> <K14_26> <K15_46> <K16_39> 
INFO:Xst:2261 - The FF/Latch <K3_46> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_47> <K2_26> <K4_29> <K5_41> <K6_32> <K7_37> <K8_28> <K10_36> <K12_31> <K9_42> <K11_43> <K14_45> <K15_40> <K16_34> 
INFO:Xst:2261 - The FF/Latch <K1_14> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K2_2> <K4_19> <K5_5> <K6_6> <K7_4> <K8_20> <K10_3> <K12_21> <K9_16> <K14_18> <K15_0> <K16_22> 
INFO:Xst:2261 - The FF/Latch <K3_35> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_32> <K2_44> <K4_42> <K5_36> <K6_43> <K7_31> <K12_26> <K9_27> <K11_34> <K13_46> <K14_29> <K15_41> <K16_25> 
INFO:Xst:2261 - The FF/Latch <K3_1> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_21> <K2_13> <K4_8> <K5_22> <K6_2> <K8_19> <K10_15> <K12_7> <K9_9> <K11_23> <K13_16> <K14_3> <K16_10> 
INFO:Xst:2261 - The FF/Latch <K3_31> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K2_43> <K5_45> <K6_40> <K7_47> <K8_30> <K10_29> <K12_32> <K9_46> <K11_41> <K13_37> <K14_28> <K15_33> <K16_36> 
INFO:Xst:2261 - The FF/Latch <K3_37> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_25> <K2_32> <K4_28> <K5_33> <K7_24> <K8_38> <K10_45> <K12_47> <K11_40> <K13_30> <K14_39> <K16_41> 
INFO:Xst:2261 - The FF/Latch <K3_7> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_6> <K2_23> <K4_16> <K5_3> <K7_21> <K10_8> <K12_2> <K9_1> <K11_22> <K14_19> <K15_5> <K16_15> 
INFO:Xst:2261 - The FF/Latch <K3_47> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K2_40> <K4_30> <K5_39> <K7_25> <K8_44> <K10_28> <K9_37> <K11_33> <K13_24> <K14_38> <K15_27> <K16_45> 
INFO:Xst:2261 - The FF/Latch <K3_33> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_35> <K2_28> <K5_24> <K6_38> <K7_27> <K10_47> <K12_39> <K9_40> <K11_30> <K14_25> <K15_44> <K16_37> 
INFO:Xst:2261 - The FF/Latch <K3_17> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_2> <K2_11> <K4_9> <K5_15> <K6_23> <K7_7> <K8_16> <K10_12> <K12_13> <K11_10> <K13_1> <K14_8> <K15_22> <K16_14> 
INFO:Xst:2261 - The FF/Latch <K3_27> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_31> <K2_38> <K5_34> <K6_26> <K7_46> <K8_29> <K10_25> <K12_35> <K11_44> <K13_42> <K14_36> <K15_43> <K16_24> 
INFO:Xst:2261 - The FF/Latch <K3_18> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_13> <K4_0> <K5_14> <K6_11> <K7_17> <K8_9> <K10_6> <K12_20> <K9_5> <K11_4> <K14_12> <K15_10> <K16_21> 
INFO:Xst:2261 - The FF/Latch <K3_6> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_9> <K2_5> <K4_4> <K5_20> <K7_12> <K8_10> <K12_0> <K9_21> <K11_18> <K13_14> <K14_11> <K15_17> <K16_19> 
INFO:Xst:2261 - The FF/Latch <K3_20> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_23> <K2_4> <K5_12> <K6_10> <K7_13> <K8_1> <K10_0> <K12_11> <K9_18> <K11_14> <K13_17> <K14_9> <K15_15> <K16_6> 
INFO:Xst:2261 - The FF/Latch <K3_3> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_20> <K2_16> <K5_21> <K7_18> <K8_0> <K10_2> <K12_19> <K9_22> <K13_5> <K14_6> <K15_4> <K16_7> 
INFO:Xst:2261 - The FF/Latch <K3_2> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_0> <K2_22> <K5_19> <K6_5> <K7_6> <K8_4> <K10_16> <K9_7> <K11_3> <K13_21> <K15_18> <K16_8> 
INFO:Xst:2261 - The FF/Latch <K3_36> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_28> <K2_42> <K4_43> <K5_31> <K7_45> <K8_40> <K10_26> <K12_29> <K9_34> <K11_46> <K13_41> <K14_32> <K15_37> <K16_35> 
INFO:Xst:2261 - The FF/Latch <K3_19> in Unit <KEYSCHEDULE> is equivalent to the following 11 FFs/Latches, which will be removed : <K1_11> <K4_5> <K5_6> <K6_4> <K7_20> <K9_3> <K11_21> <K13_18> <K14_0> <K15_14> <K16_2> 
INFO:Xst:2261 - The FF/Latch <K3_45> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_38> <K4_40> <K5_47> <K6_30> <K7_39> <K10_32> <K12_28> <K9_41> <K11_37> <K13_33> <K15_24> <K16_31> 
INFO:Xst:2261 - The FF/Latch <K3_8> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K2_1> <K4_22> <K5_2> <K7_19> <K8_5> <K10_23> <K12_16> <K9_15> <K11_7> <K13_3> <K15_21> <K16_13> 
INFO:Xst:2261 - The FF/Latch <K3_39> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_26> <K2_30> <K5_25> <K6_44> <K7_35> <K8_42> <K12_38> <K9_33> <K11_24> <K13_27> <K15_34> <K16_47> 
INFO:Xst:2261 - The FF/Latch <K3_12> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_16> <K4_10> <K5_13> <K6_1> <K7_8> <K8_22> <K10_11> <K12_9> <K9_14> <K11_17> <K13_15> <K14_23> <K15_7> <K16_20> 
INFO:Xst:2261 - The FF/Latch <K1_42> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K2_33> <K4_24> <K5_38> <K6_27> <K8_34> <K10_30> <K9_47> <K11_39> <K13_25> <K14_44> <K15_35> <K16_28> 
INFO:Xst:2261 - The FF/Latch <K3_0> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_1> <K2_18> <K4_14> <K5_11> <K6_17> <K7_9> <K8_15> <K10_4> <K9_6> <K11_20> <K13_12> <K14_10> <K15_13> 
INFO:Xst:2261 - The FF/Latch <K2_27> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K4_34> <K5_26> <K6_46> <K7_29> <K8_41> <K10_44> <K12_42> <K9_25> <K11_35> <K13_36> <K14_43> <K15_31> <K16_38> 
INFO:Xst:2261 - The FF/Latch <K3_29> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_30> <K2_46> <K4_41> <K5_32> <K6_37> <K7_28> <K8_33> <K10_43> <K9_36> <K11_31> <K13_45> <K14_40> <K15_47> <K16_26> 
INFO:Xst:2261 - The FF/Latch <K2_3> in Unit <KEYSCHEDULE> is equivalent to the following 11 FFs/Latches, which will be removed : <K4_21> <K6_18> <K7_0> <K8_14> <K12_5> <K9_2> <K11_19> <K13_6> <K14_4> <K15_20> <K16_16> 
INFO:Xst:2261 - The FF/Latch <K3_43> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_33> <K2_36> <K4_31> <K6_45> <K7_40> <K8_47> <K10_46> <K12_41> <K9_26> <K11_29> <K13_32> <K14_37> <K15_28> <K16_42> 
INFO:Xst:2261 - The FF/Latch <K3_40> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_27> <K2_45> <K4_47> <K5_30> <K6_39> <K8_25> <K10_37> <K12_33> <K9_32> <K11_28> <K14_24> <K15_38> 
INFO:Xst:2261 - The FF/Latch <K3_16> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_4> <K2_7> <K4_3> <K6_21> <K8_18> <K10_22> <K9_8> <K11_2> <K13_19> <K14_5> <K15_6> <K16_23> 
INFO:Xst:2261 - The FF/Latch <K3_9> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K2_17> <K4_15> <K5_23> <K6_7> <K7_16> <K8_3> <K10_10> <K12_1> <K9_12> <K11_13> <K13_8> <K14_22> <K15_2> <K16_11> 
INFO:Xst:2261 - The FF/Latch <K1_46> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K2_39> <K4_25> <K5_44> <K6_35> <K7_42> <K8_36> <K10_24> <K12_27> <K11_38> <K14_34> <K15_26> <K16_30> 
INFO:Xst:2261 - The FF/Latch <K3_24> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_36> <K4_38> <K5_27> <K7_34> <K8_26> <K10_39> <K12_25> <K9_30> <K13_44> <K14_35> <K15_42> <K16_33> 
INFO:Xst:2261 - The FF/Latch <K3_34> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_45> <K4_26> <K5_46> <K6_29> <K7_41> <K8_32> <K10_35> <K12_36> <K9_44> <K11_42> <K13_43> <K14_31> <K16_27> 
INFO:Xst:2261 - The FF/Latch <K1_7> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K2_20> <K4_12> <K5_10> <K6_13> <K7_1> <K8_8> <K10_14> <K12_17> <K9_0> <K11_11> <K13_9> <K14_15> <K15_23> <K16_4> 
INFO:Xst:2261 - The FF/Latch <K3_41> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_39> <K2_29> <K4_32> <K5_37> <K6_28> <K7_33> <K10_31> <K12_45> <K9_43> <K13_40> <K14_47> <K15_30> <K16_46> 
INFO:Xst:2261 - The FF/Latch <K3_5> in Unit <KEYSCHEDULE> is equivalent to the following 11 FFs/Latches, which will be removed : <K1_17> <K2_19> <K4_6> <K5_4> <K6_20> <K8_12> <K10_21> <K12_18> <K13_0> <K14_14> <K15_11> 
INFO:Xst:2261 - The FF/Latch <K3_22> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_18> <K2_8> <K4_2> <K6_19> <K7_5> <K8_6> <K10_7> <K12_3> <K9_23> <K11_16> <K14_21> <K16_1> 
INFO:Xst:2261 - The FF/Latch <K3_10> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_3> <K2_12> <K4_13> <K5_1> <K6_8> <K7_22> <K8_2> <K10_17> <K12_15> <K9_11> <K11_9> <K13_23> <K14_7> <K15_16> 
INFO:Xst:2261 - The FF/Latch <K3_13> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K2_10> <K4_1> <K5_8> <K6_22> <K7_2> <K10_9> <K12_23> <K9_17> <K11_15> <K13_7> <K14_16> <K15_3> <K16_12> 
INFO:Xst:2261 - The FF/Latch <K3_32> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K2_41> <K4_37> <K5_28> <K6_33> <K8_24> <K12_40> <K9_31> <K11_45> <K13_47> <K14_30> <K15_39> <K16_29> 
INFO:Xst:2261 - The FF/Latch <K3_28> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_44> <K2_37> <K4_33> <K6_24> <K7_38> <K8_27> <K10_40> <K12_30> <K9_45> <K11_47> <K13_39> <K15_25> <K16_32> 
INFO:Xst:2261 - The FF/Latch <K3_38> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_43> <K2_24> <K4_27> <K6_34> <K7_26> <K8_46> <K12_44> <K9_39> <K11_25> <K13_35> <K14_42> <K15_36> 
INFO:Xst:2261 - The FF/Latch <K3_26> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_40> <K2_34> <K4_46> <K5_29> <K6_41> <K7_32> <K8_37> <K10_42> <K12_43> <K9_35> <K11_36> <K13_31> <K15_45> 
INFO:Xst:2261 - The FF/Latch <K3_42> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_37> <K2_35> <K4_36> <K5_43> <K6_31> <K8_45> <K10_34> <K12_46> <K11_26> <K13_29> <K14_41> <K15_32> <K16_44> 
INFO:Xst:2261 - The FF/Latch <K3_23> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_5> <K2_15> <K4_7> <K5_16> <K6_3> <K8_21> <K10_1> <K12_22> <K9_13> <K11_8> <K13_2> <K15_19> <K16_9> 
INFO:Xst:2261 - The FF/Latch <K1_24> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K2_31> <K4_45> <K5_40> <K6_47> <K7_30> <K8_39> <K10_41> <K12_37> <K9_29> <K11_32> <K13_28> <K14_33> <K16_43> 
INFO:Xst:2261 - The FF/Latch <K3_15> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_19> <K2_9> <K4_23> <K5_7> <K6_16> <K7_3> <K10_13> <K12_8> <K9_10> <K11_1> <K13_22> <K14_2> <K16_17> 
INFO:Xst:2261 - The FF/Latch <K3_30> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_34> <K2_47> <K4_39> <K6_25> <K7_44> <K8_35> <K10_33> <K12_24> <K9_28> <K13_38> <K14_27> <K16_40> 
INFO:Xst:2261 - The FF/Latch <K3_11> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_22> <K2_14> <K4_17> <K5_9> <K6_15> <K7_23> <K8_7> <K12_10> <K9_20> <K11_12> <K13_13> <K14_1> <K15_8> <K16_0> 
INFO:Xst:2261 - The FF/Latch <K3_14> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_8> <K2_0> <K4_11> <K5_17> <K6_9> <K7_15> <K8_23> <K10_20> <K12_12> <K9_4> <K13_10> <K14_13> <K15_1> <K16_18> 
INFO:Xst:2261 - The FF/Latch <K1_10> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K2_21> <K4_18> <K5_0> <K6_14> <K7_11> <K8_17> <K10_5> <K12_4> <K9_19> <K11_6> <K13_20> <K15_12> 
INFO:Xst:2261 - The FF/Latch <K3_21> in Unit <KEYSCHEDULE> is equivalent to the following 11 FFs/Latches, which will be removed : <K1_12> <K5_18> <K6_0> <K7_14> <K8_11> <K10_19> <K12_6> <K11_5> <K13_4> <K14_20> <K16_3> 
INFO:Xst:2261 - The FF/Latch <K3_44> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_41> <K2_25> <K4_35> <K5_42> <K6_36> <K7_43> <K8_31> <K10_27> <K12_34> <K9_38> <K13_26> <K14_46> <K15_29> 
INFO:Xst:2261 - The FF/Latch <K3_4> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_15> <K2_6> <K4_20> <K6_12> <K7_10> <K8_13> <K10_18> <K12_14> <K11_0> <K13_11> <K14_17> <K15_9> <K16_5> 
INFO:Xst:2261 - The FF/Latch <K3_25> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_29> <K4_44> <K5_35> <K6_42> <K7_36> <K8_43> <K10_38> <K9_24> <K11_27> <K13_34> <K14_26> <K15_46> <K16_39> 
INFO:Xst:2261 - The FF/Latch <K3_46> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_47> <K2_26> <K4_29> <K5_41> <K6_32> <K7_37> <K8_28> <K10_36> <K12_31> <K9_42> <K11_43> <K14_45> <K15_40> <K16_34> 
INFO:Xst:2261 - The FF/Latch <K1_14> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K2_2> <K4_19> <K5_5> <K6_6> <K7_4> <K8_20> <K10_3> <K12_21> <K9_16> <K14_18> <K15_0> <K16_22> 
INFO:Xst:2261 - The FF/Latch <K3_35> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_32> <K2_44> <K4_42> <K5_36> <K6_43> <K7_31> <K12_26> <K9_27> <K11_34> <K13_46> <K14_29> <K15_41> <K16_25> 
INFO:Xst:2261 - The FF/Latch <K3_1> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_21> <K2_13> <K4_8> <K5_22> <K6_2> <K8_19> <K10_15> <K12_7> <K9_9> <K11_23> <K13_16> <K14_3> <K16_10> 
INFO:Xst:2261 - The FF/Latch <K3_31> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K2_43> <K5_45> <K6_40> <K7_47> <K8_30> <K10_29> <K12_32> <K9_46> <K11_41> <K13_37> <K14_28> <K15_33> <K16_36> 
INFO:Xst:2261 - The FF/Latch <K3_37> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_25> <K2_32> <K4_28> <K5_33> <K7_24> <K8_38> <K10_45> <K12_47> <K11_40> <K13_30> <K14_39> <K16_41> 
INFO:Xst:2261 - The FF/Latch <K3_7> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_6> <K2_23> <K4_16> <K5_3> <K7_21> <K10_8> <K12_2> <K9_1> <K11_22> <K14_19> <K15_5> <K16_15> 
INFO:Xst:2261 - The FF/Latch <K3_47> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K2_40> <K4_30> <K5_39> <K7_25> <K8_44> <K10_28> <K9_37> <K11_33> <K13_24> <K14_38> <K15_27> <K16_45> 
INFO:Xst:2261 - The FF/Latch <K3_33> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_35> <K2_28> <K5_24> <K6_38> <K7_27> <K10_47> <K12_39> <K9_40> <K11_30> <K14_25> <K15_44> <K16_37> 
INFO:Xst:2261 - The FF/Latch <K3_17> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_2> <K2_11> <K4_9> <K5_15> <K6_23> <K7_7> <K8_16> <K10_12> <K12_13> <K11_10> <K13_1> <K14_8> <K15_22> <K16_14> 
INFO:Xst:2261 - The FF/Latch <K3_27> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_31> <K2_38> <K5_34> <K6_26> <K7_46> <K8_29> <K10_25> <K12_35> <K11_44> <K13_42> <K14_36> <K15_43> <K16_24> 
INFO:Xst:2261 - The FF/Latch <K3_18> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_13> <K4_0> <K5_14> <K6_11> <K7_17> <K8_9> <K10_6> <K12_20> <K9_5> <K11_4> <K14_12> <K15_10> <K16_21> 
INFO:Xst:2261 - The FF/Latch <K3_6> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_9> <K2_5> <K4_4> <K5_20> <K7_12> <K8_10> <K12_0> <K9_21> <K11_18> <K13_14> <K14_11> <K15_17> <K16_19> 
INFO:Xst:2261 - The FF/Latch <K3_20> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_23> <K2_4> <K5_12> <K6_10> <K7_13> <K8_1> <K10_0> <K12_11> <K9_18> <K11_14> <K13_17> <K14_9> <K15_15> <K16_6> 
INFO:Xst:2261 - The FF/Latch <K3_3> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_20> <K2_16> <K5_21> <K7_18> <K8_0> <K10_2> <K12_19> <K9_22> <K13_5> <K14_6> <K15_4> <K16_7> 
INFO:Xst:2261 - The FF/Latch <K3_2> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_0> <K2_22> <K5_19> <K6_5> <K7_6> <K8_4> <K10_16> <K9_7> <K11_3> <K13_21> <K15_18> <K16_8> 
INFO:Xst:2261 - The FF/Latch <K3_36> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_28> <K2_42> <K4_43> <K5_31> <K7_45> <K8_40> <K10_26> <K12_29> <K9_34> <K11_46> <K13_41> <K14_32> <K15_37> <K16_35> 
INFO:Xst:2261 - The FF/Latch <K3_19> in Unit <KEYSCHEDULE> is equivalent to the following 11 FFs/Latches, which will be removed : <K1_11> <K4_5> <K5_6> <K6_4> <K7_20> <K9_3> <K11_21> <K13_18> <K14_0> <K15_14> <K16_2> 
INFO:Xst:2261 - The FF/Latch <K3_45> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_38> <K4_40> <K5_47> <K6_30> <K7_39> <K10_32> <K12_28> <K9_41> <K11_37> <K13_33> <K15_24> <K16_31> 
INFO:Xst:2261 - The FF/Latch <K3_8> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K2_1> <K4_22> <K5_2> <K7_19> <K8_5> <K10_23> <K12_16> <K9_15> <K11_7> <K13_3> <K15_21> <K16_13> 
INFO:Xst:2261 - The FF/Latch <K3_39> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_26> <K2_30> <K5_25> <K6_44> <K7_35> <K8_42> <K12_38> <K9_33> <K11_24> <K13_27> <K15_34> <K16_47> 
INFO:Xst:2261 - The FF/Latch <K3_12> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_16> <K4_10> <K5_13> <K6_1> <K7_8> <K8_22> <K10_11> <K12_9> <K9_14> <K11_17> <K13_15> <K14_23> <K15_7> <K16_20> 
INFO:Xst:2261 - The FF/Latch <K1_42> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K2_33> <K4_24> <K5_38> <K6_27> <K8_34> <K10_30> <K9_47> <K11_39> <K13_25> <K14_44> <K15_35> <K16_28> 
INFO:Xst:2261 - The FF/Latch <K3_0> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_1> <K2_18> <K4_14> <K5_11> <K6_17> <K7_9> <K8_15> <K10_4> <K9_6> <K11_20> <K13_12> <K14_10> <K15_13> 
INFO:Xst:2261 - The FF/Latch <K2_27> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K4_34> <K5_26> <K6_46> <K7_29> <K8_41> <K10_44> <K12_42> <K9_25> <K11_35> <K13_36> <K14_43> <K15_31> <K16_38> 
INFO:Xst:2261 - The FF/Latch <K3_29> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_30> <K2_46> <K4_41> <K5_32> <K6_37> <K7_28> <K8_33> <K10_43> <K9_36> <K11_31> <K13_45> <K14_40> <K15_47> <K16_26> 
INFO:Xst:2261 - The FF/Latch <K2_3> in Unit <KEYSCHEDULE> is equivalent to the following 11 FFs/Latches, which will be removed : <K4_21> <K6_18> <K7_0> <K8_14> <K12_5> <K9_2> <K11_19> <K13_6> <K14_4> <K15_20> <K16_16> 
INFO:Xst:2261 - The FF/Latch <K3_43> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_33> <K2_36> <K4_31> <K6_45> <K7_40> <K8_47> <K10_46> <K12_41> <K9_26> <K11_29> <K13_32> <K14_37> <K15_28> <K16_42> 
INFO:Xst:2261 - The FF/Latch <K3_40> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_27> <K2_45> <K4_47> <K5_30> <K6_39> <K8_25> <K10_37> <K12_33> <K9_32> <K11_28> <K14_24> <K15_38> 
INFO:Xst:2261 - The FF/Latch <K3_16> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_4> <K2_7> <K4_3> <K6_21> <K8_18> <K10_22> <K9_8> <K11_2> <K13_19> <K14_5> <K15_6> <K16_23> 
INFO:Xst:2261 - The FF/Latch <K3_9> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K2_17> <K4_15> <K5_23> <K6_7> <K7_16> <K8_3> <K10_10> <K12_1> <K9_12> <K11_13> <K13_8> <K14_22> <K15_2> <K16_11> 
INFO:Xst:2261 - The FF/Latch <K1_46> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K2_39> <K4_25> <K5_44> <K6_35> <K7_42> <K8_36> <K10_24> <K12_27> <K11_38> <K14_34> <K15_26> <K16_30> 
INFO:Xst:2261 - The FF/Latch <K3_24> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_36> <K4_38> <K5_27> <K7_34> <K8_26> <K10_39> <K12_25> <K9_30> <K13_44> <K14_35> <K15_42> <K16_33> 
INFO:Xst:2261 - The FF/Latch <K3_34> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_45> <K4_26> <K5_46> <K6_29> <K7_41> <K8_32> <K10_35> <K12_36> <K9_44> <K11_42> <K13_43> <K14_31> <K16_27> 
INFO:Xst:2261 - The FF/Latch <K1_7> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K2_20> <K4_12> <K5_10> <K6_13> <K7_1> <K8_8> <K10_14> <K12_17> <K9_0> <K11_11> <K13_9> <K14_15> <K15_23> <K16_4> 
INFO:Xst:2261 - The FF/Latch <K3_41> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_39> <K2_29> <K4_32> <K5_37> <K6_28> <K7_33> <K10_31> <K12_45> <K9_43> <K13_40> <K14_47> <K15_30> <K16_46> 
INFO:Xst:2261 - The FF/Latch <K3_5> in Unit <KEYSCHEDULE> is equivalent to the following 11 FFs/Latches, which will be removed : <K1_17> <K2_19> <K4_6> <K5_4> <K6_20> <K8_12> <K10_21> <K12_18> <K13_0> <K14_14> <K15_11> 
INFO:Xst:2261 - The FF/Latch <K3_22> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_18> <K2_8> <K4_2> <K6_19> <K7_5> <K8_6> <K10_7> <K12_3> <K9_23> <K11_16> <K14_21> <K16_1> 
INFO:Xst:2261 - The FF/Latch <K3_10> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_3> <K2_12> <K4_13> <K5_1> <K6_8> <K7_22> <K8_2> <K10_17> <K12_15> <K9_11> <K11_9> <K13_23> <K14_7> <K15_16> 
INFO:Xst:2261 - The FF/Latch <K3_13> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K2_10> <K4_1> <K5_8> <K6_22> <K7_2> <K10_9> <K12_23> <K9_17> <K11_15> <K13_7> <K14_16> <K15_3> <K16_12> 
INFO:Xst:2261 - The FF/Latch <K3_32> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K2_41> <K4_37> <K5_28> <K6_33> <K8_24> <K12_40> <K9_31> <K11_45> <K13_47> <K14_30> <K15_39> <K16_29> 
INFO:Xst:2261 - The FF/Latch <K3_28> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_44> <K2_37> <K4_33> <K6_24> <K7_38> <K8_27> <K10_40> <K12_30> <K9_45> <K11_47> <K13_39> <K15_25> <K16_32> 
INFO:Xst:2261 - The FF/Latch <K3_38> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_43> <K2_24> <K4_27> <K6_34> <K7_26> <K8_46> <K12_44> <K9_39> <K11_25> <K13_35> <K14_42> <K15_36> 
INFO:Xst:2261 - The FF/Latch <K3_26> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_40> <K2_34> <K4_46> <K5_29> <K6_41> <K7_32> <K8_37> <K10_42> <K12_43> <K9_35> <K11_36> <K13_31> <K15_45> 
INFO:Xst:2261 - The FF/Latch <K3_42> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_37> <K2_35> <K4_36> <K5_43> <K6_31> <K8_45> <K10_34> <K12_46> <K11_26> <K13_29> <K14_41> <K15_32> <K16_44> 
INFO:Xst:2261 - The FF/Latch <K3_23> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_5> <K2_15> <K4_7> <K5_16> <K6_3> <K8_21> <K10_1> <K12_22> <K9_13> <K11_8> <K13_2> <K15_19> <K16_9> 
INFO:Xst:2261 - The FF/Latch <K1_24> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K2_31> <K4_45> <K5_40> <K6_47> <K7_30> <K8_39> <K10_41> <K12_37> <K9_29> <K11_32> <K13_28> <K14_33> <K16_43> 
INFO:Xst:2261 - The FF/Latch <K3_15> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_19> <K2_9> <K4_23> <K5_7> <K6_16> <K7_3> <K10_13> <K12_8> <K9_10> <K11_1> <K13_22> <K14_2> <K16_17> 
INFO:Xst:2261 - The FF/Latch <K3_30> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_34> <K2_47> <K4_39> <K6_25> <K7_44> <K8_35> <K10_33> <K12_24> <K9_28> <K13_38> <K14_27> <K16_40> 
INFO:Xst:2261 - The FF/Latch <K3_11> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_22> <K2_14> <K4_17> <K5_9> <K6_15> <K7_23> <K8_7> <K12_10> <K9_20> <K11_12> <K13_13> <K14_1> <K15_8> <K16_0> 
INFO:Xst:2261 - The FF/Latch <K3_14> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_8> <K2_0> <K4_11> <K5_17> <K6_9> <K7_15> <K8_23> <K10_20> <K12_12> <K9_4> <K13_10> <K14_13> <K15_1> <K16_18> 
INFO:Xst:2261 - The FF/Latch <K1_10> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K2_21> <K4_18> <K5_0> <K6_14> <K7_11> <K8_17> <K10_5> <K12_4> <K9_19> <K11_6> <K13_20> <K15_12> 
INFO:Xst:2261 - The FF/Latch <K3_21> in Unit <KEYSCHEDULE> is equivalent to the following 11 FFs/Latches, which will be removed : <K1_12> <K5_18> <K6_0> <K7_14> <K8_11> <K10_19> <K12_6> <K11_5> <K13_4> <K14_20> <K16_3> 
INFO:Xst:2261 - The FF/Latch <K3_44> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_41> <K2_25> <K4_35> <K5_42> <K6_36> <K7_43> <K8_31> <K10_27> <K12_34> <K9_38> <K13_26> <K14_46> <K15_29> 
INFO:Xst:2261 - The FF/Latch <K3_4> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_15> <K2_6> <K4_20> <K6_12> <K7_10> <K8_13> <K10_18> <K12_14> <K11_0> <K13_11> <K14_17> <K15_9> <K16_5> 
INFO:Xst:2261 - The FF/Latch <K3_25> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_29> <K4_44> <K5_35> <K6_42> <K7_36> <K8_43> <K10_38> <K9_24> <K11_27> <K13_34> <K14_26> <K15_46> <K16_39> 
INFO:Xst:2261 - The FF/Latch <K3_46> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_47> <K2_26> <K4_29> <K5_41> <K6_32> <K7_37> <K8_28> <K10_36> <K12_31> <K9_42> <K11_43> <K14_45> <K15_40> <K16_34> 
INFO:Xst:2261 - The FF/Latch <K1_14> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K2_2> <K4_19> <K5_5> <K6_6> <K7_4> <K8_20> <K10_3> <K12_21> <K9_16> <K14_18> <K15_0> <K16_22> 
INFO:Xst:2261 - The FF/Latch <K3_35> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_32> <K2_44> <K4_42> <K5_36> <K6_43> <K7_31> <K12_26> <K9_27> <K11_34> <K13_46> <K14_29> <K15_41> <K16_25> 
INFO:Xst:2261 - The FF/Latch <K3_1> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_21> <K2_13> <K4_8> <K5_22> <K6_2> <K8_19> <K10_15> <K12_7> <K9_9> <K11_23> <K13_16> <K14_3> <K16_10> 
INFO:Xst:2261 - The FF/Latch <K3_31> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K2_43> <K5_45> <K6_40> <K7_47> <K8_30> <K10_29> <K12_32> <K9_46> <K11_41> <K13_37> <K14_28> <K15_33> <K16_36> 
INFO:Xst:2261 - The FF/Latch <K3_37> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_25> <K2_32> <K4_28> <K5_33> <K7_24> <K8_38> <K10_45> <K12_47> <K11_40> <K13_30> <K14_39> <K16_41> 
INFO:Xst:2261 - The FF/Latch <K3_7> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_6> <K2_23> <K4_16> <K5_3> <K7_21> <K10_8> <K12_2> <K9_1> <K11_22> <K14_19> <K15_5> <K16_15> 
INFO:Xst:2261 - The FF/Latch <K3_47> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K2_40> <K4_30> <K5_39> <K7_25> <K8_44> <K10_28> <K9_37> <K11_33> <K13_24> <K14_38> <K15_27> <K16_45> 
INFO:Xst:2261 - The FF/Latch <K3_33> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_35> <K2_28> <K5_24> <K6_38> <K7_27> <K10_47> <K12_39> <K9_40> <K11_30> <K14_25> <K15_44> <K16_37> 
INFO:Xst:2261 - The FF/Latch <K3_17> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_2> <K2_11> <K4_9> <K5_15> <K6_23> <K7_7> <K8_16> <K10_12> <K12_13> <K11_10> <K13_1> <K14_8> <K15_22> <K16_14> 
INFO:Xst:2261 - The FF/Latch <K3_27> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_31> <K2_38> <K5_34> <K6_26> <K7_46> <K8_29> <K10_25> <K12_35> <K11_44> <K13_42> <K14_36> <K15_43> <K16_24> 
INFO:Xst:2261 - The FF/Latch <K3_18> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_13> <K4_0> <K5_14> <K6_11> <K7_17> <K8_9> <K10_6> <K12_20> <K9_5> <K11_4> <K14_12> <K15_10> <K16_21> 
INFO:Xst:2261 - The FF/Latch <K3_6> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_9> <K2_5> <K4_4> <K5_20> <K7_12> <K8_10> <K12_0> <K9_21> <K11_18> <K13_14> <K14_11> <K15_17> <K16_19> 
INFO:Xst:2261 - The FF/Latch <K3_20> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_23> <K2_4> <K5_12> <K6_10> <K7_13> <K8_1> <K10_0> <K12_11> <K9_18> <K11_14> <K13_17> <K14_9> <K15_15> <K16_6> 
INFO:Xst:2261 - The FF/Latch <K3_3> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_20> <K2_16> <K5_21> <K7_18> <K8_0> <K10_2> <K12_19> <K9_22> <K13_5> <K14_6> <K15_4> <K16_7> 
INFO:Xst:2261 - The FF/Latch <K3_2> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_0> <K2_22> <K5_19> <K6_5> <K7_6> <K8_4> <K10_16> <K9_7> <K11_3> <K13_21> <K15_18> <K16_8> 
INFO:Xst:2261 - The FF/Latch <K3_36> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_28> <K2_42> <K4_43> <K5_31> <K7_45> <K8_40> <K10_26> <K12_29> <K9_34> <K11_46> <K13_41> <K14_32> <K15_37> <K16_35> 
INFO:Xst:2261 - The FF/Latch <K3_19> in Unit <KEYSCHEDULE> is equivalent to the following 11 FFs/Latches, which will be removed : <K1_11> <K4_5> <K5_6> <K6_4> <K7_20> <K9_3> <K11_21> <K13_18> <K14_0> <K15_14> <K16_2> 
INFO:Xst:2261 - The FF/Latch <K3_45> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_38> <K4_40> <K5_47> <K6_30> <K7_39> <K10_32> <K12_28> <K9_41> <K11_37> <K13_33> <K15_24> <K16_31> 
INFO:Xst:2261 - The FF/Latch <K3_8> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K2_1> <K4_22> <K5_2> <K7_19> <K8_5> <K10_23> <K12_16> <K9_15> <K11_7> <K13_3> <K15_21> <K16_13> 
INFO:Xst:2261 - The FF/Latch <K3_39> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_26> <K2_30> <K5_25> <K6_44> <K7_35> <K8_42> <K12_38> <K9_33> <K11_24> <K13_27> <K15_34> <K16_47> 
INFO:Xst:2261 - The FF/Latch <K3_12> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_16> <K4_10> <K5_13> <K6_1> <K7_8> <K8_22> <K10_11> <K12_9> <K9_14> <K11_17> <K13_15> <K14_23> <K15_7> <K16_20> 
INFO:Xst:2261 - The FF/Latch <K1_42> in Unit <KEYSCHEDULE> is equivalent to the following 12 FFs/Latches, which will be removed : <K2_33> <K4_24> <K5_38> <K6_27> <K8_34> <K10_30> <K9_47> <K11_39> <K13_25> <K14_44> <K15_35> <K16_28> 
INFO:Xst:2261 - The FF/Latch <K3_0> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_1> <K2_18> <K4_14> <K5_11> <K6_17> <K7_9> <K8_15> <K10_4> <K9_6> <K11_20> <K13_12> <K14_10> <K15_13> 
INFO:Xst:2261 - The FF/Latch <K2_27> in Unit <KEYSCHEDULE> is equivalent to the following 13 FFs/Latches, which will be removed : <K4_34> <K5_26> <K6_46> <K7_29> <K8_41> <K10_44> <K12_42> <K9_25> <K11_35> <K13_36> <K14_43> <K15_31> <K16_38> 
INFO:Xst:2261 - The FF/Latch <K3_29> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_30> <K2_46> <K4_41> <K5_32> <K6_37> <K7_28> <K8_33> <K10_43> <K9_36> <K11_31> <K13_45> <K14_40> <K15_47> <K16_26> 
INFO:Xst:2261 - The FF/Latch <K2_3> in Unit <KEYSCHEDULE> is equivalent to the following 11 FFs/Latches, which will be removed : <K4_21> <K6_18> <K7_0> <K8_14> <K12_5> <K9_2> <K11_19> <K13_6> <K14_4> <K15_20> <K16_16> 
INFO:Xst:2261 - The FF/Latch <K3_43> in Unit <KEYSCHEDULE> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_33> <K2_36> <K4_31> <K6_45> <K7_40> <K8_47> <K10_46> <K12_41> <K9_26> <K11_29> <K13_32> <K14_37> <K15_28> <K16_42> 
WARNING:Xst:1426 - The value init of the FF/Latch FlashAdrIncrEn hinder the constant cleaning in the block OCDProgTCK_Inst.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <PCRSh_0> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCRSh_1> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCRSh_2> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCRSh_3> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCRSh_4> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCRSh_5> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCRSh_6> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCRSh_7> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCRSh_8> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCRSh_9> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCRSh_10> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCRSh_11> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCRSh_12> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCRSh_13> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCRSh_14> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlashRd_St> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EEPROMRd_St> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCRShIn_3> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgWrData_4> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgAdr_Int_1> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCRShIn_4> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgWrData_5> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgAdr_Int_2> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCRShIn_5> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgWrData_6> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgAdr_Int_3> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <TAPCtrlTLR> (without init value) has a constant value of 1 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCRShIn_6> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgWrData_7> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgAdr_Int_4> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCRShIn_7> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgWrData_8> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgAdr_Int_5> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgWrData_9> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgAdr_Int_6> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EERdStartDel> (without init value) has a constant value of 0 in block <OCDProgcp2_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EEPrgRdData_0> (without init value) has a constant value of 0 in block <OCDProgcp2_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EEPrgRdData_1> (without init value) has a constant value of 0 in block <OCDProgcp2_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EEPrgRdData_2> (without init value) has a constant value of 0 in block <OCDProgcp2_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EEPrgRdData_3> (without init value) has a constant value of 0 in block <OCDProgcp2_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EEPrgRdData_4> (without init value) has a constant value of 0 in block <OCDProgcp2_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EEPrgRdData_5> (without init value) has a constant value of 0 in block <OCDProgcp2_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EEPrgRdData_6> (without init value) has a constant value of 0 in block <OCDProgcp2_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EEPrgRdData_7> (without init value) has a constant value of 0 in block <OCDProgcp2_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DIn_Tmp> (without init value) has a constant value of 0 in block <ChipEraseStart_Resync_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DIn_Tmp> (without init value) has a constant value of 0 in block <ProgEnable_Resync_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DIn_Tmp> (without init value) has a constant value of 0 in block <FlWrMStart_Resync_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DIn_Tmp> (without init value) has a constant value of 0 in block <FlWrSStart_Resync_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DIn_Tmp> (without init value) has a constant value of 0 in block <FlRdMStart_Resync_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DIn_Tmp> (without init value) has a constant value of 0 in block <FlRdSStart_Resync_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DIn_Tmp> (without init value) has a constant value of 0 in block <EERdStart_Resync_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DIn_Tmp> (without init value) has a constant value of 1 in block <TAPCtrlTLR_Resync_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DIn_Tmp> (without init value) has a constant value of 0 in block <ChipEraseDone_Resync_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgAdr_Int_10> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgAdr_Int_11> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgAdr_Int_12> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgAdr_Int_13> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgAdr_Int_14> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgAdr_Int_15> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCRUd_0> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCRUd_1> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCRUd_5> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCRUd_6> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCRUd_7> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCRUd_9> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgAdr_Int_8> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgAdr_Int_9> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlRdSStartDel> (without init value) has a constant value of 0 in block <OCDProgcp2_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlWrSStartDel> (without init value) has a constant value of 0 in block <OCDProgcp2_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlWrMStartDel> (without init value) has a constant value of 0 in block <OCDProgcp2_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlRdMStartDel> (without init value) has a constant value of 0 in block <OCDProgcp2_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SignByteRd_St> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ResetShRg> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlRdSStart> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgWrData_15> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgWrData_14> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LdDataLow> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlashWr_St> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgWrData_13> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PERSh_15> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <FFd4> has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <FFd1> has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <FFd10> has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <FFd16> has a constant value of 1 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 1 in block <ChipEraseSM_CurrentState>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 0 in block <ChipEraseSM_CurrentState>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <2> has a constant value of 0 in block <ChipEraseSM_CurrentState>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <3> has a constant value of 0 in block <ChipEraseSM_CurrentState>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 1 in block <InstructionRg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <1> (without init value) has a constant value of 0 in block <InstructionRg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <2> (without init value) has a constant value of 0 in block <InstructionRg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <3> (without init value) has a constant value of 0 in block <InstructionRg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgWrData_10> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgWrData_11> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlRdMStart> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgWrData_12> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgAdr_Int_0> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgWrData_3> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCRShIn_2> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <InstructionShRg_3> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <InstructionShRg_2> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <InstructionShRg_1> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <InstructionShRg_0> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlWrSStart> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgWrData_2> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ProgEnable_Int> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCRShIn_1> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgWrData_1> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PCRShIn_0> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlEEPrgWrData_0> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VFPLSh_7> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LdDataHigh> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ChipEraseStart> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FuseLockRd_St> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FlashAdrIncrEn> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EXT2RE> (without init value) has a constant value of 0 in block <TmrCnt_Impl.TmrCnt_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EXT1SA> (without init value) has a constant value of 0 in block <TmrCnt_Impl.TmrCnt_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EXT2FE> (without init value) has a constant value of 0 in block <TmrCnt_Impl.TmrCnt_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DOut> (without init value) has a constant value of 0 in block <FlRdSStart_Resync_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DOut> (without init value) has a constant value of 0 in block <EERdStart_Resync_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DOut> (without init value) has a constant value of 1 in block <TAPCtrlTLR_Resync_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EXT1SB> (without init value) has a constant value of 0 in block <TmrCnt_Impl.TmrCnt_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DOut> (without init value) has a constant value of 0 in block <FlRdMStart_Resync_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <FFd6> has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DOut> (without init value) has a constant value of 0 in block <FlWrSStart_Resync_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DOut> (without init value) has a constant value of 0 in block <ChipEraseStart_Resync_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DOut> (without init value) has a constant value of 0 in block <ChipEraseDone_Resync_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DOut> (without init value) has a constant value of 0 in block <ProgEnable_Resync_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DOut> (without init value) has a constant value of 0 in block <FlWrMStart_Resync_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FlEEPrgAdr_Int_7> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PERSh_14> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PCRUd_2> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PCRUd_3> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PCRUd_4> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PCRUd_8> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PCRUd_10> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PCRUd_11> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VFPLSh_6> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PCRUd_12> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PCRUd_13> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PCRUd_14> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PERSh_13> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EXT2Latched> (without init value) has a constant value of 0 in block <TmrCnt_Impl.TmrCnt_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VFPLSh_5> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PERSh_12> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VFPLSh_4> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PERSh_11> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VFPLSh_3> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VFPLSh_2> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PERSh_10> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VFPLSh_1> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PERSh_9> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <VFPLSh_0> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PERSh_8> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PERSh_7> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PERSh_6> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PERSh_5> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PERSh_4> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PERSh_3> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PERSh_2> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PERSh_1> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PERSh_0> (without init value) has a constant value of 0 in block <OCDProgTCK_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <key1_in_internal_63> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <key1_in_internal_55> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <key1_in_internal_47> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <key1_in_internal_39> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <key1_in_internal_31> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <key1_in_internal_23> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <key1_in_internal_15> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <key1_in_internal_7> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <key2_in_internal_63> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <key2_in_internal_55> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <key2_in_internal_47> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <key2_in_internal_39> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <key2_in_internal_31> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <key2_in_internal_23> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <key2_in_internal_15> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <key2_in_internal_7> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <memkey1_63> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <memkey1_55> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <memkey1_47> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <memkey1_39> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <memkey1_31> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <memkey1_23> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <memkey1_15> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <memkey1_7> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <memkey3_63> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <memkey3_55> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <memkey3_47> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <memkey3_39> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <memkey3_31> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <memkey3_23> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <memkey3_15> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <memkey3_7> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <key3_in_internal_63> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <key3_in_internal_55> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <key3_in_internal_47> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <key3_in_internal_39> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <key3_in_internal_31> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <key3_in_internal_23> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <key3_in_internal_15> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <key3_in_internal_7> of sequential type is unconnected in block <tdes_top_i>.
WARNING:Xst:2677 - Node <deskey1_56> of sequential type is unconnected in block <Wishbone_TDES_Core_i>.
WARNING:Xst:2677 - Node <deskey3_32> of sequential type is unconnected in block <Wishbone_TDES_Core_i>.
WARNING:Xst:2677 - Node <deskey2_0> of sequential type is unconnected in block <Wishbone_TDES_Core_i>.
WARNING:Xst:2677 - Node <deskey3_40> of sequential type is unconnected in block <Wishbone_TDES_Core_i>.
WARNING:Xst:2677 - Node <deskey2_8> of sequential type is unconnected in block <Wishbone_TDES_Core_i>.
WARNING:Xst:2677 - Node <deskey3_48> of sequential type is unconnected in block <Wishbone_TDES_Core_i>.
WARNING:Xst:2677 - Node <deskey3_56> of sequential type is unconnected in block <Wishbone_TDES_Core_i>.
WARNING:Xst:2677 - Node <deskey2_16> of sequential type is unconnected in block <Wishbone_TDES_Core_i>.
WARNING:Xst:2677 - Node <deskey3_0> of sequential type is unconnected in block <Wishbone_TDES_Core_i>.
WARNING:Xst:2677 - Node <deskey2_24> of sequential type is unconnected in block <Wishbone_TDES_Core_i>.
WARNING:Xst:2677 - Node <deskey2_32> of sequential type is unconnected in block <Wishbone_TDES_Core_i>.
WARNING:Xst:2677 - Node <deskey2_40> of sequential type is unconnected in block <Wishbone_TDES_Core_i>.
WARNING:Xst:2677 - Node <deskey3_8> of sequential type is unconnected in block <Wishbone_TDES_Core_i>.
WARNING:Xst:2677 - Node <deskey2_48> of sequential type is unconnected in block <Wishbone_TDES_Core_i>.
WARNING:Xst:2677 - Node <deskey2_56> of sequential type is unconnected in block <Wishbone_TDES_Core_i>.
WARNING:Xst:2677 - Node <deskey1_0> of sequential type is unconnected in block <Wishbone_TDES_Core_i>.
WARNING:Xst:2677 - Node <deskey1_16> of sequential type is unconnected in block <Wishbone_TDES_Core_i>.
WARNING:Xst:2677 - Node <deskey1_24> of sequential type is unconnected in block <Wishbone_TDES_Core_i>.
WARNING:Xst:2677 - Node <deskey1_32> of sequential type is unconnected in block <Wishbone_TDES_Core_i>.
WARNING:Xst:2677 - Node <deskey1_8> of sequential type is unconnected in block <Wishbone_TDES_Core_i>.
WARNING:Xst:2677 - Node <deskey1_40> of sequential type is unconnected in block <Wishbone_TDES_Core_i>.
WARNING:Xst:2677 - Node <deskey3_16> of sequential type is unconnected in block <Wishbone_TDES_Core_i>.
WARNING:Xst:2677 - Node <deskey1_48> of sequential type is unconnected in block <Wishbone_TDES_Core_i>.
WARNING:Xst:2677 - Node <deskey3_24> of sequential type is unconnected in block <Wishbone_TDES_Core_i>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FlPrgRdData_3> is unconnected in block <OCDProgcp2_Inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FlPrgRdData_4> is unconnected in block <OCDProgcp2_Inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FlPrgRdData_5> is unconnected in block <OCDProgcp2_Inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FlPrgRdData_6> is unconnected in block <OCDProgcp2_Inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FlPrgRdData_7> is unconnected in block <OCDProgcp2_Inst>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <EERd_St> is unconnected in block <OCDProgcp2_Inst>.
WARNING:Xst:1426 - The value init of the FF/Latch FlashPrgDataRg_15 hinder the constant cleaning in the block OCDProgcp2_Inst.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch FlashPrgDataRg_14 hinder the constant cleaning in the block OCDProgcp2_Inst.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch FlashPrgDataRg_13 hinder the constant cleaning in the block OCDProgcp2_Inst.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch FlashPrgDataRg_12 hinder the constant cleaning in the block OCDProgcp2_Inst.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch FlashPrgDataRg_11 hinder the constant cleaning in the block OCDProgcp2_Inst.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch FlashPrgDataRg_10 hinder the constant cleaning in the block OCDProgcp2_Inst.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch FlashPrgDataRg_9 hinder the constant cleaning in the block OCDProgcp2_Inst.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch FlashPrgDataRg_8 hinder the constant cleaning in the block OCDProgcp2_Inst.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch FlashPrgDataRg_7 hinder the constant cleaning in the block OCDProgcp2_Inst.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch FlashPrgDataRg_6 hinder the constant cleaning in the block OCDProgcp2_Inst.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch FlashPrgDataRg_5 hinder the constant cleaning in the block OCDProgcp2_Inst.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch FlashPrgDataRg_4 hinder the constant cleaning in the block OCDProgcp2_Inst.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch FlashPrgDataRg_3 hinder the constant cleaning in the block OCDProgcp2_Inst.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch FlashPrgDataRg_2 hinder the constant cleaning in the block OCDProgcp2_Inst.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch FlashPrgDataRg_1 hinder the constant cleaning in the block OCDProgcp2_Inst.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch FlashPrgDataRg_0 hinder the constant cleaning in the block OCDProgcp2_Inst.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <ChipEraseStartDel> (without init value) has a constant value of 0 in block <OCDProgcp2_Inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <FlRd_St> of sequential type is unconnected in block <OCDProgcp2_Inst>.
WARNING:Xst:2677 - Node <FlPrgRdData_0> of sequential type is unconnected in block <OCDProgcp2_Inst>.
WARNING:Xst:2677 - Node <FlPrgRdData_1> of sequential type is unconnected in block <OCDProgcp2_Inst>.
WARNING:Xst:2677 - Node <FlPrgRdData_2> of sequential type is unconnected in block <OCDProgcp2_Inst>.
WARNING:Xst:2677 - Node <FlPrgRdData_8> of sequential type is unconnected in block <OCDProgcp2_Inst>.
WARNING:Xst:2677 - Node <FlPrgRdData_9> of sequential type is unconnected in block <OCDProgcp2_Inst>.
WARNING:Xst:2677 - Node <FlPrgRdData_10> of sequential type is unconnected in block <OCDProgcp2_Inst>.
WARNING:Xst:2677 - Node <FlPrgRdData_11> of sequential type is unconnected in block <OCDProgcp2_Inst>.
WARNING:Xst:2677 - Node <FlPrgRdData_12> of sequential type is unconnected in block <OCDProgcp2_Inst>.
WARNING:Xst:2677 - Node <FlPrgRdData_13> of sequential type is unconnected in block <OCDProgcp2_Inst>.
WARNING:Xst:2677 - Node <FlPrgRdData_14> of sequential type is unconnected in block <OCDProgcp2_Inst>.
WARNING:Xst:2677 - Node <FlPrgRdData_15> of sequential type is unconnected in block <OCDProgcp2_Inst>.
WARNING:Xst:1290 - Hierarchical block <ProgEnable_Resync_Inst> is unconnected in block <JTAGOCDPrgTop_Inst>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FlWrMStart_Resync_Inst> is unconnected in block <JTAGOCDPrgTop_Inst>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FlWrSStart_Resync_Inst> is unconnected in block <JTAGOCDPrgTop_Inst>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FlRdMStart_Resync_Inst> is unconnected in block <JTAGOCDPrgTop_Inst>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <FlRdSStart_Resync_Inst> is unconnected in block <JTAGOCDPrgTop_Inst>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <EERdStart_Resync_Inst> is unconnected in block <JTAGOCDPrgTop_Inst>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <ChipEraseDone_Resync_Inst> is unconnected in block <JTAGOCDPrgTop_Inst>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <ChipEraseStart_Resync_Inst> is unconnected in block <JTAGOCDPrgTop_Inst>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 5
# ROMs                                                 : 24
 64x4-bit ROM                                          : 24
# Adders/Subtractors                                   : 21
 14-bit subtractor                                     : 1
 16-bit adder                                          : 4
 16-bit subtractor                                     : 3
 3-bit subtractor                                      : 1
 4-bit adder                                           : 4
 4-bit addsub                                          : 3
 5-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
 8-bit addsub                                          : 2
# Counters                                             : 10
 10-bit up counter                                     : 2
 12-bit up counter                                     : 1
 16-bit down counter                                   : 1
 16-bit up counter                                     : 1
 2-bit up counter                                      : 4
 4-bit up counter                                      : 1
# Registers                                            : 4782
 Flip-Flops                                            : 4782
# Comparators                                          : 5
 8-bit comparator equal                                : 3
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 12
 1-bit 8-to-1 multiplexer                              : 8
 16-bit 8-to-1 multiplexer                             : 1
 48-bit 16-to-1 multiplexer                            : 3
# Priority Encoders                                    : 1
 5-bit 1-of-10 priority encoder                        : 1
# Xors                                                 : 68
 1-bit xor2                                            : 31
 1-bit xor3                                            : 9
 32-bit xor2                                           : 3
 6-bit xor2                                            : 24
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <EXT2FE> (without init value) has a constant value of 0 in block <Timer_Counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EXT1SA> (without init value) has a constant value of 0 in block <Timer_Counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EXT2RE> (without init value) has a constant value of 0 in block <Timer_Counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EXT1SB> (without init value) has a constant value of 0 in block <Timer_Counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EXT2Latched> (without init value) has a constant value of 0 in block <Timer_Counter>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <K3_40> in Unit <key_schedule> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_27> <K2_45> <K4_47> <K5_30> <K6_39> <K8_25> <K10_37> <K12_33> <K9_32> <K11_28> <K14_24> <K15_38> 
INFO:Xst:2261 - The FF/Latch <K3_16> in Unit <key_schedule> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_4> <K2_7> <K4_3> <K6_21> <K8_18> <K10_22> <K9_8> <K11_2> <K13_19> <K14_5> <K15_6> <K16_23> 
INFO:Xst:2261 - The FF/Latch <K3_9> in Unit <key_schedule> is equivalent to the following 14 FFs/Latches, which will be removed : <K2_17> <K4_15> <K5_23> <K6_7> <K7_16> <K8_3> <K10_10> <K12_1> <K9_12> <K11_13> <K13_8> <K14_22> <K15_2> <K16_11> 
INFO:Xst:2261 - The FF/Latch <K1_46> in Unit <key_schedule> is equivalent to the following 12 FFs/Latches, which will be removed : <K2_39> <K4_25> <K5_44> <K6_35> <K7_42> <K8_36> <K10_24> <K12_27> <K11_38> <K14_34> <K15_26> <K16_30> 
INFO:Xst:2261 - The FF/Latch <K3_24> in Unit <key_schedule> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_36> <K4_38> <K5_27> <K7_34> <K8_26> <K10_39> <K12_25> <K9_30> <K13_44> <K14_35> <K15_42> <K16_33> 
INFO:Xst:2261 - The FF/Latch <K3_34> in Unit <key_schedule> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_45> <K4_26> <K5_46> <K6_29> <K7_41> <K8_32> <K10_35> <K12_36> <K9_44> <K11_42> <K13_43> <K14_31> <K16_27> 
INFO:Xst:2261 - The FF/Latch <K1_7> in Unit <key_schedule> is equivalent to the following 14 FFs/Latches, which will be removed : <K2_20> <K4_12> <K5_10> <K6_13> <K7_1> <K8_8> <K10_14> <K12_17> <K9_0> <K11_11> <K13_9> <K14_15> <K15_23> <K16_4> 
INFO:Xst:2261 - The FF/Latch <K3_41> in Unit <key_schedule> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_39> <K2_29> <K4_32> <K5_37> <K6_28> <K7_33> <K10_31> <K12_45> <K9_43> <K13_40> <K14_47> <K15_30> <K16_46> 
INFO:Xst:2261 - The FF/Latch <K3_5> in Unit <key_schedule> is equivalent to the following 11 FFs/Latches, which will be removed : <K1_17> <K2_19> <K4_6> <K5_4> <K6_20> <K8_12> <K10_21> <K12_18> <K13_0> <K14_14> <K15_11> 
INFO:Xst:2261 - The FF/Latch <K3_22> in Unit <key_schedule> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_18> <K2_8> <K4_2> <K6_19> <K7_5> <K8_6> <K10_7> <K12_3> <K9_23> <K11_16> <K14_21> <K16_1> 
INFO:Xst:2261 - The FF/Latch <K3_10> in Unit <key_schedule> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_3> <K2_12> <K4_13> <K5_1> <K6_8> <K7_22> <K8_2> <K10_17> <K12_15> <K9_11> <K11_9> <K13_23> <K14_7> <K15_16> 
INFO:Xst:2261 - The FF/Latch <K3_13> in Unit <key_schedule> is equivalent to the following 13 FFs/Latches, which will be removed : <K2_10> <K4_1> <K5_8> <K6_22> <K7_2> <K10_9> <K12_23> <K9_17> <K11_15> <K13_7> <K14_16> <K15_3> <K16_12> 
INFO:Xst:2261 - The FF/Latch <K3_32> in Unit <key_schedule> is equivalent to the following 12 FFs/Latches, which will be removed : <K2_41> <K4_37> <K5_28> <K6_33> <K8_24> <K12_40> <K9_31> <K11_45> <K13_47> <K14_30> <K15_39> <K16_29> 
INFO:Xst:2261 - The FF/Latch <K3_28> in Unit <key_schedule> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_44> <K2_37> <K4_33> <K6_24> <K7_38> <K8_27> <K10_40> <K12_30> <K9_45> <K11_47> <K13_39> <K15_25> <K16_32> 
INFO:Xst:2261 - The FF/Latch <K3_38> in Unit <key_schedule> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_43> <K2_24> <K4_27> <K6_34> <K7_26> <K8_46> <K12_44> <K9_39> <K11_25> <K13_35> <K14_42> <K15_36> 
INFO:Xst:2261 - The FF/Latch <K3_26> in Unit <key_schedule> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_40> <K2_34> <K4_46> <K5_29> <K6_41> <K7_32> <K8_37> <K10_42> <K12_43> <K9_35> <K11_36> <K13_31> <K15_45> 
INFO:Xst:2261 - The FF/Latch <K3_42> in Unit <key_schedule> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_37> <K2_35> <K4_36> <K5_43> <K6_31> <K8_45> <K10_34> <K12_46> <K11_26> <K13_29> <K14_41> <K15_32> <K16_44> 
INFO:Xst:2261 - The FF/Latch <K3_23> in Unit <key_schedule> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_5> <K2_15> <K4_7> <K5_16> <K6_3> <K8_21> <K10_1> <K12_22> <K9_13> <K11_8> <K13_2> <K15_19> <K16_9> 
INFO:Xst:2261 - The FF/Latch <K1_24> in Unit <key_schedule> is equivalent to the following 13 FFs/Latches, which will be removed : <K2_31> <K4_45> <K5_40> <K6_47> <K7_30> <K8_39> <K10_41> <K12_37> <K9_29> <K11_32> <K13_28> <K14_33> <K16_43> 
INFO:Xst:2261 - The FF/Latch <K3_15> in Unit <key_schedule> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_19> <K2_9> <K4_23> <K5_7> <K6_16> <K7_3> <K10_13> <K12_8> <K9_10> <K11_1> <K13_22> <K14_2> <K16_17> 
INFO:Xst:2261 - The FF/Latch <K3_30> in Unit <key_schedule> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_34> <K2_47> <K4_39> <K6_25> <K7_44> <K8_35> <K10_33> <K12_24> <K9_28> <K13_38> <K14_27> <K16_40> 
INFO:Xst:2261 - The FF/Latch <K3_11> in Unit <key_schedule> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_22> <K2_14> <K4_17> <K5_9> <K6_15> <K7_23> <K8_7> <K12_10> <K9_20> <K11_12> <K13_13> <K14_1> <K15_8> <K16_0> 
INFO:Xst:2261 - The FF/Latch <K3_14> in Unit <key_schedule> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_8> <K2_0> <K4_11> <K5_17> <K6_9> <K7_15> <K8_23> <K10_20> <K12_12> <K9_4> <K13_10> <K14_13> <K15_1> <K16_18> 
INFO:Xst:2261 - The FF/Latch <K1_10> in Unit <key_schedule> is equivalent to the following 12 FFs/Latches, which will be removed : <K2_21> <K4_18> <K5_0> <K6_14> <K7_11> <K8_17> <K10_5> <K12_4> <K9_19> <K11_6> <K13_20> <K15_12> 
INFO:Xst:2261 - The FF/Latch <K3_21> in Unit <key_schedule> is equivalent to the following 11 FFs/Latches, which will be removed : <K1_12> <K5_18> <K6_0> <K7_14> <K8_11> <K10_19> <K12_6> <K11_5> <K13_4> <K14_20> <K16_3> 
INFO:Xst:2261 - The FF/Latch <K3_44> in Unit <key_schedule> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_41> <K2_25> <K4_35> <K5_42> <K6_36> <K7_43> <K8_31> <K10_27> <K12_34> <K9_38> <K13_26> <K14_46> <K15_29> 
INFO:Xst:2261 - The FF/Latch <K3_4> in Unit <key_schedule> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_15> <K2_6> <K4_20> <K6_12> <K7_10> <K8_13> <K10_18> <K12_14> <K11_0> <K13_11> <K14_17> <K15_9> <K16_5> 
INFO:Xst:2261 - The FF/Latch <K3_25> in Unit <key_schedule> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_29> <K4_44> <K5_35> <K6_42> <K7_36> <K8_43> <K10_38> <K9_24> <K11_27> <K13_34> <K14_26> <K15_46> <K16_39> 
INFO:Xst:2261 - The FF/Latch <K3_46> in Unit <key_schedule> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_47> <K2_26> <K4_29> <K5_41> <K6_32> <K7_37> <K8_28> <K10_36> <K12_31> <K9_42> <K11_43> <K14_45> <K15_40> <K16_34> 
INFO:Xst:2261 - The FF/Latch <K1_14> in Unit <key_schedule> is equivalent to the following 12 FFs/Latches, which will be removed : <K2_2> <K4_19> <K5_5> <K6_6> <K7_4> <K8_20> <K10_3> <K12_21> <K9_16> <K14_18> <K15_0> <K16_22> 
INFO:Xst:2261 - The FF/Latch <K3_35> in Unit <key_schedule> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_32> <K2_44> <K4_42> <K5_36> <K6_43> <K7_31> <K12_26> <K9_27> <K11_34> <K13_46> <K14_29> <K15_41> <K16_25> 
INFO:Xst:2261 - The FF/Latch <K3_1> in Unit <key_schedule> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_21> <K2_13> <K4_8> <K5_22> <K6_2> <K8_19> <K10_15> <K12_7> <K9_9> <K11_23> <K13_16> <K14_3> <K16_10> 
INFO:Xst:2261 - The FF/Latch <K3_31> in Unit <key_schedule> is equivalent to the following 13 FFs/Latches, which will be removed : <K2_43> <K5_45> <K6_40> <K7_47> <K8_30> <K10_29> <K12_32> <K9_46> <K11_41> <K13_37> <K14_28> <K15_33> <K16_36> 
INFO:Xst:2261 - The FF/Latch <K3_37> in Unit <key_schedule> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_25> <K2_32> <K4_28> <K5_33> <K7_24> <K8_38> <K10_45> <K12_47> <K11_40> <K13_30> <K14_39> <K16_41> 
INFO:Xst:2261 - The FF/Latch <K3_7> in Unit <key_schedule> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_6> <K2_23> <K4_16> <K5_3> <K7_21> <K10_8> <K12_2> <K9_1> <K11_22> <K14_19> <K15_5> <K16_15> 
INFO:Xst:2261 - The FF/Latch <K3_47> in Unit <key_schedule> is equivalent to the following 12 FFs/Latches, which will be removed : <K2_40> <K4_30> <K5_39> <K7_25> <K8_44> <K10_28> <K9_37> <K11_33> <K13_24> <K14_38> <K15_27> <K16_45> 
INFO:Xst:2261 - The FF/Latch <K3_33> in Unit <key_schedule> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_35> <K2_28> <K5_24> <K6_38> <K7_27> <K10_47> <K12_39> <K9_40> <K11_30> <K14_25> <K15_44> <K16_37> 
INFO:Xst:2261 - The FF/Latch <K3_17> in Unit <key_schedule> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_2> <K2_11> <K4_9> <K5_15> <K6_23> <K7_7> <K8_16> <K10_12> <K12_13> <K11_10> <K13_1> <K14_8> <K15_22> <K16_14> 
INFO:Xst:2261 - The FF/Latch <K3_27> in Unit <key_schedule> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_31> <K2_38> <K5_34> <K6_26> <K7_46> <K8_29> <K10_25> <K12_35> <K11_44> <K13_42> <K14_36> <K15_43> <K16_24> 
INFO:Xst:2261 - The FF/Latch <K3_18> in Unit <key_schedule> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_13> <K4_0> <K5_14> <K6_11> <K7_17> <K8_9> <K10_6> <K12_20> <K9_5> <K11_4> <K14_12> <K15_10> <K16_21> 
INFO:Xst:2261 - The FF/Latch <K3_6> in Unit <key_schedule> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_9> <K2_5> <K4_4> <K5_20> <K7_12> <K8_10> <K12_0> <K9_21> <K11_18> <K13_14> <K14_11> <K15_17> <K16_19> 
INFO:Xst:2261 - The FF/Latch <K3_20> in Unit <key_schedule> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_23> <K2_4> <K5_12> <K6_10> <K7_13> <K8_1> <K10_0> <K12_11> <K9_18> <K11_14> <K13_17> <K14_9> <K15_15> <K16_6> 
INFO:Xst:2261 - The FF/Latch <K3_3> in Unit <key_schedule> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_20> <K2_16> <K5_21> <K7_18> <K8_0> <K10_2> <K12_19> <K9_22> <K13_5> <K14_6> <K15_4> <K16_7> 
INFO:Xst:2261 - The FF/Latch <K3_2> in Unit <key_schedule> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_0> <K2_22> <K5_19> <K6_5> <K7_6> <K8_4> <K10_16> <K9_7> <K11_3> <K13_21> <K15_18> <K16_8> 
INFO:Xst:2261 - The FF/Latch <K3_36> in Unit <key_schedule> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_28> <K2_42> <K4_43> <K5_31> <K7_45> <K8_40> <K10_26> <K12_29> <K9_34> <K11_46> <K13_41> <K14_32> <K15_37> <K16_35> 
INFO:Xst:2261 - The FF/Latch <K3_19> in Unit <key_schedule> is equivalent to the following 11 FFs/Latches, which will be removed : <K1_11> <K4_5> <K5_6> <K6_4> <K7_20> <K9_3> <K11_21> <K13_18> <K14_0> <K15_14> <K16_2> 
INFO:Xst:2261 - The FF/Latch <K3_45> in Unit <key_schedule> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_38> <K4_40> <K5_47> <K6_30> <K7_39> <K10_32> <K12_28> <K9_41> <K11_37> <K13_33> <K15_24> <K16_31> 
INFO:Xst:2261 - The FF/Latch <K3_8> in Unit <key_schedule> is equivalent to the following 12 FFs/Latches, which will be removed : <K2_1> <K4_22> <K5_2> <K7_19> <K8_5> <K10_23> <K12_16> <K9_15> <K11_7> <K13_3> <K15_21> <K16_13> 
INFO:Xst:2261 - The FF/Latch <K3_39> in Unit <key_schedule> is equivalent to the following 12 FFs/Latches, which will be removed : <K1_26> <K2_30> <K5_25> <K6_44> <K7_35> <K8_42> <K12_38> <K9_33> <K11_24> <K13_27> <K15_34> <K16_47> 
INFO:Xst:2261 - The FF/Latch <K3_12> in Unit <key_schedule> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_16> <K4_10> <K5_13> <K6_1> <K7_8> <K8_22> <K10_11> <K12_9> <K9_14> <K11_17> <K13_15> <K14_23> <K15_7> <K16_20> 
INFO:Xst:2261 - The FF/Latch <K1_42> in Unit <key_schedule> is equivalent to the following 12 FFs/Latches, which will be removed : <K2_33> <K4_24> <K5_38> <K6_27> <K8_34> <K10_30> <K9_47> <K11_39> <K13_25> <K14_44> <K15_35> <K16_28> 
INFO:Xst:2261 - The FF/Latch <K3_0> in Unit <key_schedule> is equivalent to the following 13 FFs/Latches, which will be removed : <K1_1> <K2_18> <K4_14> <K5_11> <K6_17> <K7_9> <K8_15> <K10_4> <K9_6> <K11_20> <K13_12> <K14_10> <K15_13> 
INFO:Xst:2261 - The FF/Latch <K2_27> in Unit <key_schedule> is equivalent to the following 13 FFs/Latches, which will be removed : <K4_34> <K5_26> <K6_46> <K7_29> <K8_41> <K10_44> <K12_42> <K9_25> <K11_35> <K13_36> <K14_43> <K15_31> <K16_38> 
INFO:Xst:2261 - The FF/Latch <K3_29> in Unit <key_schedule> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_30> <K2_46> <K4_41> <K5_32> <K6_37> <K7_28> <K8_33> <K10_43> <K9_36> <K11_31> <K13_45> <K14_40> <K15_47> <K16_26> 
INFO:Xst:2261 - The FF/Latch <K2_3> in Unit <key_schedule> is equivalent to the following 11 FFs/Latches, which will be removed : <K4_21> <K6_18> <K7_0> <K8_14> <K12_5> <K9_2> <K11_19> <K13_6> <K14_4> <K15_20> <K16_16> 
INFO:Xst:2261 - The FF/Latch <K3_43> in Unit <key_schedule> is equivalent to the following 14 FFs/Latches, which will be removed : <K1_33> <K2_36> <K4_31> <K6_45> <K7_40> <K8_47> <K10_46> <K12_41> <K9_26> <K11_29> <K13_32> <K14_37> <K15_28> <K16_42> 
WARNING:Xst:1710 - FF/Latch <ChipEraseDone_Resync_Inst/DIn_Tmp> (without init value) has a constant value of 0 in block <JTAGOCDPrgTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ChipEraseDone_Resync_Inst/DOut> (without init value) has a constant value of 0 in block <JTAGOCDPrgTop>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2146 - In block <Timer_Counter>, Counter <Pre1Cnt> <Pre0Cnt> are equivalent, XST will keep only <Pre1Cnt>.
INFO:Xst:2261 - The FF/Latch <cbi_sbi_io_adr_tmp_1> in Unit <pm_fetch_dec> is equivalent to the following FF/Latch, which will be removed : <adiw_sbiw_encoder_mux_out_1> 
INFO:Xst:2261 - The FF/Latch <cbi_sbi_io_adr_tmp_2> in Unit <pm_fetch_dec> is equivalent to the following FF/Latch, which will be removed : <adiw_sbiw_encoder_mux_out_2> 
INFO:Xst:2261 - The FF/Latch <adiw_sbiw_encoder_mux_out_0> in Unit <pm_fetch_dec> is equivalent to the following 2 FFs/Latches, which will be removed : <adiw_sbiw_encoder_mux_out_3> <adiw_sbiw_encoder_mux_out_4> 

Optimizing unit <Papilio_AVR8> ...

Optimizing unit <Addr_Decoder> ...

Optimizing unit <papilio_core_template> ...

Optimizing unit <RAMDataReg> ...

Optimizing unit <Timer_Counter> ...

Optimizing unit <ResetGenerator> ...

Optimizing unit <uart> ...

Optimizing unit <pm_fetch_dec> ...

Optimizing unit <reg_file> ...

Optimizing unit <bit_processor> ...

Optimizing unit <io_reg_file> ...

Optimizing unit <alu_avr> ...

Optimizing unit <OCDProgcp2> ...

Optimizing unit <i2c_master_bit_ctrl> ...

Optimizing unit <Wishbone_Button_LED_Core> ...

Optimizing unit <key_schedule> ...

Optimizing unit <s1_box> ...

Optimizing unit <s2_box> ...

Optimizing unit <s3_box> ...

Optimizing unit <s4_box> ...

Optimizing unit <s5_box> ...

Optimizing unit <s6_box> ...

Optimizing unit <s7_box> ...

Optimizing unit <s8_box> ...

Optimizing unit <XDM4Kx8> ...

Optimizing unit <XPM8Kx16> ...

Optimizing unit <OCDProgTCK> ...

Optimizing unit <pport_1> ...

Optimizing unit <pport_2> ...

Optimizing unit <i2c_master_byte_ctrl> ...

Optimizing unit <s_box> ...

Optimizing unit <JTAGOCDPrgTop> ...

Optimizing unit <i2c_master_top> ...

Optimizing unit <des_top> ...

Optimizing unit <des_cipher_top> ...

Optimizing unit <tdes_top> ...

Optimizing unit <Wishbone_TDES_Core> ...
WARNING:Xst:1426 - The value init of the FF/Latch JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlashAdrIncrEn hinder the constant cleaning in the block Papilio_AVR8.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/CurrentTAPState_FSM_FFd8> has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgAdr_Int_10> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/CurrentTAPState_FSM_FFd9> has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/EEPROMRd_St> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlashRd_St> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRSh_14> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRSh_13> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRSh_12> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRSh_11> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRSh_10> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRSh_9> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRSh_8> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRSh_7> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRSh_6> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRSh_5> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRSh_4> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRSh_3> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRSh_2> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRSh_1> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRSh_0> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgAdr_Int_6> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgWrData_9> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgAdr_Int_5> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRShIn_7> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgAdr_Int_4> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgWrData_8> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgWrData_7> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRShIn_6> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/TAPCtrlTLR> (without init value) has a constant value of 1 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/ChipEraseSM_CurrentState_0> has a constant value of 1 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/ChipEraseSM_CurrentState_1> has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/ChipEraseSM_CurrentState_2> has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/ChipEraseSM_CurrentState_3> has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/InstructionRg_0> (without init value) has a constant value of 1 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/InstructionRg_1> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/InstructionRg_2> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/InstructionRg_3> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgAdr_Int_9> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/CurrentTAPState_FSM_FFd1> has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/CurrentTAPState_FSM_FFd2> has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRUd_9> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/CurrentTAPState_FSM_FFd3> has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRUd_7> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRUd_6> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRUd_5> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRUd_4> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRUd_3> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRUd_2> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/CurrentTAPState_FSM_FFd4> has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/CurrentTAPState_FSM_FFd5> has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgAdr_Int_7> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/CurrentTAPState_FSM_FFd6> has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/CurrentTAPState_FSM_FFd7> has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgAdr_Int_15> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgAdr_Int_14> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgAdr_Int_13> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgAdr_Int_12> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgAdr_Int_11> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/CurrentTAPState_FSM_FFd13> has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/CurrentTAPState_FSM_FFd14> has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/CurrentTAPState_FSM_FFd15> has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/CurrentTAPState_FSM_FFd16> has a constant value of 1 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FuseLockRd_St> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/ChipEraseStart> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/SignByteRd_St> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/ResetShRg> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlRdSStart> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgWrData_15> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgWrData_14> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlashWr_St> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgWrData_13> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PERSh_15> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEPrgRdData_0> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEPrgRdData_1> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEPrgRdData_2> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEPrgRdData_3> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEPrgRdData_4> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEPrgRdData_5> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEPrgRdData_6> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEPrgRdData_7> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/EERdStart_Resync_Inst/DIn_Tmp> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgWrData_12> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgWrData_10> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgWrData_11> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgAdr_Int_3> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgWrData_6> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRShIn_5> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgWrData_5> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRShIn_4> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgAdr_Int_2> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgAdr_Int_1> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgWrData_4> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRShIn_3> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgAdr_Int_0> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgWrData_3> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRShIn_2> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlWrSStart> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/CurrentTAPState_FSM_FFd12> has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/CurrentTAPState_FSM_FFd11> has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/CurrentTAPState_FSM_FFd10> has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/VFPLSh_7> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgWrData_0> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRShIn_0> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgWrData_1> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRShIn_1> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/InstructionShRg_3> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/InstructionShRg_2> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/InstructionShRg_1> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/InstructionShRg_0> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgWrData_2> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/ProgEnable_Int> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/VFPCnt_3> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/VFPCnt_2> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/VFPCnt_1> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/VFPCnt_0> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/ProgEnable_Resync_Inst/DIn_Tmp> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/FlWrSStart_Resync_Inst/DIn_Tmp> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/FlRdSStart_Resync_Inst/DIn_Tmp> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/ChipEraseStart_Resync_Inst/DIn_Tmp> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/EERdStart_Resync_Inst/DOut> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/TAPCtrlTLR_Resync_Inst/DIn_Tmp> (without init value) has a constant value of 1 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PERSh_14> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/VFPLSh_6> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlRdMStart> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/LdDataLow> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/LdDataHigh> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlashAdrIncrEn> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRUd_0> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRUd_1> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRUd_8> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRUd_10> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRUd_11> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRUd_12> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRUd_13> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PCRUd_14> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/FlEEPrgAdr_Int_8> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EERdStartDel> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PERSh_13> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/ChipEraseStart_Resync_Inst/DOut> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/ProgEnable_Resync_Inst/DOut> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/FlWrMStart_Resync_Inst/DIn_Tmp> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/FlWrSStart_Resync_Inst/DOut> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/FlRdMStart_Resync_Inst/DIn_Tmp> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/FlRdSStart_Resync_Inst/DOut> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/TAPCtrlTLR_Resync_Inst/DOut> (without init value) has a constant value of 1 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/VFPLSh_5> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/VFPLSh_4> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlRdSStartDel> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlWrSStartDel> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PERSh_12> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/FlRdMStart_Resync_Inst/DOut> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/FlWrMStart_Resync_Inst/DOut> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/ChipEraseStartDel> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/VFPLSh_3> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlRdMStartDel> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlWrMStartDel> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PERSh_11> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PERSh_10> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/VFPLSh_2> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/VFPLSh_1> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PERSh_9> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/VFPLSh_0> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PERSh_8> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PERSh_7> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PERSh_6> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PERSh_5> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PERSh_4> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PERSh_3> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PERSh_2> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PERSh_1> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/PERSh_0> (without init value) has a constant value of 0 in block <Papilio_AVR8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <TmrCnt_Impl.TmrCnt_Inst/OC2_PWM2_Int> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TmrCnt_Impl.TmrCnt_Inst/OC0_PWM0_Int> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/TDO> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/VFPRSh_0> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/VFPRSh_1> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/VFPRSh_2> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/VFPRSh_3> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/VFPRSh_4> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/VFPRSh_5> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/VFPRSh_6> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/VFPRSh_7> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_0> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_1> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_2> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_3> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_4> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_5> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_6> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_7> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_8> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_9> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_10> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_11> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_12> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_13> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_14> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_15> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_16> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_17> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_18> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_19> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_20> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_21> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_22> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_23> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_24> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_25> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_26> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_27> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_28> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_29> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_30> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/IDCODEShRg_31> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/BypassShRg> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgTCK_Inst/TDO_OE> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/pm_h_we_Int> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEWr_Int> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEWrStartDel> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEPrgDataRg_0> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEPrgDataRg_1> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEPrgDataRg_2> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEPrgDataRg_3> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEPrgDataRg_4> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEPrgDataRg_5> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEPrgDataRg_6> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEPrgDataRg_7> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEPrgAdrRg_0> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEPrgAdrRg_1> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEPrgAdrRg_2> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEPrgAdrRg_3> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEPrgAdrRg_4> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEPrgAdrRg_5> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEPrgAdrRg_6> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEPrgAdrRg_7> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEPrgAdrRg_8> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEPrgAdrRg_9> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEPrgAdrRg_10> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEPrgAdrRg_11> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEWrCnt_0> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EEWrCnt_1> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/EEWrStart_Resync_Inst/DIn_Tmp> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/EEWrStart_Resync_Inst/DOut> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/key1_in_internal_63> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/key1_in_internal_55> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/key1_in_internal_47> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/key1_in_internal_39> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/key1_in_internal_31> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/key1_in_internal_23> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/key1_in_internal_15> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/key1_in_internal_7> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/key2_in_internal_63> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/key2_in_internal_55> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/key2_in_internal_47> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/key2_in_internal_39> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/key2_in_internal_31> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/key2_in_internal_23> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/key2_in_internal_15> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/key2_in_internal_7> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/memkey1_63> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/memkey1_55> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/memkey1_47> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/memkey1_39> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/memkey1_31> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/memkey1_23> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/memkey1_15> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/memkey1_7> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/memkey3_63> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/memkey3_55> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/memkey3_47> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/memkey3_39> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/memkey3_31> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/memkey3_23> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/memkey3_15> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/memkey3_7> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/key3_in_internal_63> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/key3_in_internal_55> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/key3_in_internal_47> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/key3_in_internal_39> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/key3_in_internal_31> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/key3_in_internal_23> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/key3_in_internal_15> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/key3_in_internal_7> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/DESCIPHERTOP3/DESTOP/core_busy> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/DESCIPHERTOP2/DESTOP/core_busy> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/DESCIPHERTOP1/DESTOP/core_busy> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/deskey3_24> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/deskey1_48> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/deskey3_16> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/deskey1_40> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/deskey1_8> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/deskey1_32> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/deskey1_24> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/deskey1_16> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/deskey1_0> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/deskey2_56> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/deskey2_48> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/deskey2_40> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/deskey3_8> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/deskey2_32> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/deskey2_24> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/deskey3_0> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/deskey2_16> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/deskey3_56> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/deskey3_48> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/deskey2_8> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/deskey3_40> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/deskey2_0> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/deskey3_32> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/deskey1_56> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EERd_St> is unconnected in block <Papilio_AVR8>.
WARNING:Xst:1426 - The value init of the FF/Latch JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_15 hinder the constant cleaning in the block Papilio_AVR8.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_14 hinder the constant cleaning in the block Papilio_AVR8.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_13 hinder the constant cleaning in the block Papilio_AVR8.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_12 hinder the constant cleaning in the block Papilio_AVR8.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_11 hinder the constant cleaning in the block Papilio_AVR8.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_10 hinder the constant cleaning in the block Papilio_AVR8.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_9 hinder the constant cleaning in the block Papilio_AVR8.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_8 hinder the constant cleaning in the block Papilio_AVR8.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_7 hinder the constant cleaning in the block Papilio_AVR8.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_6 hinder the constant cleaning in the block Papilio_AVR8.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_5 hinder the constant cleaning in the block Papilio_AVR8.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_4 hinder the constant cleaning in the block Papilio_AVR8.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_3 hinder the constant cleaning in the block Papilio_AVR8.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_2 hinder the constant cleaning in the block Papilio_AVR8.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_1 hinder the constant cleaning in the block Papilio_AVR8.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_0 hinder the constant cleaning in the block Papilio_AVR8.
   You should achieve better results by setting this init to 0.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlRd_St> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlPrgRdData_0> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlPrgRdData_1> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlPrgRdData_2> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlPrgRdData_3> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlPrgRdData_4> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlPrgRdData_5> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlPrgRdData_6> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlPrgRdData_7> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlPrgRdData_8> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlPrgRdData_9> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlPrgRdData_10> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlPrgRdData_11> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlPrgRdData_12> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlPrgRdData_13> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlPrgRdData_14> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlPrgRdData_15> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EERdCnt_0> of sequential type is unconnected in block <Papilio_AVR8>.
WARNING:Xst:2677 - Node <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/EERdCnt_1> of sequential type is unconnected in block <Papilio_AVR8>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/DESCIPHERTOP3/KEYSCHEDULE/key_ready> in Unit <Papilio_AVR8> is equivalent to the following 2 FFs/Latches, which will be removed : <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/DESCIPHERTOP2/KEYSCHEDULE/key_ready> <TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/tdes_top_i/DESCIPHERTOP1/KEYSCHEDULE/key_ready> 
INFO:Xst:2261 - The FF/Latch <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_0> in Unit <Papilio_AVR8> is equivalent to the following 15 FFs/Latches, which will be removed : <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_1> <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_2> <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_3> <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_4> <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_5> <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_6> <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_7> <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_8> <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_9> <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_10> <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_11> <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_12> <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_13> <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_14> <JTAGOCDPrgTop_Inst/OCDProgcp2_Inst/FlashPrgDataRg_15> 
Found area constraint ratio of 100 (+ 5) on block Papilio_AVR8, actual ratio is 68.
FlipFlop AVR_Core_Inst/pm_fetch_dec_Inst/cbi_st has been replicated 1 time(s)
FlipFlop AVR_Core_Inst/pm_fetch_dec_Inst/instruction_reg_10 has been replicated 1 time(s)
FlipFlop AVR_Core_Inst/pm_fetch_dec_Inst/instruction_reg_14 has been replicated 1 time(s)
FlipFlop AVR_Core_Inst/pm_fetch_dec_Inst/sbi_st has been replicated 1 time(s)
FlipFlop ResetGenerator_Inst/cp2RstC has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <Papilio_AVR8> :
	Found 4-bit shift register for signal <ResetGenerator_Inst/cp2RstB>.
	Found 2-bit shift register for signal <ResetGenerator_Inst/nrst_ResyncB>.
	Found 7-bit shift register for signal <uart_Inst/UART_Tr_St9>.
	Found 6-bit shift register for signal <uart_Inst/UART_RcDel_St7>.
	Found 6-bit shift register for signal <uart_Inst/UART_RcDel_St16>.
	Found 7-bit shift register for signal <uart_Inst/UART_Rc_St8>.
Unit <Papilio_AVR8> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2392
 Flip-Flops                                            : 2392
# Shift Registers                                      : 6
 2-bit shift register                                  : 1
 4-bit shift register                                  : 1
 6-bit shift register                                  : 2
 7-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Papilio_AVR8.ngr
Top Level Output File Name         : Papilio_AVR8
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 54

Cell Usage :
# BELS                             : 6539
#      GND                         : 1
#      INV                         : 103
#      LUT1                        : 28
#      LUT2                        : 304
#      LUT2_D                      : 17
#      LUT2_L                      : 5
#      LUT3                        : 1823
#      LUT3_D                      : 48
#      LUT3_L                      : 40
#      LUT4                        : 2477
#      LUT4_D                      : 123
#      LUT4_L                      : 190
#      MULT_AND                    : 5
#      MUXCY                       : 156
#      MUXF5                       : 901
#      MUXF6                       : 154
#      VCC                         : 1
#      XORCY                       : 163
# FlipFlops/Latches                : 2423
#      FD                          : 5
#      FDC                         : 188
#      FDC_1                       : 16
#      FDCE                        : 668
#      FDE                         : 1172
#      FDP                         : 8
#      FDPE                        : 27
#      FDR                         : 52
#      FDRE                        : 271
#      FDRS                        : 5
#      FDRSE                       : 6
#      FDS                         : 4
#      FDSE                        : 1
# RAMS                             : 10
#      RAMB16_S18                  : 8
#      RAMB16_S9                   : 2
# Shift Registers                  : 6
#      SRL16                       : 2
#      SRL16E                      : 4
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 34
#      IBUF                        : 8
#      IBUFG                       : 1
#      IOBUF                       : 18
#      OBUF                        : 7
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500evq100-4 

 Number of Slices:                     2996  out of   4656    64%  
 Number of Slice Flip Flops:           2423  out of   9312    26%  
 Number of 4 input LUTs:               5164  out of   9312    55%  
    Number used as logic:              5158
    Number used as Shift registers:       6
 Number of IOs:                          54
 Number of bonded IOBs:                  34  out of     66    51%  
 Number of BRAMs:                        10  out of     20    50%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)           | Load  |
-----------------------------------+---------------------------------+-------+
clk                                | Inst_DCM32to16/DCM_SP_INST:CLKFX| 2439  |
-----------------------------------+---------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------+
Control Signal                                                                                                                 | Buffer(FF name)                                                  | Load  |
-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------+
uart_Inst/ireset_inv811_INV_0_1(uart_Inst/ireset_inv811_INV_0_1:O)                                                             | NONE(AVR_Core_Inst/BP_Inst/temp_in_data_0)                       | 351   |
uart_Inst/ireset_inv811_INV_0_2(uart_Inst/ireset_inv811_INV_0_2:O)                                                             | NONE(AVR_Core_Inst/pm_fetch_dec_Inst/adiw_sbiw_encoder_mux_out_0)| 340   |
I2C_MASTER_GEN.I2C_MASTER_INST/I2C_MASTER/arst_i_inv(Inst_papilio_core_template.papilio_core_template_COMP/nReset_inv1_INV_0:O)| NONE(I2C_MASTER_GEN.I2C_MASTER_INST/I2C_MASTER/al)               | 153   |
AVR_Core_Inst/BP_Inst/ireset_inv(uart_Inst/ireset_inv811_INV_0:O)                                                              | NONE(AVR_Core_Inst/BP_Inst/ireset_inv_shift1)                    | 57    |
ResetGenerator_Inst/ClrRstDFF_Tmp_inv(ResetGenerator_Inst/ClrRstDFF_Tmp_inv1_INV_0:O)                                          | NONE(ResetGenerator_Inst/ClrRstDFF_Tmp_inv_shift1)               | 6     |
-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 14.515ns (Maximum Frequency: 68.893MHz)
   Minimum input arrival time before clock: 2.729ns
   Maximum output required time after clock: 5.434ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 14.515ns (frequency: 68.893MHz)
  Total number of paths / destination ports: 233109467 / 5103
-------------------------------------------------------------------------
Delay:               29.030ns (Levels of Logic = 29)
  Source:            AVR_Core_Inst/pm_fetch_dec_Inst/nirq_st0 (FF)
  Destination:       AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_4 (FF)
  Source Clock:      clk rising 0.5X
  Destination Clock: clk rising 0.5X

  Data Path: AVR_Core_Inst/pm_fetch_dec_Inst/nirq_st0 to AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.591   0.666  AVR_Core_Inst/pm_fetch_dec_Inst/nirq_st0 (AVR_Core_Inst/pm_fetch_dec_Inst/nirq_st0)
     LUT2:I1->O            1   0.704   0.000  AVR_Core_Inst/pm_fetch_dec_Inst/nop_insert_st_wg_lut<0> (AVR_Core_Inst/pm_fetch_dec_Inst/nop_insert_st_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  AVR_Core_Inst/pm_fetch_dec_Inst/nop_insert_st_wg_cy<0> (AVR_Core_Inst/pm_fetch_dec_Inst/nop_insert_st_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  AVR_Core_Inst/pm_fetch_dec_Inst/nop_insert_st_wg_cy<1> (AVR_Core_Inst/pm_fetch_dec_Inst/nop_insert_st_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  AVR_Core_Inst/pm_fetch_dec_Inst/nop_insert_st_wg_cy<2> (AVR_Core_Inst/pm_fetch_dec_Inst/nop_insert_st_wg_cy<2>)
     MUXCY:CI->O           1   0.459   0.455  AVR_Core_Inst/pm_fetch_dec_Inst/nop_insert_st_wg_cy<3> (AVR_Core_Inst/pm_fetch_dec_Inst/nop_insert_st_wg_cy<3>)
     LUT3:I2->O           83   0.704   1.282  AVR_Core_Inst/pm_fetch_dec_Inst/nop_insert_st_wg_cy<5>1 (AVR_Core_Inst/pm_fetch_dec_Inst/nop_insert_st)
     LUT4:I3->O           41   0.704   1.269  AVR_Core_Inst/pm_fetch_dec_Inst/adr_int_or00001 (AVR_Core_Inst/pm_fetch_dec_Inst/adr_int_or0000)
     LUT4:I3->O            6   0.704   0.844  AVR_Core_Inst/pm_fetch_dec_Inst/adr_int<15>1 (core_adr<15>)
     LUT4_D:I0->LO         1   0.704   0.179  ADDRESS_DECODER/avr2io_iorebus_int<0>61 (N2411)
     LUT3:I1->O            1   0.704   0.424  ADDRESS_DECODER/avr2io_iorebus_int<0>41 (ADDRESS_DECODER/avr2io_iorebus_int<0>_bdd4)
     LUT4_D:I3->O         16   0.704   1.113  ADDRESS_DECODER/avr2io_iorebus_int<12>11 (core_iorebus<12>)
     LUT2:I1->O            9   0.704   0.824  TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/read_enable1 (TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/read_enable)
     LUT4:I3->O            9   0.704   0.824  TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/fsm_cs_FSM_FFd8-In1 (TDES_CORE_GEN.tdes_avrtop_i/Wishbone_TDES_Core_i/fsm_cs_cmp_eq0002)
     LUT4_L:I3->LO         1   0.704   0.104  AVR_Core_Inst/io_dec_Inst/dbusin_int<2>110 (AVR_Core_Inst/io_dec_Inst/dbusin_int<2>110)
     LUT4:I3->O            1   0.704   0.424  AVR_Core_Inst/io_dec_Inst/dbusin_int<2>120 (AVR_Core_Inst/io_dec_Inst/dbusin_int<2>120)
     LUT4:I3->O            1   0.704   0.424  AVR_Core_Inst/io_dec_Inst/dbusin_int<2>145 (AVR_Core_Inst/io_dec_Inst/dbusin_int<2>145)
     LUT4_L:I3->LO         1   0.704   0.104  AVR_Core_Inst/io_dec_Inst/dbusin_int<2>525 (AVR_Core_Inst/io_dec_Inst/dbusin_int<2>525)
     LUT4:I3->O            5   0.704   0.668  AVR_Core_Inst/io_dec_Inst/dbusin_int<2>577 (AVR_Core_Inst/dbusin_int<2>)
     LUT4:I2->O            1   0.704   0.000  AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107_G (N1234)
     MUXF5:I1->O           9   0.321   0.855  AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107 (AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000107)
     LUT4:I2->O            1   0.704   0.499  AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>1 (AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>)
     LUT2:I1->O            1   0.704   0.000  AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_lut<0> (AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<0> (AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<1> (AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<2> (AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<3> (AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<3>)
     XORCY:CI->O           3   0.804   0.566  AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_xor<4> (AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<4>)
     LUT4:I2->O            1   0.704   0.424  AVR_Core_Inst/pm_fetch_dec_Inst/I66_cy<8>420 (AVR_Core_Inst/pm_fetch_dec_Inst/I66_cy<8>420)
     LUT4:I3->O            1   0.704   0.000  AVR_Core_Inst/pm_fetch_dec_Inst/I66_cy<8>4171 (AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in<4>)
     FDCE:D                    0.308          AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_4
    ----------------------------------------
    Total                     29.030ns (17.082ns logic, 11.948ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              2.729ns (Levels of Logic = 2)
  Source:            portd<1> (PAD)
  Destination:       I2C_MASTER_GEN.I2C_MASTER_INST/I2C_MASTER/byte_ctrl/bit_ctrl/cSDA_0 (FF)
  Destination Clock: clk rising 0.5X

  Data Path: portd<1> to I2C_MASTER_GEN.I2C_MASTER_INST/I2C_MASTER/byte_ctrl/bit_ctrl/cSDA_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.218   0.499  portd_1_IOBUF (N702)
     LUT2:I1->O            1   0.704   0.000  I2C_MASTER_GEN.I2C_MASTER_INST/I2C_MASTER/byte_ctrl/bit_ctrl/cSDA_mux0001<1>1 (I2C_MASTER_GEN.I2C_MASTER_INST/I2C_MASTER/byte_ctrl/bit_ctrl/cSDA_mux0001<1>)
     FDC:D                     0.308          I2C_MASTER_GEN.I2C_MASTER_INST/I2C_MASTER/byte_ctrl/bit_ctrl/cSDA_0
    ----------------------------------------
    Total                      2.729ns (2.230ns logic, 0.499ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 41 / 25
-------------------------------------------------------------------------
Offset:              5.434ns (Levels of Logic = 2)
  Source:            PORTE_Impl.PORTE_COMP/DDRx_Int_7 (FF)
  Destination:       porte<7> (PAD)
  Source Clock:      clk rising 0.5X

  Data Path: PORTE_Impl.PORTE_COMP/DDRx_Int_7 to porte<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.447  PORTE_Impl.PORTE_COMP/DDRx_Int_7 (PORTE_Impl.PORTE_COMP/DDRx_Int_7)
     INV:I->O              1   0.704   0.420  DDREReg<7>_inv1_INV_0 (DDREReg<7>_inv)
     IOBUF:T->IO               3.272          porte_7_IOBUF (porte<7>)
    ----------------------------------------
    Total                      5.434ns (4.567ns logic, 0.867ns route)
                                       (84.0% logic, 16.0% route)

=========================================================================


Total REAL time to Xst completion: 180.00 secs
Total CPU time to Xst completion: 179.84 secs
 
--> 

Total memory usage is 287048 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  795 (   0 filtered)
Number of infos    :  248 (   0 filtered)

