//---------------------------------------------------------------------
//               Copyright(c) Synopsys, Inc.                           
//     All Rights reserved - Unpublished -rights reserved under        
//     the Copyright laws of the United States of America.             
//                                                                     
//  U.S. Patents: 7,093,156 B1 and 7,406,620 B2 (and more pending).    
//                                                                     
//  This file includes the Confidential information of Synopsys, Inc.  
//  and TSMC.                                                          
//  The receiver of this Confidential Information shall not disclose   
//  it to any third party and shall protect its confidentiality by     
//  using the same degree of care, but not less than a reasonable      
//  degree of care, as the receiver uses to protect receiver's own     
//  Confidential Information.                                          
//  Licensee acknowledges and agrees that all output generated for     
//  Licensee by Synopsys, Inc. as described in the pertinent Program   
//  Schedule(s), or generated by Licensee through use of any Compiler  
//  licensed hereunder contains information that complies with the     
//  Virtual Component Identification Physical Tagging Standard (VCID)  
//  as maintained by the Virtual Socket Interface Alliance (VSIA).     
//  Such information may be expressed in GDSII Layer 63 or other such  
//  layer designated by the VSIA, hardware definition languages, or    
//  other formats.  Licensee is not authorized to alter or change any  
//  such information.                                                  
//---------------------------------------------------------------------
//                                                                     
//  Built for linux64 and running on linux64.                          
//                                                                     
//  Software           : Rev: V-2023.12-SP1-T-20240322                 
//  Library Format     : Rev: 1.05.00                                  
//  Compiler Name      : ts07n0g41p11sadcl02msa24                      
//  Platform           : Linux3.10.0-1160.76.1.el7.x86_64              
//                     : #1 SMP Wed Aug 10 16:21:17 UTC 2022x86_64     
//  Date of Generation : Mon Apr 29 11:34:13 PDT 2024                  
//                                                                     
//---------------------------------------------------------------------
//   --------------------------------------------------------------     
//                       Template Revision : 6.6.5                      
//   --------------------------------------------------------------     
//                      * Synchronous, 1-Port SRAM *                  
//                        * Verilog Bus Wrapper *                     
//                THIS IS A SYNCHRONOUS 1-PORT MEMORY MODEL           
//                                                                    
// Memory Name:mem_ts07n0g41p11sadcl02msa24_128x34_cm4_bk1_cdfalse_bwe1_bno_rno 
//   Memory Size:128 words x 34 bits                                  
//                                                                    
//                               PORT NAME                            
//                               ---------                            
//               Output Ports                                         
//                                   Q[33:0]                          
//                                   ROP                              
//               Input Ports:                                         
//                                   ADR[6:0]                         
//                                   D[33:0]                          
//                                   WEM[33:0]                        
//                                   WE                               
//                                   ME                               
//                                   CLK                              
//                                   TEST1                            
//                                   TEST_RNM                         
//                                   RME                              
//                                   RM[3:0]                          
//                                   LS                               
//                                   DS                               
//                                   SD                               
//                                   BC0                              
//                                   BC1                              
//                                   BC2                              
// -------------------------------------------------------------------- 

`resetall 
`timescale 1 ns / 1 ps 

module mem_ts07n0g41p11sadcl02msa24_128x34_cm4_bk1_cdfalse_bwe1_bno_rno_wrapper (Q ,ADR ,D ,WEM ,WE ,ME ,CLK ,LS ,DS ,SD );

output [33:0] Q;
input [6:0] ADR;
input [33:0] D;
input [33:0] WEM;
input  WE;
input  ME;
input  CLK;
input  LS;
input  DS;
input  SD;

wire  ROP;




//spyglass disable_block UndrivenInTerm-ML Ar_resetcross01 WarnAnalyzeBBox STARC-1.6.6.3 W240
mem_ts07n0g41p11sadcl02msa24_128x34_cm4_bk1_cdfalse_bwe1_bno_rno u_mem (  .Q(Q), .ROP(ROP), .ADR(ADR), .D(D), .WEM(WEM), .WE(WE), .ME(ME), .CLK(CLK), .TEST1(1'b0), .TEST_RNM(1'b0), .RME(1'b0), .RM(4'b0011), .LS(LS), .DS(DS), .SD(SD), .BC0(1'b0), .BC1(1'b1), .BC2(1'b0));
//spyglass enable_block UndrivenInTerm-ML Ar_resetcross01 WarnAnalyzeBBox STARC-1.6.6.3 W240

endmodule

