

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1'
================================================================
* Date:           Thu May  9 15:21:42 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.596 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_1  |        8|        8|         1|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%arr = alloca i32 1"   --->   Operation 5 'alloca' 'arr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arr_1 = alloca i32 1"   --->   Operation 6 'alloca' 'arr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arr_3 = alloca i32 1"   --->   Operation 7 'alloca' 'arr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arr_4 = alloca i32 1"   --->   Operation 8 'alloca' 'arr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arr_5 = alloca i32 1"   --->   Operation 9 'alloca' 'arr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arr_6 = alloca i32 1"   --->   Operation 10 'alloca' 'arr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arr_7 = alloca i32 1"   --->   Operation 11 'alloca' 'arr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arr_8 = alloca i32 1"   --->   Operation 12 'alloca' 'arr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arr_9 = alloca i32 1"   --->   Operation 13 'alloca' 'arr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln42_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln42_1"   --->   Operation 14 'read' 'zext_ln42_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln30_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln30_2"   --->   Operation 15 'read' 'zext_ln30_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mul_ln27_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_ln27"   --->   Operation 16 'read' 'mul_ln27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_9_reload"   --->   Operation 17 'read' 'arg1_r_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_8_reload"   --->   Operation 18 'read' 'arg1_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_7_reload"   --->   Operation 19 'read' 'arg1_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg1_r_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_6_reload"   --->   Operation 20 'read' 'arg1_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg1_r_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_5_reload"   --->   Operation 21 'read' 'arg1_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arg1_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_4_reload"   --->   Operation 22 'read' 'arg1_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arg1_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_reload"   --->   Operation 23 'read' 'arg1_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arg1_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_reload"   --->   Operation 24 'read' 'arg1_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%arg1_r_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_reload"   --->   Operation 25 'read' 'arg1_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%arr_2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_2"   --->   Operation 26 'read' 'arr_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%arr_23_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_23"   --->   Operation 27 'read' 'arr_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln42_1_cast = zext i32 %zext_ln42_1_read"   --->   Operation 28 'zext' 'zext_ln42_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln30_2_cast = zext i32 %zext_ln30_2_read"   --->   Operation 29 'zext' 'zext_ln30_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_9"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_23_read, i64 %arr_8"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_7"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_6"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_5"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_4"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_3"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_1"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_2_read, i64 %arr"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 1, i4 %i"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc87"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.59>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i"   --->   Operation 41 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln33 = icmp_eq  i4 %i_1, i4 9" [d2.cpp:33]   --->   Operation 42 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.inc87.split, void %VITIS_LOOP_46_3.exitStub" [d2.cpp:33]   --->   Operation 43 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%arr_load_1 = load i64 %arr" [d2.cpp:41]   --->   Operation 44 'load' 'arr_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%arr_1_load_1 = load i64 %arr_1" [d2.cpp:40]   --->   Operation 45 'load' 'arr_1_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%arr_3_load_1 = load i64 %arr_3" [d2.cpp:40]   --->   Operation 46 'load' 'arr_3_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%arr_4_load = load i64 %arr_4" [d2.cpp:40]   --->   Operation 47 'load' 'arr_4_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%arr_5_load_1 = load i64 %arr_5" [d2.cpp:40]   --->   Operation 48 'load' 'arr_5_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%arr_6_load_1 = load i64 %arr_6" [d2.cpp:40]   --->   Operation 49 'load' 'arr_6_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%arr_7_load_1 = load i64 %arr_7" [d2.cpp:40]   --->   Operation 50 'load' 'arr_7_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%arr_8_load_1 = load i64 %arr_8" [d2.cpp:40]   --->   Operation 51 'load' 'arr_8_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%arr_9_load_1 = load i64 %arr_9" [d2.cpp:40]   --->   Operation 52 'load' 'arr_9_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [d2.cpp:35]   --->   Operation 53 'specpipeline' 'specpipeline_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [d2.cpp:14]   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [d2.cpp:33]   --->   Operation 55 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.79ns)   --->   "%sub_ln36 = sub i4 9, i4 %i_1" [d2.cpp:36]   --->   Operation 56 'sub' 'sub_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%empty = trunc i4 %i_1"   --->   Operation 57 'trunc' 'empty' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.77ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.9i32.i4, i32 0, i32 %arg1_r_1_reload_read, i32 %arg1_r_2_reload_read, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i32 %arg1_r_7_reload_read, i32 %arg1_r_8_reload_read, i4 %sub_ln36" [d2.cpp:40]   --->   Operation 58 'mux' 'tmp' <Predicate = (!icmp_ln33)> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i32 %tmp" [d2.cpp:40]   --->   Operation 59 'zext' 'zext_ln40' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.77ns)   --->   "%tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 0, i64 %arr_9_load_1, i64 %arr_8_load_1, i64 %arr_7_load_1, i64 %arr_6_load_1, i64 %arr_5_load_1, i64 %arr_4_load, i64 %arr_3_load_1, i64 %arr_1_load_1, i4 %i_1" [d2.cpp:40]   --->   Operation 60 'mux' 'tmp_1' <Predicate = (!icmp_ln33)> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln41 = shl i32 %tmp, i32 1" [d2.cpp:41]   --->   Operation 61 'shl' 'shl_ln41' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i32 %shl_ln41" [d2.cpp:41]   --->   Operation 62 'zext' 'zext_ln41' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.79ns)   --->   "%icmp_ln41 = icmp_ult  i4 %i_1, i4 5" [d2.cpp:41]   --->   Operation 63 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln33)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.79ns)   --->   "%sub_ln42 = sub i4 10, i4 %i_1" [d2.cpp:42]   --->   Operation 64 'sub' 'sub_ln42' <Predicate = (!icmp_ln33)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.77ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.9i32.i4, i32 0, i32 %arg1_r_1_reload_read, i32 %arg1_r_2_reload_read, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i32 %arg1_r_7_reload_read, i32 %arg1_r_8_reload_read, i4 %i_1" [d2.cpp:41]   --->   Operation 65 'mux' 'tmp_2' <Predicate = (!icmp_ln33)> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i32 %tmp_2" [d2.cpp:41]   --->   Operation 66 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.75ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.10i32.i4, i32 0, i32 0, i32 %arg1_r_2_reload_read, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i32 %arg1_r_7_reload_read, i32 %arg1_r_8_reload_read, i32 %arg1_r_9_reload_read, i4 %sub_ln42" [d2.cpp:42]   --->   Operation 67 'mux' 'tmp_3' <Predicate = (!icmp_ln33)> <Delay = 0.75> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.79ns)   --->   "%icmp_ln42 = icmp_ugt  i4 %i_1, i4 2" [d2.cpp:42]   --->   Operation 68 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln33)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (0.79ns)   --->   Input mux for Operation 69 '%mul_ln41 = mul i64 %zext_ln41_1, i64 %zext_ln41'
ST_2 : Operation 69 [1/1] (2.62ns)   --->   "%mul_ln41 = mul i64 %zext_ln41_1, i64 %zext_ln41" [d2.cpp:41]   --->   Operation 69 'mul' 'mul_ln41' <Predicate = (!icmp_ln33)> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node arr_10)   --->   "%select_ln41 = select i1 %icmp_ln41, i64 18446744073709551615, i64 0" [d2.cpp:41]   --->   Operation 70 'select' 'select_ln41' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node arr_10)   --->   "%and_ln41 = and i64 %mul_ln41, i64 %select_ln41" [d2.cpp:41]   --->   Operation 71 'and' 'and_ln41' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.08ns) (out node of the LUT)   --->   "%arr_10 = add i64 %and_ln41, i64 %arr_load_1" [d2.cpp:41]   --->   Operation 72 'add' 'arr_10' <Predicate = (!icmp_ln33)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %mul_ln27_read, i1 0" [d2.cpp:42]   --->   Operation 73 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.43ns)   --->   "%select_ln42 = select i1 %empty, i33 %zext_ln30_2_cast, i33 %shl_ln" [d2.cpp:42]   --->   Operation 74 'select' 'select_ln42' <Predicate = (!icmp_ln33)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i33 %select_ln42" [d2.cpp:42]   --->   Operation 75 'zext' 'zext_ln42' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (3.41ns)   --->   "%mul_ln42 = mul i64 %zext_ln42, i64 %zext_ln40" [d2.cpp:42]   --->   Operation 76 'mul' 'mul_ln42' <Predicate = (!icmp_ln33)> <Delay = 3.41> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i32 %tmp_3" [d2.cpp:42]   --->   Operation 77 'zext' 'zext_ln42_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : [1/1] (0.62ns)   --->   Input mux for Operation 78 '%mul_ln42_1 = mul i63 %zext_ln42_1_cast, i63 %zext_ln42_2'
ST_2 : Operation 78 [1/1] (2.79ns)   --->   "%mul_ln42_1 = mul i63 %zext_ln42_1_cast, i63 %zext_ln42_2" [d2.cpp:42]   --->   Operation 78 'mul' 'mul_ln42_1' <Predicate = (!icmp_ln33)> <Delay = 2.79> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln42)   --->   "%shl_ln42_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln42_1, i1 0" [d2.cpp:42]   --->   Operation 79 'bitconcatenate' 'shl_ln42_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln42)   --->   "%select_ln42_1 = select i1 %icmp_ln42, i64 18446744073709551615, i64 0" [d2.cpp:42]   --->   Operation 80 'select' 'select_ln42_1' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln42 = and i64 %shl_ln42_1, i64 %select_ln42_1" [d2.cpp:42]   --->   Operation 81 'and' 'and_ln42' <Predicate = (!icmp_ln33)> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42 = add i64 %tmp_1, i64 %and_ln42" [d2.cpp:42]   --->   Operation 82 'add' 'add_ln42' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 83 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_11 = add i64 %add_ln42, i64 %mul_ln42" [d2.cpp:42]   --->   Operation 83 'add' 'arr_11' <Predicate = (!icmp_ln33)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 84 [1/1] (0.74ns)   --->   "%switch_ln40 = switch i4 %i_1, void %arrayidx50.case.842, i4 1, void %for.inc87.split.arrayidx50.exit34_crit_edge17, i4 2, void %arrayidx50.case.236, i4 3, void %arrayidx50.case.337, i4 4, void %arrayidx50.case.438, i4 5, void %arrayidx50.case.539, i4 6, void %arrayidx50.case.640, i4 7, void %for.inc87.split.arrayidx50.exit34_crit_edge" [d2.cpp:40]   --->   Operation 84 'switch' 'switch_ln40' <Predicate = (!icmp_ln33)> <Delay = 0.74>
ST_2 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln40 = store i64 %arr_11, i64 %arr_3" [d2.cpp:40]   --->   Operation 85 'store' 'store_ln40' <Predicate = (!icmp_ln33 & i_1 == 7)> <Delay = 0.42>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx50.exit34" [d2.cpp:40]   --->   Operation 86 'br' 'br_ln40' <Predicate = (!icmp_ln33 & i_1 == 7)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln42 = store i64 %arr_11, i64 %arr_4" [d2.cpp:42]   --->   Operation 87 'store' 'store_ln42' <Predicate = (!icmp_ln33 & i_1 == 6)> <Delay = 0.42>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx50.exit34" [d2.cpp:42]   --->   Operation 88 'br' 'br_ln42' <Predicate = (!icmp_ln33 & i_1 == 6)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln42 = store i64 %arr_11, i64 %arr_5" [d2.cpp:42]   --->   Operation 89 'store' 'store_ln42' <Predicate = (!icmp_ln33 & i_1 == 5)> <Delay = 0.42>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx50.exit34" [d2.cpp:42]   --->   Operation 90 'br' 'br_ln42' <Predicate = (!icmp_ln33 & i_1 == 5)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln42 = store i64 %arr_11, i64 %arr_6" [d2.cpp:42]   --->   Operation 91 'store' 'store_ln42' <Predicate = (!icmp_ln33 & i_1 == 4)> <Delay = 0.42>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx50.exit34" [d2.cpp:42]   --->   Operation 92 'br' 'br_ln42' <Predicate = (!icmp_ln33 & i_1 == 4)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln42 = store i64 %arr_11, i64 %arr_7" [d2.cpp:42]   --->   Operation 93 'store' 'store_ln42' <Predicate = (!icmp_ln33 & i_1 == 3)> <Delay = 0.42>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx50.exit34" [d2.cpp:42]   --->   Operation 94 'br' 'br_ln42' <Predicate = (!icmp_ln33 & i_1 == 3)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln42 = store i64 %arr_11, i64 %arr_8" [d2.cpp:42]   --->   Operation 95 'store' 'store_ln42' <Predicate = (!icmp_ln33 & i_1 == 2)> <Delay = 0.42>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx50.exit34" [d2.cpp:42]   --->   Operation 96 'br' 'br_ln42' <Predicate = (!icmp_ln33 & i_1 == 2)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln40 = store i64 %arr_11, i64 %arr_9" [d2.cpp:40]   --->   Operation 97 'store' 'store_ln40' <Predicate = (!icmp_ln33 & i_1 == 1)> <Delay = 0.42>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx50.exit34" [d2.cpp:40]   --->   Operation 98 'br' 'br_ln40' <Predicate = (!icmp_ln33 & i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln42 = store i64 %arr_11, i64 %arr_1" [d2.cpp:42]   --->   Operation 99 'store' 'store_ln42' <Predicate = (!icmp_ln33 & i_1 != 1 & i_1 != 2 & i_1 != 3 & i_1 != 4 & i_1 != 5 & i_1 != 6 & i_1 != 7)> <Delay = 0.42>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx50.exit34" [d2.cpp:42]   --->   Operation 100 'br' 'br_ln42' <Predicate = (!icmp_ln33 & i_1 != 1 & i_1 != 2 & i_1 != 3 & i_1 != 4 & i_1 != 5 & i_1 != 6 & i_1 != 7)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.79ns)   --->   "%add_ln33 = add i4 %i_1, i4 1" [d2.cpp:33]   --->   Operation 101 'add' 'add_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln33 = store i64 %arr_10, i64 %arr" [d2.cpp:33]   --->   Operation 102 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.42>
ST_2 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln33 = store i4 %add_ln33, i4 %i" [d2.cpp:33]   --->   Operation 103 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.42>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc87" [d2.cpp:33]   --->   Operation 104 'br' 'br_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%arr_load = load i64 %arr"   --->   Operation 105 'load' 'arr_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%arr_1_load = load i64 %arr_1"   --->   Operation 106 'load' 'arr_1_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%arr_3_load = load i64 %arr_3"   --->   Operation 107 'load' 'arr_3_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%arr_4_load_1 = load i64 %arr_4"   --->   Operation 108 'load' 'arr_4_load_1' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%arr_5_load = load i64 %arr_5"   --->   Operation 109 'load' 'arr_5_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%arr_6_load = load i64 %arr_6"   --->   Operation 110 'load' 'arr_6_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%arr_7_load = load i64 %arr_7"   --->   Operation 111 'load' 'arr_7_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%arr_8_load = load i64 %arr_8"   --->   Operation 112 'load' 'arr_8_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%arr_9_load = load i64 %arr_9"   --->   Operation 113 'load' 'arr_9_load' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_12_out, i64 %arr_9_load"   --->   Operation 114 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_11_out, i64 %arr_8_load"   --->   Operation 115 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_10_out, i64 %arr_7_load"   --->   Operation 116 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_9_out, i64 %arr_6_load"   --->   Operation 117 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_8_out, i64 %arr_5_load"   --->   Operation 118 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_7_out, i64 %arr_4_load_1"   --->   Operation 119 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_6_out, i64 %arr_3_load"   --->   Operation 120 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_5_out, i64 %arr_1_load"   --->   Operation 121 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_4_out, i64 %arr_load"   --->   Operation 122 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 123 'ret' 'ret_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_9_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln30_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln42_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_12_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_11_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_10_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 011]
arr                    (alloca           ) [ 011]
arr_1                  (alloca           ) [ 011]
arr_3                  (alloca           ) [ 011]
arr_4                  (alloca           ) [ 011]
arr_5                  (alloca           ) [ 011]
arr_6                  (alloca           ) [ 011]
arr_7                  (alloca           ) [ 011]
arr_8                  (alloca           ) [ 011]
arr_9                  (alloca           ) [ 011]
zext_ln42_1_read       (read             ) [ 000]
zext_ln30_2_read       (read             ) [ 000]
mul_ln27_read          (read             ) [ 011]
arg1_r_9_reload_read   (read             ) [ 011]
arg1_r_8_reload_read   (read             ) [ 011]
arg1_r_7_reload_read   (read             ) [ 011]
arg1_r_6_reload_read   (read             ) [ 011]
arg1_r_5_reload_read   (read             ) [ 011]
arg1_r_4_reload_read   (read             ) [ 011]
arg1_r_3_reload_read   (read             ) [ 011]
arg1_r_2_reload_read   (read             ) [ 011]
arg1_r_1_reload_read   (read             ) [ 011]
arr_2_read             (read             ) [ 000]
arr_23_read            (read             ) [ 000]
zext_ln42_1_cast       (zext             ) [ 011]
zext_ln30_2_cast       (zext             ) [ 011]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_1                    (load             ) [ 011]
icmp_ln33              (icmp             ) [ 011]
br_ln33                (br               ) [ 000]
arr_load_1             (load             ) [ 000]
arr_1_load_1           (load             ) [ 000]
arr_3_load_1           (load             ) [ 000]
arr_4_load             (load             ) [ 000]
arr_5_load_1           (load             ) [ 000]
arr_6_load_1           (load             ) [ 000]
arr_7_load_1           (load             ) [ 000]
arr_8_load_1           (load             ) [ 000]
arr_9_load_1           (load             ) [ 000]
specpipeline_ln35      (specpipeline     ) [ 000]
speclooptripcount_ln14 (speclooptripcount) [ 000]
specloopname_ln33      (specloopname     ) [ 000]
sub_ln36               (sub              ) [ 000]
empty                  (trunc            ) [ 000]
tmp                    (mux              ) [ 000]
zext_ln40              (zext             ) [ 000]
tmp_1                  (mux              ) [ 000]
shl_ln41               (shl              ) [ 000]
zext_ln41              (zext             ) [ 000]
icmp_ln41              (icmp             ) [ 000]
sub_ln42               (sub              ) [ 000]
tmp_2                  (mux              ) [ 000]
zext_ln41_1            (zext             ) [ 000]
tmp_3                  (mux              ) [ 000]
icmp_ln42              (icmp             ) [ 000]
mul_ln41               (mul              ) [ 000]
select_ln41            (select           ) [ 000]
and_ln41               (and              ) [ 000]
arr_10                 (add              ) [ 000]
shl_ln                 (bitconcatenate   ) [ 000]
select_ln42            (select           ) [ 000]
zext_ln42              (zext             ) [ 000]
mul_ln42               (mul              ) [ 000]
zext_ln42_2            (zext             ) [ 000]
mul_ln42_1             (mul              ) [ 000]
shl_ln42_1             (bitconcatenate   ) [ 000]
select_ln42_1          (select           ) [ 000]
and_ln42               (and              ) [ 000]
add_ln42               (add              ) [ 000]
arr_11                 (add              ) [ 000]
switch_ln40            (switch           ) [ 000]
store_ln40             (store            ) [ 000]
br_ln40                (br               ) [ 000]
store_ln42             (store            ) [ 000]
br_ln42                (br               ) [ 000]
store_ln42             (store            ) [ 000]
br_ln42                (br               ) [ 000]
store_ln42             (store            ) [ 000]
br_ln42                (br               ) [ 000]
store_ln42             (store            ) [ 000]
br_ln42                (br               ) [ 000]
store_ln42             (store            ) [ 000]
br_ln42                (br               ) [ 000]
store_ln40             (store            ) [ 000]
br_ln40                (br               ) [ 000]
store_ln42             (store            ) [ 000]
br_ln42                (br               ) [ 000]
add_ln33               (add              ) [ 000]
store_ln33             (store            ) [ 000]
store_ln33             (store            ) [ 000]
br_ln33                (br               ) [ 000]
arr_load               (load             ) [ 000]
arr_1_load             (load             ) [ 000]
arr_3_load             (load             ) [ 000]
arr_4_load_1           (load             ) [ 000]
arr_5_load             (load             ) [ 000]
arr_6_load             (load             ) [ 000]
arr_7_load             (load             ) [ 000]
arr_8_load             (load             ) [ 000]
arr_9_load             (load             ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_23">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_23"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r_1_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_2_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_3_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_4_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_4_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_5_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_5_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_6_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_6_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_7_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_7_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="arg1_r_8_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_8_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arg1_r_9_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_9_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mul_ln27">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln27"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="zext_ln30_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln30_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="zext_ln42_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arr_12_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_12_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="arr_11_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_11_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="arr_10_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_10_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="arr_9_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_9_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="arr_8_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_8_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="arr_7_out">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_7_out"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="arr_6_out">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_6_out"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="arr_5_out">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_out"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="arr_4_out">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_out"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.9i32.i4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.9i64.i4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.10i32.i4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="i_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="arr_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="arr_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="arr_3_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_3/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="arr_4_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_4/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="arr_5_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_5/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="arr_6_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_6/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="arr_7_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_7/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="arr_8_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_8/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="arr_9_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_9/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln42_1_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln42_1_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln30_2_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln30_2_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="mul_ln27_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln27_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="arg1_r_9_reload_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_9_reload_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="arg1_r_8_reload_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_8_reload_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="arg1_r_7_reload_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_7_reload_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="arg1_r_6_reload_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_6_reload_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="arg1_r_5_reload_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_5_reload_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="arg1_r_4_reload_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_4_reload_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="arg1_r_3_reload_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_reload_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="arg1_r_2_reload_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_reload_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="arg1_r_1_reload_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_reload_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="arr_2_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_2_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="arr_23_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="0"/>
<pin id="227" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_23_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="write_ln0_write_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="0"/>
<pin id="233" dir="0" index="2" bw="64" slack="0"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="write_ln0_write_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="0" slack="0"/>
<pin id="239" dir="0" index="1" bw="64" slack="0"/>
<pin id="240" dir="0" index="2" bw="64" slack="0"/>
<pin id="241" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="write_ln0_write_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="0"/>
<pin id="247" dir="0" index="2" bw="64" slack="0"/>
<pin id="248" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="write_ln0_write_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="0" slack="0"/>
<pin id="253" dir="0" index="1" bw="64" slack="0"/>
<pin id="254" dir="0" index="2" bw="64" slack="0"/>
<pin id="255" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="write_ln0_write_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="0"/>
<pin id="261" dir="0" index="2" bw="64" slack="0"/>
<pin id="262" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="write_ln0_write_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="0" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="0" index="2" bw="64" slack="0"/>
<pin id="269" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="write_ln0_write_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="0"/>
<pin id="275" dir="0" index="2" bw="64" slack="0"/>
<pin id="276" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="write_ln0_write_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="0" slack="0"/>
<pin id="281" dir="0" index="1" bw="64" slack="0"/>
<pin id="282" dir="0" index="2" bw="64" slack="0"/>
<pin id="283" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="write_ln0_write_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="64" slack="0"/>
<pin id="289" dir="0" index="2" bw="64" slack="0"/>
<pin id="290" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="mul_ln42_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_1/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="mul_ln41_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln41/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="mul_ln42_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="33" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln42_1_cast_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1_cast/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln30_2_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2_cast/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln0_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="64" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln0_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="0"/>
<pin id="320" dir="0" index="1" bw="64" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln0_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="64" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln0_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="64" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln0_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="64" slack="0"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln0_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="64" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln0_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="64" slack="0"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln0_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="64" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln0_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="0"/>
<pin id="355" dir="0" index="1" bw="64" slack="0"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln0_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="4" slack="0"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="i_1_load_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="1"/>
<pin id="365" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="icmp_ln33_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="4" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="arr_load_1_load_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="1"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_load_1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="arr_1_load_1_load_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="64" slack="1"/>
<pin id="377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_1_load_1/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="arr_3_load_1_load_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="1"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_3_load_1/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="arr_4_load_load_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="1"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_load/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="arr_5_load_1_load_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="1"/>
<pin id="386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_5_load_1/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="arr_6_load_1_load_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="64" slack="1"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_6_load_1/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="arr_7_load_1_load_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="1"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_7_load_1/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="arr_8_load_1_load_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="64" slack="1"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_8_load_1/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="arr_9_load_1_load_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="1"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_9_load_1/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sub_ln36_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="0" index="1" bw="4" slack="0"/>
<pin id="402" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="empty_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="32" slack="1"/>
<pin id="413" dir="0" index="3" bw="32" slack="1"/>
<pin id="414" dir="0" index="4" bw="32" slack="1"/>
<pin id="415" dir="0" index="5" bw="32" slack="1"/>
<pin id="416" dir="0" index="6" bw="32" slack="1"/>
<pin id="417" dir="0" index="7" bw="32" slack="1"/>
<pin id="418" dir="0" index="8" bw="32" slack="1"/>
<pin id="419" dir="0" index="9" bw="32" slack="1"/>
<pin id="420" dir="0" index="10" bw="4" slack="0"/>
<pin id="421" dir="1" index="11" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln40_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="64" slack="0"/>
<pin id="434" dir="0" index="3" bw="64" slack="0"/>
<pin id="435" dir="0" index="4" bw="64" slack="0"/>
<pin id="436" dir="0" index="5" bw="64" slack="0"/>
<pin id="437" dir="0" index="6" bw="64" slack="0"/>
<pin id="438" dir="0" index="7" bw="64" slack="0"/>
<pin id="439" dir="0" index="8" bw="64" slack="0"/>
<pin id="440" dir="0" index="9" bw="64" slack="0"/>
<pin id="441" dir="0" index="10" bw="4" slack="0"/>
<pin id="442" dir="1" index="11" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="shl_ln41_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln41/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln41_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="icmp_ln41_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="0"/>
<pin id="467" dir="0" index="1" bw="4" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sub_ln42_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="0"/>
<pin id="473" dir="0" index="1" bw="4" slack="0"/>
<pin id="474" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln42/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_2_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="0" index="2" bw="32" slack="1"/>
<pin id="481" dir="0" index="3" bw="32" slack="1"/>
<pin id="482" dir="0" index="4" bw="32" slack="1"/>
<pin id="483" dir="0" index="5" bw="32" slack="1"/>
<pin id="484" dir="0" index="6" bw="32" slack="1"/>
<pin id="485" dir="0" index="7" bw="32" slack="1"/>
<pin id="486" dir="0" index="8" bw="32" slack="1"/>
<pin id="487" dir="0" index="9" bw="32" slack="1"/>
<pin id="488" dir="0" index="10" bw="4" slack="0"/>
<pin id="489" dir="1" index="11" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln41_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_1/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_3_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="0" index="2" bw="1" slack="0"/>
<pin id="502" dir="0" index="3" bw="32" slack="1"/>
<pin id="503" dir="0" index="4" bw="32" slack="1"/>
<pin id="504" dir="0" index="5" bw="32" slack="1"/>
<pin id="505" dir="0" index="6" bw="32" slack="1"/>
<pin id="506" dir="0" index="7" bw="32" slack="1"/>
<pin id="507" dir="0" index="8" bw="32" slack="1"/>
<pin id="508" dir="0" index="9" bw="32" slack="1"/>
<pin id="509" dir="0" index="10" bw="32" slack="1"/>
<pin id="510" dir="0" index="11" bw="4" slack="0"/>
<pin id="511" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="icmp_ln42_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="0"/>
<pin id="518" dir="0" index="1" bw="3" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="select_ln41_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="and_ln41_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="0"/>
<pin id="532" dir="0" index="1" bw="64" slack="0"/>
<pin id="533" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln41/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="arr_10_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="64" slack="0"/>
<pin id="538" dir="0" index="1" bw="64" slack="0"/>
<pin id="539" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_10/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="shl_ln_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="33" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="1"/>
<pin id="545" dir="0" index="2" bw="1" slack="0"/>
<pin id="546" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="select_ln42_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="1"/>
<pin id="552" dir="0" index="2" bw="33" slack="0"/>
<pin id="553" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln42_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="33" slack="0"/>
<pin id="558" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln42_2_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_2/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="shl_ln42_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="64" slack="0"/>
<pin id="568" dir="0" index="1" bw="63" slack="0"/>
<pin id="569" dir="0" index="2" bw="1" slack="0"/>
<pin id="570" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln42_1/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="select_ln42_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="0" index="2" bw="1" slack="0"/>
<pin id="578" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42_1/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="and_ln42_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="0"/>
<pin id="584" dir="0" index="1" bw="64" slack="0"/>
<pin id="585" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln42/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="add_ln42_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="0"/>
<pin id="590" dir="0" index="1" bw="64" slack="0"/>
<pin id="591" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="arr_11_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="64" slack="0"/>
<pin id="596" dir="0" index="1" bw="64" slack="0"/>
<pin id="597" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_11/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="store_ln40_store_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="64" slack="0"/>
<pin id="602" dir="0" index="1" bw="64" slack="1"/>
<pin id="603" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="store_ln42_store_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="0"/>
<pin id="607" dir="0" index="1" bw="64" slack="1"/>
<pin id="608" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="store_ln42_store_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="64" slack="0"/>
<pin id="612" dir="0" index="1" bw="64" slack="1"/>
<pin id="613" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="store_ln42_store_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="64" slack="0"/>
<pin id="617" dir="0" index="1" bw="64" slack="1"/>
<pin id="618" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="store_ln42_store_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="64" slack="0"/>
<pin id="622" dir="0" index="1" bw="64" slack="1"/>
<pin id="623" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="store_ln42_store_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="64" slack="0"/>
<pin id="627" dir="0" index="1" bw="64" slack="1"/>
<pin id="628" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="store_ln40_store_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="0"/>
<pin id="632" dir="0" index="1" bw="64" slack="1"/>
<pin id="633" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="store_ln42_store_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="64" slack="0"/>
<pin id="637" dir="0" index="1" bw="64" slack="1"/>
<pin id="638" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="add_ln33_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="4" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="store_ln33_store_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="64" slack="0"/>
<pin id="648" dir="0" index="1" bw="64" slack="1"/>
<pin id="649" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="store_ln33_store_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="4" slack="0"/>
<pin id="653" dir="0" index="1" bw="4" slack="1"/>
<pin id="654" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="656" class="1004" name="arr_load_load_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="64" slack="1"/>
<pin id="658" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_load/2 "/>
</bind>
</comp>

<comp id="660" class="1004" name="arr_1_load_load_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="64" slack="1"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_1_load/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="arr_3_load_load_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="64" slack="1"/>
<pin id="666" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_3_load/2 "/>
</bind>
</comp>

<comp id="668" class="1004" name="arr_4_load_1_load_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="64" slack="1"/>
<pin id="670" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_load_1/2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="arr_5_load_load_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="64" slack="1"/>
<pin id="674" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_5_load/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="arr_6_load_load_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="64" slack="1"/>
<pin id="678" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_6_load/2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="arr_7_load_load_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="64" slack="1"/>
<pin id="682" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_7_load/2 "/>
</bind>
</comp>

<comp id="684" class="1004" name="arr_8_load_load_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="64" slack="1"/>
<pin id="686" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_8_load/2 "/>
</bind>
</comp>

<comp id="688" class="1004" name="arr_9_load_load_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="64" slack="1"/>
<pin id="690" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_9_load/2 "/>
</bind>
</comp>

<comp id="692" class="1005" name="i_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="4" slack="0"/>
<pin id="694" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="699" class="1005" name="arr_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="64" slack="0"/>
<pin id="701" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr "/>
</bind>
</comp>

<comp id="707" class="1005" name="arr_1_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="64" slack="0"/>
<pin id="709" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_1 "/>
</bind>
</comp>

<comp id="715" class="1005" name="arr_3_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="64" slack="0"/>
<pin id="717" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_3 "/>
</bind>
</comp>

<comp id="723" class="1005" name="arr_4_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="64" slack="0"/>
<pin id="725" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_4 "/>
</bind>
</comp>

<comp id="731" class="1005" name="arr_5_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="64" slack="0"/>
<pin id="733" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_5 "/>
</bind>
</comp>

<comp id="739" class="1005" name="arr_6_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="64" slack="0"/>
<pin id="741" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_6 "/>
</bind>
</comp>

<comp id="747" class="1005" name="arr_7_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="64" slack="0"/>
<pin id="749" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_7 "/>
</bind>
</comp>

<comp id="755" class="1005" name="arr_8_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="64" slack="0"/>
<pin id="757" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_8 "/>
</bind>
</comp>

<comp id="763" class="1005" name="arr_9_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="64" slack="0"/>
<pin id="765" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_9 "/>
</bind>
</comp>

<comp id="771" class="1005" name="mul_ln27_read_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="1"/>
<pin id="773" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27_read "/>
</bind>
</comp>

<comp id="776" class="1005" name="arg1_r_9_reload_read_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="1"/>
<pin id="778" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_9_reload_read "/>
</bind>
</comp>

<comp id="781" class="1005" name="arg1_r_8_reload_read_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="1"/>
<pin id="783" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_8_reload_read "/>
</bind>
</comp>

<comp id="788" class="1005" name="arg1_r_7_reload_read_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="1"/>
<pin id="790" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_7_reload_read "/>
</bind>
</comp>

<comp id="795" class="1005" name="arg1_r_6_reload_read_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="1"/>
<pin id="797" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_6_reload_read "/>
</bind>
</comp>

<comp id="802" class="1005" name="arg1_r_5_reload_read_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="1"/>
<pin id="804" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_5_reload_read "/>
</bind>
</comp>

<comp id="809" class="1005" name="arg1_r_4_reload_read_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="1"/>
<pin id="811" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_4_reload_read "/>
</bind>
</comp>

<comp id="816" class="1005" name="arg1_r_3_reload_read_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="1"/>
<pin id="818" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_3_reload_read "/>
</bind>
</comp>

<comp id="823" class="1005" name="arg1_r_2_reload_read_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="1"/>
<pin id="825" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_2_reload_read "/>
</bind>
</comp>

<comp id="830" class="1005" name="arg1_r_1_reload_read_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="1"/>
<pin id="832" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_reload_read "/>
</bind>
</comp>

<comp id="836" class="1005" name="zext_ln42_1_cast_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="63" slack="1"/>
<pin id="838" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln42_1_cast "/>
</bind>
</comp>

<comp id="841" class="1005" name="zext_ln30_2_cast_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="33" slack="1"/>
<pin id="843" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30_2_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="46" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="46" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="46" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="46" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="46" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="46" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="46" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="46" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="46" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="46" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="48" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="48" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="48" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="48" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="48" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="48" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="48" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="48" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="48" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="48" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="48" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="6" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="48" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="50" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="2" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="50" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="104" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="104" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="30" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="104" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="104" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="104" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="104" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="38" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="104" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="40" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="104" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="42" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="104" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="44" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="308"><net_src comp="146" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="152" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="52" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="224" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="52" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="52" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="52" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="52" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="52" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="52" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="218" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="54" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="370"><net_src comp="363" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="56" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="403"><net_src comp="56" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="363" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="363" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="422"><net_src comp="72" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="423"><net_src comp="74" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="424"><net_src comp="399" pin="2"/><net_sink comp="409" pin=10"/></net>

<net id="428"><net_src comp="409" pin="11"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="443"><net_src comp="76" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="444"><net_src comp="78" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="445"><net_src comp="396" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="446"><net_src comp="393" pin="1"/><net_sink comp="430" pin=3"/></net>

<net id="447"><net_src comp="390" pin="1"/><net_sink comp="430" pin=4"/></net>

<net id="448"><net_src comp="387" pin="1"/><net_sink comp="430" pin=5"/></net>

<net id="449"><net_src comp="384" pin="1"/><net_sink comp="430" pin=6"/></net>

<net id="450"><net_src comp="381" pin="1"/><net_sink comp="430" pin=7"/></net>

<net id="451"><net_src comp="378" pin="1"/><net_sink comp="430" pin=8"/></net>

<net id="452"><net_src comp="375" pin="1"/><net_sink comp="430" pin=9"/></net>

<net id="453"><net_src comp="363" pin="1"/><net_sink comp="430" pin=10"/></net>

<net id="458"><net_src comp="409" pin="11"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="46" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="469"><net_src comp="363" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="80" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="82" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="363" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="490"><net_src comp="72" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="491"><net_src comp="74" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="492"><net_src comp="363" pin="1"/><net_sink comp="477" pin=10"/></net>

<net id="496"><net_src comp="477" pin="11"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="512"><net_src comp="84" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="513"><net_src comp="74" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="514"><net_src comp="74" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="515"><net_src comp="471" pin="2"/><net_sink comp="498" pin=11"/></net>

<net id="520"><net_src comp="363" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="86" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="527"><net_src comp="465" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="88" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="52" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="534"><net_src comp="297" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="522" pin="3"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="372" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="547"><net_src comp="90" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="92" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="554"><net_src comp="405" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="542" pin="3"/><net_sink comp="549" pin=2"/></net>

<net id="559"><net_src comp="549" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="564"><net_src comp="498" pin="12"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="571"><net_src comp="94" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="293" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="92" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="579"><net_src comp="516" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="88" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="52" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="586"><net_src comp="566" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="574" pin="3"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="430" pin="11"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="582" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="588" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="301" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="594" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="609"><net_src comp="594" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="594" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="619"><net_src comp="594" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="594" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="629"><net_src comp="594" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="634"><net_src comp="594" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="594" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="644"><net_src comp="363" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="54" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="536" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="655"><net_src comp="640" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="659"><net_src comp="656" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="663"><net_src comp="660" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="667"><net_src comp="664" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="671"><net_src comp="668" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="675"><net_src comp="672" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="679"><net_src comp="676" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="683"><net_src comp="680" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="687"><net_src comp="684" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="691"><net_src comp="688" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="695"><net_src comp="106" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="698"><net_src comp="692" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="702"><net_src comp="110" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="705"><net_src comp="699" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="706"><net_src comp="699" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="710"><net_src comp="114" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="713"><net_src comp="707" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="714"><net_src comp="707" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="718"><net_src comp="118" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="721"><net_src comp="715" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="722"><net_src comp="715" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="726"><net_src comp="122" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="729"><net_src comp="723" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="730"><net_src comp="723" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="734"><net_src comp="126" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="737"><net_src comp="731" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="738"><net_src comp="731" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="742"><net_src comp="130" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="745"><net_src comp="739" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="746"><net_src comp="739" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="750"><net_src comp="134" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="753"><net_src comp="747" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="754"><net_src comp="747" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="758"><net_src comp="138" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="761"><net_src comp="755" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="762"><net_src comp="755" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="766"><net_src comp="142" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="769"><net_src comp="763" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="770"><net_src comp="763" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="774"><net_src comp="158" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="779"><net_src comp="164" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="498" pin=10"/></net>

<net id="784"><net_src comp="170" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="409" pin=9"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="477" pin=9"/></net>

<net id="787"><net_src comp="781" pin="1"/><net_sink comp="498" pin=9"/></net>

<net id="791"><net_src comp="176" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="409" pin=8"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="477" pin=8"/></net>

<net id="794"><net_src comp="788" pin="1"/><net_sink comp="498" pin=8"/></net>

<net id="798"><net_src comp="182" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="409" pin=7"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="477" pin=7"/></net>

<net id="801"><net_src comp="795" pin="1"/><net_sink comp="498" pin=7"/></net>

<net id="805"><net_src comp="188" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="409" pin=6"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="477" pin=6"/></net>

<net id="808"><net_src comp="802" pin="1"/><net_sink comp="498" pin=6"/></net>

<net id="812"><net_src comp="194" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="409" pin=5"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="477" pin=5"/></net>

<net id="815"><net_src comp="809" pin="1"/><net_sink comp="498" pin=5"/></net>

<net id="819"><net_src comp="200" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="409" pin=4"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="477" pin=4"/></net>

<net id="822"><net_src comp="816" pin="1"/><net_sink comp="498" pin=4"/></net>

<net id="826"><net_src comp="206" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="409" pin=3"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="477" pin=3"/></net>

<net id="829"><net_src comp="823" pin="1"/><net_sink comp="498" pin=3"/></net>

<net id="833"><net_src comp="212" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="839"><net_src comp="305" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="844"><net_src comp="309" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="549" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_12_out | {2 }
	Port: arr_11_out | {2 }
	Port: arr_10_out | {2 }
	Port: arr_9_out | {2 }
	Port: arr_8_out | {2 }
	Port: arr_7_out | {2 }
	Port: arr_6_out | {2 }
	Port: arr_5_out | {2 }
	Port: arr_4_out | {2 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1 : arr_23 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1 : arr_2 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1 : arg1_r_1_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1 : arg1_r_2_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1 : arg1_r_3_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1 : arg1_r_4_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1 : arg1_r_5_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1 : arg1_r_6_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1 : arg1_r_7_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1 : arg1_r_8_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1 : arg1_r_9_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1 : mul_ln27 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1 : zext_ln30_2 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1 : zext_ln42_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln33 : 1
		br_ln33 : 2
		sub_ln36 : 1
		empty : 1
		tmp : 2
		zext_ln40 : 3
		tmp_1 : 1
		shl_ln41 : 3
		zext_ln41 : 3
		icmp_ln41 : 1
		sub_ln42 : 1
		tmp_2 : 1
		zext_ln41_1 : 2
		tmp_3 : 2
		icmp_ln42 : 1
		mul_ln41 : 4
		select_ln41 : 2
		and_ln41 : 5
		arr_10 : 5
		select_ln42 : 2
		zext_ln42 : 3
		mul_ln42 : 4
		zext_ln42_2 : 3
		mul_ln42_1 : 4
		shl_ln42_1 : 5
		select_ln42_1 : 2
		and_ln42 : 6
		add_ln42 : 6
		arr_11 : 7
		switch_ln40 : 1
		store_ln40 : 8
		store_ln42 : 8
		store_ln42 : 8
		store_ln42 : 8
		store_ln42 : 8
		store_ln42 : 8
		store_ln40 : 8
		store_ln42 : 8
		add_ln33 : 1
		store_ln33 : 6
		store_ln33 : 2
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |           arr_10_fu_536          |    0    |    0    |    71   |
|    add   |          add_ln42_fu_588         |    0    |    0    |    64   |
|          |           arr_11_fu_594          |    0    |    0    |    64   |
|          |          add_ln33_fu_640         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_409            |    0    |    0    |    49   |
|    mux   |           tmp_1_fu_430           |    0    |    0    |    49   |
|          |           tmp_2_fu_477           |    0    |    0    |    49   |
|          |           tmp_3_fu_498           |    0    |    0    |    54   |
|----------|----------------------------------|---------|---------|---------|
|    and   |          and_ln41_fu_530         |    0    |    0    |    64   |
|          |          and_ln42_fu_582         |    0    |    0    |    64   |
|----------|----------------------------------|---------|---------|---------|
|          |         mul_ln42_1_fu_293        |    4    |    0    |    20   |
|    mul   |          mul_ln41_fu_297         |    4    |    0    |    20   |
|          |          mul_ln42_fu_301         |    4    |    0    |    21   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln33_fu_366         |    0    |    0    |    12   |
|   icmp   |         icmp_ln41_fu_465         |    0    |    0    |    12   |
|          |         icmp_ln42_fu_516         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln41_fu_522        |    0    |    0    |    2    |
|  select  |        select_ln42_fu_549        |    0    |    0    |    32   |
|          |       select_ln42_1_fu_574       |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|    sub   |          sub_ln36_fu_399         |    0    |    0    |    12   |
|          |          sub_ln42_fu_471         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|          |   zext_ln42_1_read_read_fu_146   |    0    |    0    |    0    |
|          |   zext_ln30_2_read_read_fu_152   |    0    |    0    |    0    |
|          |     mul_ln27_read_read_fu_158    |    0    |    0    |    0    |
|          | arg1_r_9_reload_read_read_fu_164 |    0    |    0    |    0    |
|          | arg1_r_8_reload_read_read_fu_170 |    0    |    0    |    0    |
|          | arg1_r_7_reload_read_read_fu_176 |    0    |    0    |    0    |
|   read   | arg1_r_6_reload_read_read_fu_182 |    0    |    0    |    0    |
|          | arg1_r_5_reload_read_read_fu_188 |    0    |    0    |    0    |
|          | arg1_r_4_reload_read_read_fu_194 |    0    |    0    |    0    |
|          | arg1_r_3_reload_read_read_fu_200 |    0    |    0    |    0    |
|          | arg1_r_2_reload_read_read_fu_206 |    0    |    0    |    0    |
|          | arg1_r_1_reload_read_read_fu_212 |    0    |    0    |    0    |
|          |      arr_2_read_read_fu_218      |    0    |    0    |    0    |
|          |      arr_23_read_read_fu_224     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      write_ln0_write_fu_230      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_237      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_244      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_251      |    0    |    0    |    0    |
|   write  |      write_ln0_write_fu_258      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_265      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_272      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_279      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_286      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      zext_ln42_1_cast_fu_305     |    0    |    0    |    0    |
|          |      zext_ln30_2_cast_fu_309     |    0    |    0    |    0    |
|          |         zext_ln40_fu_425         |    0    |    0    |    0    |
|   zext   |         zext_ln41_fu_460         |    0    |    0    |    0    |
|          |        zext_ln41_1_fu_493        |    0    |    0    |    0    |
|          |         zext_ln42_fu_556         |    0    |    0    |    0    |
|          |        zext_ln42_2_fu_561        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |           empty_fu_405           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|    shl   |          shl_ln41_fu_454         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|           shl_ln_fu_542          |    0    |    0    |    0    |
|          |         shl_ln42_1_fu_566        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    12   |    0    |   697   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|arg1_r_1_reload_read_reg_830|   32   |
|arg1_r_2_reload_read_reg_823|   32   |
|arg1_r_3_reload_read_reg_816|   32   |
|arg1_r_4_reload_read_reg_809|   32   |
|arg1_r_5_reload_read_reg_802|   32   |
|arg1_r_6_reload_read_reg_795|   32   |
|arg1_r_7_reload_read_reg_788|   32   |
|arg1_r_8_reload_read_reg_781|   32   |
|arg1_r_9_reload_read_reg_776|   32   |
|        arr_1_reg_707       |   64   |
|        arr_3_reg_715       |   64   |
|        arr_4_reg_723       |   64   |
|        arr_5_reg_731       |   64   |
|        arr_6_reg_739       |   64   |
|        arr_7_reg_747       |   64   |
|        arr_8_reg_755       |   64   |
|        arr_9_reg_763       |   64   |
|         arr_reg_699        |   64   |
|          i_reg_692         |    4   |
|    mul_ln27_read_reg_771   |   32   |
|  zext_ln30_2_cast_reg_841  |   33   |
|  zext_ln42_1_cast_reg_836  |   63   |
+----------------------------+--------+
|            Total           |   996  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   12   |    0   |   697  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   996  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   996  |   697  |
+-----------+--------+--------+--------+
