TimeQuest Timing Analyzer report for GSensor
Thu Apr 16 14:15:25 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'vga:u_vga|v_sync'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'vga:u_vga|v_sync'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'vga:u_vga|v_sync'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Output Enable Times
 28. Minimum Output Enable Times
 29. Output Disable Times
 30. Minimum Output Disable Times
 31. Slow 1200mV 85C Model Metastability Report
 32. Slow 1200mV 0C Model Fmax Summary
 33. Slow 1200mV 0C Model Setup Summary
 34. Slow 1200mV 0C Model Hold Summary
 35. Slow 1200mV 0C Model Recovery Summary
 36. Slow 1200mV 0C Model Removal Summary
 37. Slow 1200mV 0C Model Minimum Pulse Width Summary
 38. Slow 1200mV 0C Model Setup: 'vga:u_vga|v_sync'
 39. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 40. Slow 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Hold: 'vga:u_vga|v_sync'
 42. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 43. Slow 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'vga:u_vga|v_sync'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Output Enable Times
 54. Minimum Output Enable Times
 55. Output Disable Times
 56. Minimum Output Disable Times
 57. Slow 1200mV 0C Model Metastability Report
 58. Fast 1200mV 0C Model Setup Summary
 59. Fast 1200mV 0C Model Hold Summary
 60. Fast 1200mV 0C Model Recovery Summary
 61. Fast 1200mV 0C Model Removal Summary
 62. Fast 1200mV 0C Model Minimum Pulse Width Summary
 63. Fast 1200mV 0C Model Setup: 'vga:u_vga|v_sync'
 64. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 65. Fast 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 66. Fast 1200mV 0C Model Hold: 'vga:u_vga|v_sync'
 67. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 68. Fast 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 69. Fast 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 70. Fast 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Minimum Pulse Width: 'vga:u_vga|v_sync'
 72. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 73. Fast 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 74. Setup Times
 75. Hold Times
 76. Clock to Output Times
 77. Minimum Clock to Output Times
 78. Output Enable Times
 79. Minimum Output Enable Times
 80. Output Disable Times
 81. Minimum Output Disable Times
 82. Fast 1200mV 0C Model Metastability Report
 83. Multicorner Timing Analysis Summary
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Board Trace Model Assignments
 89. Input Transition Times
 90. Signal Integrity Metrics (Slow 1200mv 0c Model)
 91. Signal Integrity Metrics (Slow 1200mv 85c Model)
 92. Signal Integrity Metrics (Fast 1200mv 0c Model)
 93. Setup Transfers
 94. Hold Transfers
 95. Recovery Transfers
 96. Removal Transfers
 97. Report TCCS
 98. Report RSKM
 99. Unconstrained Paths
100. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; GSensor                                            ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------+-----------+---------+------------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period  ; Frequency  ; Rise    ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+---------+------------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; CLOCK_50                                             ; Base      ; 20.000  ; 50.0 MHz   ; 0.000   ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { CLOCK_50 }                                             ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 500.000 ; 2.0 MHz    ; 200.000 ; 450.000 ; 50.00      ; 25        ; 1           ; 144.0 ;        ;           ;            ; false    ; CLOCK_50 ; u_spipll|altpll_component|auto_generated|pll1|inclk[0] ; { u_spipll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_spipll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 500.000 ; 2.0 MHz    ; 166.666 ; 416.666 ; 50.00      ; 25        ; 1           ; 120.0 ;        ;           ;            ; false    ; CLOCK_50 ; u_spipll|altpll_component|auto_generated|pll1|inclk[0] ; { u_spipll|altpll_component|auto_generated|pll1|clk[1] } ;
; vga:u_vga|v_sync                                     ; Base      ; 1.000   ; 1000.0 MHz ; 0.000   ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { vga:u_vga|v_sync }                                     ;
+------------------------------------------------------+-----------+---------+------------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 71.32 MHz  ; 71.32 MHz       ; CLOCK_50                                             ;      ;
; 89.05 MHz  ; 89.05 MHz       ; vga:u_vga|v_sync                                     ;      ;
; 233.75 MHz ; 233.75 MHz      ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; vga:u_vga|v_sync                                     ; -10.230 ; -150.752      ;
; CLOCK_50                                             ; -3.757  ; -54.864       ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 12.359  ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; vga:u_vga|v_sync                                     ; -0.558 ; -0.558        ;
; CLOCK_50                                             ; 0.175  ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.359  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 14.023 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 4.594 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; vga:u_vga|v_sync                                     ; -1.000  ; -30.000       ;
; CLOCK_50                                             ; 9.488   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.747 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'vga:u_vga|v_sync'                                                                                                                                                        ;
+---------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                       ; To Node                 ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -10.230 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 11.158     ;
; -10.227 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 11.155     ;
; -10.123 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 11.051     ;
; -10.108 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 11.036     ;
; -10.044 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 10.972     ;
; -10.041 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 10.969     ;
; -9.937  ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 10.865     ;
; -9.922  ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 10.850     ;
; -9.793  ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 10.721     ;
; -9.788  ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 10.716     ;
; -9.707  ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 10.635     ;
; -9.704  ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 10.632     ;
; -9.607  ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 10.535     ;
; -9.602  ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 10.530     ;
; -9.600  ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 10.528     ;
; -9.585  ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 10.513     ;
; -9.472  ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 10.400     ;
; -9.286  ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 10.214     ;
; -9.270  ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 10.198     ;
; -9.265  ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 10.193     ;
; -9.136  ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 10.064     ;
; -9.133  ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 10.061     ;
; -9.029  ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 9.957      ;
; -9.014  ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 9.942      ;
; -8.949  ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 9.877      ;
; -8.826  ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 9.754      ;
; -8.699  ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 9.627      ;
; -8.694  ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 9.622      ;
; -8.640  ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 9.568      ;
; -8.522  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 11.417     ;
; -8.519  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 11.414     ;
; -8.434  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 11.329     ;
; -8.431  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 11.326     ;
; -8.415  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 11.310     ;
; -8.400  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 11.295     ;
; -8.378  ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 9.306      ;
; -8.368  ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 9.296      ;
; -8.327  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 11.222     ;
; -8.312  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 11.207     ;
; -8.303  ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 9.231      ;
; -8.228  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 11.123     ;
; -8.225  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 11.120     ;
; -8.182  ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 9.110      ;
; -8.121  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 11.016     ;
; -8.106  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 11.001     ;
; -8.085  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 10.980     ;
; -8.080  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 10.975     ;
; -8.045  ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.973      ;
; -8.038  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 10.933     ;
; -8.035  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 10.930     ;
; -7.997  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 10.892     ;
; -7.992  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 10.887     ;
; -7.964  ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.892      ;
; -7.932  ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.860      ;
; -7.931  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 10.826     ;
; -7.916  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 10.811     ;
; -7.904  ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.832      ;
; -7.901  ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.829      ;
; -7.886  ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.814      ;
; -7.845  ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.773      ;
; -7.823  ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.751      ;
; -7.820  ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.748      ;
; -7.791  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 10.686     ;
; -7.791  ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.719      ;
; -7.788  ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.716      ;
; -7.786  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 10.681     ;
; -7.769  ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.697      ;
; -7.764  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 10.659     ;
; -7.732  ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.660      ;
; -7.700  ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.628      ;
; -7.676  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 10.571     ;
; -7.646  ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.574      ;
; -7.615  ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.543      ;
; -7.612  ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.540      ;
; -7.601  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 10.496     ;
; -7.596  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 10.491     ;
; -7.565  ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.493      ;
; -7.533  ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.461      ;
; -7.472  ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.400      ;
; -7.470  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 10.365     ;
; -7.454  ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.382      ;
; -7.363  ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.291      ;
; -7.300  ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.228      ;
; -7.297  ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.225      ;
; -7.295  ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.223      ;
; -7.292  ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.220      ;
; -7.280  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 10.175     ;
; -7.274  ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.202      ;
; -7.251  ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.179      ;
; -7.170  ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.098      ;
; -7.138  ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.066      ;
; -7.133  ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.061      ;
; -7.118  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 10.013     ;
; -7.112  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 10.007     ;
; -7.109  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 10.004     ;
; -7.101  ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 8.029      ;
; -7.030  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 9.925      ;
; -7.005  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 9.900      ;
; -6.990  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.480      ; 9.885      ;
; -6.979  ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.067     ; 7.907      ;
+---------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                  ;
+--------+--------------------------+----------------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                    ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+----------------------------+------------------+-------------+--------------+------------+------------+
; -3.757 ; vga:u_vga|left_bound[0]  ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.419     ; 3.823      ;
; -3.757 ; vga:u_vga|left_bound[0]  ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.419     ; 3.823      ;
; -3.740 ; vga:u_vga|left_bound[1]  ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.419     ; 3.806      ;
; -3.740 ; vga:u_vga|left_bound[1]  ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.419     ; 3.806      ;
; -3.736 ; vga:u_vga|left_bound[5]  ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.419     ; 3.802      ;
; -3.736 ; vga:u_vga|left_bound[5]  ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.419     ; 3.802      ;
; -3.697 ; vga:u_vga|right_bound[0] ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.424     ; 3.758      ;
; -3.697 ; vga:u_vga|right_bound[0] ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.424     ; 3.758      ;
; -3.610 ; vga:u_vga|left_bound[3]  ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.419     ; 3.676      ;
; -3.610 ; vga:u_vga|left_bound[3]  ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.419     ; 3.676      ;
; -3.608 ; vga:u_vga|left_bound[2]  ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.419     ; 3.674      ;
; -3.608 ; vga:u_vga|left_bound[2]  ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.419     ; 3.674      ;
; -3.584 ; vga:u_vga|right_bound[2] ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.424     ; 3.645      ;
; -3.584 ; vga:u_vga|right_bound[2] ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.424     ; 3.645      ;
; -3.533 ; vga:u_vga|left_bound[8]  ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.419     ; 3.599      ;
; -3.533 ; vga:u_vga|left_bound[8]  ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.419     ; 3.599      ;
; -3.501 ; vga:u_vga|right_bound[1] ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.424     ; 3.562      ;
; -3.501 ; vga:u_vga|right_bound[1] ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.424     ; 3.562      ;
; -3.493 ; vga:u_vga|left_bound[4]  ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.419     ; 3.559      ;
; -3.493 ; vga:u_vga|left_bound[4]  ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.419     ; 3.559      ;
; -3.468 ; vga:u_vga|right_bound[4] ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.424     ; 3.529      ;
; -3.468 ; vga:u_vga|right_bound[4] ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.424     ; 3.529      ;
; -3.401 ; vga:u_vga|left_bound[7]  ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.419     ; 3.467      ;
; -3.401 ; vga:u_vga|left_bound[7]  ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.419     ; 3.467      ;
; -3.385 ; vga:u_vga|right_bound[3] ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.424     ; 3.446      ;
; -3.385 ; vga:u_vga|right_bound[3] ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.424     ; 3.446      ;
; -3.376 ; vga:u_vga|left_bound[6]  ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.419     ; 3.442      ;
; -3.376 ; vga:u_vga|left_bound[6]  ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.419     ; 3.442      ;
; -3.350 ; vga:u_vga|right_bound[6] ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.424     ; 3.411      ;
; -3.350 ; vga:u_vga|right_bound[6] ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.424     ; 3.411      ;
; -3.312 ; vga:u_vga|left_bound[0]  ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.393     ; 3.404      ;
; -3.278 ; vga:u_vga|left_bound[1]  ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.393     ; 3.370      ;
; -3.274 ; vga:u_vga|left_bound[5]  ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.393     ; 3.366      ;
; -3.270 ; vga:u_vga|right_bound[5] ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.424     ; 3.331      ;
; -3.270 ; vga:u_vga|right_bound[5] ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.424     ; 3.331      ;
; -3.252 ; vga:u_vga|right_bound[0] ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.398     ; 3.339      ;
; -3.234 ; vga:u_vga|right_bound[8] ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.424     ; 3.295      ;
; -3.234 ; vga:u_vga|right_bound[8] ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.424     ; 3.295      ;
; -3.163 ; vga:u_vga|left_bound[2]  ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.393     ; 3.255      ;
; -3.153 ; vga:u_vga|right_bound[7] ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.424     ; 3.214      ;
; -3.153 ; vga:u_vga|right_bound[7] ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.424     ; 3.214      ;
; -3.148 ; vga:u_vga|left_bound[3]  ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.393     ; 3.240      ;
; -3.139 ; vga:u_vga|right_bound[2] ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.398     ; 3.226      ;
; -3.088 ; vga:u_vga|left_bound[8]  ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.393     ; 3.180      ;
; -3.056 ; vga:u_vga|right_bound[1] ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.398     ; 3.143      ;
; -3.048 ; vga:u_vga|left_bound[4]  ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.393     ; 3.140      ;
; -3.023 ; vga:u_vga|right_bound[4] ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.398     ; 3.110      ;
; -2.940 ; vga:u_vga|right_bound[3] ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.398     ; 3.027      ;
; -2.939 ; vga:u_vga|left_bound[7]  ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.393     ; 3.031      ;
; -2.931 ; vga:u_vga|left_bound[6]  ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.393     ; 3.023      ;
; -2.905 ; vga:u_vga|right_bound[6] ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.398     ; 2.992      ;
; -2.825 ; vga:u_vga|right_bound[5] ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.398     ; 2.912      ;
; -2.789 ; vga:u_vga|right_bound[8] ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.398     ; 2.876      ;
; -2.780 ; vga:u_vga|left_bound[9]  ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.419     ; 2.846      ;
; -2.780 ; vga:u_vga|left_bound[9]  ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.419     ; 2.846      ;
; -2.708 ; vga:u_vga|right_bound[7] ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.398     ; 2.795      ;
; -2.428 ; vga:u_vga|right_bound[9] ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.424     ; 2.489      ;
; -2.428 ; vga:u_vga|right_bound[9] ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.424     ; 2.489      ;
; -2.318 ; vga:u_vga|left_bound[9]  ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.393     ; 2.410      ;
; -1.983 ; vga:u_vga|right_bound[9] ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.398     ; 2.070      ;
; -1.362 ; vga:u_vga|sign_g_y       ; vga:u_vga|first_data[6]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.774     ; 1.073      ;
; -1.362 ; vga:u_vga|sign_g_y       ; vga:u_vga|first_data[4]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.774     ; 1.073      ;
; -1.358 ; vga:u_vga|sign_g_y       ; vga:u_vga|first_data[9]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.774     ; 1.069      ;
; -1.207 ; vga:u_vga|sign_g_y       ; vga:u_vga|data_a[22]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.774     ; 0.918      ;
; -1.207 ; vga:u_vga|sign_g_y       ; vga:u_vga|data_a[21]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.774     ; 0.918      ;
; -1.205 ; vga:u_vga|sign_g_y       ; vga:u_vga|data_a[23]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.774     ; 0.916      ;
; -1.203 ; vga:u_vga|sign_g_y       ; vga:u_vga|first_data[10]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.774     ; 0.914      ;
; -1.203 ; vga:u_vga|sign_g_y       ; vga:u_vga|data_a[19]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.774     ; 0.914      ;
; -1.201 ; vga:u_vga|sign_g_y       ; vga:u_vga|data_a[26]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.774     ; 0.912      ;
; -1.200 ; vga:u_vga|sign_g_y       ; vga:u_vga|data_a[25]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.774     ; 0.911      ;
; -1.199 ; vga:u_vga|sign_g_y       ; vga:u_vga|data_a[20]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.774     ; 0.910      ;
; -1.047 ; vga:u_vga|sign_g_y       ; vga:u_vga|first_data[3]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.774     ; 0.758      ;
; -1.046 ; vga:u_vga|sign_g_y       ; vga:u_vga|first_data[7]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.774     ; 0.757      ;
; -1.044 ; vga:u_vga|sign_g_y       ; vga:u_vga|first_data[5]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.774     ; 0.755      ;
; -0.732 ; vga:u_vga|v_sync         ; vga:u_vga|ask_read         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.085      ; 3.501      ;
; -0.545 ; vga:u_vga|v_sync         ; vga:u_vga|out_v_sync       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.086      ; 3.315      ;
; -0.534 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[38]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.074      ; 3.292      ;
; -0.510 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[8]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.074      ; 3.268      ;
; -0.508 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[4]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.074      ; 3.266      ;
; -0.508 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[36]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.074      ; 3.266      ;
; -0.461 ; vga:u_vga|v_sync         ; vga:u_vga|new_elements     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.065      ; 3.210      ;
; -0.451 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[46]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.074      ; 3.209      ;
; -0.449 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[40]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.074      ; 3.207      ;
; -0.446 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[42]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.074      ; 3.204      ;
; -0.441 ; vga:u_vga|v_sync         ; vga:u_vga|data_a[27]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.065      ; 3.190      ;
; -0.441 ; vga:u_vga|v_sync         ; vga:u_vga|data_a[18]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.065      ; 3.190      ;
; -0.441 ; vga:u_vga|v_sync         ; vga:u_vga|data_a[17]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.065      ; 3.190      ;
; -0.441 ; vga:u_vga|v_sync         ; vga:u_vga|data_a[16]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.065      ; 3.190      ;
; -0.441 ; vga:u_vga|v_sync         ; vga:u_vga|data_a[10]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.065      ; 3.190      ;
; -0.441 ; vga:u_vga|v_sync         ; vga:u_vga|data_a[24]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.065      ; 3.190      ;
; -0.429 ; vga:u_vga|v_sync         ; vga:u_vga|nb_submarines[1] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.086      ; 3.199      ;
; -0.425 ; vga:u_vga|v_sync         ; vga:u_vga|update_rockets   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.074      ; 3.183      ;
; -0.419 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[44]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.074      ; 3.177      ;
; -0.412 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[26]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.073      ; 3.169      ;
; -0.411 ; vga:u_vga|v_sync         ; vga:u_vga|nb_submarines[2] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.086      ; 3.181      ;
; -0.408 ; vga:u_vga|v_sync         ; vga:u_vga|address_a[4]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.066      ; 3.158      ;
; -0.408 ; vga:u_vga|v_sync         ; vga:u_vga|address_a[3]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.066      ; 3.158      ;
; -0.408 ; vga:u_vga|v_sync         ; vga:u_vga|address_a[2]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.066      ; 3.158      ;
; -0.408 ; vga:u_vga|v_sync         ; vga:u_vga|address_a[1]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.066      ; 3.158      ;
; -0.408 ; vga:u_vga|v_sync         ; vga:u_vga|address_a[0]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 2.066      ; 3.158      ;
+--------+--------------------------+----------------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                            ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 12.359  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 5.240      ;
; 12.359  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 5.240      ;
; 12.359  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 5.240      ;
; 12.359  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 5.240      ;
; 12.359  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 5.240      ;
; 12.359  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 5.240      ;
; 12.359  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 5.240      ;
; 12.359  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 5.240      ;
; 12.359  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 5.240      ;
; 12.359  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 5.240      ;
; 12.523  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 5.076      ;
; 12.523  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 5.076      ;
; 12.523  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 5.076      ;
; 12.523  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 5.076      ;
; 12.523  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 5.076      ;
; 12.523  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 5.076      ;
; 12.528  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 5.071      ;
; 12.528  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 5.071      ;
; 12.703  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 4.896      ;
; 12.703  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 4.896      ;
; 12.703  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 4.896      ;
; 12.703  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 4.896      ;
; 12.703  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 4.896      ;
; 12.703  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 4.896      ;
; 12.703  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 4.896      ;
; 12.703  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 4.896      ;
; 13.272  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.361     ; 4.312      ;
; 13.272  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.362     ; 4.311      ;
; 13.272  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.361     ; 4.312      ;
; 13.272  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.361     ; 4.312      ;
; 13.272  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.361     ; 4.312      ;
; 13.272  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.362     ; 4.311      ;
; 13.332  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.362     ; 4.251      ;
; 13.332  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.362     ; 4.251      ;
; 13.332  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.362     ; 4.251      ;
; 13.332  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.362     ; 4.251      ;
; 13.332  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.362     ; 4.251      ;
; 13.332  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.362     ; 4.251      ;
; 13.332  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.362     ; 4.251      ;
; 14.363  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|read_ready                                         ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.363     ; 3.219      ;
; 14.492  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|direction                                          ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.361     ; 3.092      ;
; 495.722 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.211      ;
; 495.722 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.211      ;
; 495.722 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.211      ;
; 495.722 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.211      ;
; 495.722 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.211      ;
; 495.722 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.211      ;
; 495.722 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.211      ;
; 495.722 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.211      ;
; 495.722 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.211      ;
; 495.722 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.211      ;
; 495.859 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.074      ;
; 495.859 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.074      ;
; 495.859 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.074      ;
; 495.859 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.074      ;
; 495.859 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.074      ;
; 495.859 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.074      ;
; 495.859 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.074      ;
; 495.859 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.074      ;
; 495.859 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.074      ;
; 495.859 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.074      ;
; 495.886 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.047      ;
; 495.886 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.047      ;
; 495.886 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.047      ;
; 495.886 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.047      ;
; 495.886 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.047      ;
; 495.886 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.047      ;
; 495.891 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.042      ;
; 495.891 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 4.042      ;
; 495.969 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.964      ;
; 495.969 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.964      ;
; 495.969 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.964      ;
; 495.969 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.964      ;
; 495.969 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.964      ;
; 495.969 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.964      ;
; 495.969 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.964      ;
; 495.969 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.964      ;
; 495.969 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.964      ;
; 495.969 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.964      ;
; 496.023 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.910      ;
; 496.023 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.910      ;
; 496.023 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.910      ;
; 496.023 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.910      ;
; 496.023 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.910      ;
; 496.023 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.910      ;
; 496.028 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.905      ;
; 496.028 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.905      ;
; 496.108 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.825      ;
; 496.108 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.825      ;
; 496.108 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.825      ;
; 496.108 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.825      ;
; 496.108 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.825      ;
; 496.108 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.825      ;
; 496.108 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.825      ;
; 496.108 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.825      ;
; 496.108 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.825      ;
; 496.108 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.825      ;
; 496.131 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 3.804      ;
; 496.131 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 3.804      ;
; 496.131 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 3.804      ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'vga:u_vga|v_sync'                                                                                                                                                          ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                   ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -0.558 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 2.188      ;
; -0.468 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 2.278      ;
; -0.395 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 2.351      ;
; -0.369 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 2.377      ;
; -0.152 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 2.594      ;
; -0.102 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 2.644      ;
; 0.964  ; vga:u_vga|left_bound[9]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.084      ; 1.205      ;
; 1.032  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|sign_g_y        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.018      ; 3.777      ;
; 1.121  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 3.867      ;
; 1.122  ; vga:u_vga|left_bound[0]                         ; vga:u_vga|right_bound[0]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.084      ; 1.363      ;
; 1.123  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 3.869      ;
; 1.125  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 3.871      ;
; 1.129  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 3.875      ;
; 1.149  ; vga:u_vga|left_bound[1]                         ; vga:u_vga|right_bound[1]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.084      ; 1.390      ;
; 1.190  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 3.936      ;
; 1.206  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 3.952      ;
; 1.207  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 3.953      ;
; 1.208  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 3.954      ;
; 1.209  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 3.955      ;
; 1.210  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|old_magn_g_y[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 3.956      ;
; 1.211  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 3.957      ;
; 1.213  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 3.959      ;
; 1.215  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 3.961      ;
; 1.216  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 3.962      ;
; 1.224  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 3.970      ;
; 1.267  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.009      ;
; 1.267  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.009      ;
; 1.267  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[7]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.009      ;
; 1.267  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.009      ;
; 1.267  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.009      ;
; 1.267  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.009      ;
; 1.267  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.009      ;
; 1.267  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.009      ;
; 1.267  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.009      ;
; 1.267  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.009      ;
; 1.277  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 4.023      ;
; 1.279  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 4.025      ;
; 1.280  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 4.026      ;
; 1.283  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 4.029      ;
; 1.287  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.029      ;
; 1.289  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.031      ;
; 1.290  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.032      ;
; 1.292  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.034      ;
; 1.293  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 4.039      ;
; 1.297  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 4.043      ;
; 1.307  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 4.053      ;
; 1.309  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 4.055      ;
; 1.314  ; vga:u_vga|left_bound[2]                         ; vga:u_vga|right_bound[2]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.084      ; 1.555      ;
; 1.319  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.061      ;
; 1.321  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.063      ;
; 1.321  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.063      ;
; 1.323  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.065      ;
; 1.323  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.065      ;
; 1.325  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.067      ;
; 1.340  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.082      ;
; 1.342  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.084      ;
; 1.346  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.088      ;
; 1.364  ; vga:u_vga|left_bound[3]                         ; vga:u_vga|right_bound[3]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.084      ; 1.605      ;
; 1.372  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.114      ;
; 1.374  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.116      ;
; 1.375  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.117      ;
; 1.377  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.119      ;
; 1.379  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 4.125      ;
; 1.382  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.124      ;
; 1.385  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 4.131      ;
; 1.385  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.127      ;
; 1.388  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 4.134      ;
; 1.394  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 4.140      ;
; 1.394  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 4.140      ;
; 1.395  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.137      ;
; 1.396  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 4.142      ;
; 1.397  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.139      ;
; 1.404  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.146      ;
; 1.405  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 4.151      ;
; 1.406  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 4.152      ;
; 1.406  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.148      ;
; 1.406  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.148      ;
; 1.408  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.150      ;
; 1.408  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.150      ;
; 1.410  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 4.156      ;
; 1.410  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.152      ;
; 1.414  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.156      ;
; 1.416  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.158      ;
; 1.418  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.160      ;
; 1.425  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.167      ;
; 1.427  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.169      ;
; 1.435  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.177      ;
; 1.436  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.178      ;
; 1.446  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.188      ;
; 1.449  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.191      ;
; 1.452  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 4.198      ;
; 1.468  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 4.214      ;
; 1.473  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 4.219      ;
; 1.473  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 4.219      ;
; 1.475  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 4.221      ;
; 1.476  ; vga:u_vga|left_bound[8]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.084      ; 1.717      ;
; 1.478  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.220      ;
; 1.480  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.222      ;
; 1.480  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.015      ; 4.222      ;
; 1.481  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 3.019      ; 4.227      ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                  ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                         ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+
; 0.175 ; vga:u_vga|v_sync                    ; vga:u_vga|tmp_random[1]                                                                                                         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.731      ;
; 0.175 ; vga:u_vga|v_sync                    ; vga:u_vga|tmp_random[2]                                                                                                         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.731      ;
; 0.175 ; vga:u_vga|v_sync                    ; vga:u_vga|tmp_random[3]                                                                                                         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.731      ;
; 0.175 ; vga:u_vga|v_sync                    ; vga:u_vga|tmp_random[4]                                                                                                         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.731      ;
; 0.175 ; vga:u_vga|v_sync                    ; vga:u_vga|tmp_random[5]                                                                                                         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.731      ;
; 0.220 ; vga:u_vga|v_sync                    ; vga:u_vga|ask_read                                                                                                              ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.776      ;
; 0.236 ; vga:u_vga|v_sync                    ; vga:u_vga|second_data[10]                                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.771      ;
; 0.236 ; vga:u_vga|v_sync                    ; vga:u_vga|second_data[11]                                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.771      ;
; 0.236 ; vga:u_vga|v_sync                    ; vga:u_vga|second_data[3]                                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.771      ;
; 0.236 ; vga:u_vga|v_sync                    ; vga:u_vga|second_data[4]                                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.771      ;
; 0.245 ; vga:u_vga|v_sync                    ; vga:u_vga|nb_submarines[0]                                                                                                      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.801      ;
; 0.245 ; vga:u_vga|v_sync                    ; vga:u_vga|submarines[32]                                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.801      ;
; 0.246 ; vga:u_vga|v_sync                    ; vga:u_vga|first_data[11]                                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.781      ;
; 0.251 ; vga:u_vga|v_sync                    ; vga:u_vga|second_data[9]                                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.150      ; 2.787      ;
; 0.252 ; vga:u_vga|v_sync                    ; vga:u_vga|submarines[16]                                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.808      ;
; 0.293 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[25]                                                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.828      ;
; 0.293 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[26]                                                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.828      ;
; 0.293 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[23]                                                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.828      ;
; 0.293 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[22]                                                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.828      ;
; 0.293 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[21]                                                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.828      ;
; 0.293 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[20]                                                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.828      ;
; 0.293 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[19]                                                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.828      ;
; 0.293 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[9]                                                                                                             ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.828      ;
; 0.293 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[2]                                                                                                             ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.828      ;
; 0.299 ; vga:u_vga|data_a[18]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.382      ; 0.868      ;
; 0.301 ; vga:u_vga|data_a[9]                 ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.382      ; 0.870      ;
; 0.302 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[8]                                                                                                             ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.837      ;
; 0.302 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[7]                                                                                                             ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.837      ;
; 0.302 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[6]                                                                                                             ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.837      ;
; 0.302 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[5]                                                                                                             ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.837      ;
; 0.302 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[1]                                                                                                             ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.837      ;
; 0.302 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[0]                                                                                                             ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.837      ;
; 0.304 ; vga:u_vga|data_a[21]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.382      ; 0.873      ;
; 0.305 ; vga:u_vga|data_a[27]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.382      ; 0.874      ;
; 0.307 ; vga:u_vga|data_a[20]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.382      ; 0.876      ;
; 0.309 ; vga:u_vga|data_a[19]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.382      ; 0.878      ;
; 0.309 ; vga:u_vga|data_a[10]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.382      ; 0.878      ;
; 0.311 ; vga:u_vga|data_a[16]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.382      ; 0.880      ;
; 0.313 ; vga:u_vga|data_a[2]                 ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.382      ; 0.882      ;
; 0.314 ; vga:u_vga|data_a[23]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.382      ; 0.883      ;
; 0.320 ; vga:u_vga|data_a[26]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.382      ; 0.889      ;
; 0.320 ; vga:u_vga|address_b[1]              ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.380      ; 0.887      ;
; 0.321 ; vga:u_vga|v_sync                    ; vga:u_vga|second_data[2]                                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.856      ;
; 0.322 ; vga:u_vga|data_a[17]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.382      ; 0.891      ;
; 0.325 ; vga:u_vga|data_a[22]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.382      ; 0.894      ;
; 0.325 ; vga:u_vga|data_a[25]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.382      ; 0.894      ;
; 0.326 ; vga:u_vga|address_b[3]              ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.380      ; 0.893      ;
; 0.328 ; vga:u_vga|v_sync                    ; vga:u_vga|first_data[10]                                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.863      ;
; 0.333 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[11]                                                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.868      ;
; 0.333 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[4]                                                                                                             ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.868      ;
; 0.333 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[3]                                                                                                             ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.149      ; 2.868      ;
; 0.342 ; vga:u_vga|address_a[4]              ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_address_reg0 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.377      ; 0.906      ;
; 0.343 ; vga:u_vga|v_sync                    ; vga:u_vga|submarines[48]                                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.158      ; 2.887      ;
; 0.348 ; vga:u_vga|address_a[3]              ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_address_reg0 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.377      ; 0.912      ;
; 0.350 ; vga:u_vga|address_b[0]              ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.380      ; 0.917      ;
; 0.350 ; vga:u_vga|address_b[2]              ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.380      ; 0.917      ;
; 0.350 ; vga:u_vga|v_sync                    ; vga:u_vga|current_rocket[4]                                                                                                     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.158      ; 2.894      ;
; 0.350 ; vga:u_vga|v_sync                    ; vga:u_vga|current_rocket[0]                                                                                                     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.158      ; 2.894      ;
; 0.350 ; vga:u_vga|v_sync                    ; vga:u_vga|current_rocket[1]                                                                                                     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.158      ; 2.894      ;
; 0.350 ; vga:u_vga|v_sync                    ; vga:u_vga|current_rocket[5]                                                                                                     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.158      ; 2.894      ;
; 0.350 ; vga:u_vga|v_sync                    ; vga:u_vga|current_rocket[2]                                                                                                     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.158      ; 2.894      ;
; 0.350 ; vga:u_vga|v_sync                    ; vga:u_vga|current_rocket[3]                                                                                                     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.158      ; 2.894      ;
; 0.351 ; vga:u_vga|address_a[0]              ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_address_reg0 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.377      ; 0.915      ;
; 0.352 ; vga:u_vga|v_sync                    ; vga:u_vga|nb_submarines[1]                                                                                                      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.170      ; 2.908      ;
; 0.357 ; vga:u_vga|second_row[11]            ; vga:u_vga|second_row[11]                                                                                                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|first_row[8]              ; vga:u_vga|first_row[8]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|first_row[3]              ; vga:u_vga|first_row[3]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_row[3]             ; vga:u_vga|second_row[3]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_row[2]             ; vga:u_vga|second_row[2]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; vga:u_vga|rd_en_b                   ; vga:u_vga|rd_en_b                                                                                                               ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|current_submarine_line[2] ; vga:u_vga|current_submarine_line[2]                                                                                             ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|v_cnt[9]                  ; vga:u_vga|v_cnt[9]                                                                                                              ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|v_cnt[10]                 ; vga:u_vga|v_cnt[10]                                                                                                             ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; reset_delay:u_reset_delay|cont[20]  ; reset_delay:u_reset_delay|cont[20]                                                                                              ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row[11]             ; vga:u_vga|first_row[11]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row[9]              ; vga:u_vga|first_row[9]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row[7]              ; vga:u_vga|first_row[7]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row[6]              ; vga:u_vga|first_row[6]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row[5]              ; vga:u_vga|first_row[5]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row[4]              ; vga:u_vga|first_row[4]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row[2]              ; vga:u_vga|first_row[2]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row[1]              ; vga:u_vga|first_row[1]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row[0]              ; vga:u_vga|first_row[0]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row[9]             ; vga:u_vga|second_row[9]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row[8]             ; vga:u_vga|second_row[8]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row[7]             ; vga:u_vga|second_row[7]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row[6]             ; vga:u_vga|second_row[6]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row[5]             ; vga:u_vga|second_row[5]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row[4]             ; vga:u_vga|second_row[4]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row[1]             ; vga:u_vga|second_row[1]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row[0]             ; vga:u_vga|second_row[0]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_data[2]            ; vga:u_vga|second_data[2]                                                                                                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_data[3]            ; vga:u_vga|second_data[3]                                                                                                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_data[4]            ; vga:u_vga|second_data[4]                                                                                                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_data[10]           ; vga:u_vga|second_data[10]                                                                                                       ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|v_sync                    ; vga:u_vga|submarines[14]                                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 2.159      ; 2.903      ;
; 0.359 ; vga:u_vga|second_data[7]            ; vga:u_vga|second_data[7]                                                                                                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga:u_vga|second_data[0]            ; vga:u_vga|second_data[0]                                                                                                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga:u_vga|second_data[1]            ; vga:u_vga|second_data[1]                                                                                                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga:u_vga|second_data[5]            ; vga:u_vga|second_data[5]                                                                                                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.359 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_go                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.375 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.381 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.601      ;
; 0.394 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.399 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.618      ;
; 0.400 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.619      ;
; 0.405 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.623      ;
; 0.409 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.627      ;
; 0.418 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.636      ;
; 0.420 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.638      ;
; 0.423 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.641      ;
; 0.423 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.641      ;
; 0.503 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.721      ;
; 0.516 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.517 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.736      ;
; 0.519 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.737      ;
; 0.525 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.744      ;
; 0.525 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.743      ;
; 0.528 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.747      ;
; 0.533 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.752      ;
; 0.533 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.752      ;
; 0.537 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.756      ;
; 0.537 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.756      ;
; 0.546 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.765      ;
; 0.546 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.764      ;
; 0.549 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.767      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.552 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.770      ;
; 0.552 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.770      ;
; 0.552 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.770      ;
; 0.552 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.770      ;
; 0.553 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.554 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.772      ;
; 0.554 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.772      ;
; 0.555 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.563 ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.781      ;
; 0.572 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.577 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.795      ;
; 0.596 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.813      ;
; 0.597 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.814      ;
; 0.597 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.814      ;
; 0.598 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.815      ;
; 0.599 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.817      ;
; 0.602 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.819      ;
; 0.604 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.821      ;
; 0.604 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.821      ;
; 0.611 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.829      ;
; 0.627 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.844      ;
; 0.632 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.849      ;
; 0.634 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.852      ;
; 0.645 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.864      ;
; 0.658 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.877      ;
; 0.660 ; spi_ee_config:u_spi_ee_config|read_back_d                                        ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.878      ;
; 0.675 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.894      ;
; 0.690 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.908      ;
; 0.704 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.923      ;
; 0.704 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|spi_go                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.922      ;
; 0.705 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.922      ;
; 0.705 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.922      ;
; 0.705 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.922      ;
; 0.706 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.925      ;
; 0.711 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.928      ;
; 0.711 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.928      ;
; 0.712 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.929      ;
; 0.713 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.930      ;
; 0.713 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.930      ;
; 0.715 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.933      ;
; 0.716 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.933      ;
; 0.727 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.945      ;
; 0.728 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.946      ;
; 0.729 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.947      ;
; 0.735 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.952      ;
; 0.770 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.990      ;
; 0.788 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.005      ;
; 0.795 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.013      ;
; 0.796 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.013      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 14.023 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.363     ; 3.559      ;
; 14.023 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.363     ; 3.559      ;
; 14.023 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.363     ; 3.559      ;
; 14.023 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.363     ; 3.559      ;
; 14.023 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.363     ; 3.559      ;
; 14.023 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.363     ; 3.559      ;
; 14.023 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.363     ; 3.559      ;
; 14.023 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.363     ; 3.559      ;
; 14.023 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.363     ; 3.559      ;
; 14.036 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.363     ; 3.546      ;
; 14.036 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.363     ; 3.546      ;
; 14.036 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.363     ; 3.546      ;
; 14.036 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.363     ; 3.546      ;
; 14.036 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.363     ; 3.546      ;
; 14.036 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.363     ; 3.546      ;
; 14.036 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.363     ; 3.546      ;
; 14.036 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.363     ; 3.546      ;
; 14.036 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.363     ; 3.546      ;
; 14.036 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.363     ; 3.546      ;
; 14.036 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.363     ; 3.546      ;
; 14.036 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.363     ; 3.546      ;
; 14.036 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.363     ; 3.546      ;
; 14.036 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.363     ; 3.546      ;
; 14.036 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.363     ; 3.546      ;
; 14.255 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.364     ; 3.326      ;
; 14.255 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.364     ; 3.326      ;
; 14.255 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.364     ; 3.326      ;
; 14.255 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.364     ; 3.326      ;
; 14.289 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.361     ; 3.295      ;
; 14.289 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.361     ; 3.295      ;
; 14.289 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.361     ; 3.295      ;
; 14.289 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.361     ; 3.295      ;
; 14.289 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.361     ; 3.295      ;
; 14.289 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.361     ; 3.295      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 4.594 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.874     ; 2.977      ;
; 4.594 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.874     ; 2.977      ;
; 4.594 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.874     ; 2.977      ;
; 4.594 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.874     ; 2.977      ;
; 4.594 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.874     ; 2.977      ;
; 4.594 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.874     ; 2.977      ;
; 4.611 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.877     ; 2.991      ;
; 4.611 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.877     ; 2.991      ;
; 4.611 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.877     ; 2.991      ;
; 4.611 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.877     ; 2.991      ;
; 4.841 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.876     ; 3.222      ;
; 4.841 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.876     ; 3.222      ;
; 4.841 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.876     ; 3.222      ;
; 4.841 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.876     ; 3.222      ;
; 4.841 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.876     ; 3.222      ;
; 4.841 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.876     ; 3.222      ;
; 4.841 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.876     ; 3.222      ;
; 4.841 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.876     ; 3.222      ;
; 4.841 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.876     ; 3.222      ;
; 4.841 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.876     ; 3.222      ;
; 4.841 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.876     ; 3.222      ;
; 4.841 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.876     ; 3.222      ;
; 4.841 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.876     ; 3.222      ;
; 4.841 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.876     ; 3.222      ;
; 4.841 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.876     ; 3.222      ;
; 4.846 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.876     ; 3.227      ;
; 4.846 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.876     ; 3.227      ;
; 4.846 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.876     ; 3.227      ;
; 4.846 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.876     ; 3.227      ;
; 4.846 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.876     ; 3.227      ;
; 4.846 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.876     ; 3.227      ;
; 4.846 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.876     ; 3.227      ;
; 4.846 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.876     ; 3.227      ;
; 4.846 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.876     ; 3.227      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'vga:u_vga|v_sync'                                                             ;
+--------+--------------+----------------+------------------+------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+------------------+------------+-------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|sign_g_y            ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]       ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]       ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]       ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]       ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]       ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]       ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]       ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]       ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]       ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]       ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[0]     ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[1]     ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[2]     ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[3]     ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[4]     ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[5]     ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6]     ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7]     ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8]     ;
; 0.193  ; 0.409        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|sign_g_y            ;
; 0.194  ; 0.410        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]      ;
; 0.194  ; 0.410        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]      ;
; 0.194  ; 0.410        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]      ;
; 0.194  ; 0.410        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]      ;
; 0.194  ; 0.410        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]      ;
; 0.194  ; 0.410        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]      ;
; 0.194  ; 0.410        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]      ;
; 0.194  ; 0.410        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]      ;
; 0.194  ; 0.410        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]      ;
; 0.194  ; 0.410        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]      ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[0]|clk       ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[1]|clk       ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[2]|clk       ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[3]|clk       ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[4]|clk       ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[5]|clk       ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[6]|clk       ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[7]|clk       ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[8]|clk       ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[9]|clk       ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[0]|clk     ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[1]|clk     ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[2]|clk     ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[3]|clk     ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[4]|clk     ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[5]|clk     ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[6]|clk     ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[7]|clk     ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[8]|clk     ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|sign_g_y|clk            ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[0]|clk      ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[1]|clk      ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[2]|clk      ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[3]|clk      ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[4]|clk      ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[5]|clk      ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[6]|clk      ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[7]|clk      ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[8]|clk      ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[9]|clk      ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|v_sync~clkctrl|inclk[0] ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|v_sync~clkctrl|outclk   ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]      ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]      ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]      ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]      ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]      ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]      ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]      ;
; 0.406  ; 0.590        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]      ;
+--------+--------------+----------------+------------------+------------------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_re_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_re_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_re_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[0]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[10]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[11]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[16]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[17]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[18]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[19]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[1]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[20]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[21]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[22]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[23]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[24]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[25]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[26]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[27]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[2]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[3]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[4]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[5]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[6]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[7]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[8]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[9]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[0]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[11]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[16]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[17]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[18]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[19]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[1]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[20]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[21]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[22]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[23]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[24]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[25]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[27]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[2]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[3]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[4]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[5]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[6]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[7]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[8]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[9]                           ;
; 9.574 ; 9.758        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|red_signal                                                                                                            ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|blue_signal                                                                                                           ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|green_signal                                                                                                          ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[0]                                                                                               ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[10]                                                                                              ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[11]                                                                                              ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[12]                                                                                              ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[13]                                                                                              ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[14]                                                                                              ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[15]                                                                                              ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[16]                                                                                              ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[17]                                                                                              ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[18]                                                                                              ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[19]                                                                                              ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[1]                                                                                               ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[20]                                                                                              ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[2]                                                                                               ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[3]                                                                                               ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[4]                                                                                               ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[5]                                                                                               ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[6]                                                                                               ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[7]                                                                                               ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[8]                                                                                               ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[9]                                                                                               ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|oRST_xhdl1                                                                                            ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|ask_read                                                                                                              ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[10]                                                                                                             ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|nb_submarines[0]                                                                                                      ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|nb_submarines[1]                                                                                                      ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|nb_submarines[2]                                                                                                      ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|nb_submarines[3]                                                                                                      ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_h_sync                                                                                                            ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_v_sync                                                                                                            ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|second_row[11]                                                                                                        ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[16]                                                                                                        ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[32]                                                                                                        ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|tmp_random[1]                                                                                                         ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|tmp_random[2]                                                                                                         ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|tmp_random[3]                                                                                                         ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|tmp_random[4]                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                 ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                          ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                         ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                             ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ;
; 249.749 ; 249.965      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.749 ; 249.965      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.749 ; 249.965      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.749 ; 249.965      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -194.089 ; -193.626 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -195.535 ; -194.980 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 196.028 ; 195.450 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 196.251 ; 195.719 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 6.262   ; 6.238   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 6.027   ; 5.989   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 6.696   ; 6.700   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 6.602   ; 6.533   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 6.975   ; 6.928   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 204.218 ; 204.243 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 204.693 ; 204.553 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 207.065 ; 206.993 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 170.338 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 170.263 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 6.050   ; 6.024   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 5.824   ; 5.784   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 6.467   ; 6.467   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 6.376   ; 6.306   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 6.735   ; 6.686   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 203.686 ; 203.712 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 204.149 ; 204.011 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 204.065 ; 203.974 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 169.844 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 169.769 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 204.650 ; 204.528 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.934 ; 203.812 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 204.616   ; 204.738   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.757   ; 203.879   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 79.78 MHz  ; 79.78 MHz       ; CLOCK_50                                             ;      ;
; 99.11 MHz  ; 99.11 MHz       ; vga:u_vga|v_sync                                     ;      ;
; 262.88 MHz ; 262.88 MHz      ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; vga:u_vga|v_sync                                     ; -9.090 ; -132.120      ;
; CLOCK_50                                             ; -3.290 ; -45.606       ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 13.214 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; vga:u_vga|v_sync                                     ; -0.344 ; -0.344        ;
; CLOCK_50                                             ; 0.158  ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.312  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 14.699 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 4.144 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; vga:u_vga|v_sync                                     ; -1.000  ; -30.000       ;
; CLOCK_50                                             ; 9.489   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.744 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'vga:u_vga|v_sync'                                                                                                                                                        ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                 ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -9.090 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 10.026     ;
; -9.063 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 9.999      ;
; -8.988 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 9.924      ;
; -8.969 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 9.905      ;
; -8.912 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 9.848      ;
; -8.885 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 9.821      ;
; -8.810 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 9.746      ;
; -8.791 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 9.727      ;
; -8.698 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 9.634      ;
; -8.677 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 9.613      ;
; -8.619 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 9.555      ;
; -8.592 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 9.528      ;
; -8.520 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 9.456      ;
; -8.517 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 9.453      ;
; -8.499 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 9.435      ;
; -8.498 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 9.434      ;
; -8.430 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 9.366      ;
; -8.252 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 9.188      ;
; -8.227 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 9.163      ;
; -8.206 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 9.142      ;
; -8.119 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 9.055      ;
; -8.092 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 9.028      ;
; -8.017 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 8.953      ;
; -7.998 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 8.934      ;
; -7.959 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 8.895      ;
; -7.809 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 8.745      ;
; -7.727 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 8.663      ;
; -7.706 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 8.642      ;
; -7.678 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 10.243     ;
; -7.651 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 10.216     ;
; -7.631 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 8.567      ;
; -7.598 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 10.163     ;
; -7.576 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 10.141     ;
; -7.571 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 10.136     ;
; -7.557 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 10.122     ;
; -7.496 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 10.061     ;
; -7.477 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 10.042     ;
; -7.459 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 8.395      ;
; -7.409 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 9.974      ;
; -7.399 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 8.335      ;
; -7.382 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 9.947      ;
; -7.338 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 8.274      ;
; -7.307 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 9.872      ;
; -7.288 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 9.853      ;
; -7.286 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 9.851      ;
; -7.265 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 9.830      ;
; -7.244 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 9.809      ;
; -7.221 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 8.157      ;
; -7.217 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 9.782      ;
; -7.206 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 9.771      ;
; -7.185 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 9.750      ;
; -7.142 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 9.707      ;
; -7.123 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 9.688      ;
; -7.090 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 8.026      ;
; -7.030 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.966      ;
; -7.018 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 9.583      ;
; -7.017 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 9.582      ;
; -7.006 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.942      ;
; -6.996 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 9.561      ;
; -6.983 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.919      ;
; -6.956 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.892      ;
; -6.954 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.890      ;
; -6.938 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 9.503      ;
; -6.928 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.864      ;
; -6.872 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.808      ;
; -6.870 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.806      ;
; -6.852 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 9.417      ;
; -6.852 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.788      ;
; -6.849 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.785      ;
; -6.847 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.783      ;
; -6.838 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.774      ;
; -6.831 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 9.396      ;
; -6.797 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.733      ;
; -6.749 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 9.314      ;
; -6.743 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.679      ;
; -6.672 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.608      ;
; -6.670 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.606      ;
; -6.659 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.595      ;
; -6.636 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.572      ;
; -6.584 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 9.149      ;
; -6.559 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.495      ;
; -6.540 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.476      ;
; -6.507 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.443      ;
; -6.428 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.364      ;
; -6.421 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 8.986      ;
; -6.397 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 8.962      ;
; -6.394 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 8.959      ;
; -6.393 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.329      ;
; -6.382 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.318      ;
; -6.380 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.316      ;
; -6.361 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.297      ;
; -6.359 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.295      ;
; -6.319 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 8.884      ;
; -6.317 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 8.882      ;
; -6.309 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.245      ;
; -6.300 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 8.865      ;
; -6.286 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.222      ;
; -6.264 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.200      ;
; -6.239 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.059     ; 7.175      ;
; -6.128 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 2.150      ; 8.693      ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                   ;
+--------+--------------------------+----------------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                    ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+----------------------------+------------------+-------------+--------------+------------+------------+
; -3.290 ; vga:u_vga|left_bound[0]  ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.348     ; 3.427      ;
; -3.290 ; vga:u_vga|left_bound[0]  ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.348     ; 3.427      ;
; -3.270 ; vga:u_vga|left_bound[1]  ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.348     ; 3.407      ;
; -3.270 ; vga:u_vga|left_bound[1]  ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.348     ; 3.407      ;
; -3.263 ; vga:u_vga|left_bound[5]  ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.348     ; 3.400      ;
; -3.263 ; vga:u_vga|left_bound[5]  ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.348     ; 3.400      ;
; -3.223 ; vga:u_vga|right_bound[0] ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.353     ; 3.355      ;
; -3.223 ; vga:u_vga|right_bound[0] ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.353     ; 3.355      ;
; -3.161 ; vga:u_vga|left_bound[2]  ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.348     ; 3.298      ;
; -3.161 ; vga:u_vga|left_bound[2]  ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.348     ; 3.298      ;
; -3.155 ; vga:u_vga|left_bound[3]  ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.348     ; 3.292      ;
; -3.155 ; vga:u_vga|left_bound[3]  ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.348     ; 3.292      ;
; -3.127 ; vga:u_vga|right_bound[2] ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.353     ; 3.259      ;
; -3.127 ; vga:u_vga|right_bound[2] ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.353     ; 3.259      ;
; -3.111 ; vga:u_vga|left_bound[8]  ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.348     ; 3.248      ;
; -3.111 ; vga:u_vga|left_bound[8]  ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.348     ; 3.248      ;
; -3.062 ; vga:u_vga|left_bound[4]  ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.348     ; 3.199      ;
; -3.062 ; vga:u_vga|left_bound[4]  ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.348     ; 3.199      ;
; -3.057 ; vga:u_vga|right_bound[1] ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.353     ; 3.189      ;
; -3.057 ; vga:u_vga|right_bound[1] ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.353     ; 3.189      ;
; -3.027 ; vga:u_vga|right_bound[4] ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.353     ; 3.159      ;
; -3.027 ; vga:u_vga|right_bound[4] ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.353     ; 3.159      ;
; -2.978 ; vga:u_vga|left_bound[7]  ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.348     ; 3.115      ;
; -2.978 ; vga:u_vga|left_bound[7]  ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.348     ; 3.115      ;
; -2.958 ; vga:u_vga|left_bound[6]  ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.348     ; 3.095      ;
; -2.958 ; vga:u_vga|left_bound[6]  ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.348     ; 3.095      ;
; -2.957 ; vga:u_vga|right_bound[3] ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.353     ; 3.089      ;
; -2.957 ; vga:u_vga|right_bound[3] ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.353     ; 3.089      ;
; -2.925 ; vga:u_vga|right_bound[6] ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.353     ; 3.057      ;
; -2.925 ; vga:u_vga|right_bound[6] ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.353     ; 3.057      ;
; -2.872 ; vga:u_vga|left_bound[0]  ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.323     ; 3.034      ;
; -2.859 ; vga:u_vga|right_bound[5] ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.353     ; 2.991      ;
; -2.859 ; vga:u_vga|right_bound[5] ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.353     ; 2.991      ;
; -2.850 ; vga:u_vga|left_bound[1]  ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.323     ; 3.012      ;
; -2.843 ; vga:u_vga|left_bound[5]  ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.323     ; 3.005      ;
; -2.824 ; vga:u_vga|right_bound[8] ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.353     ; 2.956      ;
; -2.824 ; vga:u_vga|right_bound[8] ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.353     ; 2.956      ;
; -2.805 ; vga:u_vga|right_bound[0] ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.328     ; 2.962      ;
; -2.759 ; vga:u_vga|right_bound[7] ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.353     ; 2.891      ;
; -2.759 ; vga:u_vga|right_bound[7] ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.353     ; 2.891      ;
; -2.743 ; vga:u_vga|left_bound[2]  ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.323     ; 2.905      ;
; -2.735 ; vga:u_vga|left_bound[3]  ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.323     ; 2.897      ;
; -2.709 ; vga:u_vga|right_bound[2] ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.328     ; 2.866      ;
; -2.693 ; vga:u_vga|left_bound[8]  ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.323     ; 2.855      ;
; -2.644 ; vga:u_vga|left_bound[4]  ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.323     ; 2.806      ;
; -2.639 ; vga:u_vga|right_bound[1] ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.328     ; 2.796      ;
; -2.609 ; vga:u_vga|right_bound[4] ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.328     ; 2.766      ;
; -2.558 ; vga:u_vga|left_bound[7]  ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.323     ; 2.720      ;
; -2.540 ; vga:u_vga|left_bound[6]  ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.323     ; 2.702      ;
; -2.539 ; vga:u_vga|right_bound[3] ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.328     ; 2.696      ;
; -2.507 ; vga:u_vga|right_bound[6] ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.328     ; 2.664      ;
; -2.441 ; vga:u_vga|right_bound[5] ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.328     ; 2.598      ;
; -2.437 ; vga:u_vga|left_bound[9]  ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.348     ; 2.574      ;
; -2.437 ; vga:u_vga|left_bound[9]  ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.348     ; 2.574      ;
; -2.406 ; vga:u_vga|right_bound[8] ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.328     ; 2.563      ;
; -2.341 ; vga:u_vga|right_bound[7] ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.328     ; 2.498      ;
; -2.117 ; vga:u_vga|right_bound[9] ; vga:u_vga|green_signal     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.353     ; 2.249      ;
; -2.117 ; vga:u_vga|right_bound[9] ; vga:u_vga|blue_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.353     ; 2.249      ;
; -2.017 ; vga:u_vga|left_bound[9]  ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.323     ; 2.179      ;
; -1.699 ; vga:u_vga|right_bound[9] ; vga:u_vga|red_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.328     ; 1.856      ;
; -1.141 ; vga:u_vga|sign_g_y       ; vga:u_vga|first_data[6]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.665     ; 0.961      ;
; -1.141 ; vga:u_vga|sign_g_y       ; vga:u_vga|first_data[4]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.665     ; 0.961      ;
; -1.137 ; vga:u_vga|sign_g_y       ; vga:u_vga|first_data[9]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.665     ; 0.957      ;
; -0.993 ; vga:u_vga|sign_g_y       ; vga:u_vga|first_data[10]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.666     ; 0.812      ;
; -0.991 ; vga:u_vga|sign_g_y       ; vga:u_vga|data_a[26]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.666     ; 0.810      ;
; -0.989 ; vga:u_vga|sign_g_y       ; vga:u_vga|data_a[22]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.666     ; 0.808      ;
; -0.989 ; vga:u_vga|sign_g_y       ; vga:u_vga|data_a[21]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.666     ; 0.808      ;
; -0.987 ; vga:u_vga|sign_g_y       ; vga:u_vga|data_a[23]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.666     ; 0.806      ;
; -0.987 ; vga:u_vga|sign_g_y       ; vga:u_vga|data_a[19]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.666     ; 0.806      ;
; -0.982 ; vga:u_vga|sign_g_y       ; vga:u_vga|data_a[25]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.666     ; 0.801      ;
; -0.981 ; vga:u_vga|sign_g_y       ; vga:u_vga|data_a[20]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.666     ; 0.800      ;
; -0.851 ; vga:u_vga|sign_g_y       ; vga:u_vga|first_data[7]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.665     ; 0.671      ;
; -0.851 ; vga:u_vga|sign_g_y       ; vga:u_vga|first_data[3]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.665     ; 0.671      ;
; -0.848 ; vga:u_vga|sign_g_y       ; vga:u_vga|first_data[5]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.665     ; 0.668      ;
; -0.559 ; vga:u_vga|v_sync         ; vga:u_vga|ask_read         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.878      ; 3.102      ;
; -0.467 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[38]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.870      ; 3.002      ;
; -0.452 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[4]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.870      ; 2.987      ;
; -0.451 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[36]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.870      ; 2.986      ;
; -0.434 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[8]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.870      ; 2.969      ;
; -0.394 ; vga:u_vga|v_sync         ; vga:u_vga|out_v_sync       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.878      ; 2.937      ;
; -0.389 ; vga:u_vga|v_sync         ; vga:u_vga|new_elements     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.862      ; 2.916      ;
; -0.383 ; vga:u_vga|v_sync         ; vga:u_vga|nb_submarines[3] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.878      ; 2.926      ;
; -0.381 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[46]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.870      ; 2.916      ;
; -0.380 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[40]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.870      ; 2.915      ;
; -0.378 ; vga:u_vga|v_sync         ; vga:u_vga|data_a[27]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.861      ; 2.904      ;
; -0.378 ; vga:u_vga|v_sync         ; vga:u_vga|data_a[18]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.861      ; 2.904      ;
; -0.378 ; vga:u_vga|v_sync         ; vga:u_vga|data_a[17]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.861      ; 2.904      ;
; -0.378 ; vga:u_vga|v_sync         ; vga:u_vga|data_a[16]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.861      ; 2.904      ;
; -0.378 ; vga:u_vga|v_sync         ; vga:u_vga|data_a[10]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.861      ; 2.904      ;
; -0.378 ; vga:u_vga|v_sync         ; vga:u_vga|data_a[24]       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.861      ; 2.904      ;
; -0.378 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[42]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.870      ; 2.913      ;
; -0.373 ; vga:u_vga|v_sync         ; vga:u_vga|nb_submarines[2] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.878      ; 2.916      ;
; -0.363 ; vga:u_vga|v_sync         ; vga:u_vga|nb_submarines[1] ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.878      ; 2.906      ;
; -0.355 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[26]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.869      ; 2.889      ;
; -0.346 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[44]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.870      ; 2.881      ;
; -0.343 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[2]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.870      ; 2.878      ;
; -0.340 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[22]   ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.869      ; 2.874      ;
; -0.332 ; vga:u_vga|v_sync         ; vga:u_vga|address_a[4]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.862      ; 2.859      ;
; -0.332 ; vga:u_vga|v_sync         ; vga:u_vga|address_a[3]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.862      ; 2.859      ;
; -0.332 ; vga:u_vga|v_sync         ; vga:u_vga|address_a[2]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.862      ; 2.859      ;
+--------+--------------------------+----------------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                             ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.214  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.680      ;
; 13.214  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.680      ;
; 13.214  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.680      ;
; 13.214  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.680      ;
; 13.214  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.680      ;
; 13.214  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.680      ;
; 13.214  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.680      ;
; 13.214  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.680      ;
; 13.214  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.680      ;
; 13.214  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.680      ;
; 13.346  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.548      ;
; 13.346  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.548      ;
; 13.346  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.548      ;
; 13.346  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.548      ;
; 13.346  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.548      ;
; 13.346  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.548      ;
; 13.349  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.545      ;
; 13.349  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.545      ;
; 13.483  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.411      ;
; 13.483  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.411      ;
; 13.483  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.411      ;
; 13.483  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.411      ;
; 13.483  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.411      ;
; 13.483  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.411      ;
; 13.483  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.411      ;
; 13.483  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 4.411      ;
; 14.016  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.066     ; 3.863      ;
; 14.016  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.066     ; 3.863      ;
; 14.016  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.066     ; 3.863      ;
; 14.016  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.066     ; 3.863      ;
; 14.021  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.067     ; 3.857      ;
; 14.021  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.067     ; 3.857      ;
; 14.062  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.067     ; 3.816      ;
; 14.062  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.067     ; 3.816      ;
; 14.062  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.067     ; 3.816      ;
; 14.062  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.067     ; 3.816      ;
; 14.062  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.067     ; 3.816      ;
; 14.062  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.067     ; 3.816      ;
; 14.062  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.067     ; 3.816      ;
; 15.008  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|read_ready                                         ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.068     ; 2.869      ;
; 15.111  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|direction                                          ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.066     ; 2.768      ;
; 496.196 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.746      ;
; 496.196 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.746      ;
; 496.196 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.746      ;
; 496.196 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.746      ;
; 496.196 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.746      ;
; 496.196 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.746      ;
; 496.196 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.746      ;
; 496.196 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.746      ;
; 496.196 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.746      ;
; 496.196 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.746      ;
; 496.313 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.629      ;
; 496.313 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.629      ;
; 496.313 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.629      ;
; 496.313 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.629      ;
; 496.313 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.629      ;
; 496.313 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.629      ;
; 496.313 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.629      ;
; 496.313 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.629      ;
; 496.313 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.629      ;
; 496.313 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.629      ;
; 496.326 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.616      ;
; 496.326 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.616      ;
; 496.326 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.616      ;
; 496.326 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.616      ;
; 496.326 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.616      ;
; 496.326 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.616      ;
; 496.329 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.613      ;
; 496.329 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.613      ;
; 496.408 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.534      ;
; 496.408 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.534      ;
; 496.408 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.534      ;
; 496.408 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.534      ;
; 496.408 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.534      ;
; 496.408 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.534      ;
; 496.408 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.534      ;
; 496.408 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.534      ;
; 496.408 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.534      ;
; 496.408 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.534      ;
; 496.443 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.499      ;
; 496.443 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.499      ;
; 496.443 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.499      ;
; 496.443 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.499      ;
; 496.443 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.499      ;
; 496.443 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.499      ;
; 496.446 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.496      ;
; 496.446 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.496      ;
; 496.481 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.463      ;
; 496.481 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.463      ;
; 496.481 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.463      ;
; 496.481 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.463      ;
; 496.481 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.463      ;
; 496.481 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.463      ;
; 496.481 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.463      ;
; 496.481 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.463      ;
; 496.481 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.463      ;
; 496.481 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.051     ; 3.463      ;
; 496.535 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.407      ;
; 496.535 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.407      ;
; 496.535 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.053     ; 3.407      ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'vga:u_vga|v_sync'                                                                                                                                                           ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                   ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -0.344 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 1.997      ;
; -0.253 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 2.088      ;
; -0.210 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 2.131      ;
; -0.173 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 2.168      ;
; 0.032  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 2.373      ;
; 0.051  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 2.392      ;
; 0.883  ; vga:u_vga|left_bound[9]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.074      ; 1.101      ;
; 1.033  ; vga:u_vga|left_bound[0]                         ; vga:u_vga|right_bound[0]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.074      ; 1.251      ;
; 1.050  ; vga:u_vga|left_bound[1]                         ; vga:u_vga|right_bound[1]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.074      ; 1.268      ;
; 1.135  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|sign_g_y        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.476      ;
; 1.142  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.483      ;
; 1.161  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.502      ;
; 1.162  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.503      ;
; 1.168  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.509      ;
; 1.195  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.536      ;
; 1.200  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.541      ;
; 1.208  ; vga:u_vga|left_bound[2]                         ; vga:u_vga|right_bound[2]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.074      ; 1.426      ;
; 1.213  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.554      ;
; 1.213  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.554      ;
; 1.221  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.562      ;
; 1.234  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.575      ;
; 1.239  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.580      ;
; 1.246  ; vga:u_vga|left_bound[3]                         ; vga:u_vga|right_bound[3]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.074      ; 1.464      ;
; 1.255  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.596      ;
; 1.267  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.608      ;
; 1.282  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.623      ;
; 1.285  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|old_magn_g_y[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.626      ;
; 1.286  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.627      ;
; 1.312  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.653      ;
; 1.315  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.652      ;
; 1.325  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.662      ;
; 1.326  ; vga:u_vga|left_bound[8]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.074      ; 1.544      ;
; 1.329  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.666      ;
; 1.330  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.667      ;
; 1.334  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.671      ;
; 1.344  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.681      ;
; 1.344  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.681      ;
; 1.346  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.683      ;
; 1.347  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.688      ;
; 1.348  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.685      ;
; 1.349  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.686      ;
; 1.349  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.690      ;
; 1.349  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.686      ;
; 1.350  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.691      ;
; 1.356  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.697      ;
; 1.363  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.700      ;
; 1.365  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.702      ;
; 1.365  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.702      ;
; 1.365  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[7]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.702      ;
; 1.365  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.702      ;
; 1.365  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.702      ;
; 1.365  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.702      ;
; 1.365  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.702      ;
; 1.365  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.702      ;
; 1.365  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.702      ;
; 1.365  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.702      ;
; 1.365  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.706      ;
; 1.368  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.705      ;
; 1.373  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.710      ;
; 1.383  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.720      ;
; 1.386  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.723      ;
; 1.387  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.724      ;
; 1.388  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.725      ;
; 1.394  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.731      ;
; 1.394  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.735      ;
; 1.396  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.737      ;
; 1.396  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.733      ;
; 1.400  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.737      ;
; 1.401  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.738      ;
; 1.401  ; vga:u_vga|left_bound[7]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.074      ; 1.619      ;
; 1.402  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.739      ;
; 1.406  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.747      ;
; 1.407  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.744      ;
; 1.412  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.749      ;
; 1.413  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.754      ;
; 1.413  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.750      ;
; 1.415  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.752      ;
; 1.419  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.756      ;
; 1.419  ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|old_magn_g_y[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.055      ; 1.618      ;
; 1.420  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.757      ;
; 1.422  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.759      ;
; 1.426  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.763      ;
; 1.427  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.764      ;
; 1.428  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.769      ;
; 1.441  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.778      ;
; 1.443  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.784      ;
; 1.446  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.783      ;
; 1.452  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.789      ;
; 1.452  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.793      ;
; 1.459  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.796      ;
; 1.465  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.802      ;
; 1.465  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.806      ;
; 1.469  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.806      ;
; 1.469  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.806      ;
; 1.473  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.810      ;
; 1.474  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.623      ; 3.811      ;
; 1.476  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.817      ;
; 1.479  ; vga:u_vga|left_bound[8]                         ; vga:u_vga|right_bound[8]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.074      ; 1.697      ;
; 1.485  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.826      ;
; 1.487  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 2.627      ; 3.828      ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                   ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                         ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+
; 0.158 ; vga:u_vga|v_sync                    ; vga:u_vga|tmp_random[1]                                                                                                         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.465      ;
; 0.158 ; vga:u_vga|v_sync                    ; vga:u_vga|tmp_random[2]                                                                                                         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.465      ;
; 0.158 ; vga:u_vga|v_sync                    ; vga:u_vga|tmp_random[3]                                                                                                         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.465      ;
; 0.158 ; vga:u_vga|v_sync                    ; vga:u_vga|tmp_random[4]                                                                                                         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.465      ;
; 0.158 ; vga:u_vga|v_sync                    ; vga:u_vga|tmp_random[5]                                                                                                         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.465      ;
; 0.164 ; vga:u_vga|v_sync                    ; vga:u_vga|ask_read                                                                                                              ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.471      ;
; 0.199 ; vga:u_vga|v_sync                    ; vga:u_vga|submarines[32]                                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.506      ;
; 0.203 ; vga:u_vga|v_sync                    ; vga:u_vga|submarines[16]                                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.510      ;
; 0.210 ; vga:u_vga|v_sync                    ; vga:u_vga|nb_submarines[0]                                                                                                      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.517      ;
; 0.212 ; vga:u_vga|v_sync                    ; vga:u_vga|second_data[10]                                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.935      ; 2.501      ;
; 0.212 ; vga:u_vga|v_sync                    ; vga:u_vga|second_data[11]                                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.935      ; 2.501      ;
; 0.212 ; vga:u_vga|v_sync                    ; vga:u_vga|second_data[3]                                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.935      ; 2.501      ;
; 0.212 ; vga:u_vga|v_sync                    ; vga:u_vga|second_data[4]                                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.935      ; 2.501      ;
; 0.226 ; vga:u_vga|v_sync                    ; vga:u_vga|first_data[11]                                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.936      ; 2.516      ;
; 0.239 ; vga:u_vga|v_sync                    ; vga:u_vga|second_data[9]                                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.936      ; 2.529      ;
; 0.260 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[25]                                                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.935      ; 2.549      ;
; 0.260 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[26]                                                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.935      ; 2.549      ;
; 0.260 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[23]                                                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.935      ; 2.549      ;
; 0.260 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[22]                                                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.935      ; 2.549      ;
; 0.260 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[21]                                                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.935      ; 2.549      ;
; 0.260 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[20]                                                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.935      ; 2.549      ;
; 0.260 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[19]                                                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.935      ; 2.549      ;
; 0.260 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[9]                                                                                                             ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.935      ; 2.549      ;
; 0.260 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[2]                                                                                                             ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.935      ; 2.549      ;
; 0.281 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[8]                                                                                                             ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.936      ; 2.571      ;
; 0.281 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[7]                                                                                                             ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.936      ; 2.571      ;
; 0.281 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[6]                                                                                                             ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.936      ; 2.571      ;
; 0.281 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[5]                                                                                                             ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.936      ; 2.571      ;
; 0.281 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[1]                                                                                                             ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.936      ; 2.571      ;
; 0.281 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[0]                                                                                                             ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.936      ; 2.571      ;
; 0.286 ; vga:u_vga|v_sync                    ; vga:u_vga|second_data[2]                                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.936      ; 2.576      ;
; 0.288 ; vga:u_vga|v_sync                    ; vga:u_vga|first_data[10]                                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.935      ; 2.577      ;
; 0.294 ; vga:u_vga|data_a[18]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.342      ; 0.805      ;
; 0.300 ; vga:u_vga|data_a[9]                 ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.342      ; 0.811      ;
; 0.302 ; vga:u_vga|data_a[21]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.342      ; 0.813      ;
; 0.303 ; vga:u_vga|data_a[27]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.342      ; 0.814      ;
; 0.304 ; vga:u_vga|v_sync                    ; vga:u_vga|submarines[48]                                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.943      ; 2.601      ;
; 0.306 ; vga:u_vga|data_a[20]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.342      ; 0.817      ;
; 0.306 ; vga:u_vga|v_sync                    ; vga:u_vga|submarines[14]                                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.944      ; 2.604      ;
; 0.307 ; vga:u_vga|data_a[2]                 ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.342      ; 0.818      ;
; 0.307 ; vga:u_vga|data_a[19]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.342      ; 0.818      ;
; 0.307 ; vga:u_vga|data_a[10]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.342      ; 0.818      ;
; 0.309 ; vga:u_vga|data_a[16]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.342      ; 0.820      ;
; 0.310 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[11]                                                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.935      ; 2.599      ;
; 0.310 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[4]                                                                                                             ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.935      ; 2.599      ;
; 0.310 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[3]                                                                                                             ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.935      ; 2.599      ;
; 0.311 ; vga:u_vga|second_row[11]            ; vga:u_vga|second_row[11]                                                                                                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|first_row[8]              ; vga:u_vga|first_row[8]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|first_row[3]              ; vga:u_vga|first_row[3]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_row[3]             ; vga:u_vga|second_row[3]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|second_row[2]             ; vga:u_vga|second_row[2]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|v_cnt[9]                  ; vga:u_vga|v_cnt[9]                                                                                                              ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|v_cnt[10]                 ; vga:u_vga|v_cnt[10]                                                                                                             ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|data_a[23]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.342      ; 0.822      ;
; 0.311 ; vga:u_vga|address_b[1]              ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.340      ; 0.820      ;
; 0.312 ; vga:u_vga|rd_en_b                   ; vga:u_vga|rd_en_b                                                                                                               ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|current_submarine_line[2] ; vga:u_vga|current_submarine_line[2]                                                                                             ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; reset_delay:u_reset_delay|cont[20]  ; reset_delay:u_reset_delay|cont[20]                                                                                              ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row[11]             ; vga:u_vga|first_row[11]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row[9]              ; vga:u_vga|first_row[9]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row[7]              ; vga:u_vga|first_row[7]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row[6]              ; vga:u_vga|first_row[6]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row[5]              ; vga:u_vga|first_row[5]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row[4]              ; vga:u_vga|first_row[4]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row[2]              ; vga:u_vga|first_row[2]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row[1]              ; vga:u_vga|first_row[1]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row[0]              ; vga:u_vga|first_row[0]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row[9]             ; vga:u_vga|second_row[9]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row[8]             ; vga:u_vga|second_row[8]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row[7]             ; vga:u_vga|second_row[7]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row[6]             ; vga:u_vga|second_row[6]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row[5]             ; vga:u_vga|second_row[5]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row[4]             ; vga:u_vga|second_row[4]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row[1]             ; vga:u_vga|second_row[1]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row[0]             ; vga:u_vga|second_row[0]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_data[7]            ; vga:u_vga|second_data[7]                                                                                                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_data[0]            ; vga:u_vga|second_data[0]                                                                                                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_data[1]            ; vga:u_vga|second_data[1]                                                                                                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_data[2]            ; vga:u_vga|second_data[2]                                                                                                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_data[5]            ; vga:u_vga|second_data[5]                                                                                                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_data[6]            ; vga:u_vga|second_data[6]                                                                                                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; vga:u_vga|second_data[3]            ; vga:u_vga|second_data[3]                                                                                                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|second_data[4]            ; vga:u_vga|second_data[4]                                                                                                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|second_data[10]           ; vga:u_vga|second_data[10]                                                                                                       ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.316 ; vga:u_vga|data_a[17]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.342      ; 0.827      ;
; 0.318 ; vga:u_vga|data_a[22]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.342      ; 0.829      ;
; 0.318 ; vga:u_vga|data_a[26]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.342      ; 0.829      ;
; 0.318 ; vga:u_vga|address_b[3]              ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.340      ; 0.827      ;
; 0.319 ; vga:u_vga|current_rocket[5]         ; vga:u_vga|current_rocket[5]                                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; vga:u_vga|h_cnt[10]                 ; vga:u_vga|h_cnt[10]                                                                                                             ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; reset_delay:u_reset_delay|cont[0]   ; reset_delay:u_reset_delay|cont[0]                                                                                               ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; vga:u_vga|v_sync                    ; vga:u_vga|nb_submarines[1]                                                                                                      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.953      ; 2.626      ;
; 0.322 ; vga:u_vga|data_a[25]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.342      ; 0.833      ;
; 0.324 ; vga:u_vga|v_sync                    ; vga:u_vga|current_rocket[4]                                                                                                     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.944      ; 2.622      ;
; 0.324 ; vga:u_vga|v_sync                    ; vga:u_vga|current_rocket[0]                                                                                                     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.944      ; 2.622      ;
; 0.324 ; vga:u_vga|v_sync                    ; vga:u_vga|current_rocket[1]                                                                                                     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.944      ; 2.622      ;
; 0.324 ; vga:u_vga|v_sync                    ; vga:u_vga|current_rocket[5]                                                                                                     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.944      ; 2.622      ;
; 0.324 ; vga:u_vga|v_sync                    ; vga:u_vga|current_rocket[2]                                                                                                     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.944      ; 2.622      ;
; 0.324 ; vga:u_vga|v_sync                    ; vga:u_vga|current_rocket[3]                                                                                                     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.944      ; 2.622      ;
; 0.331 ; vga:u_vga|v_sync                    ; vga:u_vga|update_rockets                                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.944      ; 2.629      ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.312 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_go                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.339 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.344 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.545      ;
; 0.345 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.546      ;
; 0.355 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.556      ;
; 0.355 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.556      ;
; 0.356 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.557      ;
; 0.360 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.561      ;
; 0.361 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.562      ;
; 0.361 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.560      ;
; 0.370 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.569      ;
; 0.372 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.571      ;
; 0.377 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.576      ;
; 0.381 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.580      ;
; 0.384 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.583      ;
; 0.453 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.652      ;
; 0.465 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.665      ;
; 0.465 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.665      ;
; 0.466 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.666      ;
; 0.466 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.666      ;
; 0.469 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.668      ;
; 0.482 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.682      ;
; 0.482 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.683      ;
; 0.482 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.683      ;
; 0.484 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.684      ;
; 0.490 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.690      ;
; 0.491 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.691      ;
; 0.493 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.493 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.493 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.493 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.494 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.494 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.495 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.695      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.498 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.698      ;
; 0.498 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.698      ;
; 0.500 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.700      ;
; 0.504 ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.512 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.712      ;
; 0.512 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.712      ;
; 0.515 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.537 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.736      ;
; 0.544 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.743      ;
; 0.548 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.746      ;
; 0.548 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.746      ;
; 0.548 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.746      ;
; 0.549 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.747      ;
; 0.550 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.748      ;
; 0.553 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.751      ;
; 0.560 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.758      ;
; 0.561 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.759      ;
; 0.562 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.760      ;
; 0.566 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.765      ;
; 0.588 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.788      ;
; 0.588 ; spi_ee_config:u_spi_ee_config|read_back_d                                        ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.787      ;
; 0.600 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.800      ;
; 0.615 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.814      ;
; 0.617 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.817      ;
; 0.627 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.825      ;
; 0.627 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.825      ;
; 0.627 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.825      ;
; 0.630 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|spi_go                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.829      ;
; 0.632 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.830      ;
; 0.634 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.832      ;
; 0.634 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.832      ;
; 0.637 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.835      ;
; 0.640 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.838      ;
; 0.640 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.838      ;
; 0.642 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.842      ;
; 0.644 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.844      ;
; 0.651 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.850      ;
; 0.653 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.852      ;
; 0.655 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.854      ;
; 0.657 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.856      ;
; 0.677 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.874      ;
; 0.702 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.903      ;
; 0.705 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.903      ;
; 0.708 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.907      ;
; 0.713 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.911      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 14.699 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.068     ; 3.178      ;
; 14.699 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.068     ; 3.178      ;
; 14.699 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.068     ; 3.178      ;
; 14.699 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.068     ; 3.178      ;
; 14.699 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.068     ; 3.178      ;
; 14.699 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.068     ; 3.178      ;
; 14.699 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.068     ; 3.178      ;
; 14.699 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.068     ; 3.178      ;
; 14.699 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.068     ; 3.178      ;
; 14.710 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.068     ; 3.167      ;
; 14.710 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.068     ; 3.167      ;
; 14.710 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.068     ; 3.167      ;
; 14.710 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.068     ; 3.167      ;
; 14.710 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.068     ; 3.167      ;
; 14.710 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.068     ; 3.167      ;
; 14.710 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.068     ; 3.167      ;
; 14.710 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.068     ; 3.167      ;
; 14.710 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.068     ; 3.167      ;
; 14.710 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.068     ; 3.167      ;
; 14.710 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.068     ; 3.167      ;
; 14.710 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.068     ; 3.167      ;
; 14.710 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.068     ; 3.167      ;
; 14.710 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.068     ; 3.167      ;
; 14.710 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.068     ; 3.167      ;
; 14.905 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.070     ; 2.970      ;
; 14.905 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.070     ; 2.970      ;
; 14.905 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.070     ; 2.970      ;
; 14.905 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.070     ; 2.970      ;
; 14.934 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.066     ; 2.945      ;
; 14.934 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.066     ; 2.945      ;
; 14.934 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.066     ; 2.945      ;
; 14.934 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.066     ; 2.945      ;
; 14.934 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.066     ; 2.945      ;
; 14.934 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.066     ; 2.945      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 4.144 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.636     ; 2.752      ;
; 4.144 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.636     ; 2.752      ;
; 4.144 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.636     ; 2.752      ;
; 4.144 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.636     ; 2.752      ;
; 4.144 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.636     ; 2.752      ;
; 4.144 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.636     ; 2.752      ;
; 4.163 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.640     ; 2.767      ;
; 4.163 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.640     ; 2.767      ;
; 4.163 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.640     ; 2.767      ;
; 4.163 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.640     ; 2.767      ;
; 4.373 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.637     ; 2.980      ;
; 4.373 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.637     ; 2.980      ;
; 4.373 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.637     ; 2.980      ;
; 4.373 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.637     ; 2.980      ;
; 4.373 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.637     ; 2.980      ;
; 4.373 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.637     ; 2.980      ;
; 4.373 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.637     ; 2.980      ;
; 4.373 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.637     ; 2.980      ;
; 4.373 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.637     ; 2.980      ;
; 4.373 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.637     ; 2.980      ;
; 4.373 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.637     ; 2.980      ;
; 4.373 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.637     ; 2.980      ;
; 4.373 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.637     ; 2.980      ;
; 4.373 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.637     ; 2.980      ;
; 4.373 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.637     ; 2.980      ;
; 4.377 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.638     ; 2.983      ;
; 4.377 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.638     ; 2.983      ;
; 4.377 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.638     ; 2.983      ;
; 4.377 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.638     ; 2.983      ;
; 4.377 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.638     ; 2.983      ;
; 4.377 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.638     ; 2.983      ;
; 4.377 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.638     ; 2.983      ;
; 4.377 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.638     ; 2.983      ;
; 4.377 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.638     ; 2.983      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'vga:u_vga|v_sync'                                                          ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|sign_g_y        ;
; 0.233  ; 0.449        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]   ;
; 0.233  ; 0.449        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]   ;
; 0.233  ; 0.449        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]   ;
; 0.233  ; 0.449        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]   ;
; 0.233  ; 0.449        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]   ;
; 0.233  ; 0.449        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]   ;
; 0.233  ; 0.449        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]   ;
; 0.233  ; 0.449        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]   ;
; 0.233  ; 0.449        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]   ;
; 0.233  ; 0.449        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]   ;
; 0.234  ; 0.450        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[0] ;
; 0.234  ; 0.450        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[1] ;
; 0.234  ; 0.450        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[2] ;
; 0.234  ; 0.450        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[3] ;
; 0.234  ; 0.450        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[4] ;
; 0.234  ; 0.450        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[5] ;
; 0.234  ; 0.450        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6] ;
; 0.234  ; 0.450        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7] ;
; 0.234  ; 0.450        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8] ;
; 0.234  ; 0.450        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|sign_g_y        ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]  ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]  ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]  ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]  ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]  ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]  ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]  ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]  ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]  ;
; 0.235  ; 0.451        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]  ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]  ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]  ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]  ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]  ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]  ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]  ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]  ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]  ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]  ;
; 0.364  ; 0.548        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]  ;
; 0.365  ; 0.549        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]   ;
; 0.365  ; 0.549        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]   ;
; 0.365  ; 0.549        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]   ;
; 0.365  ; 0.549        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]   ;
; 0.365  ; 0.549        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]   ;
; 0.365  ; 0.549        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]   ;
; 0.365  ; 0.549        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]   ;
; 0.365  ; 0.549        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]   ;
; 0.365  ; 0.549        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]   ;
; 0.365  ; 0.549        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]   ;
; 0.365  ; 0.549        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[0] ;
; 0.365  ; 0.549        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[1] ;
; 0.365  ; 0.549        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[2] ;
; 0.365  ; 0.549        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[3] ;
; 0.365  ; 0.549        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[4] ;
; 0.365  ; 0.549        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[5] ;
; 0.365  ; 0.549        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6] ;
; 0.365  ; 0.549        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7] ;
; 0.365  ; 0.549        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8] ;
; 0.365  ; 0.549        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|sign_g_y        ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[0]|clk   ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[1]|clk   ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[2]|clk   ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[3]|clk   ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[4]|clk   ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[5]|clk   ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[6]|clk   ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[7]|clk   ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[8]|clk   ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[9]|clk   ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_re_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_re_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_re_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[0]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[10]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[11]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[16]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[17]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[18]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[19]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[1]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[20]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[21]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[22]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[23]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[24]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[25]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[26]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[27]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[2]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[3]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[4]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[5]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[6]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[7]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[8]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[9]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[0]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[11]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[16]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[17]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[18]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[19]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[1]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[20]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[21]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[22]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[23]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[24]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[25]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[27]                          ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[2]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[3]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[4]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[5]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[6]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[7]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[8]                           ;
; 9.494 ; 9.724        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[9]                           ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|red_signal                                                                                                            ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[0]                                                                                               ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[10]                                                                                              ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[1]                                                                                               ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[2]                                                                                               ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[3]                                                                                               ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[4]                                                                                               ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[5]                                                                                               ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[6]                                                                                               ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[7]                                                                                               ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[8]                                                                                               ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[9]                                                                                               ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|current_submarine[0]                                                                                                  ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|current_submarine[1]                                                                                                  ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|current_submarine[2]                                                                                                  ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|current_submarine[3]                                                                                                  ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|current_submarine[4]                                                                                                  ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[0]                                                                                                              ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[1]                                                                                                              ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[2]                                                                                                              ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[3]                                                                                                              ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[4]                                                                                                              ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[5]                                                                                                              ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[6]                                                                                                              ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[7]                                                                                                              ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[8]                                                                                                              ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[9]                                                                                                              ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_sync                                                                                                                ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|horizontal_en                                                                                                         ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_sync                                                                                                                ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|ask_read                                                                                                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|blue_signal                                                                                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|data_a[0]                                                                                                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|data_a[11]                                                                                                            ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|data_a[1]                                                                                                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|data_a[3]                                                                                                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|data_a[4]                                                                                                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|data_a[5]                                                                                                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|data_a[6]                                                                                                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|data_a[7]                                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                          ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                         ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                             ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                        ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -194.808 ; -194.427 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -196.108 ; -195.678 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 196.556 ; 196.072 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 196.743 ; 196.328 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 5.666   ; 5.607   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 5.439   ; 5.350   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 6.060   ; 6.006   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 5.979   ; 5.859   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 6.311   ; 6.195   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 203.815 ; 203.903 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 204.258 ; 204.084 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 206.410 ; 206.251 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 169.996 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 169.864 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 5.464   ; 5.403   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 5.245   ; 5.157   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 5.841   ; 5.786   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 5.764   ; 5.645   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 6.082   ; 5.968   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 203.332 ; 203.419 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 203.764 ; 203.592 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 203.692 ; 203.542 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 169.546 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 169.415 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 204.208 ; 204.066 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.557 ; 203.415 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 204.089   ; 204.231   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.334   ; 203.476   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; vga:u_vga|v_sync                                     ; -5.465 ; -74.738       ;
; CLOCK_50                                             ; -2.062 ; -17.885       ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 15.397 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; vga:u_vga|v_sync                                     ; -0.440 ; -0.440        ;
; CLOCK_50                                             ; 0.137  ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.187  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 16.376 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 2.614 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; vga:u_vga|v_sync                                     ; -1.000  ; -30.000       ;
; CLOCK_50                                             ; 9.209   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.781 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'vga:u_vga|v_sync'                                                                                                                                                        ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                 ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -5.465 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 6.409      ;
; -5.434 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 6.378      ;
; -5.398 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 6.342      ;
; -5.364 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 6.308      ;
; -5.362 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 6.306      ;
; -5.333 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 6.277      ;
; -5.297 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 6.241      ;
; -5.261 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 6.205      ;
; -5.201 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 6.145      ;
; -5.194 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 6.138      ;
; -5.174 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 6.118      ;
; -5.170 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 6.114      ;
; -5.134 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 6.078      ;
; -5.098 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 6.042      ;
; -5.093 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 6.037      ;
; -5.073 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 6.017      ;
; -4.998 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 5.942      ;
; -4.930 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 5.874      ;
; -4.910 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 5.854      ;
; -4.907 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 5.851      ;
; -4.897 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 5.841      ;
; -4.876 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 5.820      ;
; -4.840 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 5.784      ;
; -4.804 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 5.748      ;
; -4.734 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 5.678      ;
; -4.688 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 5.632      ;
; -4.636 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 5.580      ;
; -4.616 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 5.560      ;
; -4.587 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 5.531      ;
; -4.544 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 6.564      ;
; -4.513 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 6.533      ;
; -4.495 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 6.515      ;
; -4.477 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 6.497      ;
; -4.464 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 6.484      ;
; -4.455 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 5.399      ;
; -4.441 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 6.461      ;
; -4.440 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 5.384      ;
; -4.428 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 6.448      ;
; -4.424 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 5.368      ;
; -4.392 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 6.412      ;
; -4.381 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 6.401      ;
; -4.354 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 5.298      ;
; -4.350 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 6.370      ;
; -4.314 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 6.334      ;
; -4.298 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 6.318      ;
; -4.278 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 6.298      ;
; -4.273 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 6.293      ;
; -4.267 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 6.287      ;
; -4.253 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 6.273      ;
; -4.231 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 6.251      ;
; -4.224 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 6.244      ;
; -4.204 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 6.224      ;
; -4.195 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 6.215      ;
; -4.191 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 5.135      ;
; -4.170 ; vga:u_vga|old_magn_g_y[1]                       ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 5.114      ;
; -4.130 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[2] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 5.074      ;
; -4.110 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 6.130      ;
; -4.090 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 6.110      ;
; -4.077 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 6.097      ;
; -4.069 ; vga:u_vga|old_magn_g_y[0]                       ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 5.013      ;
; -4.065 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 5.009      ;
; -4.034 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 4.978      ;
; -4.028 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 6.048      ;
; -4.027 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 6.047      ;
; -4.007 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 6.027      ;
; -3.998 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 4.942      ;
; -3.983 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 4.927      ;
; -3.979 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 4.923      ;
; -3.952 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 4.896      ;
; -3.948 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 4.892      ;
; -3.919 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 4.863      ;
; -3.916 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 4.860      ;
; -3.914 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 5.934      ;
; -3.912 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 4.856      ;
; -3.906 ; vga:u_vga|old_magn_g_y[2]                       ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 4.850      ;
; -3.897 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[1] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 4.841      ;
; -3.831 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|left_bound[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 5.851      ;
; -3.822 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 4.766      ;
; -3.818 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[6] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 4.762      ;
; -3.797 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[9] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 5.817      ;
; -3.767 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 5.787      ;
; -3.766 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 5.786      ;
; -3.753 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 4.697      ;
; -3.751 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 4.695      ;
; -3.730 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 5.750      ;
; -3.726 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 4.670      ;
; -3.722 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 4.666      ;
; -3.718 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|left_bound[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 5.738      ;
; -3.694 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 5.714      ;
; -3.686 ; vga:u_vga|old_magn_g_y[7]                       ; vga:u_vga|left_bound[7] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 4.630      ;
; -3.654 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 4.598      ;
; -3.650 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[5] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 4.594      ;
; -3.634 ; vga:u_vga|old_magn_g_y[6]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 4.578      ;
; -3.630 ; vga:u_vga|old_magn_g_y[5]                       ; vga:u_vga|left_bound[4] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 4.574      ;
; -3.612 ; vga:u_vga|old_magn_g_y[3]                       ; vga:u_vga|left_bound[0] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 4.556      ;
; -3.604 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 5.624      ;
; -3.562 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[9] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 4.506      ;
; -3.550 ; vga:u_vga|old_magn_g_y[4]                       ; vga:u_vga|left_bound[3] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 4.494      ;
; -3.534 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; 0.500        ; 1.613      ; 5.554      ;
; -3.531 ; vga:u_vga|old_magn_g_y[8]                       ; vga:u_vga|left_bound[8] ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 1.000        ; -0.043     ; 4.475      ;
+--------+-------------------------------------------------+-------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                    ;
+--------+--------------------------+-----------------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                     ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-----------------------------+------------------+-------------+--------------+------------+------------+
; -2.062 ; vga:u_vga|left_bound[5]  ; vga:u_vga|green_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.417     ; 2.122      ;
; -2.062 ; vga:u_vga|left_bound[5]  ; vga:u_vga|blue_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.417     ; 2.122      ;
; -2.062 ; vga:u_vga|left_bound[1]  ; vga:u_vga|green_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.417     ; 2.122      ;
; -2.062 ; vga:u_vga|left_bound[1]  ; vga:u_vga|blue_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.417     ; 2.122      ;
; -2.048 ; vga:u_vga|left_bound[0]  ; vga:u_vga|green_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.417     ; 2.108      ;
; -2.048 ; vga:u_vga|left_bound[0]  ; vga:u_vga|blue_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.417     ; 2.108      ;
; -2.015 ; vga:u_vga|right_bound[0] ; vga:u_vga|green_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.421     ; 2.071      ;
; -2.015 ; vga:u_vga|right_bound[0] ; vga:u_vga|blue_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.421     ; 2.071      ;
; -1.987 ; vga:u_vga|left_bound[3]  ; vga:u_vga|green_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.417     ; 2.047      ;
; -1.987 ; vga:u_vga|left_bound[3]  ; vga:u_vga|blue_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.417     ; 2.047      ;
; -1.968 ; vga:u_vga|left_bound[2]  ; vga:u_vga|green_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.417     ; 2.028      ;
; -1.968 ; vga:u_vga|left_bound[2]  ; vga:u_vga|blue_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.417     ; 2.028      ;
; -1.952 ; vga:u_vga|right_bound[2] ; vga:u_vga|green_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.421     ; 2.008      ;
; -1.952 ; vga:u_vga|right_bound[2] ; vga:u_vga|blue_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.421     ; 2.008      ;
; -1.904 ; vga:u_vga|right_bound[1] ; vga:u_vga|green_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.421     ; 1.960      ;
; -1.904 ; vga:u_vga|right_bound[1] ; vga:u_vga|blue_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.421     ; 1.960      ;
; -1.899 ; vga:u_vga|left_bound[4]  ; vga:u_vga|green_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.417     ; 1.959      ;
; -1.899 ; vga:u_vga|left_bound[4]  ; vga:u_vga|blue_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.417     ; 1.959      ;
; -1.896 ; vga:u_vga|left_bound[8]  ; vga:u_vga|green_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.417     ; 1.956      ;
; -1.896 ; vga:u_vga|left_bound[8]  ; vga:u_vga|blue_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.417     ; 1.956      ;
; -1.884 ; vga:u_vga|right_bound[4] ; vga:u_vga|green_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.421     ; 1.940      ;
; -1.884 ; vga:u_vga|right_bound[4] ; vga:u_vga|blue_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.421     ; 1.940      ;
; -1.865 ; vga:u_vga|left_bound[7]  ; vga:u_vga|green_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.417     ; 1.925      ;
; -1.865 ; vga:u_vga|left_bound[7]  ; vga:u_vga|blue_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.417     ; 1.925      ;
; -1.836 ; vga:u_vga|right_bound[3] ; vga:u_vga|green_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.421     ; 1.892      ;
; -1.836 ; vga:u_vga|right_bound[3] ; vga:u_vga|blue_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.421     ; 1.892      ;
; -1.829 ; vga:u_vga|left_bound[6]  ; vga:u_vga|green_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.417     ; 1.889      ;
; -1.829 ; vga:u_vga|left_bound[6]  ; vga:u_vga|blue_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.417     ; 1.889      ;
; -1.816 ; vga:u_vga|right_bound[6] ; vga:u_vga|green_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.421     ; 1.872      ;
; -1.816 ; vga:u_vga|right_bound[6] ; vga:u_vga|blue_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.421     ; 1.872      ;
; -1.806 ; vga:u_vga|left_bound[5]  ; vga:u_vga|red_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.402     ; 1.881      ;
; -1.806 ; vga:u_vga|left_bound[1]  ; vga:u_vga|red_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.402     ; 1.881      ;
; -1.805 ; vga:u_vga|left_bound[0]  ; vga:u_vga|red_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.402     ; 1.880      ;
; -1.772 ; vga:u_vga|right_bound[0] ; vga:u_vga|red_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.406     ; 1.843      ;
; -1.767 ; vga:u_vga|right_bound[5] ; vga:u_vga|green_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.421     ; 1.823      ;
; -1.767 ; vga:u_vga|right_bound[5] ; vga:u_vga|blue_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.421     ; 1.823      ;
; -1.747 ; vga:u_vga|right_bound[8] ; vga:u_vga|green_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.421     ; 1.803      ;
; -1.747 ; vga:u_vga|right_bound[8] ; vga:u_vga|blue_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.421     ; 1.803      ;
; -1.731 ; vga:u_vga|left_bound[3]  ; vga:u_vga|red_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.402     ; 1.806      ;
; -1.725 ; vga:u_vga|left_bound[2]  ; vga:u_vga|red_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.402     ; 1.800      ;
; -1.709 ; vga:u_vga|right_bound[2] ; vga:u_vga|red_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.406     ; 1.780      ;
; -1.699 ; vga:u_vga|right_bound[7] ; vga:u_vga|green_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.421     ; 1.755      ;
; -1.699 ; vga:u_vga|right_bound[7] ; vga:u_vga|blue_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.421     ; 1.755      ;
; -1.661 ; vga:u_vga|right_bound[1] ; vga:u_vga|red_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.406     ; 1.732      ;
; -1.656 ; vga:u_vga|left_bound[4]  ; vga:u_vga|red_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.402     ; 1.731      ;
; -1.653 ; vga:u_vga|left_bound[8]  ; vga:u_vga|red_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.402     ; 1.728      ;
; -1.641 ; vga:u_vga|right_bound[4] ; vga:u_vga|red_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.406     ; 1.712      ;
; -1.609 ; vga:u_vga|left_bound[7]  ; vga:u_vga|red_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.402     ; 1.684      ;
; -1.593 ; vga:u_vga|right_bound[3] ; vga:u_vga|red_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.406     ; 1.664      ;
; -1.586 ; vga:u_vga|left_bound[6]  ; vga:u_vga|red_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.402     ; 1.661      ;
; -1.573 ; vga:u_vga|right_bound[6] ; vga:u_vga|red_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.406     ; 1.644      ;
; -1.524 ; vga:u_vga|right_bound[5] ; vga:u_vga|red_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.406     ; 1.595      ;
; -1.515 ; vga:u_vga|left_bound[9]  ; vga:u_vga|green_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.417     ; 1.575      ;
; -1.515 ; vga:u_vga|left_bound[9]  ; vga:u_vga|blue_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.417     ; 1.575      ;
; -1.504 ; vga:u_vga|right_bound[8] ; vga:u_vga|red_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.406     ; 1.575      ;
; -1.456 ; vga:u_vga|right_bound[7] ; vga:u_vga|red_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.406     ; 1.527      ;
; -1.301 ; vga:u_vga|right_bound[9] ; vga:u_vga|green_signal      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.421     ; 1.357      ;
; -1.301 ; vga:u_vga|right_bound[9] ; vga:u_vga|blue_signal       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.421     ; 1.357      ;
; -1.259 ; vga:u_vga|left_bound[9]  ; vga:u_vga|red_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.402     ; 1.334      ;
; -1.058 ; vga:u_vga|right_bound[9] ; vga:u_vga|red_signal        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.406     ; 1.129      ;
; -0.723 ; vga:u_vga|sign_g_y       ; vga:u_vga|first_data[9]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.611     ; 0.589      ;
; -0.723 ; vga:u_vga|sign_g_y       ; vga:u_vga|first_data[4]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.611     ; 0.589      ;
; -0.720 ; vga:u_vga|sign_g_y       ; vga:u_vga|first_data[6]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.611     ; 0.586      ;
; -0.645 ; vga:u_vga|sign_g_y       ; vga:u_vga|data_a[22]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.611     ; 0.511      ;
; -0.645 ; vga:u_vga|sign_g_y       ; vga:u_vga|data_a[21]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.611     ; 0.511      ;
; -0.642 ; vga:u_vga|sign_g_y       ; vga:u_vga|data_a[23]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.611     ; 0.508      ;
; -0.640 ; vga:u_vga|sign_g_y       ; vga:u_vga|data_a[19]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.611     ; 0.506      ;
; -0.639 ; vga:u_vga|sign_g_y       ; vga:u_vga|first_data[10]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.611     ; 0.505      ;
; -0.639 ; vga:u_vga|sign_g_y       ; vga:u_vga|data_a[25]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.611     ; 0.505      ;
; -0.638 ; vga:u_vga|sign_g_y       ; vga:u_vga|data_a[20]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.611     ; 0.504      ;
; -0.633 ; vga:u_vga|sign_g_y       ; vga:u_vga|data_a[26]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.611     ; 0.499      ;
; -0.548 ; vga:u_vga|sign_g_y       ; vga:u_vga|first_data[3]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.611     ; 0.414      ;
; -0.545 ; vga:u_vga|sign_g_y       ; vga:u_vga|first_data[7]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.611     ; 0.411      ;
; -0.544 ; vga:u_vga|sign_g_y       ; vga:u_vga|first_data[5]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; -0.611     ; 0.410      ;
; -0.332 ; vga:u_vga|v_sync         ; vga:u_vga|ask_read          ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.111      ; 2.025      ;
; -0.288 ; vga:u_vga|v_sync         ; vga:u_vga|out_v_sync        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.111      ; 1.981      ;
; -0.207 ; vga:u_vga|v_sync         ; vga:u_vga|first_part        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.100      ; 1.889      ;
; -0.149 ; vga:u_vga|v_sync         ; vga:u_vga|new_elements      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.100      ; 1.831      ;
; -0.149 ; vga:u_vga|v_sync         ; vga:u_vga|update_submarines ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.111      ; 1.842      ;
; -0.133 ; vga:u_vga|v_sync         ; vga:u_vga|update_rockets    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.105      ; 1.820      ;
; -0.110 ; vga:u_vga|v_sync         ; vga:u_vga|address_a[4]      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.100      ; 1.792      ;
; -0.110 ; vga:u_vga|v_sync         ; vga:u_vga|address_a[3]      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.100      ; 1.792      ;
; -0.110 ; vga:u_vga|v_sync         ; vga:u_vga|address_a[2]      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.100      ; 1.792      ;
; -0.110 ; vga:u_vga|v_sync         ; vga:u_vga|address_a[1]      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.100      ; 1.792      ;
; -0.110 ; vga:u_vga|v_sync         ; vga:u_vga|address_a[0]      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.100      ; 1.792      ;
; -0.103 ; vga:u_vga|v_sync         ; vga:u_vga|rd_en_a           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.100      ; 1.785      ;
; -0.103 ; vga:u_vga|v_sync         ; vga:u_vga|wr_en_a           ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.100      ; 1.785      ;
; -0.064 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[8]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.106      ; 1.752      ;
; -0.063 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[38]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.106      ; 1.751      ;
; -0.053 ; vga:u_vga|v_sync         ; vga:u_vga|nb_submarines[1]  ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.111      ; 1.746      ;
; -0.049 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[4]     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.106      ; 1.737      ;
; -0.048 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[36]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.106      ; 1.736      ;
; -0.041 ; vga:u_vga|v_sync         ; vga:u_vga|data_a[27]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.100      ; 1.723      ;
; -0.041 ; vga:u_vga|v_sync         ; vga:u_vga|data_a[18]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.100      ; 1.723      ;
; -0.041 ; vga:u_vga|v_sync         ; vga:u_vga|data_a[17]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.100      ; 1.723      ;
; -0.041 ; vga:u_vga|v_sync         ; vga:u_vga|data_a[16]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.100      ; 1.723      ;
; -0.041 ; vga:u_vga|v_sync         ; vga:u_vga|data_a[10]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.100      ; 1.723      ;
; -0.041 ; vga:u_vga|v_sync         ; vga:u_vga|data_a[24]        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.100      ; 1.723      ;
; -0.032 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[46]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.105      ; 1.719      ;
; -0.027 ; vga:u_vga|v_sync         ; vga:u_vga|submarines[44]    ; vga:u_vga|v_sync ; CLOCK_50    ; 0.500        ; 1.105      ; 1.714      ;
+--------+--------------------------+-----------------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                             ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.397  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 3.148      ;
; 15.397  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 3.148      ;
; 15.397  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 3.148      ;
; 15.397  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 3.148      ;
; 15.397  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 3.148      ;
; 15.397  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 3.148      ;
; 15.397  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 3.148      ;
; 15.397  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 3.148      ;
; 15.397  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 3.148      ;
; 15.397  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 3.148      ;
; 15.480  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 3.065      ;
; 15.480  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 3.065      ;
; 15.480  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 3.065      ;
; 15.480  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 3.065      ;
; 15.480  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 3.065      ;
; 15.480  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 3.065      ;
; 15.482  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 3.063      ;
; 15.482  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 3.063      ;
; 15.585  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.960      ;
; 15.585  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.960      ;
; 15.585  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.960      ;
; 15.585  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.960      ;
; 15.585  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.960      ;
; 15.585  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.960      ;
; 15.585  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.960      ;
; 15.585  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.960      ;
; 15.967  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.406     ; 2.564      ;
; 15.967  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.406     ; 2.564      ;
; 15.967  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.406     ; 2.564      ;
; 15.967  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.406     ; 2.564      ;
; 15.969  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.406     ; 2.562      ;
; 15.969  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.406     ; 2.562      ;
; 16.003  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.406     ; 2.528      ;
; 16.003  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.406     ; 2.528      ;
; 16.003  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.406     ; 2.528      ;
; 16.003  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.406     ; 2.528      ;
; 16.003  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.406     ; 2.528      ;
; 16.003  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.406     ; 2.528      ;
; 16.003  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.406     ; 2.528      ;
; 16.581  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|read_ready                                         ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.407     ; 1.949      ;
; 16.671  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|direction                                          ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.406     ; 1.860      ;
; 497.512 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.442      ;
; 497.512 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.442      ;
; 497.512 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.442      ;
; 497.512 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.442      ;
; 497.512 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.442      ;
; 497.512 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.442      ;
; 497.512 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.442      ;
; 497.512 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.442      ;
; 497.512 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.442      ;
; 497.512 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.442      ;
; 497.595 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.359      ;
; 497.595 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.359      ;
; 497.595 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.359      ;
; 497.595 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.359      ;
; 497.595 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.359      ;
; 497.595 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.359      ;
; 497.597 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.357      ;
; 497.597 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.357      ;
; 497.599 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.355      ;
; 497.599 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.355      ;
; 497.599 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.355      ;
; 497.599 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.355      ;
; 497.599 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.355      ;
; 497.599 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.355      ;
; 497.599 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.355      ;
; 497.599 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.355      ;
; 497.599 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.355      ;
; 497.599 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.355      ;
; 497.666 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.288      ;
; 497.666 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.288      ;
; 497.666 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.288      ;
; 497.666 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.288      ;
; 497.666 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.288      ;
; 497.666 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.288      ;
; 497.666 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.288      ;
; 497.666 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.288      ;
; 497.666 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.288      ;
; 497.666 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.288      ;
; 497.682 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.272      ;
; 497.682 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.272      ;
; 497.682 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.272      ;
; 497.682 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.272      ;
; 497.682 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.272      ;
; 497.682 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.272      ;
; 497.684 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.270      ;
; 497.684 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.270      ;
; 497.739 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.215      ;
; 497.739 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.215      ;
; 497.739 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.215      ;
; 497.739 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.215      ;
; 497.739 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.215      ;
; 497.739 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.215      ;
; 497.739 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.215      ;
; 497.739 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.215      ;
; 497.739 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.215      ;
; 497.739 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.215      ;
; 497.749 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.205      ;
; 497.749 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.205      ;
; 497.749 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.033     ; 2.205      ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'vga:u_vga|v_sync'                                                                                                                                                           ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                   ; Launch Clock                                         ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+
; -0.440 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 1.157      ;
; -0.396 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 1.201      ;
; -0.343 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 1.254      ;
; -0.340 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 1.257      ;
; -0.224 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 1.373      ;
; -0.185 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|old_magn_g_y[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 1.412      ;
; 0.468  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.065      ;
; 0.490  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.087      ;
; 0.507  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.104      ;
; 0.513  ; vga:u_vga|left_bound[9]                         ; vga:u_vga|right_bound[9]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.052      ; 0.649      ;
; 0.515  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.112      ;
; 0.529  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.126      ;
; 0.531  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.128      ;
; 0.544  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.141      ;
; 0.545  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|sign_g_y        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.142      ;
; 0.552  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.144      ;
; 0.553  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.145      ;
; 0.554  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.151      ;
; 0.554  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.151      ;
; 0.564  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.161      ;
; 0.565  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.157      ;
; 0.566  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.158      ;
; 0.567  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.159      ;
; 0.570  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.167      ;
; 0.571  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|old_magn_g_y[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.168      ;
; 0.574  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.166      ;
; 0.575  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.167      ;
; 0.576  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.168      ;
; 0.581  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.178      ;
; 0.583  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.180      ;
; 0.587  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.184      ;
; 0.587  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.179      ;
; 0.588  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.180      ;
; 0.589  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.181      ;
; 0.593  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.190      ;
; 0.595  ; vga:u_vga|left_bound[0]                         ; vga:u_vga|right_bound[0]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.052      ; 0.731      ;
; 0.598  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.190      ;
; 0.598  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.190      ;
; 0.599  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.191      ;
; 0.600  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.192      ;
; 0.603  ; vga:u_vga|left_bound[1]                         ; vga:u_vga|right_bound[1]  ; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync ; 0.000        ; 0.052      ; 0.739      ;
; 0.606  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.203      ;
; 0.606  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.198      ;
; 0.608  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.205      ;
; 0.609  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.201      ;
; 0.611  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.208      ;
; 0.612  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.204      ;
; 0.613  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.205      ;
; 0.614  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.206      ;
; 0.615  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.207      ;
; 0.616  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.208      ;
; 0.620  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.217      ;
; 0.622  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.219      ;
; 0.623  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[8] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.220      ;
; 0.623  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.215      ;
; 0.625  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.222      ;
; 0.628  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.220      ;
; 0.628  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.220      ;
; 0.629  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.221      ;
; 0.629  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.221      ;
; 0.630  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.222      ;
; 0.631  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.223      ;
; 0.636  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|old_magn_g_y[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.233      ;
; 0.638  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.230      ;
; 0.639  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.231      ;
; 0.639  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.231      ;
; 0.641  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.233      ;
; 0.642  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.234      ;
; 0.643  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.235      ;
; 0.646  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.238      ;
; 0.651  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.243      ;
; 0.652  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.244      ;
; 0.652  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.244      ;
; 0.653  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.245      ;
; 0.656  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.248      ;
; 0.659  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.256      ;
; 0.662  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|old_magn_g_y[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.259      ;
; 0.662  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.254      ;
; 0.665  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.257      ;
; 0.666  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.258      ;
; 0.672  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.264      ;
; 0.676  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.273      ;
; 0.678  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[6]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.270      ;
; 0.679  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[4]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.271      ;
; 0.680  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[8]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.272      ;
; 0.682  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|old_magn_g_y[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.279      ;
; 0.685  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.277      ;
; 0.686  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.283      ;
; 0.688  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|old_magn_g_y[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.285      ;
; 0.689  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.281      ;
; 0.689  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|left_bound[2]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.281      ;
; 0.690  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.282      ;
; 0.691  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|old_magn_g_y[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.943      ; 2.288      ;
; 0.695  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|left_bound[9]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.287      ;
; 0.701  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|left_bound[0]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.293      ;
; 0.704  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[7]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.296      ;
; 0.704  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.296      ;
; 0.707  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[3]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.299      ;
; 0.708  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|left_bound[5]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.300      ;
; 0.709  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|left_bound[1]   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync ; -0.500       ; 1.938      ; 2.301      ;
+--------+-------------------------------------------------+---------------------------+------------------------------------------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                   ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                                         ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+
; 0.137 ; vga:u_vga|v_sync                    ; vga:u_vga|nb_submarines[0]                                                                                                      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.162      ; 1.518      ;
; 0.140 ; vga:u_vga|data_a[18]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.221      ; 0.465      ;
; 0.141 ; vga:u_vga|data_a[9]                 ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.221      ; 0.466      ;
; 0.143 ; vga:u_vga|data_a[21]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.221      ; 0.468      ;
; 0.145 ; vga:u_vga|data_a[27]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.221      ; 0.470      ;
; 0.147 ; vga:u_vga|data_a[20]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.221      ; 0.472      ;
; 0.148 ; vga:u_vga|data_a[19]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.221      ; 0.473      ;
; 0.149 ; vga:u_vga|data_a[2]                 ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; vga:u_vga|data_a[23]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; vga:u_vga|data_a[10]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.221      ; 0.474      ;
; 0.150 ; vga:u_vga|data_a[16]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.221      ; 0.475      ;
; 0.152 ; vga:u_vga|data_a[26]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.221      ; 0.477      ;
; 0.152 ; vga:u_vga|v_sync                    ; vga:u_vga|tmp_random[1]                                                                                                         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.162      ; 1.533      ;
; 0.152 ; vga:u_vga|v_sync                    ; vga:u_vga|tmp_random[2]                                                                                                         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.162      ; 1.533      ;
; 0.152 ; vga:u_vga|v_sync                    ; vga:u_vga|tmp_random[3]                                                                                                         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.162      ; 1.533      ;
; 0.152 ; vga:u_vga|v_sync                    ; vga:u_vga|tmp_random[4]                                                                                                         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.162      ; 1.533      ;
; 0.152 ; vga:u_vga|v_sync                    ; vga:u_vga|tmp_random[5]                                                                                                         ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.162      ; 1.533      ;
; 0.153 ; vga:u_vga|data_a[17]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.221      ; 0.478      ;
; 0.155 ; vga:u_vga|data_a[22]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.221      ; 0.480      ;
; 0.156 ; vga:u_vga|data_a[25]                ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.221      ; 0.481      ;
; 0.157 ; vga:u_vga|address_b[1]              ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.224      ; 0.485      ;
; 0.161 ; vga:u_vga|address_b[3]              ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.224      ; 0.489      ;
; 0.172 ; vga:u_vga|address_b[0]              ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.224      ; 0.500      ;
; 0.173 ; vga:u_vga|address_a[0]              ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_address_reg0 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.219      ; 0.496      ;
; 0.173 ; vga:u_vga|address_a[4]              ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_address_reg0 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.219      ; 0.496      ;
; 0.173 ; vga:u_vga|address_b[2]              ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_address_reg0 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.224      ; 0.501      ;
; 0.173 ; vga:u_vga|v_sync                    ; vga:u_vga|submarines[32]                                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.162      ; 1.554      ;
; 0.175 ; vga:u_vga|address_b[0]              ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_address_reg0  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.224      ; 0.503      ;
; 0.176 ; vga:u_vga|address_a[3]              ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_address_reg0 ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.219      ; 0.499      ;
; 0.177 ; vga:u_vga|v_sync                    ; vga:u_vga|ask_read                                                                                                              ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.162      ; 1.558      ;
; 0.177 ; vga:u_vga|v_sync                    ; vga:u_vga|submarines[16]                                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.162      ; 1.558      ;
; 0.185 ; vga:u_vga|v_sync                    ; vga:u_vga|update_rockets                                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.156      ; 1.560      ;
; 0.186 ; vga:u_vga|rd_en_b                   ; vga:u_vga|rd_en_b                                                                                                               ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|current_submarine_line[2] ; vga:u_vga|current_submarine_line[2]                                                                                             ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row[8]              ; vga:u_vga|first_row[8]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row[3]              ; vga:u_vga|first_row[3]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row[3]             ; vga:u_vga|second_row[3]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row[2]             ; vga:u_vga|second_row[2]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; reset_delay:u_reset_delay|cont[20]  ; reset_delay:u_reset_delay|cont[20]                                                                                              ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row[11]             ; vga:u_vga|first_row[11]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row[9]              ; vga:u_vga|first_row[9]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row[7]              ; vga:u_vga|first_row[7]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row[6]              ; vga:u_vga|first_row[6]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row[5]              ; vga:u_vga|first_row[5]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row[4]              ; vga:u_vga|first_row[4]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row[2]              ; vga:u_vga|first_row[2]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row[1]              ; vga:u_vga|first_row[1]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row[0]              ; vga:u_vga|first_row[0]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row[9]             ; vga:u_vga|second_row[9]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row[8]             ; vga:u_vga|second_row[8]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row[7]             ; vga:u_vga|second_row[7]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row[6]             ; vga:u_vga|second_row[6]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row[5]             ; vga:u_vga|second_row[5]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row[4]             ; vga:u_vga|second_row[4]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row[1]             ; vga:u_vga|second_row[1]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row[0]             ; vga:u_vga|second_row[0]                                                                                                         ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_data[7]            ; vga:u_vga|second_data[7]                                                                                                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_data[0]            ; vga:u_vga|second_data[0]                                                                                                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_data[1]            ; vga:u_vga|second_data[1]                                                                                                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_data[2]            ; vga:u_vga|second_data[2]                                                                                                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_data[5]            ; vga:u_vga|second_data[5]                                                                                                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_data[6]            ; vga:u_vga|second_data[6]                                                                                                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vga:u_vga|second_row[11]            ; vga:u_vga|second_row[11]                                                                                                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|v_cnt[9]                  ; vga:u_vga|v_cnt[9]                                                                                                              ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|v_cnt[10]                 ; vga:u_vga|v_cnt[10]                                                                                                             ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|second_data[3]            ; vga:u_vga|second_data[3]                                                                                                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|second_data[4]            ; vga:u_vga|second_data[4]                                                                                                        ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|second_data[10]           ; vga:u_vga|second_data[10]                                                                                                       ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; vga:u_vga|current_rocket[5]         ; vga:u_vga|current_rocket[5]                                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; vga:u_vga|h_cnt[10]                 ; vga:u_vga|h_cnt[10]                                                                                                             ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; reset_delay:u_reset_delay|cont[0]   ; reset_delay:u_reset_delay|cont[0]                                                                                               ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; vga:u_vga|vertical_en               ; vga:u_vga|video_en                                                                                                              ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vga:u_vga|first_data[8]             ; vga:u_vga|data_a[24]                                                                                                            ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; vga:u_vga|first_data[0]             ; vga:u_vga|data_a[16]                                                                                                            ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; vga:u_vga|current_submarine_line[9] ; vga:u_vga|current_submarine_line[9]                                                                                             ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; vga:u_vga|first_data[1]             ; vga:u_vga|data_a[17]                                                                                                            ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.316      ;
; 0.201 ; vga:u_vga|v_sync                    ; vga:u_vga|nb_submarines[1]                                                                                                      ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.162      ; 1.582      ;
; 0.203 ; vga:u_vga|v_sync                    ; vga:u_vga|update_submarines                                                                                                     ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.162      ; 1.584      ;
; 0.205 ; vga:u_vga|address_b[4]              ; vga:u_vga|address_b[4]                                                                                                          ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.208 ; vga:u_vga|current_submarine[4]      ; vga:u_vga|current_submarine[4]                                                                                                  ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; vga:u_vga|current_rocket[5]         ; vga:u_vga|current_rocket[1]                                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; vga:u_vga|current_rocket[5]         ; vga:u_vga|current_rocket[2]                                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.330      ;
; 0.210 ; vga:u_vga|current_rocket[4]         ; vga:u_vga|current_rocket[5]                                                                                                     ; CLOCK_50         ; CLOCK_50    ; 0.000        ; 0.037      ; 0.331      ;
; 0.218 ; vga:u_vga|v_sync                    ; vga:u_vga|second_data[10]                                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.151      ; 1.588      ;
; 0.218 ; vga:u_vga|v_sync                    ; vga:u_vga|second_data[11]                                                                                                       ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.151      ; 1.588      ;
; 0.218 ; vga:u_vga|v_sync                    ; vga:u_vga|second_data[3]                                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.151      ; 1.588      ;
; 0.218 ; vga:u_vga|v_sync                    ; vga:u_vga|second_data[4]                                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.151      ; 1.588      ;
; 0.222 ; vga:u_vga|v_sync                    ; vga:u_vga|first_part                                                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.151      ; 1.592      ;
; 0.223 ; vga:u_vga|v_sync                    ; vga:u_vga|first_data[11]                                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.150      ; 1.592      ;
; 0.230 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[25]                                                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.150      ; 1.599      ;
; 0.230 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[26]                                                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.150      ; 1.599      ;
; 0.230 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[23]                                                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.150      ; 1.599      ;
; 0.230 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[22]                                                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.150      ; 1.599      ;
; 0.230 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[21]                                                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.150      ; 1.599      ;
; 0.230 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[20]                                                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.150      ; 1.599      ;
; 0.230 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[19]                                                                                                            ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.150      ; 1.599      ;
; 0.230 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[9]                                                                                                             ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.150      ; 1.599      ;
; 0.230 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[2]                                                                                                             ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.150      ; 1.599      ;
; 0.230 ; vga:u_vga|v_sync                    ; vga:u_vga|second_data[9]                                                                                                        ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.151      ; 1.600      ;
; 0.238 ; vga:u_vga|v_sync                    ; vga:u_vga|data_a[8]                                                                                                             ; vga:u_vga|v_sync ; CLOCK_50    ; 0.000        ; 1.152      ; 1.609      ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.187 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_go                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.199 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.320      ;
; 0.205 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.208 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.211 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.214 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.333      ;
; 0.214 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.333      ;
; 0.222 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.342      ;
; 0.222 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.341      ;
; 0.223 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.343      ;
; 0.231 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.350      ;
; 0.267 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.388      ;
; 0.270 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.272 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.275 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.276 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.278 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.280 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.280 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.280 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.284 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.403      ;
; 0.286 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.300 ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.306 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.310 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.429      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.313 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.432      ;
; 0.313 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.432      ;
; 0.313 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.432      ;
; 0.314 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.433      ;
; 0.316 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.316 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.318 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.437      ;
; 0.322 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.441      ;
; 0.324 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.444      ;
; 0.331 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.451      ;
; 0.331 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.451      ;
; 0.337 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.457      ;
; 0.343 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.463      ;
; 0.345 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.465      ;
; 0.345 ; spi_ee_config:u_spi_ee_config|read_back_d                                        ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.465      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.478      ;
; 0.362 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.482      ;
; 0.363 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.483      ;
; 0.374 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.493      ;
; 0.376 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.495      ;
; 0.377 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.497      ;
; 0.377 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.496      ;
; 0.379 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.498      ;
; 0.382 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|spi_go                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.501      ;
; 0.382 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.500      ;
; 0.383 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.502      ;
; 0.385 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.505      ;
; 0.385 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.505      ;
; 0.385 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.504      ;
; 0.385 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.504      ;
; 0.386 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.506      ;
; 0.386 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.505      ;
; 0.389 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.508      ;
; 0.403 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.524      ;
; 0.420 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.539      ;
; 0.420 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.539      ;
; 0.424 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.543      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 16.376 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.407     ; 2.154      ;
; 16.376 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.407     ; 2.154      ;
; 16.376 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.407     ; 2.154      ;
; 16.376 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.407     ; 2.154      ;
; 16.376 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.407     ; 2.154      ;
; 16.376 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.407     ; 2.154      ;
; 16.376 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.407     ; 2.154      ;
; 16.376 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.407     ; 2.154      ;
; 16.376 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.407     ; 2.154      ;
; 16.386 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.407     ; 2.144      ;
; 16.386 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.407     ; 2.144      ;
; 16.386 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.407     ; 2.144      ;
; 16.386 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.407     ; 2.144      ;
; 16.386 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.407     ; 2.144      ;
; 16.386 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.407     ; 2.144      ;
; 16.386 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.407     ; 2.144      ;
; 16.386 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.407     ; 2.144      ;
; 16.386 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.407     ; 2.144      ;
; 16.386 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.407     ; 2.144      ;
; 16.386 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.407     ; 2.144      ;
; 16.386 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.407     ; 2.144      ;
; 16.386 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.407     ; 2.144      ;
; 16.386 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.407     ; 2.144      ;
; 16.386 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.407     ; 2.144      ;
; 16.520 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.408     ; 2.009      ;
; 16.520 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.408     ; 2.009      ;
; 16.520 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.408     ; 2.009      ;
; 16.520 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.408     ; 2.009      ;
; 16.538 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.406     ; 1.993      ;
; 16.538 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.406     ; 1.993      ;
; 16.538 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.406     ; 1.993      ;
; 16.538 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.406     ; 1.993      ;
; 16.538 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.406     ; 1.993      ;
; 16.538 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.406     ; 1.993      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 2.614 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.110     ; 1.688      ;
; 2.614 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.110     ; 1.688      ;
; 2.614 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.110     ; 1.688      ;
; 2.614 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.110     ; 1.688      ;
; 2.614 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.110     ; 1.688      ;
; 2.614 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.110     ; 1.688      ;
; 2.621 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.113     ; 1.692      ;
; 2.621 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.113     ; 1.692      ;
; 2.621 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.113     ; 1.692      ;
; 2.621 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.113     ; 1.692      ;
; 2.737 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.112     ; 1.809      ;
; 2.737 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.112     ; 1.809      ;
; 2.737 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.112     ; 1.809      ;
; 2.737 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.112     ; 1.809      ;
; 2.737 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.112     ; 1.809      ;
; 2.737 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.112     ; 1.809      ;
; 2.737 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.112     ; 1.809      ;
; 2.737 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.112     ; 1.809      ;
; 2.737 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.112     ; 1.809      ;
; 2.737 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.112     ; 1.809      ;
; 2.737 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.112     ; 1.809      ;
; 2.737 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.112     ; 1.809      ;
; 2.737 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.112     ; 1.809      ;
; 2.737 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.112     ; 1.809      ;
; 2.737 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.112     ; 1.809      ;
; 2.749 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.112     ; 1.821      ;
; 2.749 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.112     ; 1.821      ;
; 2.749 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.112     ; 1.821      ;
; 2.749 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.112     ; 1.821      ;
; 2.749 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.112     ; 1.821      ;
; 2.749 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.112     ; 1.821      ;
; 2.749 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.112     ; 1.821      ;
; 2.749 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.112     ; 1.821      ;
; 2.749 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.112     ; 1.821      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'vga:u_vga|v_sync'                                                              ;
+--------+--------------+----------------+------------------+------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+------------------+------------+-------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|sign_g_y            ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[0]       ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[1]       ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[2]       ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[3]       ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[4]       ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[5]       ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[6]       ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[7]       ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[8]       ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|left_bound[9]       ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[0]     ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[1]     ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[2]     ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[3]     ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[4]     ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[5]     ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[6]     ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[7]     ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[8]     ;
; 0.180  ; 0.396        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|sign_g_y            ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]      ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]      ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]      ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]      ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]      ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]      ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]      ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[7]      ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[8]      ;
; 0.181  ; 0.397        ; 0.216          ; High Pulse Width ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[9]      ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[0]|clk       ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[1]|clk       ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[2]|clk       ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[3]|clk       ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[4]|clk       ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[5]|clk       ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[6]|clk       ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[7]|clk       ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[8]|clk       ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|left_bound[9]|clk       ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[0]|clk     ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[1]|clk     ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[2]|clk     ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[3]|clk     ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[4]|clk     ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[5]|clk     ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[6]|clk     ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[7]|clk     ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|old_magn_g_y[8]|clk     ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|sign_g_y|clk            ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[0]|clk      ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[1]|clk      ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[2]|clk      ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[3]|clk      ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[4]|clk      ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[5]|clk      ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[6]|clk      ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[7]|clk      ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[8]|clk      ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|right_bound[9]|clk      ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|v_sync~clkctrl|inclk[0] ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; vga:u_vga|v_sync ; Rise       ; u_vga|v_sync~clkctrl|outclk   ;
; 0.415  ; 0.599        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|old_magn_g_y[0]     ;
; 0.415  ; 0.599        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[0]      ;
; 0.415  ; 0.599        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[1]      ;
; 0.415  ; 0.599        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[2]      ;
; 0.415  ; 0.599        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[3]      ;
; 0.415  ; 0.599        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[4]      ;
; 0.415  ; 0.599        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[5]      ;
; 0.415  ; 0.599        ; 0.184          ; Low Pulse Width  ; vga:u_vga|v_sync ; Fall       ; vga:u_vga|right_bound[6]      ;
+--------+--------------+----------------+------------------+------------------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_re_reg        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_re_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[0]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[10]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[11]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[16]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[17]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[18]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[19]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[1]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[20]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[21]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[22]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[23]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[24]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[25]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[26]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[27]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[2]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[3]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[4]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[5]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[6]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[7]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[8]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[9]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[0]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[11]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[16]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[17]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[18]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[19]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[1]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[20]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[21]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[22]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[23]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[24]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[25]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[27]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[2]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[3]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[4]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[5]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[6]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[7]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[8]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[9]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_re_reg       ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.212 ; 9.442        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 9.212 ; 9.442        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 9.241 ; 9.425        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|red_signal                                                                                                            ;
; 9.252 ; 9.436        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|blue_signal                                                                                                           ;
; 9.252 ; 9.436        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|green_signal                                                                                                          ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|ask_read                                                                                                              ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|current_submarine[0]                                                                                                  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|current_submarine[1]                                                                                                  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|current_submarine[2]                                                                                                  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|current_submarine[3]                                                                                                  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|current_submarine[4]                                                                                                  ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|first_row[3]                                                                                                          ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|first_row[8]                                                                                                          ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[10]                                                                                                             ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|nb_submarines[0]                                                                                                      ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|nb_submarines[1]                                                                                                      ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|nb_submarines[2]                                                                                                      ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|nb_submarines[3]                                                                                                      ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_h_sync                                                                                                            ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_v_sync                                                                                                            ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|second_row[11]                                                                                                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|second_row[2]                                                                                                         ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|second_row[3]                                                                                                         ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[16]                                                                                                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|submarines[32]                                                                                                        ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|tmp_random[1]                                                                                                         ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|tmp_random[2]                                                                                                         ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|tmp_random[3]                                                                                                         ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|tmp_random[4]                                                                                                         ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|tmp_random[5]                                                                                                         ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|update_submarines                                                                                                     ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_sync                                                                                                                ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[0]                                                                                               ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[10]                                                                                              ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[11]                                                                                              ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[12]                                                                                              ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[13]                                                                                              ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[14]                                                                                              ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[15]                                                                                              ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[16]                                                                                              ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[17]                                                                                              ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[18]                                                                                              ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                          ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                         ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                             ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -196.623 ; -195.884 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -197.419 ; -196.602 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 197.709 ; 196.926 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 197.839 ; 197.038 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 3.666   ; 3.727   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 3.519   ; 3.559   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 3.930   ; 4.022   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 3.825   ; 3.897   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 4.055   ; 4.142   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 202.511 ; 202.447 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 202.735 ; 202.643 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 204.063 ; 204.079 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 168.784 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 168.807 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 3.540   ; 3.597   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 3.399   ; 3.436   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 3.793   ; 3.879   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 3.693   ; 3.760   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 3.913   ; 3.995   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 202.190 ; 202.131 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 202.411 ; 202.321 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 202.316 ; 202.311 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 168.491 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 168.511 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 202.674 ; 202.581 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 202.256 ; 202.163 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 202.684   ; 202.777   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 202.167   ; 202.260   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+-------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                 ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                      ; -10.230  ; -0.558 ; 14.023   ; 2.614   ; -1.000              ;
;  CLOCK_50                                             ; -3.757   ; 0.137  ; N/A      ; N/A     ; 9.209               ;
;  u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 12.359   ; 0.187  ; 14.023   ; 2.614   ; 249.744             ;
;  vga:u_vga|v_sync                                     ; -10.230  ; -0.558 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                       ; -205.616 ; -0.558 ; 0.0      ; 0.0     ; -30.0               ;
;  CLOCK_50                                             ; -54.864  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  vga:u_vga|v_sync                                     ; -150.752 ; -0.558 ; N/A      ; N/A     ; -30.000             ;
+-------------------------------------------------------+----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -194.089 ; -193.626 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -195.535 ; -194.980 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 197.709 ; 196.926 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 197.839 ; 197.038 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 6.262   ; 6.238   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 6.027   ; 5.989   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 6.696   ; 6.700   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 6.602   ; 6.533   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 6.975   ; 6.928   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 204.218 ; 204.243 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 204.693 ; 204.553 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 207.065 ; 206.993 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 170.338 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 170.263 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 3.540   ; 3.597   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 3.399   ; 3.436   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 3.793   ; 3.879   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 3.693   ; 3.760   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 3.913   ; 3.995   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 202.190 ; 202.131 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 202.411 ; 202.321 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 202.316 ; 202.311 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 168.491 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 168.511 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_red       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_green     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_blue      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                             ; CLOCK_50                                             ; 678876   ; 0        ; 0        ; 0        ;
; vga:u_vga|v_sync                                     ; CLOCK_50                                             ; 107      ; 221      ; 0        ; 0        ;
; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 41       ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 781      ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync                                     ; 0        ; 0        ; 630909   ; 0        ;
; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync                                     ; 0        ; 0        ; 0        ; 451903   ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                             ; CLOCK_50                                             ; 678876   ; 0        ; 0        ; 0        ;
; vga:u_vga|v_sync                                     ; CLOCK_50                                             ; 107      ; 221      ; 0        ; 0        ;
; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 41       ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 781      ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; vga:u_vga|v_sync                                     ; 0        ; 0        ; 630909   ; 0        ;
; vga:u_vga|v_sync                                     ; vga:u_vga|v_sync                                     ; 0        ; 0        ; 0        ; 451903   ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 34       ; 0        ; 0        ; 0        ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 34       ; 0        ; 0        ; 0        ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 31    ; 31   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 26    ; 26   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Thu Apr 16 14:15:22 2015
Info: Command: quartus_sta GSensor -c GSensor
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Gsensor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u_spipll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -phase 144.00 -duty_cycle 50.00 -name {u_spipll|altpll_component|auto_generated|pll1|clk[0]} {u_spipll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_spipll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name {u_spipll|altpll_component|auto_generated|pll1|clk[1]} {u_spipll|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name vga:u_vga|v_sync vga:u_vga|v_sync
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.230
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.230            -150.752 vga:u_vga|v_sync 
    Info (332119):    -3.757             -54.864 CLOCK_50 
    Info (332119):    12.359               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.558
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.558              -0.558 vga:u_vga|v_sync 
    Info (332119):     0.175               0.000 CLOCK_50 
    Info (332119):     0.359               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.023
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.023               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 4.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.594               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -30.000 vga:u_vga|v_sync 
    Info (332119):     9.488               0.000 CLOCK_50 
    Info (332119):   249.747               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.090
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.090            -132.120 vga:u_vga|v_sync 
    Info (332119):    -3.290             -45.606 CLOCK_50 
    Info (332119):    13.214               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.344              -0.344 vga:u_vga|v_sync 
    Info (332119):     0.158               0.000 CLOCK_50 
    Info (332119):     0.312               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.699
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.699               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 4.144
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.144               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -30.000 vga:u_vga|v_sync 
    Info (332119):     9.489               0.000 CLOCK_50 
    Info (332119):   249.744               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.465
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.465             -74.738 vga:u_vga|v_sync 
    Info (332119):    -2.062             -17.885 CLOCK_50 
    Info (332119):    15.397               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.440
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.440              -0.440 vga:u_vga|v_sync 
    Info (332119):     0.137               0.000 CLOCK_50 
    Info (332119):     0.187               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 16.376
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.376               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.614
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.614               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -30.000 vga:u_vga|v_sync 
    Info (332119):     9.209               0.000 CLOCK_50 
    Info (332119):   249.781               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 669 megabytes
    Info: Processing ended: Thu Apr 16 14:15:25 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


