// Seed: 3118440078
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    input wire id_2,
    input wor id_3,
    input supply0 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input supply1 id_7,
    input wor id_8,
    input tri id_9,
    output wire id_10,
    input tri id_11,
    input tri0 id_12,
    input tri id_13,
    output wor id_14,
    output tri1 id_15,
    input tri0 id_16,
    output tri id_17,
    output wire id_18,
    input wire id_19
);
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input uwire id_2,
    input wand id_3,
    input tri0 id_4,
    input wor id_5,
    output supply1 id_6,
    input tri id_7,
    output wor id_8,
    input supply0 id_9,
    output tri id_10
);
  tri  id_12 = 1;
  wire id_13;
  assign id_10 = 1;
  wire id_14;
  module_0(
      id_8,
      id_4,
      id_5,
      id_9,
      id_5,
      id_8,
      id_12,
      id_5,
      id_4,
      id_2,
      id_10,
      id_3,
      id_4,
      id_3,
      id_12,
      id_6,
      id_12,
      id_0,
      id_12,
      id_3
  );
  assign id_0 = id_12;
endmodule
