[
	{
		"original_line": "       for(j=0; j <=18; j=j+1) begin", 
		"bug_line": "       for(j=0; j =<18; j=j+1) begin",
		"error_description": "Invalid operator '=<' used instead of '<=' for less-than-or-equal comparison in for-loop condition"
	},
	{
		"original_line": "i = 0;", 
		"bug_line": "i = 0",
		"error_description": "Missing semicolon at the end of the assignment statement. VerilogA requires semicolons to terminate statements."
	},
	{
		"original_line": "`include "disciplines.vams"", 
		"bug_line": "`include disciplines.vams"",
		"error_description": "Missing opening double quote for the include file path, resulting in an unterminated string literal where the compiler expects a closing quote after the file name."
	},
	{
		"original_line": "               for(j=0; j < 18 ; j=j+1)", 
		"bug_line": "               for(j=0; j < 18 j=j+1)",
		"error_description": "Missing semicolon between condition and iteration expression in for loop"
	},
	{
		"original_line": "        x[18] = ( x[7] + x[0] ) % 2;", 
		"bug_line": "        x[18] = ( x[7] + x[0] ) % 2",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "if ( tmpOut[0] > 0 ) tmpReal  = - `M_SQRT1_2;", 
		"bug_line": "if ( tmpOut[0] > 0 ) tmpReal  = - `M_SQRT1_2",
		"error_description": "Missing semicolon at the end of the assignment statement."
	},
	{
		"original_line": "         x[i] = 0;", 
		"bug_line": "         x[i]] = 0;",
		"error_description": "Extra closing bracket ']' creates unmatched brackets in array indexing syntax"
	},
	{
		"original_line": "x2[i]= 1;", 
		"bug_line": "x2[i]= 1",
		"error_description": "Missing semicolon at the end of the assignment statement, causing unterminated statement when followed by '}'"
	},
	{
		"original_line": "i = 0;", 
		"bug_line": "i = 0",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as VerilogA requires semicolons to terminate statements."
	},
	{
		"original_line": "@(timer(local_sample/500, local_sample, local_sample/10000)) begin", 
		"bug_line": "@(timer(local_sample/500, local_sample local_sample/10000)) begin",
		"error_description": "Missing comma between function arguments. The second and third arguments (local_sample and local_sample/10000) are not separated by a comma, causing a syntax error due to invalid argument list structure."
	},
	{
		"original_line": "parameter integer imag_shift = 131072;", 
		"bug_line": "parameter integer imag_shift = 131072",
		"error_description": "Missing semicolon at the end of the parameter declaration, causing a syntax error as subsequent tokens become unexpected."
	},
	{
		"original_line": "        y[18] = ( y[10] + y[7] + y[5] + y[0] ) % 2;", 
		"bug_line": "        y[18] = ( y[10] + y[7] + y[5] + y[0]  % 2;",
		"error_description": "Unmatched parenthesis: The closing parenthesis after 'y[0]' was removed while the opening parenthesis remains, creating a syntax error due to unbalanced parentheses in the expression."
	},
	{
		"original_line": "parameter integer scrCode     = 8064;", 
		"bug_line": "paramter integer scrCode     = 8064;",
		"error_description": "Misspelled keyword 'paramter' instead of 'parameter'"
	},
	{
		"original_line": "       if(i == 0) begin", 
		"bug_line": "       if(i == 0 begin",
		"error_description": "Missing closing parenthesis for condition in if-statement"
	},
	{
		"original_line": "parameter integer imag_shift = 131072;", 
		"bug_line": "parameter integer imag_shift = 131072",
		"error_description": "Missing semicolon at the end of the parameter declaration. VerilogA requires semicolons to terminate statements, and omitting it causes a syntax error when parsing the next line."
	},
	{
		"original_line": "    if(i == 38400) begin", 
		"bug_line": "    if(i == 38400 begin",
		"error_description": "Missing closing parenthesis for the condition in the if statement, resulting in unbalanced parentheses and invalid syntax."
	},
	{
		"original_line": "          y2[j] = y2_back[j];", 
		"bug_line": "          y2[j] = y2_back[j;",
		"error_description": "Missing closing bracket ']' for array indexing on the right-hand side, causing unmatched bracket syntax error"
	},
	{
		"original_line": "    xshift = imag_shift + scrCode;", 
		"bug_line": "    xshift = imag_shift + scrCode",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as the following 'for' loop becomes part of an invalid expression."
	},
	{
		"original_line": "integer tmpOut[0:1];", 
		"bug_line": "integer tmpOut(0:1);",
		"error_description": "Array declaration uses parentheses instead of square brackets. VerilogA requires square brackets for array dimensions, making this a syntax error."
	},
	{
		"original_line": "          y[j] = y_back[j];", 
		"bug_line": "          y[j] = y_back[j]",
		"error_description": "Missing semicolon at the end of the assignment statement causes syntax error. VerilogA requires semicolons to terminate statements."
	}
]