acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/testeCacheI.bde $dsn/src/cacheI2.vhd $dsn/src/TB_CacheI2.bde $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_CacheI2.bde'.
# DRC: TB_CacheI2.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\compile\TB_CacheI2.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_CacheI2.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_RAM.bde'.
# DRC: TB_RAM.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\compile\TB_RAM.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_RAM.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI2.vhd
# Compile Entity "cacheI2"
# Compile Architecture "comportamental" of Entity "cacheI2"
# File: .\..\compile\TB_CacheI2.vhd
# Compile Entity "TB_CacheI2"
# Compile Architecture "TB_CacheI2" of Entity "TB_CacheI2"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# Error: COMP96_0015: TB_RAM.bde(TB_RAM.vhd) : (60, 7): ';' expected.
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# Compile failure 1 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/testeCacheI.bde $dsn/src/cacheI2.vhd $dsn/src/TB_CacheI2.bde $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_RAM.bde'.
# DRC: TB_RAM.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\compile\TB_RAM.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_RAM.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI2.vhd
# Compile Entity "cacheI2"
# Compile Architecture "comportamental" of Entity "cacheI2"
# File: .\..\compile\TB_CacheI2.vhd
# Compile Entity "TB_CacheI2"
# Compile Architecture "TB_CacheI2" of Entity "TB_CacheI2"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# Error: COMP96_0015: TB_RAM.bde(TB_RAM.vhd) : (60, 7): ';' expected.
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# Compile failure 1 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/testeCacheI.bde $dsn/src/cacheI2.vhd $dsn/src/TB_CacheI2.bde $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_RAM.bde'.
# DRC: TB_RAM.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\compile\TB_RAM.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_RAM.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI2.vhd
# Compile Entity "cacheI2"
# Compile Architecture "comportamental" of Entity "cacheI2"
# File: .\..\compile\TB_CacheI2.vhd
# Compile Entity "TB_CacheI2"
# Compile Architecture "TB_CacheI2" of Entity "TB_CacheI2"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6220 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  09:14, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6220 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  09:14, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# RUNTIME: Fatal Error: RUNTIME_0048 ram.vhd (80): Cannot open file "C:\My_Designs\projeto1\projeto06281\mram.txt"; no such file or directory.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: Stopped at time 0 ps + 0.
# VSIM: Error: Fatal error occurred during simulation.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/testeCacheI.bde $dsn/src/cacheI2.vhd $dsn/src/TB_CacheI2.bde $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI2.vhd
# Compile Entity "cacheI2"
# Compile Architecture "comportamental" of Entity "cacheI2"
# File: .\..\compile\TB_CacheI2.vhd
# Compile Entity "TB_CacheI2"
# Compile Architecture "TB_CacheI2" of Entity "TB_CacheI2"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/testeCacheI.bde $dsn/src/cacheI2.vhd $dsn/src/TB_CacheI2.bde $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI2.vhd
# Compile Entity "cacheI2"
# Compile Architecture "comportamental" of Entity "cacheI2"
# File: .\..\compile\TB_CacheI2.vhd
# Compile Entity "TB_CacheI2"
# Compile Architecture "TB_CacheI2" of Entity "TB_CacheI2"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6220 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  09:15, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/q0106' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/q078' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/q082' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/q094' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/q098' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/BUS102' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/BUS118' has already been traced.
# 0 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# RUNTIME: Fatal Error: RUNTIME_0048 ram.vhd (80): Cannot open file "C:\My_Designs\projeto1\projeto06281\mram.txt"; no such file or directory.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: Stopped at time 0 ps + 0.
# VSIM: Error: Fatal error occurred during simulation.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/testeCacheI.bde $dsn/src/cacheI2.vhd $dsn/src/TB_CacheI2.bde $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI2.vhd
# Compile Entity "cacheI2"
# Compile Architecture "comportamental" of Entity "cacheI2"
# File: .\..\compile\TB_CacheI2.vhd
# Compile Entity "TB_CacheI2"
# Compile Architecture "TB_CacheI2" of Entity "TB_CacheI2"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6220 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  09:18, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/q0106' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/q078' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/q082' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/q094' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/q098' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/BUS102' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/BUS118' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/q0106' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/q078' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/q082' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/q094' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/q098' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/BUS102' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/BUS118' has already been traced.
# 0 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 16960895 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/testeCacheI.bde $dsn/src/cacheI2.vhd $dsn/src/TB_CacheI2.bde $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_RAM.bde'.
# DRC: TB_RAM.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\compile\TB_RAM.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_RAM.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI2.vhd
# Compile Entity "cacheI2"
# Compile Architecture "comportamental" of Entity "cacheI2"
# File: .\..\compile\TB_CacheI2.vhd
# Compile Entity "TB_CacheI2"
# Compile Architecture "TB_CacheI2" of Entity "TB_CacheI2"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6220 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  09:20, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 705285 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6220 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  09:21, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 3317535 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/testeCacheI.bde $dsn/src/cacheI2.vhd $dsn/src/TB_CacheI2.bde $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\testeRAM.bde'.
# DRC: Warning: testeRAM.bde - 0 error(s), 2 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\compile\testeRAM.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\testeRAM.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI2.vhd
# Compile Entity "cacheI2"
# Compile Architecture "comportamental" of Entity "cacheI2"
# File: .\..\compile\TB_CacheI2.vhd
# Compile Entity "TB_CacheI2"
# Compile Architecture "TB_CacheI2" of Entity "TB_CacheI2"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6220 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  09:27, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 4831845 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/testeCacheI.bde $dsn/src/cacheI2.vhd $dsn/src/TB_CacheI2.bde $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI2.vhd
# Compile Entity "cacheI2"
# Compile Architecture "comportamental" of Entity "cacheI2"
# File: .\..\compile\TB_CacheI2.vhd
# Compile Entity "TB_CacheI2"
# Compile Architecture "TB_CacheI2" of Entity "TB_CacheI2"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/testeCacheI.bde $dsn/src/cacheI2.vhd $dsn/src/TB_CacheI2.bde $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_RAM.bde'.
# DRC: TB_RAM.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\compile\TB_RAM.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_RAM.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI2.vhd
# Compile Entity "cacheI2"
# Compile Architecture "comportamental" of Entity "cacheI2"
# File: .\..\compile\TB_CacheI2.vhd
# Compile Entity "TB_CacheI2"
# Compile Architecture "TB_CacheI2" of Entity "TB_CacheI2"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6220 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  09:33, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 3703340 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6220 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  09:36, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 4296035 ns
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+Ram Ram Ram
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6217 kB (elbread=1280 elab2=4799 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  09:41, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# 9 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /Ram,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /Ram,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Error: COMP96_0015: ram.vhd : (126, 3): ';' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Error: COMP96_0077: ram.vhd : (125, 15): Undefined type of expression. Expected type 'INTEGER'.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6219 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  09:48, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /Ram/Clock not found in C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb.
# Warning: WAVEFORM: Object matching /Ram/enable not found in C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb.
# Warning: WAVEFORM: Object matching /Ram/r not found in C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb.
# Warning: WAVEFORM: Object matching /Ram/w not found in C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb.
# Warning: WAVEFORM: Object matching /Ram/ender not found in C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb.
# Warning: WAVEFORM: Object matching /Ram/pronto not found in C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb.
# Warning: WAVEFORM: Object matching /Ram/dado not found in C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb.
# Warning: WAVEFORM: Object matching /Ram/Mram not found in C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb.
# Warning: WAVEFORM: Object matching /Ram/rw not found in C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb.
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 4753380 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Error: COMP96_0078: ram.vhd : (129, 13): Unknown identifier "xFFFF".
# Error: COMP96_0133: ram.vhd : (129, 13): Cannot find object declaration.
# Error: COMP96_0077: ram.vhd : (129, 13): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Compile failure 3 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Error: COMP96_0077: ram.vhd : (129, 13): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.2 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6220 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  09:53, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 5175660 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6220 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  09:54, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/Clock' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/Enable' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/pronto' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/r' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/w' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/dado' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/enderecoIn' has already been traced.
# 0 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 2327905 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6220 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  09:55, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 2715720 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6220 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  09:56, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 2817770 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6220 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  09:59, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 3020180 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6220 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  10:06, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 3007100 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6220 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  10:31, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 23739980 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6220 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  10:34, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 51092615 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Error: COMP96_0264: ram.vhd : (62, 40): Signal "pronto" in the sensitivity list must denote a signal that can be read.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6220 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  10:44, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 7762640 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6220 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  10:47, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 3370040 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Error: The contents of entity 'hierarquia.ram' instantiated in architecture 'testeRAM:testeRAM' differ from the contents available during the compilation of this architecture.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
# Error: VSIM: cannot select specified top-level
# ELBREAD: Elaboration process.
# ELBREAD: Error: The contents of entity 'hierarquia.ram' instantiated in architecture 'testeRAM:testeRAM' differ from the contents available during the compilation of this architecture.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/compile/testeRAM.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/testeCacheI.bde $dsn/src/cacheI2.vhd $dsn/src/TB_CacheI2.bde $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI2.vhd
# Compile Entity "cacheI2"
# Compile Architecture "comportamental" of Entity "cacheI2"
# File: .\..\compile\TB_CacheI2.vhd
# Compile Entity "TB_CacheI2"
# Compile Architecture "TB_CacheI2" of Entity "TB_CacheI2"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6239 kB (elbread=1280 elab2=4821 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  10:53, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 3923910 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6239 kB (elbread=1280 elab2=4821 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  10:53, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 4410705 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/testeCacheI.bde $dsn/src/cacheI2.vhd $dsn/src/TB_CacheI2.bde $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI2.vhd
# Compile Entity "cacheI2"
# Compile Architecture "comportamental" of Entity "cacheI2"
# File: .\..\compile\TB_CacheI2.vhd
# Compile Entity "TB_CacheI2"
# Compile Architecture "TB_CacheI2" of Entity "TB_CacheI2"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/testeCacheI.bde $dsn/src/cacheI2.vhd $dsn/src/TB_CacheI2.bde $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI2.vhd
# Compile Entity "cacheI2"
# Compile Architecture "comportamental" of Entity "cacheI2"
# File: .\..\compile\TB_CacheI2.vhd
# Compile Entity "TB_CacheI2"
# Compile Architecture "TB_CacheI2" of Entity "TB_CacheI2"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6220 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  10:57, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 4511570 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6220 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  10:57, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 4203805 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6220 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  11:00, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 2005210 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6220 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  11:01, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 2936505 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6220 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  11:02, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 951790 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6220 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  11:04, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 2448145 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6220 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  11:17, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/Clock' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/Enable' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/pronto' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/r' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/w' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/dado' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/enderecoIn' has already been traced.
# 0 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 2169730 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Error: COMP96_0255: ram.vhd : (119, 41): Attribute 'LAST_EVENT of a signal of mode out cannot be read.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Error: The contents of entity 'hierarquia.ram' instantiated in architecture 'testeRAM:testeRAM' differ from the contents available during the compilation of this architecture.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
# Error: VSIM: cannot select specified top-level
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/testeCacheI.bde $dsn/src/cacheI2.vhd $dsn/src/TB_CacheI2.bde $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI2.vhd
# Compile Entity "cacheI2"
# Compile Architecture "comportamental" of Entity "cacheI2"
# File: .\..\compile\TB_CacheI2.vhd
# Compile Entity "TB_CacheI2"
# Compile Architecture "TB_CacheI2" of Entity "TB_CacheI2"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+TB_RAM TB_RAM TB_RAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6172 kB (elbread=1280 elab2=4754 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  11:23, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6220 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  11:25, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 2207275 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6220 kB (elbread=1280 elab2=4801 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  11:27, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# RUNTIME: Fatal Error: RUNTIME_0046 ram.vhd (131): Incompatible ranges; left: (15 downto 0), right: (0 to 7).
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: Stopped at time 10 ns + 1.
# VSIM: Error: Fatal error occurred during simulation.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/testeCacheI.bde $dsn/src/cacheI2.vhd $dsn/src/TB_CacheI2.bde $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_RAM.bde'.
# DRC: TB_RAM.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\compile\TB_RAM.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_RAM.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI2.vhd
# Compile Entity "cacheI2"
# Compile Architecture "comportamental" of Entity "cacheI2"
# File: .\..\compile\TB_CacheI2.vhd
# Compile Entity "TB_CacheI2"
# Compile Architecture "TB_CacheI2" of Entity "TB_CacheI2"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# Error: COMP96_0242: TB_RAM.bde(TB_RAM.vhd) : (56, 2): Wait statement in process with explicit sensitivity list is not allowed.
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# Compile failure 1 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/testeCacheI.bde $dsn/src/cacheI2.vhd $dsn/src/TB_CacheI2.bde $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_RAM.bde'.
# DRC: TB_RAM.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\compile\TB_RAM.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_RAM.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI2.vhd
# Compile Entity "cacheI2"
# Compile Architecture "comportamental" of Entity "cacheI2"
# File: .\..\compile\TB_CacheI2.vhd
# Compile Entity "TB_CacheI2"
# Compile Architecture "TB_CacheI2" of Entity "TB_CacheI2"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/testeCacheI.bde $dsn/src/cacheI2.vhd $dsn/src/TB_CacheI2.bde $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_RAM.bde'.
# DRC: TB_RAM.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\compile\TB_RAM.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_RAM.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI2.vhd
# Compile Entity "cacheI2"
# Compile Architecture "comportamental" of Entity "cacheI2"
# File: .\..\compile\TB_CacheI2.vhd
# Compile Entity "TB_CacheI2"
# Compile Architecture "TB_CacheI2" of Entity "TB_CacheI2"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# Error: COMP96_0242: TB_RAM.bde(TB_RAM.vhd) : (56, 2): Wait statement in process with explicit sensitivity list is not allowed.
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# Compile failure 1 Errors 0 Warnings  Analysis time :  47.0 [ms]
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/testeCacheI.bde $dsn/src/cacheI2.vhd $dsn/src/TB_CacheI2.bde $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_RAM.bde'.
# DRC: TB_RAM.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\compile\TB_RAM.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_RAM.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI2.vhd
# Compile Entity "cacheI2"
# Compile Architecture "comportamental" of Entity "cacheI2"
# File: .\..\compile\TB_CacheI2.vhd
# Compile Entity "TB_CacheI2"
# Compile Architecture "TB_CacheI2" of Entity "TB_CacheI2"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# Error: COMP96_0242: TB_RAM.bde(TB_RAM.vhd) : (56, 2): Wait statement in process with explicit sensitivity list is not allowed.
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# Compile failure 1 Errors 0 Warnings  Analysis time :  46.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/compile/TB_RAM.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# Error: COMP96_0242: TB_RAM.bde(TB_RAM.vhd) : (56, 2): Wait statement in process with explicit sensitivity list is not allowed.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/testeCacheI.bde $dsn/src/cacheI2.vhd $dsn/src/TB_CacheI2.bde $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_RAM.bde'.
# DRC: TB_RAM.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\compile\TB_RAM.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_RAM.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI2.vhd
# Compile Entity "cacheI2"
# Compile Architecture "comportamental" of Entity "cacheI2"
# File: .\..\compile\TB_CacheI2.vhd
# Compile Entity "TB_CacheI2"
# Compile Architecture "TB_CacheI2" of Entity "TB_CacheI2"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7243 kB (elbread=1280 elab2=5825 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  11:42, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 2374720 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/testeCacheI.bde $dsn/src/cacheI2.vhd $dsn/src/TB_CacheI2.bde $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_RAM.bde'.
# DRC: TB_RAM.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\compile\TB_RAM.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_RAM.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI2.vhd
# Compile Entity "cacheI2"
# Compile Architecture "comportamental" of Entity "cacheI2"
# File: .\..\compile\TB_CacheI2.vhd
# Compile Entity "TB_CacheI2"
# Compile Architecture "TB_CacheI2" of Entity "TB_CacheI2"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/testeCacheI.bde $dsn/src/cacheI2.vhd $dsn/src/TB_CacheI2.bde $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_RAM.bde'.
# DRC: TB_RAM.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\compile\TB_RAM.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_RAM.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI2.vhd
# Compile Entity "cacheI2"
# Compile Architecture "comportamental" of Entity "cacheI2"
# File: .\..\compile\TB_CacheI2.vhd
# Compile Entity "TB_CacheI2"
# Compile Architecture "TB_CacheI2" of Entity "TB_CacheI2"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7243 kB (elbread=1280 elab2=5825 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  11:45, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 1068175 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/testeCacheI.bde $dsn/src/cacheI2.vhd $dsn/src/TB_CacheI2.bde $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_RAM.bde'.
# DRC: TB_RAM.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\compile\TB_RAM.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_RAM.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI2.vhd
# Compile Entity "cacheI2"
# Compile Architecture "comportamental" of Entity "cacheI2"
# File: .\..\compile\TB_CacheI2.vhd
# Compile Entity "TB_CacheI2"
# Compile Architecture "TB_CacheI2" of Entity "TB_CacheI2"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# Error: COMP96_0143: TB_RAM.bde(TB_RAM.vhd) : (57, 2): Object "dado" cannot be written
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# Compile failure 1 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/testeCacheI.bde $dsn/src/cacheI2.vhd $dsn/src/TB_CacheI2.bde $dsn/src/TB_RAM.bde $dsn/src/testeRAM.bde
# DRC: Checking file 'C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_RAM.bde'.
# DRC: TB_RAM.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\compile\TB_RAM.vhd from C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\TB_RAM.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: .\..\compile\testeCacheI.vhd
# Compile Entity "testeCacheI"
# Compile Architecture "testeCacheI" of Entity "testeCacheI"
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI2.vhd
# Compile Entity "cacheI2"
# Compile Architecture "comportamental" of Entity "cacheI2"
# File: .\..\compile\TB_CacheI2.vhd
# Compile Entity "TB_CacheI2"
# Compile Architecture "TB_CacheI2" of Entity "TB_CacheI2"
# File: .\..\compile\TB_RAM.vhd
# Compile Entity "TB_RAM"
# Compile Architecture "TB_RAM" of Entity "TB_RAM"
# File: .\..\compile\testeRAM.vhd
# Compile Entity "testeRAM"
# Compile Architecture "testeRAM" of Entity "testeRAM"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7243 kB (elbread=1280 elab2=5825 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  11:57, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 1132870 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7243 kB (elbread=1280 elab2=5825 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  11:58, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/Clock' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/Enable' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/pronto' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/r' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/w' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/dado' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/enderecoIn' has already been traced.
# 0 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 1711065 ns
# VSIM: Simulation has finished.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Error: COMP96_0049: ram.vhd : (133, 21): Syntax error in expression.
# Error: COMP96_0015: ram.vhd : (133, 21): ')' expected.
# Error: COMP96_0019: ram.vhd : (133, 23): Keyword 'then' expected.
# Error: COMP96_0019: ram.vhd : (135, 5): Keyword 'end' expected.
# Error: COMP96_0019: ram.vhd : (136, 6): Keyword 'case' expected.
# Error: COMP96_0019: ram.vhd : (138, 4): Keyword 'end' expected.
# Error: COMP96_0019: ram.vhd : (141, 4): Keyword 'end' expected.
# Error: COMP96_0019: ram.vhd : (143, 4): Keyword 'end' expected.
# Error: COMP96_0016: ram.vhd : (143, 9): Design unit declaration expected.
# Compile failure 9 Errors 0 Warnings  Analysis time :  93.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Error: COMP96_0049: ram.vhd : (133, 21): Syntax error in expression.
# Error: COMP96_0015: ram.vhd : (133, 21): ')' expected.
# Error: COMP96_0019: ram.vhd : (133, 23): Keyword 'then' expected.
# Error: COMP96_0019: ram.vhd : (135, 5): Keyword 'end' expected.
# Error: COMP96_0019: ram.vhd : (136, 6): Keyword 'case' expected.
# Error: COMP96_0019: ram.vhd : (138, 4): Keyword 'end' expected.
# Error: COMP96_0019: ram.vhd : (141, 4): Keyword 'end' expected.
# Error: COMP96_0019: ram.vhd : (143, 4): Keyword 'end' expected.
# Error: COMP96_0016: ram.vhd : (143, 9): Design unit declaration expected.
# Compile failure 9 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim -O5 +access +r +m+testeRAM testeRAM testeRAM
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7243 kB (elbread=1280 elab2=5825 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Fernanda\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  12:02, terça-feira, 2 de julho de 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/Clock' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/Enable' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/pronto' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/r' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/w' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/dado' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/enderecoIn' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/Clock' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/Enable' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/pronto' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/r' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/w' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/dado' has already been traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testeRAM/enderecoIn' has already been traced.
# 0 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Fernanda/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testeRAM/U2,  Process: Carga_Inicial_e_Ram_Memoria.
endsim
# KERNEL: stopped at time: 1849040 ns
# VSIM: Simulation has finished.
