[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/YosysSmall/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[ERR:PP0101] ${SURELOG_DIR}/third_party/tests/YosysSmall/dspmac_16_40_tb.v:4: Cannot open include file "${SURELOG_DIR}/third_party/tests/YosysSmall/constants.vams".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysSmall/cic5_tb.v:8:1: No timescale set for "tb".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysSmall/cic5.v:6:1: No timescale set for "cic5".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysSmall/crc32.v:8:1: No timescale set for "crc32".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysSmall/latch.v:7:1: No timescale set for "latch".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysSmall/pwm256.v:6:1: No timescale set for "pwm256".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysSmall/cic5.v:6:1: Compile module "work@cic5".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysSmall/crc32.v:8:1: Compile module "work@crc32".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysSmall/latch.v:7:1: Compile module "work@latch".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysSmall/pwm256.v:6:1: Compile module "work@pwm256".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysSmall/cic5_tb.v:8:1: Compile module "work@tb".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysSmall/crc32.v:8:70: Implicit port type (wire) for "dout".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysSmall/cic5_tb.v:8:1: Top level module "work@tb".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysSmall/crc32.v:8:1: Top level module "work@crc32".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysSmall/latch.v:7:1: Top level module "work@latch".

[WRN:EL0505] ${SURELOG_DIR}/third_party/tests/YosysSmall/dspmac_16_40_tb.v:6:1: Multiply defined module "work@tb",
             ${SURELOG_DIR}/third_party/tests/YosysSmall/cic5_tb.v:8:1: previous definition.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 3.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 5
array_net                                              4
assign_stmt                                            3
assignment                                           287
begin                                                 15
bit_select                                           275
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                             692
cont_assign                                            9
delay_control                                          4
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
event_control                                          4
for_stmt                                               3
function                                               9
if_else                                                4
if_stmt                                                2
include_file_info                                      1
initial                                                2
int_typespec                                           9
int_var                                                4
integer_typespec                                       2
integer_var                                            1
io_decl                                               11
logic_net                                             58
logic_typespec                                        69
logic_var                                              1
module_inst                                           14
operation                                             32
package                                                2
part_select                                            1
port                                                  28
range                                                 58
ref_obj                                              180
ref_var                                                3
sys_func_call                                          3
task                                                   9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/YosysSmall/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 6
[   NOTE] : 9
