TimeQuest Timing Analyzer report for simple_ipod_solution
Fri Feb 07 00:41:33 2020
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Timing Closure Recommendations
  8. Setup Summary
  9. Hold Summary
 10. Recovery Summary
 11. Removal Summary
 12. Minimum Pulse Width Summary
 13. Setup Times
 14. Hold Times
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Output Enable Times
 18. Minimum Output Enable Times
 19. Output Disable Times
 20. Minimum Output Disable Times
 21. MTBF Summary
 22. Synchronizer Summary
 23. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 24. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 25. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 26. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 27. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 28. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 29. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 30. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 31. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 32. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 33. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 34. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 35. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 36. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 37. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 38. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 39. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 40. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 41. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
 50. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
 51. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
 52. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
 53. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
 54. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
 55. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
 56. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
 57. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
 58. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
 59. Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
 60. Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
 61. Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
 62. Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
 63. Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
 64. Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
 65. Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
 66. Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
 67. Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
 68. Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
 69. Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
 70. Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
 71. Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
 72. Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
 73. Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
 74. Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
 75. Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
 76. Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
 77. Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
 78. Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
 79. Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
 80. Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
 81. Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
 82. Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
 83. Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
 84. Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
 85. Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
 86. Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
 87. Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
 88. Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
 89. Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
 90. Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
 91. Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
 92. Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
 93. Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
 94. Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
 95. Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
 96. Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
 97. Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
 98. Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
 99. Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
100. Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
101. Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
102. Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
103. Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
104. Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
105. Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
106. Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
107. Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
108. Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
109. Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
110. Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
111. Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
112. Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
113. Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
114. Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
115. Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
116. Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
117. Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
118. Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
119. Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
120. Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
121. Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
122. Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
123. Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
124. Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
125. Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
126. Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
129. Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
130. Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
131. Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
132. Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
133. Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
134. Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
135. Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
136. Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
137. Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
138. Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
139. Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
140. Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
141. Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
142. Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
143. Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
144. Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
145. Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
146. Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
147. Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
148. Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
149. Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
150. Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
151. Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
152. Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
153. Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
154. Synchronizer Chain #132: Worst-Case MTBF is Not Calculated
155. Synchronizer Chain #133: Worst-Case MTBF is Not Calculated
156. Synchronizer Chain #134: Worst-Case MTBF is Not Calculated
157. Synchronizer Chain #135: Worst-Case MTBF is Not Calculated
158. Synchronizer Chain #136: Worst-Case MTBF is Not Calculated
159. Synchronizer Chain #137: Worst-Case MTBF is Not Calculated
160. Synchronizer Chain #138: Worst-Case MTBF is Not Calculated
161. Synchronizer Chain #139: Worst-Case MTBF is Not Calculated
162. Synchronizer Chain #140: Worst-Case MTBF is Not Calculated
163. Synchronizer Chain #141: Worst-Case MTBF is Not Calculated
164. Synchronizer Chain #142: Worst-Case MTBF is Not Calculated
165. Synchronizer Chain #143: Worst-Case MTBF is Not Calculated
166. Synchronizer Chain #144: Worst-Case MTBF is Not Calculated
167. Synchronizer Chain #145: Worst-Case MTBF is Not Calculated
168. Synchronizer Chain #146: Worst-Case MTBF is Not Calculated
169. Synchronizer Chain #147: Worst-Case MTBF is Not Calculated
170. Synchronizer Chain #148: Worst-Case MTBF is Not Calculated
171. Synchronizer Chain #149: Worst-Case MTBF is Not Calculated
172. Synchronizer Chain #150: Worst-Case MTBF is Not Calculated
173. Synchronizer Chain #151: Worst-Case MTBF is Not Calculated
174. Synchronizer Chain #152: Worst-Case MTBF is Not Calculated
175. Synchronizer Chain #153: Worst-Case MTBF is Not Calculated
176. Synchronizer Chain #154: Worst-Case MTBF is Not Calculated
177. Synchronizer Chain #155: Worst-Case MTBF is Not Calculated
178. Synchronizer Chain #156: Worst-Case MTBF is Not Calculated
179. Synchronizer Chain #157: Worst-Case MTBF is Not Calculated
180. Synchronizer Chain #158: Worst-Case MTBF is Not Calculated
181. Synchronizer Chain #159: Worst-Case MTBF is Not Calculated
182. Synchronizer Chain #160: Worst-Case MTBF is Not Calculated
183. Synchronizer Chain #161: Worst-Case MTBF is Not Calculated
184. Synchronizer Chain #162: Worst-Case MTBF is Not Calculated
185. Synchronizer Chain #163: Worst-Case MTBF is Not Calculated
186. Synchronizer Chain #164: Worst-Case MTBF is Not Calculated
187. Synchronizer Chain #165: Worst-Case MTBF is Not Calculated
188. Synchronizer Chain #166: Worst-Case MTBF is Not Calculated
189. Synchronizer Chain #167: Worst-Case MTBF is Not Calculated
190. Synchronizer Chain #168: Worst-Case MTBF is Not Calculated
191. Synchronizer Chain #169: Worst-Case MTBF is Not Calculated
192. Synchronizer Chain #170: Worst-Case MTBF is Not Calculated
193. Synchronizer Chain #171: Worst-Case MTBF is Not Calculated
194. Synchronizer Chain #172: Worst-Case MTBF is Not Calculated
195. Synchronizer Chain #173: Worst-Case MTBF is Not Calculated
196. Synchronizer Chain #174: Worst-Case MTBF is Not Calculated
197. Synchronizer Chain #175: Worst-Case MTBF is Not Calculated
198. Synchronizer Chain #176: Worst-Case MTBF is Not Calculated
199. Synchronizer Chain #177: Worst-Case MTBF is Not Calculated
200. Synchronizer Chain #178: Worst-Case MTBF is Not Calculated
201. Synchronizer Chain #179: Worst-Case MTBF is Not Calculated
202. Synchronizer Chain #180: Worst-Case MTBF is Not Calculated
203. Synchronizer Chain #181: Worst-Case MTBF is Not Calculated
204. Synchronizer Chain #182: Worst-Case MTBF is Not Calculated
205. Synchronizer Chain #183: Worst-Case MTBF is Not Calculated
206. Synchronizer Chain #184: Worst-Case MTBF is Not Calculated
207. Synchronizer Chain #185: Worst-Case MTBF is Not Calculated
208. Synchronizer Chain #186: Worst-Case MTBF is Not Calculated
209. Synchronizer Chain #187: Worst-Case MTBF is Not Calculated
210. Synchronizer Chain #188: Worst-Case MTBF is Not Calculated
211. Synchronizer Chain #189: Worst-Case MTBF is Not Calculated
212. Synchronizer Chain #190: Worst-Case MTBF is Not Calculated
213. Synchronizer Chain #191: Worst-Case MTBF is Not Calculated
214. Synchronizer Chain #192: Worst-Case MTBF is Not Calculated
215. Synchronizer Chain #193: Worst-Case MTBF is Not Calculated
216. Synchronizer Chain #194: Worst-Case MTBF is Not Calculated
217. Synchronizer Chain #195: Worst-Case MTBF is Not Calculated
218. Synchronizer Chain #196: Worst-Case MTBF is Not Calculated
219. Synchronizer Chain #197: Worst-Case MTBF is Not Calculated
220. Synchronizer Chain #198: Worst-Case MTBF is Not Calculated
221. Synchronizer Chain #199: Worst-Case MTBF is Not Calculated
222. Synchronizer Chain #200: Worst-Case MTBF is Not Calculated
223. Synchronizer Chain #201: Worst-Case MTBF is Not Calculated
224. Synchronizer Chain #202: Worst-Case MTBF is Not Calculated
225. Synchronizer Chain #203: Worst-Case MTBF is Not Calculated
226. Synchronizer Chain #204: Worst-Case MTBF is Not Calculated
227. Synchronizer Chain #205: Worst-Case MTBF is Not Calculated
228. Synchronizer Chain #206: Worst-Case MTBF is Not Calculated
229. Synchronizer Chain #207: Worst-Case MTBF is Not Calculated
230. Synchronizer Chain #208: Worst-Case MTBF is Not Calculated
231. Synchronizer Chain #209: Worst-Case MTBF is Not Calculated
232. Synchronizer Chain #210: Worst-Case MTBF is Not Calculated
233. Synchronizer Chain #211: Worst-Case MTBF is Not Calculated
234. Synchronizer Chain #212: Worst-Case MTBF is Not Calculated
235. Synchronizer Chain #213: Worst-Case MTBF is Not Calculated
236. Synchronizer Chain #214: Worst-Case MTBF is Not Calculated
237. Synchronizer Chain #215: Worst-Case MTBF is Not Calculated
238. Synchronizer Chain #216: Worst-Case MTBF is Not Calculated
239. Synchronizer Chain #217: Worst-Case MTBF is Not Calculated
240. Synchronizer Chain #218: Worst-Case MTBF is Not Calculated
241. Synchronizer Chain #219: Worst-Case MTBF is Not Calculated
242. Synchronizer Chain #220: Worst-Case MTBF is Not Calculated
243. Synchronizer Chain #221: Worst-Case MTBF is Not Calculated
244. Synchronizer Chain #222: Worst-Case MTBF is Not Calculated
245. Synchronizer Chain #223: Worst-Case MTBF is Not Calculated
246. Synchronizer Chain #224: Worst-Case MTBF is Not Calculated
247. Synchronizer Chain #225: Worst-Case MTBF is Not Calculated
248. Synchronizer Chain #226: Worst-Case MTBF is Not Calculated
249. Synchronizer Chain #227: Worst-Case MTBF is Not Calculated
250. Synchronizer Chain #228: Worst-Case MTBF is Not Calculated
251. Synchronizer Chain #229: Worst-Case MTBF is Not Calculated
252. Synchronizer Chain #230: Worst-Case MTBF is Not Calculated
253. Synchronizer Chain #231: Worst-Case MTBF is Not Calculated
254. Synchronizer Chain #232: Worst-Case MTBF is Not Calculated
255. Synchronizer Chain #233: Worst-Case MTBF is Not Calculated
256. Synchronizer Chain #234: Worst-Case MTBF is Not Calculated
257. Synchronizer Chain #235: Worst-Case MTBF is Not Calculated
258. Synchronizer Chain #236: Worst-Case MTBF is Not Calculated
259. Synchronizer Chain #237: Worst-Case MTBF is Not Calculated
260. Synchronizer Chain #238: Worst-Case MTBF is Not Calculated
261. Synchronizer Chain #239: Worst-Case MTBF is Not Calculated
262. Synchronizer Chain #240: Worst-Case MTBF is Not Calculated
263. Synchronizer Chain #241: Worst-Case MTBF is Not Calculated
264. Synchronizer Chain #242: Worst-Case MTBF is Not Calculated
265. Synchronizer Chain #243: Worst-Case MTBF is Not Calculated
266. Synchronizer Chain #244: Worst-Case MTBF is Not Calculated
267. Synchronizer Chain #245: Worst-Case MTBF is Not Calculated
268. Synchronizer Chain #246: Worst-Case MTBF is Not Calculated
269. Synchronizer Chain #247: Worst-Case MTBF is Not Calculated
270. Synchronizer Chain #248: Worst-Case MTBF is Not Calculated
271. Synchronizer Chain #249: Worst-Case MTBF is Not Calculated
272. Synchronizer Chain #250: Worst-Case MTBF is Not Calculated
273. Synchronizer Chain #251: Worst-Case MTBF is Not Calculated
274. Synchronizer Chain #252: Worst-Case MTBF is Not Calculated
275. Synchronizer Chain #253: Worst-Case MTBF is Not Calculated
276. Synchronizer Chain #254: Worst-Case MTBF is Not Calculated
277. Synchronizer Chain #255: Worst-Case MTBF is Not Calculated
278. Synchronizer Chain #256: Worst-Case MTBF is Not Calculated
279. Synchronizer Chain #257: Worst-Case MTBF is Not Calculated
280. Synchronizer Chain #258: Worst-Case MTBF is Not Calculated
281. Synchronizer Chain #259: Worst-Case MTBF is Not Calculated
282. Synchronizer Chain #260: Worst-Case MTBF is Not Calculated
283. Synchronizer Chain #261: Worst-Case MTBF is Not Calculated
284. Synchronizer Chain #262: Worst-Case MTBF is Not Calculated
285. Synchronizer Chain #263: Worst-Case MTBF is Not Calculated
286. Synchronizer Chain #264: Worst-Case MTBF is Not Calculated
287. Synchronizer Chain #265: Worst-Case MTBF is Not Calculated
288. Synchronizer Chain #266: Worst-Case MTBF is Not Calculated
289. Synchronizer Chain #267: Worst-Case MTBF is Not Calculated
290. Synchronizer Chain #268: Worst-Case MTBF is Not Calculated
291. Synchronizer Chain #269: Worst-Case MTBF is Not Calculated
292. Synchronizer Chain #270: Worst-Case MTBF is Not Calculated
293. Synchronizer Chain #271: Worst-Case MTBF is Not Calculated
294. Synchronizer Chain #272: Worst-Case MTBF is Not Calculated
295. Synchronizer Chain #273: Worst-Case MTBF is Not Calculated
296. Synchronizer Chain #274: Worst-Case MTBF is Not Calculated
297. Synchronizer Chain #275: Worst-Case MTBF is Not Calculated
298. Synchronizer Chain #276: Worst-Case MTBF is Not Calculated
299. Synchronizer Chain #277: Worst-Case MTBF is Not Calculated
300. Synchronizer Chain #278: Worst-Case MTBF is Not Calculated
301. Synchronizer Chain #279: Worst-Case MTBF is Not Calculated
302. Synchronizer Chain #280: Worst-Case MTBF is Not Calculated
303. Synchronizer Chain #281: Worst-Case MTBF is Not Calculated
304. Synchronizer Chain #282: Worst-Case MTBF is Not Calculated
305. Synchronizer Chain #283: Worst-Case MTBF is Not Calculated
306. Synchronizer Chain #284: Worst-Case MTBF is Not Calculated
307. Synchronizer Chain #285: Worst-Case MTBF is Not Calculated
308. Synchronizer Chain #286: Worst-Case MTBF is Not Calculated
309. Synchronizer Chain #287: Worst-Case MTBF is Not Calculated
310. Synchronizer Chain #288: Worst-Case MTBF is Not Calculated
311. Synchronizer Chain #289: Worst-Case MTBF is Not Calculated
312. Synchronizer Chain #290: Worst-Case MTBF is Not Calculated
313. Synchronizer Chain #291: Worst-Case MTBF is Not Calculated
314. Board Trace Model Assignments
315. Input Transition Times
316. Signal Integrity Metrics (Slow 1100mv 85c Model)
317. Setup Transfers
318. Hold Transfers
319. Recovery Transfers
320. Removal Transfers
321. Report TCCS
322. Report RSKM
323. Unconstrained Paths
324. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; simple_ipod_solution                               ;
; Device Family      ; Cyclone V                                          ;
; Device Name        ; 5CSEMA5F31C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Slow 1100mV 85C Model                              ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   2.8%      ;
;     Processors 5-6         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------+
; SDC File List                                              ;
+------------------------+--------+--------------------------+
; SDC File Path          ; Status ; Read at                  ;
+------------------------+--------+--------------------------+
; timing_constraints.sdc ; OK     ; Fri Feb 07 00:40:58 2020 ;
+------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                                                ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_reserved_tck                                                                                                                                       ; Base ; 33.333 ; 30.0 MHz  ; 0.000 ; 16.666 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck }                                                                                                                                       ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { audio_controller:audio_control|audio_clock:u4|LRCK_1X }                                                                                                     ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { audio_controller:audio_control|audio_clock:u4|oAUD_BCK }                                                                                                    ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK }                                                                                             ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] }             ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] } ;
; Clock_1Hz                                                                                                                                                 ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock_1Hz }                                                                                                                                                 ;
; CLOCK_50                                                                                                                                                  ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                                                                                                  ;
; Divided_Clk:Divided_Clk_22K|outclk                                                                                                                        ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Divided_Clk:Divided_Clk_22K|outclk }                                                                                                                        ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { doublesync:key2_doublsync|reg2 }                                                                                                                            ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { doublesync:ps2c_doublsync|reg2 }                                                                                                                            ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg }                                                                                ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg }                                                                                 ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg }                                                                      ;
; Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                        ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Kbd_ctrl:Kbd_Controller|data_ready }                                                                                                                        ;
; speed_down_event_trigger                                                                                                                                  ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_down_event_trigger }                                                                                                                                  ;
; speed_up_event_trigger                                                                                                                                    ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_up_event_trigger }                                                                                                                                    ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] }                                                                                                         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                                                                                         ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5] }                                                                                                         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] }                                                                                                         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] }                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                                                                                    ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; 75.89 MHz  ; 75.89 MHz       ; altera_reserved_tck                                                                                                                                       ;      ;
; 79.69 MHz  ; 79.69 MHz       ; CLOCK_50                                                                                                                                                  ;      ;
; 106.0 MHz  ; 106.0 MHz       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ;      ;
; 191.75 MHz ; 191.75 MHz      ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ;      ;
; 208.94 MHz ; 208.94 MHz      ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;      ;
; 229.25 MHz ; 229.25 MHz      ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ;      ;
; 239.52 MHz ; 239.52 MHz      ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;      ;
; 262.88 MHz ; 262.88 MHz      ; doublesync:ps2c_doublsync|reg2                                                                                                                            ;      ;
; 286.29 MHz ; 286.29 MHz      ; Clock_1Hz                                                                                                                                                 ;      ;
; 294.29 MHz ; 294.29 MHz      ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ;      ;
; 348.92 MHz ; 348.92 MHz      ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;      ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Summary                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                                  ; 4.804  ; 0.000         ;
; altera_reserved_tck                                                                                                                                       ; 10.078 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 13.055 ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; 13.830 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 14.989 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 15.374 ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 15.543 ; 0.000         ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 16.422 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 17.417 ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; 17.839 ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 35.021 ; 0.000         ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 35.214 ; 0.000         ;
; Clock_1Hz                                                                                                                                                 ; 36.507 ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; 36.602 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 37.134 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Summary                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; -0.038 ; -0.109        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 0.198  ; 0.000         ;
; CLOCK_50                                                                                                                                                  ; 0.216  ; 0.000         ;
; altera_reserved_tck                                                                                                                                       ; 0.239  ; 0.000         ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 0.269  ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 0.359  ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 0.397  ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; 0.449  ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.547  ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 0.633  ; 0.000         ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 0.660  ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; 0.679  ; 0.000         ;
; Clock_1Hz                                                                                                                                                 ; 0.699  ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 2.282  ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; 20.741 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Summary                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; speed_down_event_trigger                                                                                                                                  ; 4.240  ; 0.000         ;
; speed_up_event_trigger                                                                                                                                    ; 4.513  ; 0.000         ;
; Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                        ; 4.683  ; 0.000         ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 5.470  ; 0.000         ;
; CLOCK_50                                                                                                                                                  ; 6.342  ; 0.000         ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; 13.349 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 13.765 ; 0.000         ;
; Divided_Clk:Divided_Clk_22K|outclk                                                                                                                        ; 14.345 ; 0.000         ;
; altera_reserved_tck                                                                                                                                       ; 14.416 ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 14.710 ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; 14.715 ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                                                                                         ; 15.208 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Summary                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; altera_reserved_tck                                                                                                                                       ; 0.456  ; 0.000         ;
; CLOCK_50                                                                                                                                                  ; 0.551  ; 0.000         ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 2.606  ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; 2.763  ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 2.789  ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                                                                                         ; 2.862  ; 0.000         ;
; Divided_Clk:Divided_Clk_22K|outclk                                                                                                                        ; 3.773  ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 4.108  ; 0.000         ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; 4.420  ; 0.000         ;
; Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                        ; 13.417 ; 0.000         ;
; speed_up_event_trigger                                                                                                                                    ; 13.487 ; 0.000         ;
; speed_down_event_trigger                                                                                                                                  ; 13.853 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                                  ; 8.467  ; 0.000         ;
; altera_reserved_tck                                                                                                                                       ; 15.113 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 18.760 ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 19.208 ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 19.233 ; 0.000         ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 19.235 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 19.240 ; 0.000         ;
; speed_up_event_trigger                                                                                                                                    ; 19.319 ; 0.000         ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 19.336 ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; 19.340 ; 0.000         ;
; Clock_1Hz                                                                                                                                                 ; 19.384 ; 0.000         ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; 19.386 ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; 19.405 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 19.406 ; 0.000         ;
; speed_down_event_trigger                                                                                                                                  ; 19.407 ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                                                                                         ; 19.408 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 19.411 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 19.415 ; 0.000         ;
; Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                        ; 19.416 ; 0.000         ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; 19.416 ; 0.000         ;
; Divided_Clk:Divided_Clk_22K|outclk                                                                                                                        ; 19.420 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                     ;
+---------------------+--------------------------------------------------------------------------------------+--------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                           ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+---------------------+--------------------------------------------------------------------------------------+--------+-------+------------+--------------------------------------------------------------------------------------+
; KEY[*]              ; CLOCK_50                                                                             ; 0.009  ; 0.475 ; Rise       ; CLOCK_50                                                                             ;
;  KEY[2]             ; CLOCK_50                                                                             ; 0.009  ; 0.475 ; Rise       ; CLOCK_50                                                                             ;
; PS2_CLK             ; CLOCK_50                                                                             ; 0.073  ; 0.507 ; Rise       ; CLOCK_50                                                                             ;
; PS2_DAT             ; CLOCK_50                                                                             ; -0.092 ; 0.315 ; Rise       ; CLOCK_50                                                                             ;
; SW[*]               ; CLOCK_50                                                                             ; 1.543  ; 2.360 ; Rise       ; CLOCK_50                                                                             ;
;  SW[8]              ; CLOCK_50                                                                             ; -0.113 ; 0.416 ; Rise       ; CLOCK_50                                                                             ;
;  SW[9]              ; CLOCK_50                                                                             ; 1.543  ; 2.360 ; Rise       ; CLOCK_50                                                                             ;
; KEY[*]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; 2.709  ; 3.134 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
;  KEY[0]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; 2.709  ; 3.125 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
;  KEY[1]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; 2.603  ; 3.134 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
; SW[*]               ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 2.795  ; 3.291 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[1]              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 2.795  ; 3.291 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
; altera_reserved_tdi ; altera_reserved_tck                                                                  ; 3.153  ; 3.979 ; Rise       ; altera_reserved_tck                                                                  ;
; altera_reserved_tms ; altera_reserved_tck                                                                  ; 2.851  ; 3.592 ; Rise       ; altera_reserved_tck                                                                  ;
; FPGA_I2C_SDAT       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                        ; 3.480  ; 4.084 ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                        ;
+---------------------+--------------------------------------------------------------------------------------+--------+-------+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                       ;
+---------------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+---------------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; KEY[*]              ; CLOCK_50                                                                             ; 1.045  ; 0.559  ; Rise       ; CLOCK_50                                                                             ;
;  KEY[2]             ; CLOCK_50                                                                             ; 1.045  ; 0.559  ; Rise       ; CLOCK_50                                                                             ;
; PS2_CLK             ; CLOCK_50                                                                             ; 0.911  ; 0.509  ; Rise       ; CLOCK_50                                                                             ;
; PS2_DAT             ; CLOCK_50                                                                             ; 1.074  ; 0.694  ; Rise       ; CLOCK_50                                                                             ;
; SW[*]               ; CLOCK_50                                                                             ; 1.112  ; 0.660  ; Rise       ; CLOCK_50                                                                             ;
;  SW[8]              ; CLOCK_50                                                                             ; 1.112  ; 0.660  ; Rise       ; CLOCK_50                                                                             ;
;  SW[9]              ; CLOCK_50                                                                             ; -0.209 ; -0.837 ; Rise       ; CLOCK_50                                                                             ;
; KEY[*]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; -1.760 ; -2.260 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
;  KEY[0]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; -1.883 ; -2.298 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
;  KEY[1]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; -1.760 ; -2.260 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
; SW[*]               ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -1.479 ; -2.006 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[1]              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -1.479 ; -2.006 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
; altera_reserved_tdi ; altera_reserved_tck                                                                  ; 0.761  ; 0.384  ; Rise       ; altera_reserved_tck                                                                  ;
; altera_reserved_tms ; altera_reserved_tck                                                                  ; 0.625  ; 0.213  ; Rise       ; altera_reserved_tck                                                                  ;
; FPGA_I2C_SDAT       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                        ; -2.309 ; -2.878 ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                        ;
+---------------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                                                                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                                           ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; GPIO_0[*]           ; CLOCK_50                                                                                                                                                  ; 9.864  ; 10.129 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[0]          ; CLOCK_50                                                                                                                                                  ; 7.950  ; 8.172  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[1]          ; CLOCK_50                                                                                                                                                  ; 9.645  ; 9.704  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[2]          ; CLOCK_50                                                                                                                                                  ; 7.991  ; 8.190  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[3]          ; CLOCK_50                                                                                                                                                  ; 8.306  ; 8.720  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[4]          ; CLOCK_50                                                                                                                                                  ; 9.629  ; 9.817  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[5]          ; CLOCK_50                                                                                                                                                  ; 9.186  ; 9.203  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[6]          ; CLOCK_50                                                                                                                                                  ; 9.250  ; 9.292  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[7]          ; CLOCK_50                                                                                                                                                  ; 9.226  ; 9.264  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[8]          ; CLOCK_50                                                                                                                                                  ; 9.143  ; 9.200  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[9]          ; CLOCK_50                                                                                                                                                  ; 9.864  ; 10.129 ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[10]         ; CLOCK_50                                                                                                                                                  ; 9.370  ; 9.497  ; Rise       ; CLOCK_50                                                                                                                                                  ;
; LEDR[*]             ; Clock_1Hz                                                                                                                                                 ; 7.305  ; 7.708  ; Rise       ; Clock_1Hz                                                                                                                                                 ;
;  LEDR[0]            ; Clock_1Hz                                                                                                                                                 ; 7.119  ; 7.279  ; Rise       ; Clock_1Hz                                                                                                                                                 ;
;  LEDR[1]            ; Clock_1Hz                                                                                                                                                 ; 6.979  ; 7.097  ; Rise       ; Clock_1Hz                                                                                                                                                 ;
;  LEDR[2]            ; Clock_1Hz                                                                                                                                                 ; 7.267  ; 7.708  ; Rise       ; Clock_1Hz                                                                                                                                                 ;
;  LEDR[3]            ; Clock_1Hz                                                                                                                                                 ; 5.865  ; 6.331  ; Rise       ; Clock_1Hz                                                                                                                                                 ;
;  LEDR[4]            ; Clock_1Hz                                                                                                                                                 ; 7.084  ; 7.384  ; Rise       ; Clock_1Hz                                                                                                                                                 ;
;  LEDR[5]            ; Clock_1Hz                                                                                                                                                 ; 6.121  ; 6.692  ; Rise       ; Clock_1Hz                                                                                                                                                 ;
;  LEDR[6]            ; Clock_1Hz                                                                                                                                                 ; 7.305  ; 7.513  ; Rise       ; Clock_1Hz                                                                                                                                                 ;
;  LEDR[7]            ; Clock_1Hz                                                                                                                                                 ; 5.564  ; 5.467  ; Rise       ; Clock_1Hz                                                                                                                                                 ;
; HEX0[*]             ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.099  ; 8.313  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[0]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.637  ; 7.817  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[1]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.610  ; 7.769  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[2]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.413  ; 7.270  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[3]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.910  ; 8.313  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[4]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.167  ; 7.667  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[5]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.221  ; 7.752  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[6]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.099  ; 7.840  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; HEX1[*]             ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.622  ; 7.969  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[0]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.594  ; 7.969  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[1]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.445  ; 7.825  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[2]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.264  ; 7.420  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[3]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.309  ; 7.624  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[4]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.402  ; 7.692  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[5]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.271  ; 7.553  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[6]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.622  ; 7.333  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; HEX2[*]             ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.437  ; 8.327  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[0]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.177  ; 7.354  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[1]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.687  ; 7.995  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[2]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.810  ; 8.327  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[3]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.686  ; 8.014  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[4]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.091  ; 8.171  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[5]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.600  ; 7.794  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[6]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.437  ; 7.946  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; HEX3[*]             ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.758  ; 8.111  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[0]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.181  ; 7.367  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[1]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.266  ; 7.427  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[2]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.384  ; 7.711  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[3]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.502  ; 7.803  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[4]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.758  ; 8.111  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[5]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.112  ; 7.245  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[6]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.407  ; 7.206  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; altera_reserved_tdo ; altera_reserved_tck                                                                                                                                       ; 5.509  ; 5.570  ; Rise       ; altera_reserved_tck                                                                                                                                       ;
; altera_reserved_tdo ; altera_reserved_tck                                                                                                                                       ; 6.610  ; 6.701  ; Fall       ; altera_reserved_tck                                                                                                                                       ;
; FPGA_I2C_SCLK       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 7.689  ; 7.984  ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; FPGA_I2C_SDAT       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 5.850  ; 6.076  ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; FPGA_I2C_SCLK       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 5.105  ;        ; Fall       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; AUD_XCK             ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 9.199  ;        ; Rise       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;
; AUD_XCK             ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;        ; 11.137 ; Fall       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;
; AUD_ADCLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 8.635  ;        ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACDAT          ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 10.918 ; 12.526 ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 8.355  ;        ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_ADCLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;        ; 10.241 ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACDAT          ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 10.581 ; 11.996 ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;        ; 9.926  ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_BCLK            ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 6.140  ;        ; Rise       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
; AUD_BCLK            ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;        ; 6.716  ; Fall       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
; AUD_DACDAT          ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 11.035 ; 12.602 ; Fall       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                                                                                ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                                                                                                                           ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; GPIO_0[*]           ; CLOCK_50                                                                                                                                                  ; 7.270 ; 7.444  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[0]          ; CLOCK_50                                                                                                                                                  ; 7.270 ; 7.444  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[1]          ; CLOCK_50                                                                                                                                                  ; 7.883 ; 7.922  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[2]          ; CLOCK_50                                                                                                                                                  ; 7.317 ; 7.471  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[3]          ; CLOCK_50                                                                                                                                                  ; 7.563 ; 7.863  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[4]          ; CLOCK_50                                                                                                                                                  ; 7.879 ; 8.017  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[5]          ; CLOCK_50                                                                                                                                                  ; 7.491 ; 7.508  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[6]          ; CLOCK_50                                                                                                                                                  ; 7.555 ; 7.597  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[7]          ; CLOCK_50                                                                                                                                                  ; 7.528 ; 7.565  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[8]          ; CLOCK_50                                                                                                                                                  ; 7.440 ; 7.495  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[9]          ; CLOCK_50                                                                                                                                                  ; 8.076 ; 8.265  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[10]         ; CLOCK_50                                                                                                                                                  ; 7.648 ; 7.765  ; Rise       ; CLOCK_50                                                                                                                                                  ;
; LEDR[*]             ; Clock_1Hz                                                                                                                                                 ; 5.115 ; 5.031  ; Rise       ; Clock_1Hz                                                                                                                                                 ;
;  LEDR[0]            ; Clock_1Hz                                                                                                                                                 ; 5.577 ; 5.694  ; Rise       ; Clock_1Hz                                                                                                                                                 ;
;  LEDR[1]            ; Clock_1Hz                                                                                                                                                 ; 5.468 ; 5.565  ; Rise       ; Clock_1Hz                                                                                                                                                 ;
;  LEDR[2]            ; Clock_1Hz                                                                                                                                                 ; 5.701 ; 6.056  ; Rise       ; Clock_1Hz                                                                                                                                                 ;
;  LEDR[3]            ; Clock_1Hz                                                                                                                                                 ; 5.364 ; 5.752  ; Rise       ; Clock_1Hz                                                                                                                                                 ;
;  LEDR[4]            ; Clock_1Hz                                                                                                                                                 ; 5.554 ; 5.789  ; Rise       ; Clock_1Hz                                                                                                                                                 ;
;  LEDR[5]            ; Clock_1Hz                                                                                                                                                 ; 5.556 ; 5.984  ; Rise       ; Clock_1Hz                                                                                                                                                 ;
;  LEDR[6]            ; Clock_1Hz                                                                                                                                                 ; 5.733 ; 5.875  ; Rise       ; Clock_1Hz                                                                                                                                                 ;
;  LEDR[7]            ; Clock_1Hz                                                                                                                                                 ; 5.115 ; 5.031  ; Rise       ; Clock_1Hz                                                                                                                                                 ;
; HEX0[*]             ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.709 ; 5.808  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[0]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.880 ; 6.020  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[1]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.848 ; 6.147  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[2]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.709 ; 5.808  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[3]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.174 ; 6.423  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[4]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.748 ; 5.845  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[5]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.826 ; 5.956  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[6]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.276 ; 6.062  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; HEX1[*]             ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.657 ; 5.700  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[0]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.917 ; 6.154  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[1]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.141 ; 6.384  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[2]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.032 ; 6.148  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[3]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.837 ; 6.106  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[4]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.832 ; 5.908  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[5]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.657 ; 5.808  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[6]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.858 ; 5.700  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; HEX2[*]             ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.752 ; 5.861  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[0]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.752 ; 5.861  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[1]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.370 ; 6.630  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[2]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.331 ; 6.641  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[3]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.225 ; 6.465  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[4]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.533 ; 7.076  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[5]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.109 ; 6.455  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[6]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.747 ; 6.412  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; HEX3[*]             ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.721 ; 5.779  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[0]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.844 ; 5.999  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[1]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.848 ; 5.976  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[2]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.046 ; 6.280  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[3]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.134 ; 6.394  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[4]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.374 ; 6.688  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[5]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.721 ; 6.011  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[6]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.947 ; 5.779  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; altera_reserved_tdo ; altera_reserved_tck                                                                                                                                       ; 5.229 ; 5.278  ; Rise       ; altera_reserved_tck                                                                                                                                       ;
; altera_reserved_tdo ; altera_reserved_tck                                                                                                                                       ; 5.291 ; 5.363  ; Fall       ; altera_reserved_tck                                                                                                                                       ;
; FPGA_I2C_SCLK       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 5.576 ; 5.145  ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; FPGA_I2C_SDAT       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 5.372 ; 5.582  ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; FPGA_I2C_SCLK       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 4.821 ;        ; Fall       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; AUD_XCK             ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 8.546 ;        ; Rise       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;
; AUD_XCK             ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;       ; 10.279 ; Fall       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;
; AUD_ADCLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 7.981 ;        ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACDAT          ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 7.899 ; 9.200  ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 7.750 ;        ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_ADCLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;       ; 9.339  ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACDAT          ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 7.856 ; 9.147  ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;       ; 9.126  ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_BCLK            ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 5.734 ;        ; Rise       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
; AUD_BCLK            ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;       ; 6.210  ; Fall       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
; AUD_DACDAT          ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 8.278 ; 9.580  ; Fall       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; GPIO_0[*]  ; CLOCK_50   ; 8.652  ; 8.675  ; Rise       ; CLOCK_50        ;
;  GPIO_0[0] ; CLOCK_50   ; 8.970  ; 8.990  ; Rise       ; CLOCK_50        ;
;  GPIO_0[1] ; CLOCK_50   ; 10.825 ; 10.845 ; Rise       ; CLOCK_50        ;
;  GPIO_0[2] ; CLOCK_50   ; 9.008  ; 9.010  ; Rise       ; CLOCK_50        ;
;  GPIO_0[3] ; CLOCK_50   ; 9.313  ; 9.333  ; Rise       ; CLOCK_50        ;
;  GPIO_0[4] ; CLOCK_50   ; 9.004  ; 9.027  ; Rise       ; CLOCK_50        ;
;  GPIO_0[5] ; CLOCK_50   ; 10.167 ; 10.169 ; Rise       ; CLOCK_50        ;
;  GPIO_0[6] ; CLOCK_50   ; 10.190 ; 10.213 ; Rise       ; CLOCK_50        ;
;  GPIO_0[7] ; CLOCK_50   ; 8.652  ; 8.675  ; Rise       ; CLOCK_50        ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Output Enable Times                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; GPIO_0[*]  ; CLOCK_50   ; 7.936 ; 7.958 ; Rise       ; CLOCK_50        ;
;  GPIO_0[0] ; CLOCK_50   ; 8.201 ; 8.220 ; Rise       ; CLOCK_50        ;
;  GPIO_0[1] ; CLOCK_50   ; 8.931 ; 8.950 ; Rise       ; CLOCK_50        ;
;  GPIO_0[2] ; CLOCK_50   ; 8.240 ; 8.241 ; Rise       ; CLOCK_50        ;
;  GPIO_0[3] ; CLOCK_50   ; 8.482 ; 8.501 ; Rise       ; CLOCK_50        ;
;  GPIO_0[4] ; CLOCK_50   ; 8.238 ; 8.260 ; Rise       ; CLOCK_50        ;
;  GPIO_0[5] ; CLOCK_50   ; 8.383 ; 8.384 ; Rise       ; CLOCK_50        ;
;  GPIO_0[6] ; CLOCK_50   ; 8.405 ; 8.427 ; Rise       ; CLOCK_50        ;
;  GPIO_0[7] ; CLOCK_50   ; 7.936 ; 7.958 ; Rise       ; CLOCK_50        ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Output Disable Times                                                           ;
+------------+------------+-----------+-----------+------------+-----------------+
; Data Port  ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+------------+------------+-----------+-----------+------------+-----------------+
; GPIO_0[*]  ; CLOCK_50   ; 8.826     ; 8.803     ; Rise       ; CLOCK_50        ;
;  GPIO_0[0] ; CLOCK_50   ; 9.204     ; 9.184     ; Rise       ; CLOCK_50        ;
;  GPIO_0[1] ; CLOCK_50   ; 11.064    ; 11.044    ; Rise       ; CLOCK_50        ;
;  GPIO_0[2] ; CLOCK_50   ; 9.224     ; 9.222     ; Rise       ; CLOCK_50        ;
;  GPIO_0[3] ; CLOCK_50   ; 9.690     ; 9.670     ; Rise       ; CLOCK_50        ;
;  GPIO_0[4] ; CLOCK_50   ; 9.292     ; 9.269     ; Rise       ; CLOCK_50        ;
;  GPIO_0[5] ; CLOCK_50   ; 10.197    ; 10.195    ; Rise       ; CLOCK_50        ;
;  GPIO_0[6] ; CLOCK_50   ; 10.249    ; 10.226    ; Rise       ; CLOCK_50        ;
;  GPIO_0[7] ; CLOCK_50   ; 8.826     ; 8.803     ; Rise       ; CLOCK_50        ;
+------------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                   ;
+------------+------------+-----------+-----------+------------+-----------------+
; Data Port  ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+------------+------------+-----------+-----------+------------+-----------------+
; GPIO_0[*]  ; CLOCK_50   ; 8.096     ; 8.074     ; Rise       ; CLOCK_50        ;
;  GPIO_0[0] ; CLOCK_50   ; 8.382     ; 8.363     ; Rise       ; CLOCK_50        ;
;  GPIO_0[1] ; CLOCK_50   ; 9.084     ; 9.065     ; Rise       ; CLOCK_50        ;
;  GPIO_0[2] ; CLOCK_50   ; 8.401     ; 8.400     ; Rise       ; CLOCK_50        ;
;  GPIO_0[3] ; CLOCK_50   ; 8.748     ; 8.729     ; Rise       ; CLOCK_50        ;
;  GPIO_0[4] ; CLOCK_50   ; 8.466     ; 8.444     ; Rise       ; CLOCK_50        ;
;  GPIO_0[5] ; CLOCK_50   ; 8.410     ; 8.409     ; Rise       ; CLOCK_50        ;
;  GPIO_0[6] ; CLOCK_50   ; 8.460     ; 8.438     ; Rise       ; CLOCK_50        ;
;  GPIO_0[7] ; CLOCK_50   ; 8.096     ; 8.074     ; Rise       ; CLOCK_50        ;
+------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 291
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 24.067 ns




+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; Source Node                                                                                                                                                                             ; Synchronization Node                                                                                                                                                              ; Worst-Case MTBF (Years) ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|async_trap                                                                                                          ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|sync_srl16_inferred[0]                                                                                        ; Not Calculated          ; Not Calculated       ; No                      ;
; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap                                                                                       ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[0]                                                                     ; Not Calculated          ; Not Calculated       ; No                      ;
; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|async_trap                                                                                                         ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|sync_srl16_inferred[0]                                                                                       ; Not Calculated          ; Not Calculated       ; No                      ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                                                   ; to_slow_clk_interface:interface_actual_audio_data_right|clk_delay1                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|async_trap                                                                                          ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|sync_srl16_inferred[0]                                                                        ; Not Calculated          ; Not Calculated       ; No                      ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                                                   ; to_slow_clk_interface:interface_actual_audio_data_left|clk_delay1                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[8]                                                                                                                                                                                   ; doublesync:user_scope_enable_sync1|reg1                                                                                                                                           ; Not Calculated          ; Not Calculated       ; No                      ;
; PS2_DAT                                                                                                                                                                                 ; doublesync:ps2d_doublsync|reg1                                                                                                                                                    ; Not Calculated          ; Not Calculated       ; No                      ;
; Synchronizer:Flash_Read_Synchronizer|Flipflop:fdc2|q                                                                                                                                    ; Synchronizer:Flash_Read_Synchronizer|Flipflop:fdc3|q                                                                                                                              ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; flash:flash_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                         ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]  ; Not Calculated          ; Not Calculated       ; No                      ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_capture                                                                                                       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_sync1                                                                                                   ; Not Calculated          ; Not Calculated       ; No                      ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_capture                                                                                                        ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_sync1                                                                                                    ; Not Calculated          ; Not Calculated       ; No                      ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_capture                                                                                             ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync1                                                                                         ; Not Calculated          ; Not Calculated       ; No                      ;
; doublesync:user_scope_enable_sync1|reg2                                                                                                                                                 ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg1                                                                                                                      ; Not Calculated          ; Not Calculated       ; No                      ;
; doublesync:user_scope_enable_sync1|reg2                                                                                                                                                 ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg1                                                                                                                      ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]  ; Not Calculated          ; Not Calculated       ; No                      ;
; doublesync:ps2d_doublsync|reg2                                                                                                                                                          ; Kbd_ctrl:Kbd_Controller|kbd_reg[0]                                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; KEY[0]                                                                                                                                                                                  ; doublesync:key0_doublsync|reg1                                                                                                                                                    ; Not Calculated          ; Not Calculated       ; No                      ;
; KEY[1]                                                                                                                                                                                  ; doublesync:key1_doublsync|reg1                                                                                                                                                    ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]  ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]  ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]  ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][4]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[122]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][0]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[190]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][3]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[212]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[248]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[289]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][5]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][2]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[65]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][5]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[252]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][6]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[124]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[251]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[218]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[49]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][0]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[126]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][0]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[64]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][6]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[172]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[227]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[209]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[247]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][2]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[81]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[202]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][6]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][0]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][3]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[114]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][3]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[73]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[239]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[230]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[222]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][1]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[143]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[210]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[206]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][1]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[175]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][3]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[66]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][2]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[136]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][2]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[145]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][3]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[89]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][0]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[78]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][1]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][2]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[88]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][0]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[80]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][6]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][1]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[95]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][2]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[177]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][6]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[156]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][3]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[153]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][0]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[128]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][2]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[104]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][2]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[152]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[223]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[47]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][4]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[74]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][4]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[99]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[204]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][4]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][4]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[90]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[250]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[150]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[254]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][4]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[106]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[205]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][3]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[146]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][1]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[183]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[244]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[201]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][5]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[116]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][6]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[226]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[93]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[51]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][4]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[138]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][5]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[155]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[221]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][6]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[77]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[211]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][2]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][5]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[75]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][0]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[176]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[55]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][1]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[191]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[219]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][5]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[139]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][2]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[113]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][5]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[148]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[229]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][3]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[105]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[208]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][1]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[111]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][1]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[127]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][6]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[101]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][6]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[188]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][5]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[164]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][2]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[168]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][3]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][6]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[92]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][2]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[72]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[61]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[196]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[253]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][1]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[151]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[234]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][0]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[144]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][5]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[123]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[58]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[198]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[70]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][3]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[137]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][0]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[160]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[237]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[60]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[207]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[109]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[54]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[50]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[192]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[242]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][3]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[169]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[225]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[118]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[52]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[243]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[255]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[241]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][6]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[108]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[238]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][1]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[249]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][3]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[162]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[224]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][1]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[167]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][5]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[187]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[59]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][6]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[117]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][5]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[100]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][4]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[83]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][1]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[71]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][0]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[96]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[233]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][3]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[98]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][4]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[170]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][4]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[154]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[246]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[53]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[189]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][0]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[158]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][5]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[107]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][1]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[119]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][4]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[214]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[217]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[232]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][2]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[97]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[125]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][1]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[79]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][0]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[94]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[200]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][5]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[91]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][2]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[120]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][5]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[171]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][5]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[84]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[102]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][6]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[149]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[235]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][2]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[161]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[193]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[199]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[195]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][4]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[147]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[62]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[245]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[86]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][2]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][4]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[115]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[215]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][0]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[142]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][4]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[67]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[228]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[216]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][6]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[181]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[203]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][1]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[159]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][6]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[140]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][4]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[179]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][1]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[103]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[157]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[194]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[166]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][3]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[185]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][0]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[110]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][0]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[174]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[141]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[236]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][3]                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[121]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[173]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[220]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[63]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[213]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[231]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[182]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][6]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[165]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[240]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][5]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[180]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[197]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[288]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][3]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[178]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][4]                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[163]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]  ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]  ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]  ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]  ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]  ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] ; Not Calculated          ; Not Calculated       ; No                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------+
; Source Node             ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|async_trap             ;
; Synchronization Node    ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|sync_srl16_inferred[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                             ;
; Typical MTBF (years)    ; Not Calculated                                                                             ;
; Included in Design MTBF ; No                                                                                         ;
+-------------------------+--------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                ; 24.067         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                ;                ;              ;                  ;              ;
;  doublesync:ps2c_doublsync|reg2 (INVERTED)                                                  ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50 (INVERTED)                                                                        ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                         ;                ;              ;                  ;              ;
;  Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|async_trap             ;                ;              ;                  ;              ;
; Synchronization Registers                                                                   ;                ;              ;                  ;              ;
;  Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|sync_srl16_inferred[0] ;                ;              ;                  ; 17.799       ;
;  Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|sync_srl16_inferred[1] ;                ;              ;                  ; 6.268        ;
+---------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------+
; Source Node             ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap             ;
; Synchronization Node    ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                ;
; Typical MTBF (years)    ; Not Calculated                                                                                                ;
; Included in Design MTBF ; No                                                                                                            ;
+-------------------------+---------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                       ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                          ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                        ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                           ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                   ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                   ; 25.934         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                      ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                   ;                ;              ;                  ;              ;
;  doublesync:key2_doublsync|reg2                                                                                ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                          ;                ;              ;                  ;              ;
;  CLOCK_50 (INVERTED)                                                                                           ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                            ;                ;              ;                  ;              ;
;  speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap             ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                      ;                ;              ;                  ;              ;
;  speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[0] ;                ;              ;                  ; 18.441       ;
;  speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[1] ;                ;              ;                  ; 7.493        ;
+----------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Source Node             ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|async_trap             ;
; Synchronization Node    ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|sync_srl16_inferred[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                              ;
; Included in Design MTBF ; No                                                                                          ;
+-------------------------+---------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                 ; 26.058         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50 (INVERTED)                                                                         ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                          ;                ;              ;                  ;              ;
;  Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|async_trap             ;                ;              ;                  ;              ;
; Synchronization Registers                                                                    ;                ;              ;                  ;              ;
;  Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|sync_srl16_inferred[0] ;                ;              ;                  ; 18.114       ;
;  Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|sync_srl16_inferred[1] ;                ;              ;                  ; 7.944        ;
+----------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------+
; Chain Summary                                                                                ;
+-------------------------+--------------------------------------------------------------------+
; Property                ; Value                                                              ;
+-------------------------+--------------------------------------------------------------------+
; Source Node             ; audio_controller:audio_control|audio_clock:u4|LRCK_1X              ;
; Synchronization Node    ; to_slow_clk_interface:interface_actual_audio_data_right|clk_delay1 ;
; Worst-Case MTBF (years) ; Not Calculated                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                     ;
; Included in Design MTBF ; No                                                                 ;
+-------------------------+--------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 26.638         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 3.125          ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  audio_controller:audio_control|audio_clock:u4|LRCK_1X                    ;                ; 40.000       ; 25.0 MHz         ;              ;
;  audio_controller:audio_control|audio_clock:u4|LRCK_1X (INVERTED)         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  CLOCK_50 (INVERTED)                                                      ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  audio_controller:audio_control|audio_clock:u4|LRCK_1X                    ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  to_slow_clk_interface:interface_actual_audio_data_right|clk_delay1       ;                ;              ;                  ; 18.419       ;
;  to_slow_clk_interface:interface_actual_audio_data_right|clk_delay2       ;                ;              ;                  ; 8.219        ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|async_trap             ;
; Synchronization Node    ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|sync_srl16_inferred[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                             ;
; Typical MTBF (years)    ; Not Calculated                                                                                             ;
; Included in Design MTBF ; No                                                                                                         ;
+-------------------------+------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                ; 26.638         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                ;                ;              ;                  ;              ;
;  Kbd_ctrl:Kbd_Controller|data_ready                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                         ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|async_trap             ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                   ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|sync_srl16_inferred[0] ;                ;              ;                  ; 18.730       ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|sync_srl16_inferred[1] ;                ;              ;                  ; 7.908        ;
+-------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------+
; Chain Summary                                                                               ;
+-------------------------+-------------------------------------------------------------------+
; Property                ; Value                                                             ;
+-------------------------+-------------------------------------------------------------------+
; Source Node             ; audio_controller:audio_control|audio_clock:u4|LRCK_1X             ;
; Synchronization Node    ; to_slow_clk_interface:interface_actual_audio_data_left|clk_delay1 ;
; Worst-Case MTBF (years) ; Not Calculated                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                    ;
; Included in Design MTBF ; No                                                                ;
+-------------------------+-------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 26.698         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 3.125          ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  audio_controller:audio_control|audio_clock:u4|LRCK_1X                    ;                ; 40.000       ; 25.0 MHz         ;              ;
;  audio_controller:audio_control|audio_clock:u4|LRCK_1X (INVERTED)         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  CLOCK_50 (INVERTED)                                                      ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  audio_controller:audio_control|audio_clock:u4|LRCK_1X                    ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  to_slow_clk_interface:interface_actual_audio_data_left|clk_delay1        ;                ;              ;                  ; 18.543       ;
;  to_slow_clk_interface:interface_actual_audio_data_left|clk_delay2        ;                ;              ;                  ; 8.155        ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------+
; Chain Summary                                                     ;
+-------------------------+-----------------------------------------+
; Property                ; Value                                   ;
+-------------------------+-----------------------------------------+
; Source Node             ; SW[8]                                   ;
; Synchronization Node    ; doublesync:user_scope_enable_sync1|reg1 ;
; Worst-Case MTBF (years) ; Not Calculated                          ;
; Typical MTBF (years)    ; Not Calculated                          ;
; Included in Design MTBF ; No                                      ;
+-------------------------+-----------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 32.499         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 6.25           ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  Unknown                                                                  ;                ;              ;                  ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  CLOCK_50                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  SW[8]                                                                    ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  doublesync:user_scope_enable_sync1|reg1                                  ;                ;              ;                  ; 17.524       ;
;  doublesync:user_scope_enable_sync1|reg2                                  ;                ;              ;                  ; 14.975       ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------+
; Chain Summary                                            ;
+-------------------------+--------------------------------+
; Property                ; Value                          ;
+-------------------------+--------------------------------+
; Source Node             ; PS2_DAT                        ;
; Synchronization Node    ; doublesync:ps2d_doublsync|reg1 ;
; Worst-Case MTBF (years) ; Not Calculated                 ;
; Typical MTBF (years)    ; Not Calculated                 ;
; Included in Design MTBF ; No                             ;
+-------------------------+--------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 33.131         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 6.25           ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  Unknown                                                                  ;                ;              ;                  ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  CLOCK_50                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  PS2_DAT                                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  doublesync:ps2d_doublsync|reg1                                           ;                ;              ;                  ; 16.709       ;
;  doublesync:ps2d_doublsync|reg2                                           ;                ;              ;                  ; 16.422       ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------+
; Chain Summary                                                                  ;
+-------------------------+------------------------------------------------------+
; Property                ; Value                                                ;
+-------------------------+------------------------------------------------------+
; Source Node             ; Synchronizer:Flash_Read_Synchronizer|Flipflop:fdc2|q ;
; Synchronization Node    ; Synchronizer:Flash_Read_Synchronizer|Flipflop:fdc3|q ;
; Worst-Case MTBF (years) ; Not Calculated                                       ;
; Typical MTBF (years)    ; Not Calculated                                       ;
; Included in Design MTBF ; No                                                   ;
+-------------------------+------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 36.196         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 3.125          ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  Divided_Clk:Divided_Clk_22K|outclk                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  CLOCK_50                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  Synchronizer:Flash_Read_Synchronizer|Flipflop:fdc2|q                     ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  Synchronizer:Flash_Read_Synchronizer|Flipflop:fdc3|q                     ;                ;              ;                  ; 17.966       ;
;  Synchronizer:Flash_Read_Synchronizer|Flipflop:fdc4|q                     ;                ;              ;                  ; 18.230       ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                           ;
; Synchronization Node    ; flash:flash_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                            ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                            ;
; Included in Design MTBF ; No                                                                                                                                        ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                ; 37.474         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                       ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                   ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                   ;                ;              ;                  ;              ;
;  flash:flash_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ;                ;              ;                  ; 18.692       ;
;  flash:flash_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ;                ;              ;                  ; 18.782       ;
;  flash:flash_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;                ;              ;                  ; n/a          ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 42.892         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                        ;                ;              ;                  ; 31.147       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.745       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------+
; Property                ; Value                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------+
; Source Node             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_capture ;
; Synchronization Node    ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_sync1   ;
; Worst-Case MTBF (years) ; Not Calculated                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                    ;
; Included in Design MTBF ; No                                                                                ;
+-------------------------+-----------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                           ;
+------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                              ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                       ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                       ; 45.757         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)          ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                       ;                ;              ;                  ;              ;
;  Unknown                                                                           ;                ;              ;                  ;              ;
; Synchronization Clock                                                              ;                ;              ;                  ;              ;
;  CLOCK_50                                                                          ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_capture ;                ;              ;                  ;              ;
; Synchronization Registers                                                          ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_sync1   ;                ;              ;                  ; 18.674       ;
;  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_sync2   ;                ;              ;                  ; 18.763       ;
;  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_sync3   ;                ;              ;                  ; 8.320        ;
+------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------+
; Property                ; Value                                                                            ;
+-------------------------+----------------------------------------------------------------------------------+
; Source Node             ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_capture ;
; Synchronization Node    ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_sync1   ;
; Worst-Case MTBF (years) ; Not Calculated                                                                   ;
; Typical MTBF (years)    ; Not Calculated                                                                   ;
; Included in Design MTBF ; No                                                                               ;
+-------------------------+----------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                          ;
+-----------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                             ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                      ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                      ; 46.075         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)         ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                      ;                ;              ;                  ;              ;
;  Unknown                                                                          ;                ;              ;                  ;              ;
; Synchronization Clock                                                             ;                ;              ;                  ;              ;
;  CLOCK_50                                                                         ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                               ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_capture ;                ;              ;                  ;              ;
; Synchronization Registers                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_sync1   ;                ;              ;                  ; 18.678       ;
;  Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_sync2   ;                ;              ;                  ; 18.667       ;
;  Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_sync3   ;                ;              ;                  ; 8.730        ;
+-----------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Source Node             ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_capture ;
; Synchronization Node    ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync1   ;
; Worst-Case MTBF (years) ; Not Calculated                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                              ;
; Included in Design MTBF ; No                                                                                          ;
+-------------------------+---------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                 ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                 ; 46.191         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                          ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_capture ;                ;              ;                  ;              ;
; Synchronization Registers                                                                    ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync1   ;                ;              ;                  ; 18.673       ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync2   ;                ;              ;                  ; 18.696       ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync3   ;                ;              ;                  ; 8.822        ;
+----------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------+
; Chain Summary                                                                          ;
+-------------------------+--------------------------------------------------------------+
; Property                ; Value                                                        ;
+-------------------------+--------------------------------------------------------------+
; Source Node             ; doublesync:user_scope_enable_sync1|reg2                      ;
; Synchronization Node    ; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg1 ;
; Worst-Case MTBF (years) ; Not Calculated                                               ;
; Typical MTBF (years)    ; Not Calculated                                               ;
; Included in Design MTBF ; No                                                           ;
+-------------------------+--------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                               ; 55.010         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                  ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                               ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                  ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg (INVERTED)                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                        ;                ;              ;                  ;              ;
;  doublesync:user_scope_enable_sync1|reg2                                                                                                                                                   ;                ;              ;                  ;              ;
;  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|enable_scope ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                  ;                ;              ;                  ;              ;
;  scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg1                                                                                                                              ;                ;              ;                  ; 37.251       ;
;  scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                                                                                                              ;                ;              ;                  ; 17.759       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------+
; Chain Summary                                                                          ;
+-------------------------+--------------------------------------------------------------+
; Property                ; Value                                                        ;
+-------------------------+--------------------------------------------------------------+
; Source Node             ; doublesync:user_scope_enable_sync1|reg2                      ;
; Synchronization Node    ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg1 ;
; Worst-Case MTBF (years) ; Not Calculated                                               ;
; Typical MTBF (years)    ; Not Calculated                                               ;
; Included in Design MTBF ; No                                                           ;
+-------------------------+--------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                               ; 55.773         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                  ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                               ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                  ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg (INVERTED)                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                        ;                ;              ;                  ;              ;
;  doublesync:user_scope_enable_sync1|reg2                                                                                                                                                   ;                ;              ;                  ;              ;
;  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|enable_scope ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                  ;                ;              ;                  ;              ;
;  scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg1                                                                                                                              ;                ;              ;                  ; 37.635       ;
;  scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                                                                                                              ;                ;              ;                  ; 18.138       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 73.834         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                        ;                ;              ;                  ; 31.194       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 30.895       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.745       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------+
; Chain Summary                                                ;
+-------------------------+------------------------------------+
; Property                ; Value                              ;
+-------------------------+------------------------------------+
; Source Node             ; doublesync:ps2d_doublsync|reg2     ;
; Synchronization Node    ; Kbd_ctrl:Kbd_Controller|kbd_reg[0] ;
; Worst-Case MTBF (years) ; Not Calculated                     ;
; Typical MTBF (years)    ; Not Calculated                     ;
; Included in Design MTBF ; No                                 ;
+-------------------------+------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 89.613         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 6.25           ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  CLOCK_50                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  doublesync:ps2c_doublsync|reg2 (INVERTED)                                ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  doublesync:ps2d_doublsync|reg2                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  Kbd_ctrl:Kbd_Controller|kbd_reg[0]                                       ;                ;              ;                  ; 37.466       ;
;  Kbd_ctrl:Kbd_Controller|kbd_reg[1]                                       ;                ;              ;                  ; 37.443       ;
;  Kbd_ctrl:Kbd_Controller|kbd_reg[2]                                       ;                ;              ;                  ; 14.704       ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------+
; Chain Summary                                            ;
+-------------------------+--------------------------------+
; Property                ; Value                          ;
+-------------------------+--------------------------------+
; Source Node             ; KEY[0]                         ;
; Synchronization Node    ; doublesync:key0_doublsync|reg1 ;
; Worst-Case MTBF (years) ; Not Calculated                 ;
; Typical MTBF (years)    ; Not Calculated                 ;
; Included in Design MTBF ; No                             ;
+-------------------------+--------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                    ;
+-----------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                ; 91.274         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                         ;                ;              ;                  ;              ;
;  KEY[0]                                                                     ;                ;              ;                  ;              ;
; Synchronization Registers                                                   ;                ;              ;                  ;              ;
;  doublesync:key0_doublsync|reg1                                             ;                ;              ;                  ; 37.750       ;
;  doublesync:key0_doublsync|reg2                                             ;                ;              ;                  ; 36.107       ;
;  speed_up_event_trigger                                                     ;                ;              ;                  ; 17.417       ;
+-----------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------+
; Chain Summary                                            ;
+-------------------------+--------------------------------+
; Property                ; Value                          ;
+-------------------------+--------------------------------+
; Source Node             ; KEY[1]                         ;
; Synchronization Node    ; doublesync:key1_doublsync|reg1 ;
; Worst-Case MTBF (years) ; Not Calculated                 ;
; Typical MTBF (years)    ; Not Calculated                 ;
; Included in Design MTBF ; No                             ;
+-------------------------+--------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                    ;
+-----------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                ; 92.099         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                         ;                ;              ;                  ;              ;
;  KEY[1]                                                                     ;                ;              ;                  ;              ;
; Synchronization Registers                                                   ;                ;              ;                  ;              ;
;  doublesync:key1_doublsync|reg1                                             ;                ;              ;                  ; 37.832       ;
;  doublesync:key1_doublsync|reg2                                             ;                ;              ;                  ; 36.552       ;
;  speed_down_event_trigger                                                   ;                ;              ;                  ; 17.715       ;
+-----------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 4              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 104.931        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                        ;                ;              ;                  ; 31.214       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.077       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 30.895       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.745       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 5              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 136.353        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                        ;                ;              ;                  ; 31.302       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ;                ;              ;                  ; 31.334       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.077       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 30.895       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.745       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                     ;
; Included in Design MTBF ; No                                                                                                                                 ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 4              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 146.840        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  Unknown                                                                                                                            ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                               ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0] ;                ;              ;                  ; 38.177       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1] ;                ;              ;                  ; 38.148       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2] ;                ;              ;                  ; 37.616       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3] ;                ;              ;                  ; 32.899       ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 167.179        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                        ;                ;              ;                  ; 31.172       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] ;                ;              ;                  ; 30.956       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ;                ;              ;                  ; 31.334       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.077       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 30.895       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.745       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][4] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[122]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 187.138        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][4]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[122]                                                                                                                                                                         ;                ;              ;                  ; 37.503       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][122]                                                                                    ;                ;              ;                  ; 38.290       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][122]                                                                                    ;                ;              ;                  ; 37.963       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][122]                                                                                    ;                ;              ;                  ; 36.289       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][122]                                                                                    ;                ;              ;                  ; 37.093       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg2 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][0] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[190]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 187.204        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][0]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[190]                                                                                                                                                                          ;                ;              ;                  ; 36.713       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][190]                                                                                     ;                ;              ;                  ; 38.066       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][190]                                                                                     ;                ;              ;                  ; 37.785       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][190]                                                                                     ;                ;              ;                  ; 36.747       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][190]                                                                                     ;                ;              ;                  ; 37.893       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg30 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][3] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 187.245        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                          ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][3]                                                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[82]                                                                                                                                                                         ;                ;              ;                  ; 38.102       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][82]                                                                                    ;                ;              ;                  ; 37.224       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][82]                                                                                    ;                ;              ;                  ; 37.119       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][82]                                                                                    ;                ;              ;                  ; 37.503       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]                                                                                    ;                ;              ;                  ; 37.297       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg2 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[212] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 187.252        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[212]                                                                                                                                                                          ;                ;              ;                  ; 36.857       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][212]                                                                                     ;                ;              ;                  ; 37.858       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][212]                                                                                     ;                ;              ;                  ; 37.378       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][212]                                                                                     ;                ;              ;                  ; 38.198       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][212]                                                                                     ;                ;              ;                  ; 36.961       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg12 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[248] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 187.383        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[248]                                                                                                                                                                         ;                ;              ;                  ; 38.001       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][248]                                                                                    ;                ;              ;                  ; 37.447       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][248]                                                                                    ;                ;              ;                  ; 37.306       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][248]                                                                                    ;                ;              ;                  ; 37.212       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][248]                                                                                    ;                ;              ;                  ; 37.417       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg8 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[289] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 187.410        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[289]                                                                                                                                                                         ;                ;              ;                  ; 37.999       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][289]                                                                                    ;                ;              ;                  ; 38.145       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][289]                                                                                    ;                ;              ;                  ; 37.303       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][289]                                                                                    ;                ;              ;                  ; 36.375       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][289]                                                                                    ;                ;              ;                  ; 37.588       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a280~porta_datain_reg9 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][5] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 187.524        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][5]                                                                                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]                                                                                                                                                                          ;                ;              ;                  ; 37.530       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][132]                                                                                     ;                ;              ;                  ; 37.163       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][132]                                                                                     ;                ;              ;                  ; 37.361       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][132]                                                                                     ;                ;              ;                  ; 37.753       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][132]                                                                                     ;                ;              ;                  ; 37.717       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg12 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 187.548        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                                                                                                                         ;                ;              ;                  ; 37.294       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                    ;                ;              ;                  ; 37.262       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                    ;                ;              ;                  ; 38.127       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                    ;                ;              ;                  ; 37.379       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                    ;                ;              ;                  ; 37.486       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg37 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][2] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[65]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 187.590        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][2]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[65]                                                                                                                                                                          ;                ;              ;                  ; 37.818       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][65]                                                                                     ;                ;              ;                  ; 36.603       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][65]                                                                                     ;                ;              ;                  ; 37.917       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][65]                                                                                     ;                ;              ;                  ; 38.121       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                     ;                ;              ;                  ; 37.131       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg25 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][5] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 187.637        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][5]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]                                                                                                                                                                          ;                ;              ;                  ; 38.044       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][68]                                                                                     ;                ;              ;                  ; 37.176       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][68]                                                                                     ;                ;              ;                  ; 37.708       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][68]                                                                                     ;                ;              ;                  ; 37.683       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68]                                                                                     ;                ;              ;                  ; 37.026       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg28 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[252] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 187.646        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[252]                                                                                                                                                                          ;                ;              ;                  ; 37.691       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][252]                                                                                     ;                ;              ;                  ; 37.587       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][252]                                                                                     ;                ;              ;                  ; 37.733       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][252]                                                                                     ;                ;              ;                  ; 37.192       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][252]                                                                                     ;                ;              ;                  ; 37.443       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg12 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][6] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[124]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 187.653        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][6]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[124]                                                                                                                                                                         ;                ;              ;                  ; 37.835       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][124]                                                                                    ;                ;              ;                  ; 38.066       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][124]                                                                                    ;                ;              ;                  ; 38.065       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][124]                                                                                    ;                ;              ;                  ; 36.849       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][124]                                                                                    ;                ;              ;                  ; 36.838       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg4 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[251] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 187.740        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[251]                                                                                                                                                                          ;                ;              ;                  ; 37.826       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][251]                                                                                     ;                ;              ;                  ; 37.855       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][251]                                                                                     ;                ;              ;                  ; 36.914       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][251]                                                                                     ;                ;              ;                  ; 38.118       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][251]                                                                                     ;                ;              ;                  ; 37.027       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg11 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[40] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 187.774        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]                                                                                                                                                                         ;                ;              ;                  ; 37.071       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][40]                                                                                    ;                ;              ;                  ; 37.959       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][40]                                                                                    ;                ;              ;                  ; 38.109       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][40]                                                                                    ;                ;              ;                  ; 37.239       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                    ;                ;              ;                  ; 37.396       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[218] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 187.895        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[218]                                                                                                                                                                          ;                ;              ;                  ; 38.208       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][218]                                                                                     ;                ;              ;                  ; 37.773       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][218]                                                                                     ;                ;              ;                  ; 37.395       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][218]                                                                                     ;                ;              ;                  ; 37.517       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][218]                                                                                     ;                ;              ;                  ; 37.002       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg18 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[49] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 187.895        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[49]                                                                                                                                                                         ;                ;              ;                  ; 37.776       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][49]                                                                                    ;                ;              ;                  ; 37.860       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][49]                                                                                    ;                ;              ;                  ; 38.099       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][49]                                                                                    ;                ;              ;                  ; 37.549       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                    ;                ;              ;                  ; 36.611       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg9 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][0] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[126]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 187.921        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][0]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[126]                                                                                                                                                                         ;                ;              ;                  ; 37.782       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][126]                                                                                    ;                ;              ;                  ; 37.865       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][126]                                                                                    ;                ;              ;                  ; 38.036       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][126]                                                                                    ;                ;              ;                  ; 37.014       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][126]                                                                                    ;                ;              ;                  ; 37.224       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg6 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][0] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[64]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 187.924        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][0]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[64]                                                                                                                                                                          ;                ;              ;                  ; 37.553       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][64]                                                                                     ;                ;              ;                  ; 37.876       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][64]                                                                                     ;                ;              ;                  ; 38.164       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][64]                                                                                     ;                ;              ;                  ; 37.178       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                     ;                ;              ;                  ; 37.153       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg24 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][6] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[172]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 187.964        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][6]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[172]                                                                                                                                                                          ;                ;              ;                  ; 37.732       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][172]                                                                                     ;                ;              ;                  ; 38.052       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][172]                                                                                     ;                ;              ;                  ; 38.071       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][172]                                                                                     ;                ;              ;                  ; 36.201       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][172]                                                                                     ;                ;              ;                  ; 37.908       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg12 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ;                                                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 187.995        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                         ;                ;              ;                  ; 37.528       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                    ;                ;              ;                  ; 37.599       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                    ;                ;              ;                  ; 37.780       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                    ;                ;              ;                  ; 38.115       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                    ;                ;              ;                  ; 36.973       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg2 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[227] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.037        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[227]                                                                                                                                                                          ;                ;              ;                  ; 37.834       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][227]                                                                                     ;                ;              ;                  ; 38.206       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][227]                                                                                     ;                ;              ;                  ; 37.378       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][227]                                                                                     ;                ;              ;                  ; 37.697       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][227]                                                                                     ;                ;              ;                  ; 36.922       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg27 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[209] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.057        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[209]                                                                                                                                                                         ;                ;              ;                  ; 37.542       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][209]                                                                                    ;                ;              ;                  ; 38.006       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][209]                                                                                    ;                ;              ;                  ; 37.586       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][209]                                                                                    ;                ;              ;                  ; 37.697       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][209]                                                                                    ;                ;              ;                  ; 37.226       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg9 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.084        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                         ;                ;              ;                  ; 37.450       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                    ;                ;              ;                  ; 37.786       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                    ;                ;              ;                  ; 37.450       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                    ;                ;              ;                  ; 37.894       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                    ;                ;              ;                  ; 37.504       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg23 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[247] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.106        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[247]                                                                                                                                                                         ;                ;              ;                  ; 37.750       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][247]                                                                                    ;                ;              ;                  ; 37.981       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][247]                                                                                    ;                ;              ;                  ; 37.872       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][247]                                                                                    ;                ;              ;                  ; 37.630       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][247]                                                                                    ;                ;              ;                  ; 36.873       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg7 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][2] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[81]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.126        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                          ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][2]                                                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[81]                                                                                                                                                                         ;                ;              ;                  ; 37.975       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][81]                                                                                    ;                ;              ;                  ; 37.335       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][81]                                                                                    ;                ;              ;                  ; 38.101       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][81]                                                                                    ;                ;              ;                  ; 37.171       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                    ;                ;              ;                  ; 37.544       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg1 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[202] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.152        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[202]                                                                                                                                                                         ;                ;              ;                  ; 37.871       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][202]                                                                                    ;                ;              ;                  ; 37.699       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][202]                                                                                    ;                ;              ;                  ; 37.895       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][202]                                                                                    ;                ;              ;                  ; 37.743       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][202]                                                                                    ;                ;              ;                  ; 36.944       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg2 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][6] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.178        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][6]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[69]                                                                                                                                                                          ;                ;              ;                  ; 37.953       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][69]                                                                                     ;                ;              ;                  ; 37.875       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][69]                                                                                     ;                ;              ;                  ; 37.664       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][69]                                                                                     ;                ;              ;                  ; 37.427       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]                                                                                     ;                ;              ;                  ; 37.259       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg29 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][0] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.198        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][0]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]                                                                                                                                                                         ;                ;              ;                  ; 37.890       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][112]                                                                                    ;                ;              ;                  ; 38.154       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][112]                                                                                    ;                ;              ;                  ; 37.788       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][112]                                                                                    ;                ;              ;                  ; 37.791       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][112]                                                                                    ;                ;              ;                  ; 36.575       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg32 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][3] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[114]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.202        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][3]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[114]                                                                                                                                                                         ;                ;              ;                  ; 37.964       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][114]                                                                                    ;                ;              ;                  ; 37.947       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][114]                                                                                    ;                ;              ;                  ; 37.172       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][114]                                                                                    ;                ;              ;                  ; 37.514       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][114]                                                                                    ;                ;              ;                  ; 37.605       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg34 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][3] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[73]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.205        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][3]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[73]                                                                                                                                                                          ;                ;              ;                  ; 37.895       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][73]                                                                                     ;                ;              ;                  ; 37.571       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][73]                                                                                     ;                ;              ;                  ; 37.776       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][73]                                                                                     ;                ;              ;                  ; 37.614       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                     ;                ;              ;                  ; 37.349       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg33 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[239] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.260        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[239]                                                                                                                                                                          ;                ;              ;                  ; 38.149       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][239]                                                                                     ;                ;              ;                  ; 37.748       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][239]                                                                                     ;                ;              ;                  ; 37.494       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][239]                                                                                     ;                ;              ;                  ; 37.604       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][239]                                                                                     ;                ;              ;                  ; 37.265       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg39 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[230] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.270        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[230]                                                                                                                                                                          ;                ;              ;                  ; 38.068       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][230]                                                                                     ;                ;              ;                  ; 37.893       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][230]                                                                                     ;                ;              ;                  ; 37.251       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][230]                                                                                     ;                ;              ;                  ; 37.699       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][230]                                                                                     ;                ;              ;                  ; 37.359       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg30 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[222] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.278        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[222]                                                                                                                                                                          ;                ;              ;                  ; 37.834       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][222]                                                                                     ;                ;              ;                  ; 37.887       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][222]                                                                                     ;                ;              ;                  ; 37.682       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][222]                                                                                     ;                ;              ;                  ; 37.811       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][222]                                                                                     ;                ;              ;                  ; 37.064       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg22 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][1] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[143]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.278        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][1]                                                                                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[143]                                                                                                                                                                          ;                ;              ;                  ; 37.977       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][143]                                                                                     ;                ;              ;                  ; 38.126       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][143]                                                                                     ;                ;              ;                  ; 36.960       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][143]                                                                                     ;                ;              ;                  ; 38.031       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][143]                                                                                     ;                ;              ;                  ; 37.184       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg23 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[210] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.304        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[210]                                                                                                                                                                          ;                ;              ;                  ; 38.089       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][210]                                                                                     ;                ;              ;                  ; 37.512       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][210]                                                                                     ;                ;              ;                  ; 38.016       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][210]                                                                                     ;                ;              ;                  ; 37.848       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][210]                                                                                     ;                ;              ;                  ; 36.839       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg10 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[206] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.319        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[206]                                                                                                                                                                         ;                ;              ;                  ; 38.115       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][206]                                                                                    ;                ;              ;                  ; 37.740       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][206]                                                                                    ;                ;              ;                  ; 37.619       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][206]                                                                                    ;                ;              ;                  ; 37.537       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][206]                                                                                    ;                ;              ;                  ; 37.308       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg6 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.320        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                         ;                ;              ;                  ; 37.071       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                    ;                ;              ;                  ; 37.693       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                    ;                ;              ;                  ; 37.578       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                    ;                ;              ;                  ; 38.034       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                    ;                ;              ;                  ; 37.944       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg14 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][1] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[175]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.321        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][1]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[175]                                                                                                                                                                          ;                ;              ;                  ; 37.575       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][175]                                                                                     ;                ;              ;                  ; 37.968       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][175]                                                                                     ;                ;              ;                  ; 37.534       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][175]                                                                                     ;                ;              ;                  ; 38.083       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][175]                                                                                     ;                ;              ;                  ; 37.161       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg15 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][3] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[66]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.324        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][3]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[66]                                                                                                                                                                          ;                ;              ;                  ; 37.520       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][66]                                                                                     ;                ;              ;                  ; 37.812       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][66]                                                                                     ;                ;              ;                  ; 37.662       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][66]                                                                                     ;                ;              ;                  ; 37.997       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                     ;                ;              ;                  ; 37.333       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg26 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][2] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[136]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.334        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][2]                                                                                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[136]                                                                                                                                                                          ;                ;              ;                  ; 37.993       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][136]                                                                                     ;                ;              ;                  ; 37.299       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][136]                                                                                     ;                ;              ;                  ; 37.658       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][136]                                                                                     ;                ;              ;                  ; 38.084       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][136]                                                                                     ;                ;              ;                  ; 37.300       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg16 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][2] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[145]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.336        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][2]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[145]                                                                                                                                                                          ;                ;              ;                  ; 38.063       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][145]                                                                                     ;                ;              ;                  ; 37.826       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][145]                                                                                     ;                ;              ;                  ; 37.058       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][145]                                                                                     ;                ;              ;                  ; 38.108       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][145]                                                                                     ;                ;              ;                  ; 37.281       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg25 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][3] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[89]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.339        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                          ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][3]                                                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[89]                                                                                                                                                                         ;                ;              ;                  ; 37.738       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][89]                                                                                    ;                ;              ;                  ; 37.692       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][89]                                                                                    ;                ;              ;                  ; 37.814       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][89]                                                                                    ;                ;              ;                  ; 37.840       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][89]                                                                                    ;                ;              ;                  ; 37.255       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg9 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][0] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[78]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.339        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][0]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[78]                                                                                                                                                                          ;                ;              ;                  ; 38.063       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][78]                                                                                     ;                ;              ;                  ; 38.054       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][78]                                                                                     ;                ;              ;                  ; 37.079       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][78]                                                                                     ;                ;              ;                  ; 37.951       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][78]                                                                                     ;                ;              ;                  ; 37.192       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg38 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][1] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.350        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                          ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][1]                                                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[87]                                                                                                                                                                         ;                ;              ;                  ; 37.434       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][87]                                                                                    ;                ;              ;                  ; 38.040       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][87]                                                                                    ;                ;              ;                  ; 37.470       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][87]                                                                                    ;                ;              ;                  ; 37.882       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][87]                                                                                    ;                ;              ;                  ; 37.524       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg7 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][2] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[88]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.367        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                          ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][2]                                                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[88]                                                                                                                                                                         ;                ;              ;                  ; 37.803       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][88]                                                                                    ;                ;              ;                  ; 38.141       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][88]                                                                                    ;                ;              ;                  ; 37.245       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][88]                                                                                    ;                ;              ;                  ; 37.606       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]                                                                                    ;                ;              ;                  ; 37.572       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg8 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][0] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[80]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.382        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                          ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][0]                                                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[80]                                                                                                                                                                         ;                ;              ;                  ; 37.656       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][80]                                                                                    ;                ;              ;                  ; 37.331       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][80]                                                                                    ;                ;              ;                  ; 37.907       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][80]                                                                                    ;                ;              ;                  ; 37.839       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][80]                                                                                    ;                ;              ;                  ; 37.649       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][6] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.383        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                          ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][6]                                                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[85]                                                                                                                                                                         ;                ;              ;                  ; 37.993       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][85]                                                                                    ;                ;              ;                  ; 37.758       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][85]                                                                                    ;                ;              ;                  ; 38.099       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][85]                                                                                    ;                ;              ;                  ; 37.381       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][85]                                                                                    ;                ;              ;                  ; 37.152       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg5 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][1] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[95]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.390        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][1]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[95]                                                                                                                                                                          ;                ;              ;                  ; 37.068       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][95]                                                                                     ;                ;              ;                  ; 37.917       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][95]                                                                                     ;                ;              ;                  ; 37.951       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][95]                                                                                     ;                ;              ;                  ; 37.955       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][95]                                                                                     ;                ;              ;                  ; 37.499       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg15 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][2] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[177]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.417        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][2]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[177]                                                                                                                                                                          ;                ;              ;                  ; 37.981       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][177]                                                                                     ;                ;              ;                  ; 37.598       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][177]                                                                                     ;                ;              ;                  ; 37.606       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][177]                                                                                     ;                ;              ;                  ; 37.605       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][177]                                                                                     ;                ;              ;                  ; 37.627       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg17 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][6] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[156]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.420        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][6]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[156]                                                                                                                                                                          ;                ;              ;                  ; 37.755       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][156]                                                                                     ;                ;              ;                  ; 38.036       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][156]                                                                                     ;                ;              ;                  ; 38.098       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][156]                                                                                     ;                ;              ;                  ; 36.822       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][156]                                                                                     ;                ;              ;                  ; 37.709       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg36 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][3] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[153]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.431        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][3]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[153]                                                                                                                                                                          ;                ;              ;                  ; 37.791       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][153]                                                                                     ;                ;              ;                  ; 37.569       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][153]                                                                                     ;                ;              ;                  ; 37.972       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][153]                                                                                     ;                ;              ;                  ; 37.777       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][153]                                                                                     ;                ;              ;                  ; 37.322       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg33 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][0] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[128]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.442        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][0]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[128]                                                                                                                                                                         ;                ;              ;                  ; 37.649       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][128]                                                                                    ;                ;              ;                  ; 37.936       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][128]                                                                                    ;                ;              ;                  ; 37.892       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][128]                                                                                    ;                ;              ;                  ; 38.108       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][128]                                                                                    ;                ;              ;                  ; 36.857       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg8 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[48] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.446        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]                                                                                                                                                                         ;                ;              ;                  ; 38.046       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][48]                                                                                    ;                ;              ;                  ; 37.275       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][48]                                                                                    ;                ;              ;                  ; 37.867       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][48]                                                                                    ;                ;              ;                  ; 38.140       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                    ;                ;              ;                  ; 37.118       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg8 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][2] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[104]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.454        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][2]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[104]                                                                                                                                                                         ;                ;              ;                  ; 37.844       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][104]                                                                                    ;                ;              ;                  ; 37.100       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][104]                                                                                    ;                ;              ;                  ; 38.008       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][104]                                                                                    ;                ;              ;                  ; 38.186       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][104]                                                                                    ;                ;              ;                  ; 37.316       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg24 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][2] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[152]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.467        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][2]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[152]                                                                                                                                                                          ;                ;              ;                  ; 38.248       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][152]                                                                                     ;                ;              ;                  ; 37.505       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][152]                                                                                     ;                ;              ;                  ; 38.060       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][152]                                                                                     ;                ;              ;                  ; 37.648       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][152]                                                                                     ;                ;              ;                  ; 37.006       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg32 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.505        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]                                                                                                                                                                         ;                ;              ;                  ; 36.909       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][41]                                                                                    ;                ;              ;                  ; 38.124       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][41]                                                                                    ;                ;              ;                  ; 38.093       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                    ;                ;              ;                  ; 37.791       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                    ;                ;              ;                  ; 37.588       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg1 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[223] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.506        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[223]                                                                                                                                                                          ;                ;              ;                  ; 38.036       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][223]                                                                                     ;                ;              ;                  ; 37.794       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][223]                                                                                     ;                ;              ;                  ; 37.747       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][223]                                                                                     ;                ;              ;                  ; 37.918       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][223]                                                                                     ;                ;              ;                  ; 37.011       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg23 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[47] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.507        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[47]                                                                                                                                                                         ;                ;              ;                  ; 38.061       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][47]                                                                                    ;                ;              ;                  ; 37.891       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][47]                                                                                    ;                ;              ;                  ; 38.101       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][47]                                                                                    ;                ;              ;                  ; 37.586       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                    ;                ;              ;                  ; 36.868       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg7 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][4] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[74]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.514        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][4]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[74]                                                                                                                                                                          ;                ;              ;                  ; 38.144       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][74]                                                                                     ;                ;              ;                  ; 38.090       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][74]                                                                                     ;                ;              ;                  ; 37.445       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][74]                                                                                     ;                ;              ;                  ; 37.789       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74]                                                                                     ;                ;              ;                  ; 37.046       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg34 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][4] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[99]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.523        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][4]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[99]                                                                                                                                                                          ;                ;              ;                  ; 38.029       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][99]                                                                                     ;                ;              ;                  ; 37.175       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][99]                                                                                     ;                ;              ;                  ; 38.021       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][99]                                                                                     ;                ;              ;                  ; 37.779       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][99]                                                                                     ;                ;              ;                  ; 37.519       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg19 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.524        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                         ;                ;              ;                  ; 37.673       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                    ;                ;              ;                  ; 37.528       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                    ;                ;              ;                  ; 38.215       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                    ;                ;              ;                  ; 37.675       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                    ;                ;              ;                  ; 37.433       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg22 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[204] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.532        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[204]                                                                                                                                                                         ;                ;              ;                  ; 37.737       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][204]                                                                                    ;                ;              ;                  ; 37.619       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][204]                                                                                    ;                ;              ;                  ; 38.001       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][204]                                                                                    ;                ;              ;                  ; 38.128       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][204]                                                                                    ;                ;              ;                  ; 37.047       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg4 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][4] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.537        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][4]                                                                                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]                                                                                                                                                                          ;                ;              ;                  ; 37.902       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][131]                                                                                     ;                ;              ;                  ; 37.696       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][131]                                                                                     ;                ;              ;                  ; 38.225       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][131]                                                                                     ;                ;              ;                  ; 37.066       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][131]                                                                                     ;                ;              ;                  ; 37.648       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg11 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][4] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[90]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.545        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][4]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[90]                                                                                                                                                                          ;                ;              ;                  ; 37.669       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][90]                                                                                     ;                ;              ;                  ; 37.877       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][90]                                                                                     ;                ;              ;                  ; 37.697       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][90]                                                                                     ;                ;              ;                  ; 37.632       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90]                                                                                     ;                ;              ;                  ; 37.670       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg10 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[250] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.566        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[250]                                                                                                                                                                          ;                ;              ;                  ; 37.640       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][250]                                                                                     ;                ;              ;                  ; 38.015       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][250]                                                                                     ;                ;              ;                  ; 37.712       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][250]                                                                                     ;                ;              ;                  ; 37.697       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][250]                                                                                     ;                ;              ;                  ; 37.502       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg10 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[150] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.570        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[150]                                                                                                                                                                          ;                ;              ;                  ; 37.777       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][150]                                                                                     ;                ;              ;                  ; 38.109       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][150]                                                                                     ;                ;              ;                  ; 37.978       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][150]                                                                                     ;                ;              ;                  ; 37.142       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][150]                                                                                     ;                ;              ;                  ; 37.564       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg30 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[254] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.582        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[254]                                                                                                                                                                          ;                ;              ;                  ; 37.563       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][254]                                                                                     ;                ;              ;                  ; 37.611       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][254]                                                                                     ;                ;              ;                  ; 38.206       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][254]                                                                                     ;                ;              ;                  ; 37.755       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][254]                                                                                     ;                ;              ;                  ; 37.447       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg14 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][4] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[106]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.606        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][4]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[106]                                                                                                                                                                         ;                ;              ;                  ; 38.164       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][106]                                                                                    ;                ;              ;                  ; 38.089       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][106]                                                                                    ;                ;              ;                  ; 37.546       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][106]                                                                                    ;                ;              ;                  ; 37.382       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][106]                                                                                    ;                ;              ;                  ; 37.425       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg26 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[205] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.608        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[205]                                                                                                                                                                         ;                ;              ;                  ; 38.103       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][205]                                                                                    ;                ;              ;                  ; 37.389       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][205]                                                                                    ;                ;              ;                  ; 37.694       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][205]                                                                                    ;                ;              ;                  ; 38.106       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][205]                                                                                    ;                ;              ;                  ; 37.316       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg5 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][3] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[146]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.647        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][3]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[146]                                                                                                                                                                          ;                ;              ;                  ; 37.711       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][146]                                                                                     ;                ;              ;                  ; 37.973       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][146]                                                                                     ;                ;              ;                  ; 37.977       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][146]                                                                                     ;                ;              ;                  ; 37.584       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][146]                                                                                     ;                ;              ;                  ; 37.402       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg26 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][1] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[183]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.674        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][1]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[183]                                                                                                                                                                          ;                ;              ;                  ; 38.070       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][183]                                                                                     ;                ;              ;                  ; 38.109       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][183]                                                                                     ;                ;              ;                  ; 37.814       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][183]                                                                                     ;                ;              ;                  ; 37.554       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][183]                                                                                     ;                ;              ;                  ; 37.127       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg23 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[244] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.683        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[244]                                                                                                                                                                         ;                ;              ;                  ; 38.072       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][244]                                                                                    ;                ;              ;                  ; 37.923       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][244]                                                                                    ;                ;              ;                  ; 38.044       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][244]                                                                                    ;                ;              ;                  ; 37.395       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][244]                                                                                    ;                ;              ;                  ; 37.249       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg4 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[201] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.685        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[201]                                                                                                                                                                         ;                ;              ;                  ; 38.116       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][201]                                                                                    ;                ;              ;                  ; 37.624       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][201]                                                                                    ;                ;              ;                  ; 37.644       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][201]                                                                                    ;                ;              ;                  ; 37.666       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][201]                                                                                    ;                ;              ;                  ; 37.635       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg1 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][5] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[116]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.685        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][5]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[116]                                                                                                                                                                         ;                ;              ;                  ; 37.519       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][116]                                                                                    ;                ;              ;                  ; 37.698       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][116]                                                                                    ;                ;              ;                  ; 37.658       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][116]                                                                                    ;                ;              ;                  ; 38.065       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][116]                                                                                    ;                ;              ;                  ; 37.745       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg36 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[42] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.695        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]                                                                                                                                                                         ;                ;              ;                  ; 37.580       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][42]                                                                                    ;                ;              ;                  ; 37.568       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                    ;                ;              ;                  ; 38.266       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][42]                                                                                    ;                ;              ;                  ; 38.082       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                    ;                ;              ;                  ; 37.199       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg2 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ;                                                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 188.699        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                         ;                ;              ;                  ; 38.192       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                    ;                ;              ;                  ; 37.958       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                    ;                ;              ;                  ; 38.122       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                    ;                ;              ;                  ; 38.044       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                    ;                ;              ;                  ; 36.383       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg4 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][6] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.706        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][6]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]                                                                                                                                                                          ;                ;              ;                  ; 37.555       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][76]                                                                                     ;                ;              ;                  ; 37.485       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][76]                                                                                     ;                ;              ;                  ; 37.921       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][76]                                                                                     ;                ;              ;                  ; 38.214       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][76]                                                                                     ;                ;              ;                  ; 37.531       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg36 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[226] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.712        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[226]                                                                                                                                                                          ;                ;              ;                  ; 37.678       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][226]                                                                                     ;                ;              ;                  ; 37.856       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][226]                                                                                     ;                ;              ;                  ; 38.126       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][226]                                                                                     ;                ;              ;                  ; 37.721       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][226]                                                                                     ;                ;              ;                  ; 37.331       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg26 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[93] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.724        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[93]                                                                                                                                                                          ;                ;              ;                  ; 38.058       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][93]                                                                                     ;                ;              ;                  ; 38.104       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][93]                                                                                     ;                ;              ;                  ; 37.531       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][93]                                                                                     ;                ;              ;                  ; 37.358       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][93]                                                                                     ;                ;              ;                  ; 37.673       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg13 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[51] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.725        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[51]                                                                                                                                                                          ;                ;              ;                  ; 37.815       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][51]                                                                                     ;                ;              ;                  ; 38.215       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][51]                                                                                     ;                ;              ;                  ; 38.117       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][51]                                                                                     ;                ;              ;                  ; 37.474       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                     ;                ;              ;                  ; 37.104       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg11 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][4] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[138]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.729        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][4]                                                                                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[138]                                                                                                                                                                          ;                ;              ;                  ; 37.978       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][138]                                                                                     ;                ;              ;                  ; 37.805       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][138]                                                                                     ;                ;              ;                  ; 37.871       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][138]                                                                                     ;                ;              ;                  ; 37.671       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][138]                                                                                     ;                ;              ;                  ; 37.404       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg18 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][5] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[155]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.730        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][5]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[155]                                                                                                                                                                          ;                ;              ;                  ; 37.734       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][155]                                                                                     ;                ;              ;                  ; 37.664       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][155]                                                                                     ;                ;              ;                  ; 38.050       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][155]                                                                                     ;                ;              ;                  ; 37.816       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][155]                                                                                     ;                ;              ;                  ; 37.466       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg35 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.733        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                         ;                ;              ;                  ; 37.411       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                    ;                ;              ;                  ; 38.179       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                    ;                ;              ;                  ; 37.918       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                    ;                ;              ;                  ; 38.063       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                    ;                ;              ;                  ; 37.162       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg25 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.734        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]                                                                                                                                                                          ;                ;              ;                  ; 38.162       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][57]                                                                                     ;                ;              ;                  ; 38.230       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][57]                                                                                     ;                ;              ;                  ; 38.155       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][57]                                                                                     ;                ;              ;                  ; 37.494       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                     ;                ;              ;                  ; 36.693       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg17 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[221] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.740        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[221]                                                                                                                                                                          ;                ;              ;                  ; 38.075       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][221]                                                                                     ;                ;              ;                  ; 37.907       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][221]                                                                                     ;                ;              ;                  ; 37.653       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][221]                                                                                     ;                ;              ;                  ; 37.894       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][221]                                                                                     ;                ;              ;                  ; 37.211       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg21 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][6] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.759        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][6]                                                                                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]                                                                                                                                                                          ;                ;              ;                  ; 38.215       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][133]                                                                                     ;                ;              ;                  ; 38.052       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][133]                                                                                     ;                ;              ;                  ; 37.529       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][133]                                                                                     ;                ;              ;                  ; 37.604       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][133]                                                                                     ;                ;              ;                  ; 37.359       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg13 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[77] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.763        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[77]                                                                                                                                                                          ;                ;              ;                  ; 38.160       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][77]                                                                                     ;                ;              ;                  ; 37.781       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][77]                                                                                     ;                ;              ;                  ; 37.661       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][77]                                                                                     ;                ;              ;                  ; 37.850       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][77]                                                                                     ;                ;              ;                  ; 37.311       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg37 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[211] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.764        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[211]                                                                                                                                                                          ;                ;              ;                  ; 37.634       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][211]                                                                                     ;                ;              ;                  ; 37.806       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][211]                                                                                     ;                ;              ;                  ; 38.123       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][211]                                                                                     ;                ;              ;                  ; 38.050       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][211]                                                                                     ;                ;              ;                  ; 37.151       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg11 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][2] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.766        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][2]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]                                                                                                                                                                         ;                ;              ;                  ; 38.093       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][129]                                                                                    ;                ;              ;                  ; 37.836       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][129]                                                                                    ;                ;              ;                  ; 38.125       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][129]                                                                                    ;                ;              ;                  ; 37.292       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][129]                                                                                    ;                ;              ;                  ; 37.420       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg9 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.774        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                         ;                ;              ;                  ; 38.056       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                    ;                ;              ;                  ; 38.103       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                    ;                ;              ;                  ; 38.123       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                    ;                ;              ;                  ; 37.407       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                                                    ;                ;              ;                  ; 37.085       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg29 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][5] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[75]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.776        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][5]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[75]                                                                                                                                                                          ;                ;              ;                  ; 38.108       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][75]                                                                                     ;                ;              ;                  ; 38.122       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][75]                                                                                     ;                ;              ;                  ; 37.580       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][75]                                                                                     ;                ;              ;                  ; 37.728       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][75]                                                                                     ;                ;              ;                  ; 37.238       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg35 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][0] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[176]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.782        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][0]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[176]                                                                                                                                                                          ;                ;              ;                  ; 37.064       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][176]                                                                                     ;                ;              ;                  ; 38.135       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][176]                                                                                     ;                ;              ;                  ; 37.863       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][176]                                                                                     ;                ;              ;                  ; 38.058       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][176]                                                                                     ;                ;              ;                  ; 37.662       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg16 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[55] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.799        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[55]                                                                                                                                                                          ;                ;              ;                  ; 38.202       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][55]                                                                                     ;                ;              ;                  ; 38.060       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][55]                                                                                     ;                ;              ;                  ; 37.869       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][55]                                                                                     ;                ;              ;                  ; 37.734       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                     ;                ;              ;                  ; 36.934       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg15 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][1] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[191]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.804        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][1]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[191]                                                                                                                                                                          ;                ;              ;                  ; 38.052       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][191]                                                                                     ;                ;              ;                  ; 37.243       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][191]                                                                                     ;                ;              ;                  ; 38.088       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][191]                                                                                     ;                ;              ;                  ; 37.641       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][191]                                                                                     ;                ;              ;                  ; 37.780       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg31 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[219] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.810        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[219]                                                                                                                                                                          ;                ;              ;                  ; 37.739       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][219]                                                                                     ;                ;              ;                  ; 37.894       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][219]                                                                                     ;                ;              ;                  ; 38.157       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][219]                                                                                     ;                ;              ;                  ; 37.784       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][219]                                                                                     ;                ;              ;                  ; 37.236       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg19 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][5] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[139]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.814        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][5]                                                                                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[139]                                                                                                                                                                          ;                ;              ;                  ; 38.148       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][139]                                                                                     ;                ;              ;                  ; 37.714       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][139]                                                                                     ;                ;              ;                  ; 37.558       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][139]                                                                                     ;                ;              ;                  ; 37.794       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][139]                                                                                     ;                ;              ;                  ; 37.600       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg19 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][2] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[113]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.821        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][2]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[113]                                                                                                                                                                         ;                ;              ;                  ; 37.565       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][113]                                                                                    ;                ;              ;                  ; 38.424       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][113]                                                                                    ;                ;              ;                  ; 37.710       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][113]                                                                                    ;                ;              ;                  ; 38.013       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][113]                                                                                    ;                ;              ;                  ; 37.109       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg33 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][5] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[148]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.834        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][5]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[148]                                                                                                                                                                          ;                ;              ;                  ; 37.601       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][148]                                                                                     ;                ;              ;                  ; 38.129       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][148]                                                                                     ;                ;              ;                  ; 37.991       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][148]                                                                                     ;                ;              ;                  ; 37.706       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][148]                                                                                     ;                ;              ;                  ; 37.407       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg28 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[229] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.842        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[229]                                                                                                                                                                          ;                ;              ;                  ; 38.200       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][229]                                                                                     ;                ;              ;                  ; 37.546       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][229]                                                                                     ;                ;              ;                  ; 38.012       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][229]                                                                                     ;                ;              ;                  ; 37.614       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][229]                                                                                     ;                ;              ;                  ; 37.470       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg29 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][3] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[105]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.845        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][3]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[105]                                                                                                                                                                         ;                ;              ;                  ; 37.780       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][105]                                                                                    ;                ;              ;                  ; 37.869       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][105]                                                                                    ;                ;              ;                  ; 37.715       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][105]                                                                                    ;                ;              ;                  ; 37.896       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][105]                                                                                    ;                ;              ;                  ; 37.585       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg25 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[208] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.860        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[208]                                                                                                                                                                         ;                ;              ;                  ; 38.127       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][208]                                                                                    ;                ;              ;                  ; 38.005       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][208]                                                                                    ;                ;              ;                  ; 37.531       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][208]                                                                                    ;                ;              ;                  ; 37.760       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][208]                                                                                    ;                ;              ;                  ; 37.437       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg8 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][1] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[111]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.862        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][1]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[111]                                                                                                                                                                         ;                ;              ;                  ; 37.874       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][111]                                                                                    ;                ;              ;                  ; 38.140       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][111]                                                                                    ;                ;              ;                  ; 37.468       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][111]                                                                                    ;                ;              ;                  ; 38.072       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][111]                                                                                    ;                ;              ;                  ; 37.308       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg31 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][1] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[127]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.868        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][1]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[127]                                                                                                                                                                         ;                ;              ;                  ; 38.179       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][127]                                                                                    ;                ;              ;                  ; 37.557       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][127]                                                                                    ;                ;              ;                  ; 38.067       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][127]                                                                                    ;                ;              ;                  ; 37.875       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][127]                                                                                    ;                ;              ;                  ; 37.190       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg7 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][6] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[101]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.875        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][6]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[101]                                                                                                                                                                         ;                ;              ;                  ; 37.687       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][101]                                                                                    ;                ;              ;                  ; 38.101       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][101]                                                                                    ;                ;              ;                  ; 37.355       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][101]                                                                                    ;                ;              ;                  ; 38.044       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][101]                                                                                    ;                ;              ;                  ; 37.688       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg21 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[56] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.886        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]                                                                                                                                                                          ;                ;              ;                  ; 38.167       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][56]                                                                                     ;                ;              ;                  ; 37.550       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][56]                                                                                     ;                ;              ;                  ; 37.857       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][56]                                                                                     ;                ;              ;                  ; 38.076       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                     ;                ;              ;                  ; 37.236       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg16 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][6] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[188]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.891        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][6]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[188]                                                                                                                                                                          ;                ;              ;                  ; 37.549       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][188]                                                                                     ;                ;              ;                  ; 37.783       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][188]                                                                                     ;                ;              ;                  ; 38.061       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][188]                                                                                     ;                ;              ;                  ; 37.805       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][188]                                                                                     ;                ;              ;                  ; 37.693       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg28 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][5] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[164]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.894        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][5]                                                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[164]                                                                                                                                                                         ;                ;              ;                  ; 38.212       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][164]                                                                                    ;                ;              ;                  ; 36.749       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][164]                                                                                    ;                ;              ;                  ; 38.118       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][164]                                                                                    ;                ;              ;                  ; 38.139       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][164]                                                                                    ;                ;              ;                  ; 37.676       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg4 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #132: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][2] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[168]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.898        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][2]                                                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[168]                                                                                                                                                                         ;                ;              ;                  ; 37.993       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][168]                                                                                    ;                ;              ;                  ; 37.912       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][168]                                                                                    ;                ;              ;                  ; 37.344       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][168]                                                                                    ;                ;              ;                  ; 37.799       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][168]                                                                                    ;                ;              ;                  ; 37.850       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg8 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #133: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][3] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.905        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][3]                                                                                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]                                                                                                                                                                          ;                ;              ;                  ; 37.864       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][130]                                                                                     ;                ;              ;                  ; 38.126       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][130]                                                                                     ;                ;              ;                  ; 37.957       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][130]                                                                                     ;                ;              ;                  ; 37.728       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][130]                                                                                     ;                ;              ;                  ; 37.230       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg10 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #134: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][6] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[92]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.909        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][6]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[92]                                                                                                                                                                          ;                ;              ;                  ; 37.709       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][92]                                                                                     ;                ;              ;                  ; 37.742       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][92]                                                                                     ;                ;              ;                  ; 37.867       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][92]                                                                                     ;                ;              ;                  ; 38.132       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][92]                                                                                     ;                ;              ;                  ; 37.459       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg12 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #135: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][2] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[72]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.909        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][2]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[72]                                                                                                                                                                          ;                ;              ;                  ; 37.916       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][72]                                                                                     ;                ;              ;                  ; 38.168       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][72]                                                                                     ;                ;              ;                  ; 37.338       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][72]                                                                                     ;                ;              ;                  ; 38.074       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                     ;                ;              ;                  ; 37.413       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg32 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #136: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[61] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.911        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[61]                                                                                                                                                                          ;                ;              ;                  ; 37.888       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][61]                                                                                     ;                ;              ;                  ; 37.955       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][61]                                                                                     ;                ;              ;                  ; 37.808       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][61]                                                                                     ;                ;              ;                  ; 37.638       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                     ;                ;              ;                  ; 37.622       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg21 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #137: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[196] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.913        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[196]                                                                                                                                                                          ;                ;              ;                  ; 37.778       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][196]                                                                                     ;                ;              ;                  ; 38.079       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][196]                                                                                     ;                ;              ;                  ; 37.774       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][196]                                                                                     ;                ;              ;                  ; 37.523       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][196]                                                                                     ;                ;              ;                  ; 37.759       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg36 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #138: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[253] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.917        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[253]                                                                                                                                                                          ;                ;              ;                  ; 37.969       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][253]                                                                                     ;                ;              ;                  ; 38.124       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][253]                                                                                     ;                ;              ;                  ; 37.723       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][253]                                                                                     ;                ;              ;                  ; 37.830       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][253]                                                                                     ;                ;              ;                  ; 37.271       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg13 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #139: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.920        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                                                         ;                ;              ;                  ; 37.786       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                    ;                ;              ;                  ; 38.110       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                    ;                ;              ;                  ; 37.978       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                    ;                ;              ;                  ; 38.121       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                    ;                ;              ;                  ; 36.925       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg27 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #140: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][1] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[151]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.923        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][1]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[151]                                                                                                                                                                          ;                ;              ;                  ; 38.095       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][151]                                                                                     ;                ;              ;                  ; 37.869       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][151]                                                                                     ;                ;              ;                  ; 38.188       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][151]                                                                                     ;                ;              ;                  ; 38.149       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][151]                                                                                     ;                ;              ;                  ; 36.622       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg31 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #141: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[234] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.943        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[234]                                                                                                                                                                          ;                ;              ;                  ; 37.507       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][234]                                                                                     ;                ;              ;                  ; 38.077       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][234]                                                                                     ;                ;              ;                  ; 38.288       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][234]                                                                                     ;                ;              ;                  ; 38.035       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][234]                                                                                     ;                ;              ;                  ; 37.036       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg34 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #142: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.961        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                                                         ;                ;              ;                  ; 38.095       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                    ;                ;              ;                  ; 37.682       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                    ;                ;              ;                  ; 38.057       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                    ;                ;              ;                  ; 37.608       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                    ;                ;              ;                  ; 37.519       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg28 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #143: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.963        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                         ;                ;              ;                  ; 38.104       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                    ;                ;              ;                  ; 37.484       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                    ;                ;              ;                  ; 37.909       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                    ;                ;              ;                  ; 38.163       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                    ;                ;              ;                  ; 37.303       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg11 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #144: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][0] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[144]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.969        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][0]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[144]                                                                                                                                                                          ;                ;              ;                  ; 38.104       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][144]                                                                                     ;                ;              ;                  ; 38.080       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][144]                                                                                     ;                ;              ;                  ; 37.838       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][144]                                                                                     ;                ;              ;                  ; 37.474       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][144]                                                                                     ;                ;              ;                  ; 37.473       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg24 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #145: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.983        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                                                                                                                         ;                ;              ;                  ; 37.418       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][36]                                                                                    ;                ;              ;                  ; 38.076       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                    ;                ;              ;                  ; 38.148       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                    ;                ;              ;                  ; 38.041       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                    ;                ;              ;                  ; 37.300       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg36 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #146: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][5] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[123]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.988        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][5]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[123]                                                                                                                                                                         ;                ;              ;                  ; 37.664       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][123]                                                                                    ;                ;              ;                  ; 38.074       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][123]                                                                                    ;                ;              ;                  ; 37.921       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][123]                                                                                    ;                ;              ;                  ; 37.862       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][123]                                                                                    ;                ;              ;                  ; 37.467       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg3 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #147: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[58] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.988        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[58]                                                                                                                                                                          ;                ;              ;                  ; 37.735       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][58]                                                                                     ;                ;              ;                  ; 38.106       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][58]                                                                                     ;                ;              ;                  ; 37.713       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][58]                                                                                     ;                ;              ;                  ; 38.119       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                     ;                ;              ;                  ; 37.315       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg18 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #148: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[198] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.998        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[198]                                                                                                                                                                          ;                ;              ;                  ; 38.092       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][198]                                                                                     ;                ;              ;                  ; 37.550       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][198]                                                                                     ;                ;              ;                  ; 37.696       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][198]                                                                                     ;                ;              ;                  ; 38.010       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][198]                                                                                     ;                ;              ;                  ; 37.650       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg38 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #149: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[70] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.003        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[70]                                                                                                                                                                          ;                ;              ;                  ; 37.697       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][70]                                                                                     ;                ;              ;                  ; 38.158       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][70]                                                                                     ;                ;              ;                  ; 37.925       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][70]                                                                                     ;                ;              ;                  ; 38.117       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]                                                                                     ;                ;              ;                  ; 37.106       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg30 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #150: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][3] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[137]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.011        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][3]                                                                                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[137]                                                                                                                                                                          ;                ;              ;                  ; 37.929       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][137]                                                                                     ;                ;              ;                  ; 38.021       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][137]                                                                                     ;                ;              ;                  ; 37.978       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][137]                                                                                     ;                ;              ;                  ; 38.107       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][137]                                                                                     ;                ;              ;                  ; 36.976       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg17 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #151: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][0] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[160]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.012        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][0]                                                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[160]                                                                                                                                                                         ;                ;              ;                  ; 38.080       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][160]                                                                                    ;                ;              ;                  ; 38.160       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][160]                                                                                    ;                ;              ;                  ; 37.868       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][160]                                                                                    ;                ;              ;                  ; 37.226       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][160]                                                                                    ;                ;              ;                  ; 37.678       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #152: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[237] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.016        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[237]                                                                                                                                                                          ;                ;              ;                  ; 38.050       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][237]                                                                                     ;                ;              ;                  ; 38.010       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][237]                                                                                     ;                ;              ;                  ; 38.012       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][237]                                                                                     ;                ;              ;                  ; 37.782       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][237]                                                                                     ;                ;              ;                  ; 37.162       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg37 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #153: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ;                                                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 189.038        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                         ;                ;              ;                  ; 38.083       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                    ;                ;              ;                  ; 37.728       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                    ;                ;              ;                  ; 38.183       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                    ;                ;              ;                  ; 37.560       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                    ;                ;              ;                  ; 37.484       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #154: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[60] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.042        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[60]                                                                                                                                                                          ;                ;              ;                  ; 38.103       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][60]                                                                                     ;                ;              ;                  ; 38.075       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][60]                                                                                     ;                ;              ;                  ; 37.829       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][60]                                                                                     ;                ;              ;                  ; 38.034       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                     ;                ;              ;                  ; 37.001       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg20 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #155: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[207] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.045        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[207]                                                                                                                                                                         ;                ;              ;                  ; 37.877       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][207]                                                                                    ;                ;              ;                  ; 38.139       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][207]                                                                                    ;                ;              ;                  ; 37.618       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][207]                                                                                    ;                ;              ;                  ; 38.089       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][207]                                                                                    ;                ;              ;                  ; 37.322       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg7 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #156: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[109] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.052        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[109]                                                                                                                                                                         ;                ;              ;                  ; 38.038       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][109]                                                                                    ;                ;              ;                  ; 38.104       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][109]                                                                                    ;                ;              ;                  ; 37.646       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][109]                                                                                    ;                ;              ;                  ; 37.965       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][109]                                                                                    ;                ;              ;                  ; 37.299       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg29 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #157: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.088        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                         ;                ;              ;                  ; 38.187       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][46]                                                                                    ;                ;              ;                  ; 37.433       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][46]                                                                                    ;                ;              ;                  ; 37.854       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][46]                                                                                    ;                ;              ;                  ; 38.132       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                    ;                ;              ;                  ; 37.482       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg6 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #158: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[54] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.107        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[54]                                                                                                                                                                          ;                ;              ;                  ; 37.305       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][54]                                                                                     ;                ;              ;                  ; 38.151       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][54]                                                                                     ;                ;              ;                  ; 38.242       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][54]                                                                                     ;                ;              ;                  ; 38.103       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                     ;                ;              ;                  ; 37.306       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg14 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #159: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[50] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.119        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[50]                                                                                                                                                                          ;                ;              ;                  ; 37.740       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][50]                                                                                     ;                ;              ;                  ; 37.960       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][50]                                                                                     ;                ;              ;                  ; 38.062       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][50]                                                                                     ;                ;              ;                  ; 38.171       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                     ;                ;              ;                  ; 37.186       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg10 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #160: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[192] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.123        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[192]                                                                                                                                                                          ;                ;              ;                  ; 37.902       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][192]                                                                                     ;                ;              ;                  ; 38.057       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][192]                                                                                     ;                ;              ;                  ; 37.571       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][192]                                                                                     ;                ;              ;                  ; 37.932       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][192]                                                                                     ;                ;              ;                  ; 37.661       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg32 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #161: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.126        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                                                                         ;                ;              ;                  ; 37.441       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                    ;                ;              ;                  ; 38.062       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                    ;                ;              ;                  ; 37.987       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                                                                                    ;                ;              ;                  ; 38.048       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                    ;                ;              ;                  ; 37.588       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg32 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #162: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[242] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.141        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[242]                                                                                                                                                                         ;                ;              ;                  ; 37.908       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][242]                                                                                    ;                ;              ;                  ; 38.108       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][242]                                                                                    ;                ;              ;                  ; 38.060       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][242]                                                                                    ;                ;              ;                  ; 37.668       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][242]                                                                                    ;                ;              ;                  ; 37.397       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg2 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #163: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][3] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[169]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.146        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][3]                                                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[169]                                                                                                                                                                         ;                ;              ;                  ; 38.097       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][169]                                                                                    ;                ;              ;                  ; 37.691       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][169]                                                                                    ;                ;              ;                  ; 38.085       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][169]                                                                                    ;                ;              ;                  ; 37.849       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][169]                                                                                    ;                ;              ;                  ; 37.424       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg9 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #164: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[225] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.147        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[225]                                                                                                                                                                          ;                ;              ;                  ; 38.118       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][225]                                                                                     ;                ;              ;                  ; 38.209       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][225]                                                                                     ;                ;              ;                  ; 37.709       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][225]                                                                                     ;                ;              ;                  ; 37.845       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][225]                                                                                     ;                ;              ;                  ; 37.266       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg25 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #165: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[118] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.153        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[118]                                                                                                                                                                         ;                ;              ;                  ; 38.115       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][118]                                                                                    ;                ;              ;                  ; 38.097       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][118]                                                                                    ;                ;              ;                  ; 38.214       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][118]                                                                                    ;                ;              ;                  ; 37.851       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][118]                                                                                    ;                ;              ;                  ; 36.876       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg38 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #166: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[52] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.180        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[52]                                                                                                                                                                          ;                ;              ;                  ; 38.219       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][52]                                                                                     ;                ;              ;                  ; 38.140       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][52]                                                                                     ;                ;              ;                  ; 37.563       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][52]                                                                                     ;                ;              ;                  ; 38.047       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                     ;                ;              ;                  ; 37.211       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg12 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #167: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[243] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.181        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[243]                                                                                                                                                                         ;                ;              ;                  ; 38.162       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][243]                                                                                    ;                ;              ;                  ; 38.114       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][243]                                                                                    ;                ;              ;                  ; 37.554       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][243]                                                                                    ;                ;              ;                  ; 38.151       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][243]                                                                                    ;                ;              ;                  ; 37.200       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg3 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #168: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[255] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.182        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[255]                                                                                                                                                                          ;                ;              ;                  ; 38.082       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][255]                                                                                     ;                ;              ;                  ; 37.825       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][255]                                                                                     ;                ;              ;                  ; 38.055       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][255]                                                                                     ;                ;              ;                  ; 37.679       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][255]                                                                                     ;                ;              ;                  ; 37.541       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg15 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #169: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.191        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]                                                                                                                                                                          ;                ;              ;                  ; 37.322       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][134]                                                                                     ;                ;              ;                  ; 38.077       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][134]                                                                                     ;                ;              ;                  ; 38.214       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][134]                                                                                     ;                ;              ;                  ; 38.205       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][134]                                                                                     ;                ;              ;                  ; 37.373       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg14 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #170: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[241] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.192        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[241]                                                                                                                                                                         ;                ;              ;                  ; 38.034       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][241]                                                                                    ;                ;              ;                  ; 38.118       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][241]                                                                                    ;                ;              ;                  ; 38.061       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][241]                                                                                    ;                ;              ;                  ; 37.758       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][241]                                                                                    ;                ;              ;                  ; 37.221       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg1 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #171: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][6] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[108]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.200        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][6]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[108]                                                                                                                                                                         ;                ;              ;                  ; 38.143       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][108]                                                                                    ;                ;              ;                  ; 38.126       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][108]                                                                                    ;                ;              ;                  ; 37.915       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][108]                                                                                    ;                ;              ;                  ; 37.544       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][108]                                                                                    ;                ;              ;                  ; 37.472       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg28 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #172: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[238] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.203        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[238]                                                                                                                                                                          ;                ;              ;                  ; 38.131       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][238]                                                                                     ;                ;              ;                  ; 38.144       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][238]                                                                                     ;                ;              ;                  ; 38.112       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][238]                                                                                     ;                ;              ;                  ; 37.591       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][238]                                                                                     ;                ;              ;                  ; 37.225       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg38 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #173: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.208        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                                                                                                         ;                ;              ;                  ; 38.123       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                                                                                    ;                ;              ;                  ; 38.090       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33]                                                                                    ;                ;              ;                  ; 37.657       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                    ;                ;              ;                  ; 38.041       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                    ;                ;              ;                  ; 37.297       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg33 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #174: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.223        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                         ;                ;              ;                  ; 37.861       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                    ;                ;              ;                  ; 38.237       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                    ;                ;              ;                  ; 37.664       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                    ;                ;              ;                  ; 38.053       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                    ;                ;              ;                  ; 37.408       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg19 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #175: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][1] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.227        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][1]                                                                                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]                                                                                                                                                                          ;                ;              ;                  ; 37.470       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][135]                                                                                     ;                ;              ;                  ; 38.078       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][135]                                                                                     ;                ;              ;                  ; 37.841       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][135]                                                                                     ;                ;              ;                  ; 38.137       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][135]                                                                                     ;                ;              ;                  ; 37.701       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg15 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #176: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.231        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                         ;                ;              ;                  ; 38.028       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                    ;                ;              ;                  ; 38.094       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                    ;                ;              ;                  ; 38.225       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                    ;                ;              ;                  ; 37.455       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                    ;                ;              ;                  ; 37.429       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg17 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #177: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[249] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.237        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[249]                                                                                                                                                                         ;                ;              ;                  ; 38.057       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][249]                                                                                    ;                ;              ;                  ; 37.654       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][249]                                                                                    ;                ;              ;                  ; 38.076       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][249]                                                                                    ;                ;              ;                  ; 38.153       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][249]                                                                                    ;                ;              ;                  ; 37.297       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg9 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #178: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ;                                                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 189.240        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                         ;                ;              ;                  ; 38.108       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                    ;                ;              ;                  ; 37.405       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                    ;                ;              ;                  ; 38.237       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                    ;                ;              ;                  ; 37.804       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                    ;                ;              ;                  ; 37.686       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg7 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #179: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][3] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[162]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.244        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][3]                                                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[162]                                                                                                                                                                         ;                ;              ;                  ; 37.568       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][162]                                                                                    ;                ;              ;                  ; 37.809       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][162]                                                                                    ;                ;              ;                  ; 38.025       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][162]                                                                                    ;                ;              ;                  ; 38.103       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][162]                                                                                    ;                ;              ;                  ; 37.739       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg2 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #180: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[224] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.247        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[224]                                                                                                                                                                          ;                ;              ;                  ; 37.627       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][224]                                                                                     ;                ;              ;                  ; 38.058       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][224]                                                                                     ;                ;              ;                  ; 38.119       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][224]                                                                                     ;                ;              ;                  ; 38.085       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][224]                                                                                     ;                ;              ;                  ; 37.358       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg24 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #181: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][1] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[167]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.247        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][1]                                                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[167]                                                                                                                                                                         ;                ;              ;                  ; 38.141       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][167]                                                                                    ;                ;              ;                  ; 37.649       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][167]                                                                                    ;                ;              ;                  ; 37.369       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][167]                                                                                    ;                ;              ;                  ; 38.164       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][167]                                                                                    ;                ;              ;                  ; 37.924       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg7 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #182: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][5] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[187]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.260        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][5]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[187]                                                                                                                                                                          ;                ;              ;                  ; 38.075       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][187]                                                                                     ;                ;              ;                  ; 37.933       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][187]                                                                                     ;                ;              ;                  ; 38.085       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][187]                                                                                     ;                ;              ;                  ; 37.635       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][187]                                                                                     ;                ;              ;                  ; 37.532       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg27 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #183: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ;                                                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 189.276        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                         ;                ;              ;                  ; 38.091       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                    ;                ;              ;                  ; 38.080       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                    ;                ;              ;                  ; 38.201       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                    ;                ;              ;                  ; 38.210       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                    ;                ;              ;                  ; 36.694       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg8 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #184: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[59] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.276        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[59]                                                                                                                                                                          ;                ;              ;                  ; 37.542       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][59]                                                                                     ;                ;              ;                  ; 38.164       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][59]                                                                                     ;                ;              ;                  ; 38.144       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][59]                                                                                     ;                ;              ;                  ; 38.196       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                     ;                ;              ;                  ; 37.230       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg19 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #185: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][6] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[117]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.278        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][6]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[117]                                                                                                                                                                         ;                ;              ;                  ; 38.073       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][117]                                                                                    ;                ;              ;                  ; 37.890       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][117]                                                                                    ;                ;              ;                  ; 37.704       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][117]                                                                                    ;                ;              ;                  ; 38.081       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][117]                                                                                    ;                ;              ;                  ; 37.530       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg37 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #186: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.297        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                                                         ;                ;              ;                  ; 38.046       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                    ;                ;              ;                  ; 37.882       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                    ;                ;              ;                  ; 38.047       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                    ;                ;              ;                  ; 37.748       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                    ;                ;              ;                  ; 37.574       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg30 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #187: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.300        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                         ;                ;              ;                  ; 37.927       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                    ;                ;              ;                  ; 37.940       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                    ;                ;              ;                  ; 38.304       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                    ;                ;              ;                  ; 38.131       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                    ;                ;              ;                  ; 36.998       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg34 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #188: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.320        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                         ;                ;              ;                  ; 37.850       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                    ;                ;              ;                  ; 37.542       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                    ;                ;              ;                  ; 38.051       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                    ;                ;              ;                  ; 38.134       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                    ;                ;              ;                  ; 37.743       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg12 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #189: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][5] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[100]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.322        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][5]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[100]                                                                                                                                                                         ;                ;              ;                  ; 38.149       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][100]                                                                                    ;                ;              ;                  ; 37.942       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][100]                                                                                    ;                ;              ;                  ; 38.096       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][100]                                                                                    ;                ;              ;                  ; 37.814       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][100]                                                                                    ;                ;              ;                  ; 37.321       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg20 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #190: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][4] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[83]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.325        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                          ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][4]                                                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[83]                                                                                                                                                                         ;                ;              ;                  ; 38.067       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][83]                                                                                    ;                ;              ;                  ; 38.147       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][83]                                                                                    ;                ;              ;                  ; 37.963       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][83]                                                                                    ;                ;              ;                  ; 37.820       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]                                                                                    ;                ;              ;                  ; 37.328       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg3 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #191: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][1] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[71]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.328        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[0][1]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[71]                                                                                                                                                                          ;                ;              ;                  ; 38.145       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][71]                                                                                     ;                ;              ;                  ; 38.085       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][71]                                                                                     ;                ;              ;                  ; 37.792       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][71]                                                                                     ;                ;              ;                  ; 38.050       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                     ;                ;              ;                  ; 37.256       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg31 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #192: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][0] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[96]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.329        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][0]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[96]                                                                                                                                                                          ;                ;              ;                  ; 38.093       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][96]                                                                                     ;                ;              ;                  ; 38.121       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][96]                                                                                     ;                ;              ;                  ; 37.763       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][96]                                                                                     ;                ;              ;                  ; 37.828       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][96]                                                                                     ;                ;              ;                  ; 37.524       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg16 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #193: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[233] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.330        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[233]                                                                                                                                                                          ;                ;              ;                  ; 38.101       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][233]                                                                                     ;                ;              ;                  ; 38.125       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][233]                                                                                     ;                ;              ;                  ; 38.079       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][233]                                                                                     ;                ;              ;                  ; 37.921       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][233]                                                                                     ;                ;              ;                  ; 37.104       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg33 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #194: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][3] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[98]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.338        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][3]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[98]                                                                                                                                                                          ;                ;              ;                  ; 38.190       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][98]                                                                                     ;                ;              ;                  ; 37.906       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][98]                                                                                     ;                ;              ;                  ; 38.166       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][98]                                                                                     ;                ;              ;                  ; 37.498       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][98]                                                                                     ;                ;              ;                  ; 37.578       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg18 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #195: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][4] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[170]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.339        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][4]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[170]                                                                                                                                                                          ;                ;              ;                  ; 38.140       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][170]                                                                                     ;                ;              ;                  ; 38.161       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][170]                                                                                     ;                ;              ;                  ; 37.950       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][170]                                                                                     ;                ;              ;                  ; 37.905       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][170]                                                                                     ;                ;              ;                  ; 37.183       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg10 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #196: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][4] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[154]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.342        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[10][4]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[154]                                                                                                                                                                          ;                ;              ;                  ; 38.140       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][154]                                                                                     ;                ;              ;                  ; 37.811       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][154]                                                                                     ;                ;              ;                  ; 37.725       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][154]                                                                                     ;                ;              ;                  ; 38.092       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][154]                                                                                     ;                ;              ;                  ; 37.574       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg34 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #197: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[246] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.357        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[246]                                                                                                                                                                         ;                ;              ;                  ; 37.785       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][246]                                                                                    ;                ;              ;                  ; 38.129       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][246]                                                                                    ;                ;              ;                  ; 38.147       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][246]                                                                                    ;                ;              ;                  ; 37.876       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][246]                                                                                    ;                ;              ;                  ; 37.420       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg6 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #198: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[53] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.357        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[53]                                                                                                                                                                          ;                ;              ;                  ; 37.643       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][53]                                                                                     ;                ;              ;                  ; 38.109       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][53]                                                                                     ;                ;              ;                  ; 38.074       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][53]                                                                                     ;                ;              ;                  ; 37.919       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                     ;                ;              ;                  ; 37.612       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg13 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #199: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[189] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.362        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[189]                                                                                                                                                                          ;                ;              ;                  ; 37.947       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][189]                                                                                     ;                ;              ;                  ; 37.913       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][189]                                                                                     ;                ;              ;                  ; 38.137       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][189]                                                                                     ;                ;              ;                  ; 37.673       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][189]                                                                                     ;                ;              ;                  ; 37.692       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg29 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #200: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][0] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[158]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.365        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][0]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[158]                                                                                                                                                                          ;                ;              ;                  ; 37.988       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][158]                                                                                     ;                ;              ;                  ; 38.031       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][158]                                                                                     ;                ;              ;                  ; 37.463       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][158]                                                                                     ;                ;              ;                  ; 38.190       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][158]                                                                                     ;                ;              ;                  ; 37.693       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg38 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #201: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.381        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                         ;                ;              ;                  ; 37.995       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                    ;                ;              ;                  ; 37.645       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                    ;                ;              ;                  ; 37.996       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                    ;                ;              ;                  ; 38.135       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                    ;                ;              ;                  ; 37.610       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg24 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #202: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][5] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[107]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.391        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][5]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[107]                                                                                                                                                                         ;                ;              ;                  ; 38.190       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][107]                                                                                    ;                ;              ;                  ; 37.911       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][107]                                                                                    ;                ;              ;                  ; 37.609       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][107]                                                                                    ;                ;              ;                  ; 38.049       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][107]                                                                                    ;                ;              ;                  ; 37.632       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg27 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #203: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.403        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]                                                                                                                                                                         ;                ;              ;                  ; 38.229       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38]                                                                                    ;                ;              ;                  ; 38.090       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                    ;                ;              ;                  ; 37.764       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                    ;                ;              ;                  ; 37.643       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                    ;                ;              ;                  ; 37.677       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg38 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #204: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][1] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[119]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.408        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][1]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[119]                                                                                                                                                                         ;                ;              ;                  ; 38.146       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][119]                                                                                    ;                ;              ;                  ; 37.742       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][119]                                                                                    ;                ;              ;                  ; 38.072       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][119]                                                                                    ;                ;              ;                  ; 38.281       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][119]                                                                                    ;                ;              ;                  ; 37.167       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg39 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #205: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][4] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.414        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][4]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]                                                                                                                                                                          ;                ;              ;                  ; 38.122       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][186]                                                                                     ;                ;              ;                  ; 37.753       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][186]                                                                                     ;                ;              ;                  ; 37.816       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][186]                                                                                     ;                ;              ;                  ; 37.775       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][186]                                                                                     ;                ;              ;                  ; 37.948       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg26 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #206: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ;                                                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 189.414        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                         ;                ;              ;                  ; 38.114       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                    ;                ;              ;                  ; 38.117       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                    ;                ;              ;                  ; 37.612       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                    ;                ;              ;                  ; 38.122       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                    ;                ;              ;                  ; 37.449       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg5 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #207: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[214] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.420        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[214]                                                                                                                                                                          ;                ;              ;                  ; 37.944       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][214]                                                                                     ;                ;              ;                  ; 38.021       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][214]                                                                                     ;                ;              ;                  ; 38.148       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][214]                                                                                     ;                ;              ;                  ; 38.137       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][214]                                                                                     ;                ;              ;                  ; 37.170       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg14 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #208: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[217] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.421        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[217]                                                                                                                                                                          ;                ;              ;                  ; 38.099       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][217]                                                                                     ;                ;              ;                  ; 37.920       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][217]                                                                                     ;                ;              ;                  ; 37.904       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][217]                                                                                     ;                ;              ;                  ; 38.191       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][217]                                                                                     ;                ;              ;                  ; 37.307       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg17 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #209: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[232] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.424        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[232]                                                                                                                                                                          ;                ;              ;                  ; 38.094       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][232]                                                                                     ;                ;              ;                  ; 38.100       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][232]                                                                                     ;                ;              ;                  ; 38.027       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][232]                                                                                     ;                ;              ;                  ; 38.079       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][232]                                                                                     ;                ;              ;                  ; 37.124       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg32 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #210: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][2] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[97]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.426        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][2]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[97]                                                                                                                                                                          ;                ;              ;                  ; 38.124       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][97]                                                                                     ;                ;              ;                  ; 38.108       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][97]                                                                                     ;                ;              ;                  ; 38.065       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][97]                                                                                     ;                ;              ;                  ; 38.055       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97]                                                                                     ;                ;              ;                  ; 37.074       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg17 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #211: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[125] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.429        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[125]                                                                                                                                                                         ;                ;              ;                  ; 38.056       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][125]                                                                                    ;                ;              ;                  ; 38.071       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][125]                                                                                    ;                ;              ;                  ; 37.773       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][125]                                                                                    ;                ;              ;                  ; 37.899       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][125]                                                                                    ;                ;              ;                  ; 37.630       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg5 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #212: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ;                                                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 189.431        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                         ;                ;              ;                  ; 37.970       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                    ;                ;              ;                  ; 38.017       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                    ;                ;              ;                  ; 38.041       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                    ;                ;              ;                  ; 37.949       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                    ;                ;              ;                  ; 37.454       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg9 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #213: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][1] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[79]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.433        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][1]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[79]                                                                                                                                                                          ;                ;              ;                  ; 38.275       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][79]                                                                                     ;                ;              ;                  ; 38.066       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][79]                                                                                     ;                ;              ;                  ; 38.065       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][79]                                                                                     ;                ;              ;                  ; 38.085       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][79]                                                                                     ;                ;              ;                  ; 36.942       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg39 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #214: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][0] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[94]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.438        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][0]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[94]                                                                                                                                                                          ;                ;              ;                  ; 37.558       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][94]                                                                                     ;                ;              ;                  ; 38.130       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][94]                                                                                     ;                ;              ;                  ; 38.022       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][94]                                                                                     ;                ;              ;                  ; 38.124       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][94]                                                                                     ;                ;              ;                  ; 37.604       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg14 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #215: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[200] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.440        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[200]                                                                                                                                                                         ;                ;              ;                  ; 38.187       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][200]                                                                                    ;                ;              ;                  ; 38.114       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][200]                                                                                    ;                ;              ;                  ; 38.070       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][200]                                                                                    ;                ;              ;                  ; 37.974       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][200]                                                                                    ;                ;              ;                  ; 37.095       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #216: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][5] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[91]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.441        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[2][5]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[91]                                                                                                                                                                          ;                ;              ;                  ; 38.115       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][91]                                                                                     ;                ;              ;                  ; 37.772       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][91]                                                                                     ;                ;              ;                  ; 38.196       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][91]                                                                                     ;                ;              ;                  ; 37.990       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][91]                                                                                     ;                ;              ;                  ; 37.368       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg11 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #217: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][2] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[120]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.449        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][2]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[120]                                                                                                                                                                         ;                ;              ;                  ; 38.243       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][120]                                                                                    ;                ;              ;                  ; 37.725       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][120]                                                                                    ;                ;              ;                  ; 37.931       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][120]                                                                                    ;                ;              ;                  ; 37.862       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][120]                                                                                    ;                ;              ;                  ; 37.688       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #218: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][5] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[171]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.449        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[12][5]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[171]                                                                                                                                                                          ;                ;              ;                  ; 37.803       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][171]                                                                                     ;                ;              ;                  ; 38.069       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][171]                                                                                     ;                ;              ;                  ; 38.094       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][171]                                                                                     ;                ;              ;                  ; 37.767       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][171]                                                                                     ;                ;              ;                  ; 37.716       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg11 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #219: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.453        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]                                                                                                                                                                         ;                ;              ;                  ; 38.048       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][44]                                                                                    ;                ;              ;                  ; 38.102       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][44]                                                                                    ;                ;              ;                  ; 38.066       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][44]                                                                                    ;                ;              ;                  ; 38.099       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                    ;                ;              ;                  ; 37.138       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg4 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #220: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.455        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                         ;                ;              ;                  ; 37.842       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                    ;                ;              ;                  ; 38.092       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                    ;                ;              ;                  ; 37.691       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                    ;                ;              ;                  ; 37.926       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                    ;                ;              ;                  ; 37.904       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg10 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #221: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][5] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[84]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.461        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                          ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[3][5]                                                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[84]                                                                                                                                                                         ;                ;              ;                  ; 38.049       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][84]                                                                                    ;                ;              ;                  ; 38.092       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][84]                                                                                    ;                ;              ;                  ; 38.054       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][84]                                                                                    ;                ;              ;                  ; 38.071       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][84]                                                                                    ;                ;              ;                  ; 37.195       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg4 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #222: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[102] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.464        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[102]                                                                                                                                                                         ;                ;              ;                  ; 37.649       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][102]                                                                                    ;                ;              ;                  ; 38.101       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][102]                                                                                    ;                ;              ;                  ; 38.130       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][102]                                                                                    ;                ;              ;                  ; 38.290       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][102]                                                                                    ;                ;              ;                  ; 37.294       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg22 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #223: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][6] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[149]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.468        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][6]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[149]                                                                                                                                                                          ;                ;              ;                  ; 37.833       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][149]                                                                                     ;                ;              ;                  ; 38.181       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][149]                                                                                     ;                ;              ;                  ; 38.217       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][149]                                                                                     ;                ;              ;                  ; 37.791       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][149]                                                                                     ;                ;              ;                  ; 37.446       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg29 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #224: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[45] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.468        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]                                                                                                                                                                         ;                ;              ;                  ; 38.119       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][45]                                                                                    ;                ;              ;                  ; 38.070       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][45]                                                                                    ;                ;              ;                  ; 38.246       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][45]                                                                                    ;                ;              ;                  ; 37.829       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                    ;                ;              ;                  ; 37.204       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg5 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #225: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[235] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.482        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[235]                                                                                                                                                                          ;                ;              ;                  ; 37.815       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][235]                                                                                     ;                ;              ;                  ; 38.048       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][235]                                                                                     ;                ;              ;                  ; 38.167       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][235]                                                                                     ;                ;              ;                  ; 38.175       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][235]                                                                                     ;                ;              ;                  ; 37.277       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg35 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #226: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.484        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                         ;                ;              ;                  ; 38.030       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                    ;                ;              ;                  ; 37.567       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                    ;                ;              ;                  ; 37.985       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                    ;                ;              ;                  ; 38.189       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                    ;                ;              ;                  ; 37.713       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg16 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #227: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][2] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[161]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.485        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][2]                                                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[161]                                                                                                                                                                         ;                ;              ;                  ; 37.579       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][161]                                                                                    ;                ;              ;                  ; 38.208       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][161]                                                                                    ;                ;              ;                  ; 38.226       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][161]                                                                                    ;                ;              ;                  ; 37.925       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][161]                                                                                    ;                ;              ;                  ; 37.547       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg1 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #228: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[193] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.492        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[193]                                                                                                                                                                          ;                ;              ;                  ; 38.123       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][193]                                                                                     ;                ;              ;                  ; 38.065       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][193]                                                                                     ;                ;              ;                  ; 38.078       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][193]                                                                                     ;                ;              ;                  ; 38.051       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][193]                                                                                     ;                ;              ;                  ; 37.175       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg33 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #229: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[199] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.492        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[199]                                                                                                                                                                          ;                ;              ;                  ; 38.071       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][199]                                                                                     ;                ;              ;                  ; 38.129       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][199]                                                                                     ;                ;              ;                  ; 37.820       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][199]                                                                                     ;                ;              ;                  ; 37.800       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][199]                                                                                     ;                ;              ;                  ; 37.672       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg39 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #230: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[43] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.497        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]                                                                                                                                                                         ;                ;              ;                  ; 37.975       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][43]                                                                                    ;                ;              ;                  ; 38.089       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                    ;                ;              ;                  ; 38.140       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][43]                                                                                    ;                ;              ;                  ; 38.111       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                    ;                ;              ;                  ; 37.182       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg3 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #231: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[195] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.503        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[195]                                                                                                                                                                          ;                ;              ;                  ; 38.135       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][195]                                                                                     ;                ;              ;                  ; 38.146       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][195]                                                                                     ;                ;              ;                  ; 38.055       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][195]                                                                                     ;                ;              ;                  ; 37.575       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][195]                                                                                     ;                ;              ;                  ; 37.592       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg35 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #232: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][4] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[147]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.513        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][4]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[147]                                                                                                                                                                          ;                ;              ;                  ; 37.701       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][147]                                                                                     ;                ;              ;                  ; 38.063       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][147]                                                                                     ;                ;              ;                  ; 38.082       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][147]                                                                                     ;                ;              ;                  ; 37.999       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][147]                                                                                     ;                ;              ;                  ; 37.668       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg27 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #233: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[62] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.514        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[62]                                                                                                                                                                          ;                ;              ;                  ; 38.199       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][62]                                                                                     ;                ;              ;                  ; 38.081       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][62]                                                                                     ;                ;              ;                  ; 38.082       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][62]                                                                                     ;                ;              ;                  ; 38.061       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                     ;                ;              ;                  ; 37.091       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg22 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #234: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[245] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.520        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[245]                                                                                                                                                                         ;                ;              ;                  ; 38.187       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][245]                                                                                    ;                ;              ;                  ; 38.081       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][245]                                                                                    ;                ;              ;                  ; 38.124       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][245]                                                                                    ;                ;              ;                  ; 37.600       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][245]                                                                                    ;                ;              ;                  ; 37.528       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg5 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #235: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.526        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                                                         ;                ;              ;                  ; 37.854       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                                                                                    ;                ;              ;                  ; 38.177       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                    ;                ;              ;                  ; 37.771       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                    ;                ;              ;                  ; 37.937       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                    ;                ;              ;                  ; 37.787       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg31 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #236: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[86] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.531        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[86]                                                                                                                                                                         ;                ;              ;                  ; 37.469       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][86]                                                                                    ;                ;              ;                  ; 38.088       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][86]                                                                                    ;                ;              ;                  ; 38.122       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][86]                                                                                    ;                ;              ;                  ; 38.136       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][86]                                                                                    ;                ;              ;                  ; 37.716       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg6 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #237: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][2] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.550        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][2]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]                                                                                                                                                                          ;                ;              ;                  ; 38.058       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][184]                                                                                     ;                ;              ;                  ; 38.199       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][184]                                                                                     ;                ;              ;                  ; 37.645       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][184]                                                                                     ;                ;              ;                  ; 38.041       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][184]                                                                                     ;                ;              ;                  ; 37.607       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg24 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #238: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.552        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                                                                                                                         ;                ;              ;                  ; 37.957       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                    ;                ;              ;                  ; 37.946       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                    ;                ;              ;                  ; 38.129       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                    ;                ;              ;                  ; 38.135       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                    ;                ;              ;                  ; 37.385       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg39 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #239: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][4] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[115]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.556        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[7][4]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[115]                                                                                                                                                                         ;                ;              ;                  ; 38.099       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][115]                                                                                    ;                ;              ;                  ; 37.740       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][115]                                                                                    ;                ;              ;                  ; 37.939       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][115]                                                                                    ;                ;              ;                  ; 38.223       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][115]                                                                                    ;                ;              ;                  ; 37.555       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg35 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #240: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[215] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.563        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[215]                                                                                                                                                                          ;                ;              ;                  ; 38.083       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][215]                                                                                     ;                ;              ;                  ; 37.936       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][215]                                                                                     ;                ;              ;                  ; 38.126       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][215]                                                                                     ;                ;              ;                  ; 38.174       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][215]                                                                                     ;                ;              ;                  ; 37.244       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg15 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #241: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][0] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[142]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.571        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[9][0]                                                                                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[142]                                                                                                                                                                          ;                ;              ;                  ; 38.079       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][142]                                                                                     ;                ;              ;                  ; 37.604       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][142]                                                                                     ;                ;              ;                  ; 37.984       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][142]                                                                                     ;                ;              ;                  ; 38.305       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][142]                                                                                     ;                ;              ;                  ; 37.599       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg22 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #242: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][4] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[67]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.582        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[1][4]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[67]                                                                                                                                                                          ;                ;              ;                  ; 38.095       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][67]                                                                                     ;                ;              ;                  ; 38.084       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][67]                                                                                     ;                ;              ;                  ; 38.051       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][67]                                                                                     ;                ;              ;                  ; 38.134       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                     ;                ;              ;                  ; 37.218       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg27 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #243: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[228] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.584        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[228]                                                                                                                                                                          ;                ;              ;                  ; 38.206       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][228]                                                                                     ;                ;              ;                  ; 37.832       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][228]                                                                                     ;                ;              ;                  ; 38.168       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][228]                                                                                     ;                ;              ;                  ; 37.979       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][228]                                                                                     ;                ;              ;                  ; 37.399       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg28 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #244: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[216] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.595        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[216]                                                                                                                                                                          ;                ;              ;                  ; 38.081       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][216]                                                                                     ;                ;              ;                  ; 38.114       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][216]                                                                                     ;                ;              ;                  ; 38.114       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][216]                                                                                     ;                ;              ;                  ; 37.845       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][216]                                                                                     ;                ;              ;                  ; 37.441       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg16 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #245: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][6] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[181]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.598        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][6]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[181]                                                                                                                                                                          ;                ;              ;                  ; 38.127       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][181]                                                                                     ;                ;              ;                  ; 37.714       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][181]                                                                                     ;                ;              ;                  ; 37.978       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][181]                                                                                     ;                ;              ;                  ; 38.028       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][181]                                                                                     ;                ;              ;                  ; 37.751       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg21 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #246: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[203] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.623        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[203]                                                                                                                                                                         ;                ;              ;                  ; 37.789       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][203]                                                                                    ;                ;              ;                  ; 38.068       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][203]                                                                                    ;                ;              ;                  ; 38.102       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][203]                                                                                    ;                ;              ;                  ; 38.170       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][203]                                                                                    ;                ;              ;                  ; 37.494       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg3 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #247: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][1] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[159]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.626        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[11][1]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[159]                                                                                                                                                                          ;                ;              ;                  ; 38.198       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][159]                                                                                     ;                ;              ;                  ; 37.893       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][159]                                                                                     ;                ;              ;                  ; 38.112       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][159]                                                                                     ;                ;              ;                  ; 38.086       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][159]                                                                                     ;                ;              ;                  ; 37.337       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg39 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #248: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][6] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[140]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.630        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[8][6]                                                                                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[140]                                                                                                                                                                          ;                ;              ;                  ; 37.991       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][140]                                                                                     ;                ;              ;                  ; 38.106       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][140]                                                                                     ;                ;              ;                  ; 38.222       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][140]                                                                                     ;                ;              ;                  ; 37.921       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][140]                                                                                     ;                ;              ;                  ; 37.390       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg20 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #249: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][4] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[179]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.653        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][4]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[179]                                                                                                                                                                          ;                ;              ;                  ; 38.066       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][179]                                                                                     ;                ;              ;                  ; 38.034       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][179]                                                                                     ;                ;              ;                  ; 37.764       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][179]                                                                                     ;                ;              ;                  ; 37.880       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][179]                                                                                     ;                ;              ;                  ; 37.909       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg19 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #250: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.661        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                         ;                ;              ;                  ; 37.601       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                    ;                ;              ;                  ; 37.740       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                    ;                ;              ;                  ; 38.208       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                    ;                ;              ;                  ; 38.158       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                    ;                ;              ;                  ; 37.954       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg13 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #251: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ;                                                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 189.681        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                         ;                ;              ;                  ; 38.119       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                    ;                ;              ;                  ; 37.891       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                    ;                ;              ;                  ; 38.154       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                    ;                ;              ;                  ; 37.945       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                    ;                ;              ;                  ; 37.572       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg3 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #252: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][1] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[103]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.687        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[4][1]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[103]                                                                                                                                                                         ;                ;              ;                  ; 38.156       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][103]                                                                                    ;                ;              ;                  ; 38.091       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][103]                                                                                    ;                ;              ;                  ; 37.858       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][103]                                                                                    ;                ;              ;                  ; 38.093       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][103]                                                                                    ;                ;              ;                  ; 37.489       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg23 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #253: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.692        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                         ;                ;              ;                  ; 38.246       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                    ;                ;              ;                  ; 37.999       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                    ;                ;              ;                  ; 38.046       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                    ;                ;              ;                  ; 37.748       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                    ;                ;              ;                  ; 37.653       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg21 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #254: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[157] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.695        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[157]                                                                                                                                                                          ;                ;              ;                  ; 38.177       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][157]                                                                                     ;                ;              ;                  ; 38.149       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][157]                                                                                     ;                ;              ;                  ; 38.195       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][157]                                                                                     ;                ;              ;                  ; 37.694       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][157]                                                                                     ;                ;              ;                  ; 37.480       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg37 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #255: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[194] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.707        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[194]                                                                                                                                                                          ;                ;              ;                  ; 37.809       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][194]                                                                                     ;                ;              ;                  ; 37.701       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][194]                                                                                     ;                ;              ;                  ; 38.128       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][194]                                                                                     ;                ;              ;                  ; 38.145       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][194]                                                                                     ;                ;              ;                  ; 37.924       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg34 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #256: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[166] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.718        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[166]                                                                                                                                                                         ;                ;              ;                  ; 38.071       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][166]                                                                                    ;                ;              ;                  ; 37.998       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][166]                                                                                    ;                ;              ;                  ; 38.063       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][166]                                                                                    ;                ;              ;                  ; 38.191       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][166]                                                                                    ;                ;              ;                  ; 37.395       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg6 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #257: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ;                                                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 189.719        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                         ;                ;              ;                  ; 37.939       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                    ;                ;              ;                  ; 38.118       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                    ;                ;              ;                  ; 38.108       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                    ;                ;              ;                  ; 37.944       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                    ;                ;              ;                  ; 37.610       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg6 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #258: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][3] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[185]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.735        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[14][3]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[185]                                                                                                                                                                          ;                ;              ;                  ; 38.074       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][185]                                                                                     ;                ;              ;                  ; 37.836       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][185]                                                                                     ;                ;              ;                  ; 38.051       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][185]                                                                                     ;                ;              ;                  ; 37.949       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][185]                                                                                     ;                ;              ;                  ; 37.825       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg25 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #259: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][0] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[110]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.758        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[5][0]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[110]                                                                                                                                                                         ;                ;              ;                  ; 37.952       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][110]                                                                                    ;                ;              ;                  ; 38.214       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][110]                                                                                    ;                ;              ;                  ; 38.197       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][110]                                                                                    ;                ;              ;                  ; 38.149       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][110]                                                                                    ;                ;              ;                  ; 37.246       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg30 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #260: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][0] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[174]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.766        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][0]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[174]                                                                                                                                                                          ;                ;              ;                  ; 38.172       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][174]                                                                                     ;                ;              ;                  ; 38.116       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][174]                                                                                     ;                ;              ;                  ; 37.874       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][174]                                                                                     ;                ;              ;                  ; 37.622       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][174]                                                                                     ;                ;              ;                  ; 37.982       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg14 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #261: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[141] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.768        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[141]                                                                                                                                                                          ;                ;              ;                  ; 38.058       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][141]                                                                                     ;                ;              ;                  ; 38.217       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][141]                                                                                     ;                ;              ;                  ; 38.083       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][141]                                                                                     ;                ;              ;                  ; 38.119       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][141]                                                                                     ;                ;              ;                  ; 37.291       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg21 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #262: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ;                                                   ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 189.773        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                         ;                ;              ;                  ; 38.299       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                    ;                ;              ;                  ; 38.185       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                    ;                ;              ;                  ; 37.679       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                    ;                ;              ;                  ; 38.088       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                    ;                ;              ;                  ; 37.522       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg1 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #263: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[236] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.791        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[236]                                                                                                                                                                          ;                ;              ;                  ; 38.117       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][236]                                                                                     ;                ;              ;                  ; 38.030       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][236]                                                                                     ;                ;              ;                  ; 38.122       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][236]                                                                                     ;                ;              ;                  ; 38.123       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][236]                                                                                     ;                ;              ;                  ; 37.399       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg36 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #264: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------+
; Chain Summary                                                                           ;
+-------------------------+---------------------------------------------------------------+
; Property                ; Value                                                         ;
+-------------------------+---------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][3] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[121]           ;
; Worst-Case MTBF (years) ; Not Calculated                                                ;
; Typical MTBF (years)    ; Not Calculated                                                ;
; Included in Design MTBF ; No                                                            ;
+-------------------------+---------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.792        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[6][3]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[121]                                                                                                                                                                         ;                ;              ;                  ; 37.779       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][121]                                                                                    ;                ;              ;                  ; 38.130       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][121]                                                                                    ;                ;              ;                  ; 38.149       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][121]                                                                                    ;                ;              ;                  ; 38.095       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][121]                                                                                    ;                ;              ;                  ; 37.639       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg1 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #265: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.797        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                                                                                                                         ;                ;              ;                  ; 38.202       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35]                                                                                    ;                ;              ;                  ; 37.844       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                    ;                ;              ;                  ; 38.077       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                    ;                ;              ;                  ; 38.091       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                    ;                ;              ;                  ; 37.583       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg35 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #266: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.801        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                         ;                ;              ;                  ; 38.247       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                    ;                ;              ;                  ; 38.159       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                    ;                ;              ;                  ; 38.117       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                    ;                ;              ;                  ; 37.822       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                    ;                ;              ;                  ; 37.456       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg15 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #267: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[173] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.822        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[173]                                                                                                                                                                          ;                ;              ;                  ; 38.216       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][173]                                                                                     ;                ;              ;                  ; 38.079       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][173]                                                                                     ;                ;              ;                  ; 38.179       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][173]                                                                                     ;                ;              ;                  ; 37.459       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][173]                                                                                     ;                ;              ;                  ; 37.889       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg13 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #268: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[220] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.852        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[220]                                                                                                                                                                          ;                ;              ;                  ; 38.100       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][220]                                                                                     ;                ;              ;                  ; 38.067       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][220]                                                                                     ;                ;              ;                  ; 38.139       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][220]                                                                                     ;                ;              ;                  ; 38.214       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][220]                                                                                     ;                ;              ;                  ; 37.332       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg20 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #269: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[63] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.903        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[63]                                                                                                                                                                          ;                ;              ;                  ; 38.178       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][63]                                                                                     ;                ;              ;                  ; 38.120       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][63]                                                                                     ;                ;              ;                  ; 37.866       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][63]                                                                                     ;                ;              ;                  ; 38.185       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                     ;                ;              ;                  ; 37.554       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg23 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #270: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.927        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                         ;                ;              ;                  ; 38.250       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                    ;                ;              ;                  ; 38.089       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                    ;                ;              ;                  ; 38.102       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                    ;                ;              ;                  ; 37.892       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                    ;                ;              ;                  ; 37.594       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg20 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #271: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[213] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.941        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[213]                                                                                                                                                                          ;                ;              ;                  ; 38.114       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][213]                                                                                     ;                ;              ;                  ; 38.051       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][213]                                                                                     ;                ;              ;                  ; 38.095       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][213]                                                                                     ;                ;              ;                  ; 38.101       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][213]                                                                                     ;                ;              ;                  ; 37.580       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg13 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #272: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[231] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 190.006        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[231]                                                                                                                                                                          ;                ;              ;                  ; 38.177       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][231]                                                                                     ;                ;              ;                  ; 38.039       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][231]                                                                                     ;                ;              ;                  ; 38.142       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][231]                                                                                     ;                ;              ;                  ; 38.187       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][231]                                                                                     ;                ;              ;                  ; 37.461       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg31 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #273: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 190.016        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                         ;                ;              ;                  ; 38.068       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                    ;                ;              ;                  ; 38.111       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                    ;                ;              ;                  ; 38.189       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                    ;                ;              ;                  ; 38.123       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                    ;                ;              ;                  ; 37.525       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg26 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #274: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[182] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 190.024        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[182]                                                                                                                                                                          ;                ;              ;                  ; 38.107       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][182]                                                                                     ;                ;              ;                  ; 38.254       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][182]                                                                                     ;                ;              ;                  ; 37.817       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][182]                                                                                     ;                ;              ;                  ; 38.013       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][182]                                                                                     ;                ;              ;                  ; 37.833       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg22 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #275: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][6] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[165]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.036        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][6]                                                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[165]                                                                                                                                                                         ;                ;              ;                  ; 38.241       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][165]                                                                                    ;                ;              ;                  ; 38.154       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][165]                                                                                    ;                ;              ;                  ; 37.738       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][165]                                                                                    ;                ;              ;                  ; 38.057       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][165]                                                                                    ;                ;              ;                  ; 37.846       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg5 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #276: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[240] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.073        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[240]                                                                                                                                                                         ;                ;              ;                  ; 38.109       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][240]                                                                                    ;                ;              ;                  ; 38.074       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][240]                                                                                    ;                ;              ;                  ; 38.077       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][240]                                                                                    ;                ;              ;                  ; 38.154       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][240]                                                                                    ;                ;              ;                  ; 37.659       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #277: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][5] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[180]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 190.091        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][5]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[180]                                                                                                                                                                          ;                ;              ;                  ; 38.054       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][180]                                                                                     ;                ;              ;                  ; 37.880       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][180]                                                                                     ;                ;              ;                  ; 38.113       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][180]                                                                                     ;                ;              ;                  ; 38.040       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][180]                                                                                     ;                ;              ;                  ; 38.004       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg20 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #278: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 190.113        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                         ;                ;              ;                  ; 38.219       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                    ;                ;              ;                  ; 38.142       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                    ;                ;              ;                  ; 38.106       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                    ;                ;              ;                  ; 38.097       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                    ;                ;              ;                  ; 37.549       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg18 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #279: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[197] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 190.206        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[197]                                                                                                                                                                          ;                ;              ;                  ; 38.123       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][197]                                                                                     ;                ;              ;                  ; 38.063       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][197]                                                                                     ;                ;              ;                  ; 38.048       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][197]                                                                                     ;                ;              ;                  ; 38.095       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][197]                                                                                     ;                ;              ;                  ; 37.877       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg37 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #280: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                        ;
+-------------------------+----------------------------------------------------------------------------+
; Property                ; Value                                                                      ;
+-------------------------+----------------------------------------------------------------------------+
; Source Node             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[288]                        ;
; Worst-Case MTBF (years) ; Not Calculated                                                             ;
; Typical MTBF (years)    ; Not Calculated                                                             ;
; Included in Design MTBF ; No                                                                         ;
+-------------------------+----------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.234        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                  ;                ; 40.000       ; 25.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg (INVERTED)                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[288]                                                                                                                                                                         ;                ;              ;                  ; 38.252       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][288]                                                                                    ;                ;              ;                  ; 38.162       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][288]                                                                                    ;                ;              ;                  ; 38.155       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][288]                                                                                    ;                ;              ;                  ; 38.207       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][288]                                                                                    ;                ;              ;                  ; 37.458       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a280~porta_datain_reg8 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #281: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][3] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[178]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 190.246        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                            ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[15][3]                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[178]                                                                                                                                                                          ;                ;              ;                  ; 38.233       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][178]                                                                                     ;                ;              ;                  ; 38.115       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][178]                                                                                     ;                ;              ;                  ; 38.190       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][178]                                                                                     ;                ;              ;                  ; 37.741       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][178]                                                                                     ;                ;              ;                  ; 37.967       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg18 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #282: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------+
; Chain Summary                                                                            ;
+-------------------------+----------------------------------------------------------------+
; Property                ; Value                                                          ;
+-------------------------+----------------------------------------------------------------+
; Source Node             ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][4] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[163]            ;
; Worst-Case MTBF (years) ; Not Calculated                                                 ;
; Typical MTBF (years)    ; Not Calculated                                                 ;
; Included in Design MTBF ; No                                                             ;
+-------------------------+----------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.742        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_info_reg[13][4]                                                                                                                                                              ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[163]                                                                                                                                                                         ;                ;              ;                  ; 38.199       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][163]                                                                                    ;                ;              ;                  ; 38.142       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][163]                                                                                    ;                ;              ;                  ; 38.171       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][163]                                                                                    ;                ;              ;                  ; 38.209       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][163]                                                                                    ;                ;              ;                  ; 38.021       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg3 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #283: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 7              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 198.182        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                        ;                ;              ;                  ; 31.165       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5] ;                ;              ;                  ; 31.010       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] ;                ;              ;                  ; 30.956       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ;                ;              ;                  ; 31.334       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.077       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 30.895       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.745       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #284: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 8              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 229.401        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                        ;                ;              ;                  ; 31.029       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6] ;                ;              ;                  ; 31.355       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5] ;                ;              ;                  ; 31.010       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] ;                ;              ;                  ; 30.956       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ;                ;              ;                  ; 31.334       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.077       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 30.895       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.745       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #285: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 9              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 260.862        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                        ;                ;              ;                  ; 31.237       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7] ;                ;              ;                  ; 31.253       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6] ;                ;              ;                  ; 31.355       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5] ;                ;              ;                  ; 31.010       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] ;                ;              ;                  ; 30.956       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ;                ;              ;                  ; 31.334       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.077       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 30.895       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.745       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #286: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 10             ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 292.143        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                        ;                ;              ;                  ; 31.262       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8] ;                ;              ;                  ; 31.256       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7] ;                ;              ;                  ; 31.253       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6] ;                ;              ;                  ; 31.355       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5] ;                ;              ;                  ; 31.010       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] ;                ;              ;                  ; 30.956       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ;                ;              ;                  ; 31.334       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.077       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 30.895       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.745       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #287: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 11             ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 323.383        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                        ;                ;              ;                  ; 31.285       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9] ;                ;              ;                  ; 31.217       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8] ;                ;              ;                  ; 31.256       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7] ;                ;              ;                  ; 31.253       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6] ;                ;              ;                  ; 31.355       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5] ;                ;              ;                  ; 31.010       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] ;                ;              ;                  ; 30.956       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ;                ;              ;                  ; 31.334       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.077       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 30.895       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.745       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #288: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                          ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; No                                                                                                                                                                                      ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 12             ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 353.916        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                     ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                        ;                ;              ;                  ; 30.385       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ;                ;              ;                  ; 31.433       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ;                ;              ;                  ; 31.217       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ;                ;              ;                  ; 31.256       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ;                ;              ;                  ; 31.253       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ;                ;              ;                  ; 31.355       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]  ;                ;              ;                  ; 31.010       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]  ;                ;              ;                  ; 30.956       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]  ;                ;              ;                  ; 31.334       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]  ;                ;              ;                  ; 31.077       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]  ;                ;              ;                  ; 30.895       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]  ;                ;              ;                  ; 11.745       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #289: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                          ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; No                                                                                                                                                                                      ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 13             ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 385.812        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                     ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                        ;                ;              ;                  ; 31.082       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ;                ;              ;                  ; 31.199       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ;                ;              ;                  ; 31.433       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ;                ;              ;                  ; 31.217       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ;                ;              ;                  ; 31.256       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ;                ;              ;                  ; 31.253       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ;                ;              ;                  ; 31.355       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]  ;                ;              ;                  ; 31.010       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]  ;                ;              ;                  ; 30.956       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]  ;                ;              ;                  ; 31.334       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]  ;                ;              ;                  ; 31.077       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]  ;                ;              ;                  ; 30.895       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]  ;                ;              ;                  ; 11.745       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #290: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                          ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; No                                                                                                                                                                                      ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 14             ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 416.654        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                     ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                        ;                ;              ;                  ; 30.741       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] ;                ;              ;                  ; 31.183       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ;                ;              ;                  ; 31.199       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ;                ;              ;                  ; 31.433       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ;                ;              ;                  ; 31.217       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ;                ;              ;                  ; 31.256       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ;                ;              ;                  ; 31.253       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ;                ;              ;                  ; 31.355       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]  ;                ;              ;                  ; 31.010       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]  ;                ;              ;                  ; 30.956       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]  ;                ;              ;                  ; 31.334       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]  ;                ;              ;                  ; 31.077       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]  ;                ;              ;                  ; 30.895       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]  ;                ;              ;                  ; 11.745       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #291: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                          ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; No                                                                                                                                                                                      ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 15             ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 448.538        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                     ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                        ;                ;              ;                  ; 31.319       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] ;                ;              ;                  ; 31.306       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] ;                ;              ;                  ; 31.183       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ;                ;              ;                  ; 31.199       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ;                ;              ;                  ; 31.433       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ;                ;              ;                  ; 31.217       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ;                ;              ;                  ; 31.256       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ;                ;              ;                  ; 31.253       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ;                ;              ;                  ; 31.355       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]  ;                ;              ;                  ; 31.010       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]  ;                ;              ;                  ; 30.956       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]  ;                ;              ;                  ; 31.334       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]  ;                ;              ;                  ; 31.077       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]  ;                ;              ;                  ; 30.895       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]  ;                ;              ;                  ; 11.745       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_I2C_SDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_I2C_SCLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_LDQM           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_UDQM           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[34]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[35]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[34]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[35]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; GPIO_0[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_I2C_SDAT       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[34]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[35]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[32]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[33]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[34]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[35]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_CLK27            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_I2C_SDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; FPGA_I2C_SCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_LDQM           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_UDQM           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[34]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[35]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[34]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[35]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; PS2_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; PS2_DAT             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.39e-05 V                   ; 3.12 V              ; -0.0432 V           ; 0.292 V                              ; 0.097 V                              ; 6.42e-10 s                  ; 3.87e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.39e-05 V                  ; 3.12 V             ; -0.0432 V          ; 0.292 V                             ; 0.097 V                             ; 6.42e-10 s                 ; 3.87e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                                                                                ; To Clock                                                                                                                                                  ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                                                                                       ; altera_reserved_tck                                                                                                                                       ; 14107      ; 0        ; 48       ; 1        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; altera_reserved_tck                                                                                                                                       ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 8          ; 0        ; 8        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 0          ; 0        ; 0        ; 11       ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 1016       ; 0        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; 0          ; 0        ; 1        ; 1        ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 1          ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 1          ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 160        ; 0        ; 0        ; 0        ;
; Clock_1Hz                                                                                                                                                 ; Clock_1Hz                                                                                                                                                 ; 53         ; 0        ; 0        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; CLOCK_50                                                                                                                                                  ; 0          ; 0        ; 2        ; 2        ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; CLOCK_50                                                                                                                                                  ; 1          ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; CLOCK_50                                                                                                                                                  ; 0          ; 0        ; 1        ; 1        ;
; CLOCK_50                                                                                                                                                  ; CLOCK_50                                                                                                                                                  ; 482286     ; 1175     ; 1171     ; 224      ;
; Divided_Clk:Divided_Clk_22K|outclk                                                                                                                        ; CLOCK_50                                                                                                                                                  ; 2          ; 1        ; 0        ; 0        ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; CLOCK_50                                                                                                                                                  ; 84         ; 84       ; 1        ; 0        ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; CLOCK_50                                                                                                                                                  ; 0          ; 42       ; 0        ; 1        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; CLOCK_50                                                                                                                                                  ; 33         ; 1        ; 0        ; 0        ;
; Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                        ; CLOCK_50                                                                                                                                                  ; 2          ; 1        ; 0        ; 0        ;
; speed_down_event_trigger                                                                                                                                  ; CLOCK_50                                                                                                                                                  ; 1          ; 0        ; 0        ; 0        ;
; speed_up_event_trigger                                                                                                                                    ; CLOCK_50                                                                                                                                                  ; 1          ; 0        ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; CLOCK_50                                                                                                                                                  ; 133        ; 21       ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                                                                                         ; CLOCK_50                                                                                                                                                  ; 21         ; 21       ; 1        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; CLOCK_50                                                                                                                                                  ; 21         ; 21       ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; CLOCK_50                                                                                                                                                  ; 21         ; 21       ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 0          ; 0        ; 1        ; 0        ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 0          ; 0        ; 0        ; 43       ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 410        ; 0        ; 0        ; 0        ;
; speed_down_event_trigger                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 1          ; 1        ; 0        ; 0        ;
; speed_up_event_trigger                                                                                                                                    ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 1          ; 1        ; 0        ; 0        ;
; Clock_1Hz                                                                                                                                                 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 1          ; 1        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 16         ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                                                                                                       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 0          ; 0        ; 4        ; 0        ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 3          ; 3        ; 0        ; 0        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 4330       ; 32       ; 0        ; 2        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 224        ; 0        ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 112        ; 0        ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 112        ; 0        ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 112        ; 0        ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; 16         ; 0        ; 0        ; 0        ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; 0          ; 155      ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                                                                                ; To Clock                                                                                                                                                  ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                                                                                       ; altera_reserved_tck                                                                                                                                       ; 14107      ; 0        ; 48       ; 1        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; altera_reserved_tck                                                                                                                                       ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 8          ; 0        ; 8        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 0          ; 0        ; 0        ; 11       ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 1016       ; 0        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; 0          ; 0        ; 1        ; 1        ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 1          ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 1          ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 160        ; 0        ; 0        ; 0        ;
; Clock_1Hz                                                                                                                                                 ; Clock_1Hz                                                                                                                                                 ; 53         ; 0        ; 0        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; CLOCK_50                                                                                                                                                  ; 0          ; 0        ; 2        ; 2        ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; CLOCK_50                                                                                                                                                  ; 1          ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; CLOCK_50                                                                                                                                                  ; 0          ; 0        ; 1        ; 1        ;
; CLOCK_50                                                                                                                                                  ; CLOCK_50                                                                                                                                                  ; 482286     ; 1175     ; 1171     ; 224      ;
; Divided_Clk:Divided_Clk_22K|outclk                                                                                                                        ; CLOCK_50                                                                                                                                                  ; 2          ; 1        ; 0        ; 0        ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; CLOCK_50                                                                                                                                                  ; 84         ; 84       ; 1        ; 0        ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; CLOCK_50                                                                                                                                                  ; 0          ; 42       ; 0        ; 1        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; CLOCK_50                                                                                                                                                  ; 33         ; 1        ; 0        ; 0        ;
; Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                        ; CLOCK_50                                                                                                                                                  ; 2          ; 1        ; 0        ; 0        ;
; speed_down_event_trigger                                                                                                                                  ; CLOCK_50                                                                                                                                                  ; 1          ; 0        ; 0        ; 0        ;
; speed_up_event_trigger                                                                                                                                    ; CLOCK_50                                                                                                                                                  ; 1          ; 0        ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; CLOCK_50                                                                                                                                                  ; 133        ; 21       ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                                                                                         ; CLOCK_50                                                                                                                                                  ; 21         ; 21       ; 1        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; CLOCK_50                                                                                                                                                  ; 21         ; 21       ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; CLOCK_50                                                                                                                                                  ; 21         ; 21       ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 0          ; 0        ; 1        ; 0        ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 0          ; 0        ; 0        ; 43       ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 410        ; 0        ; 0        ; 0        ;
; speed_down_event_trigger                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 1          ; 1        ; 0        ; 0        ;
; speed_up_event_trigger                                                                                                                                    ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 1          ; 1        ; 0        ; 0        ;
; Clock_1Hz                                                                                                                                                 ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 1          ; 1        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 16         ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                                                                                                       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 0          ; 0        ; 4        ; 0        ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 3          ; 3        ; 0        ; 0        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 4330       ; 32       ; 0        ; 2        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 224        ; 0        ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 112        ; 0        ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 112        ; 0        ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                         ; 112        ; 0        ; 0        ; 0        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; 16         ; 0        ; 0        ; 0        ;
; doublesync:ps2c_doublsync|reg2                                                                                                                            ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                         ; 0          ; 155      ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                            ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                                                                                                                                  ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                                                                                                                       ; 1314       ; 0        ; 1        ; 0        ;
; CLOCK_50            ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 0          ; 0        ; 5        ; 0        ;
; CLOCK_50            ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 15         ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50                                                                                                                                                  ; 388        ; 122      ; 63       ; 0        ;
; CLOCK_50            ; Divided_Clk:Divided_Clk_22K|outclk                                                                                                                        ; 1          ; 0        ; 0        ; 0        ;
; CLOCK_50            ; doublesync:key2_doublsync|reg2                                                                                                                            ; 1          ; 0        ; 0        ; 0        ;
; CLOCK_50            ; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 0          ; 0        ; 1        ; 6        ;
; altera_reserved_tck ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                        ; 0          ; 1        ; 0        ; 0        ;
; CLOCK_50            ; speed_down_event_trigger                                                                                                                                  ; 0          ; 1        ; 0        ; 0        ;
; CLOCK_50            ; speed_up_event_trigger                                                                                                                                    ; 0          ; 1        ; 0        ; 0        ;
; CLOCK_50            ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                                                                                         ; 1          ; 0        ; 0        ; 0        ;
; CLOCK_50            ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; 16         ; 0        ; 0        ; 0        ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                             ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                                                                                                                                  ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                                                                                                                       ; 1314       ; 0        ; 1        ; 0        ;
; CLOCK_50            ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 0          ; 0        ; 5        ; 0        ;
; CLOCK_50            ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 15         ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50                                                                                                                                                  ; 388        ; 122      ; 63       ; 0        ;
; CLOCK_50            ; Divided_Clk:Divided_Clk_22K|outclk                                                                                                                        ; 1          ; 0        ; 0        ; 0        ;
; CLOCK_50            ; doublesync:key2_doublsync|reg2                                                                                                                            ; 1          ; 0        ; 0        ; 0        ;
; CLOCK_50            ; doublesync:ps2c_doublsync|reg2                                                                                                                            ; 0          ; 0        ; 1        ; 6        ;
; altera_reserved_tck ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                        ; 0          ; 1        ; 0        ; 0        ;
; CLOCK_50            ; speed_down_event_trigger                                                                                                                                  ; 0          ; 1        ; 0        ; 0        ;
; CLOCK_50            ; speed_up_event_trigger                                                                                                                                    ; 0          ; 1        ; 0        ; 0        ;
; CLOCK_50            ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                                                                                         ; 1          ; 0        ; 0        ; 0        ;
; CLOCK_50            ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                         ; 16         ; 0        ; 0        ; 0        ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 76    ; 76   ;
; Unconstrained Output Ports      ; 55    ; 55   ;
; Unconstrained Output Port Paths ; 178   ; 178  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Fri Feb 07 00:40:55 2020
Info: Command: quartus_sta simple_ipod_solution -c simple_ipod_solution
Info: qsta_default_script.tcl version: #3
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'timing_constraints.sdc'
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 40.000 -name Divided_Clk:Divided_Clk_22K|outclk Divided_Clk:Divided_Clk_22K|outclk
    Info (332105): create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger
    Info (332105): create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332105): create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger
    Info (332105): create_clock -period 40.000 -name doublesync:key2_doublsync|reg2 doublesync:key2_doublsync|reg2
    Info (332105): create_clock -period 40.000 -name doublesync:ps2c_doublsync|reg2 doublesync:ps2c_doublsync|reg2
    Info (332105): create_clock -period 40.000 -name Clock_1Hz Clock_1Hz
    Info (332105): create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332105): create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]
    Info (332105): create_clock -period 40.000 -name Kbd_ctrl:Kbd_Controller|data_ready Kbd_ctrl:Kbd_Controller|data_ready
    Info (332105): create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]
    Info (332105): create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]
    Info (332105): create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]
    Info (332105): create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|audio_clock:u4|LRCK_1X audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|audio_clock:u4|oAUD_BCK audio_controller:audio_control|audio_clock:u4|oAUD_BCK
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 4.804
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.804               0.000 CLOCK_50 
    Info (332119):    10.078               0.000 altera_reserved_tck 
    Info (332119):    13.055               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):    13.830               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] 
    Info (332119):    14.989               0.000 audio_controller:audio_control|audio_clock:u4|LRCK_1X 
    Info (332119):    15.374               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):    15.543               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] 
    Info (332119):    16.422               0.000 doublesync:ps2c_doublsync|reg2 
    Info (332119):    17.417               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):    17.839               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] 
    Info (332119):    35.021               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] 
    Info (332119):    35.214               0.000 audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK 
    Info (332119):    36.507               0.000 Clock_1Hz 
    Info (332119):    36.602               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] 
    Info (332119):    37.134               0.000 audio_controller:audio_control|audio_clock:u4|oAUD_BCK 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.038
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.038              -0.109 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):     0.198               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] 
    Info (332119):     0.216               0.000 CLOCK_50 
    Info (332119):     0.239               0.000 altera_reserved_tck 
    Info (332119):     0.269               0.000 audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK 
    Info (332119):     0.359               0.000 audio_controller:audio_control|audio_clock:u4|oAUD_BCK 
    Info (332119):     0.397               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):     0.449               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] 
    Info (332119):     0.547               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] 
    Info (332119):     0.633               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):     0.660               0.000 doublesync:ps2c_doublsync|reg2 
    Info (332119):     0.679               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] 
    Info (332119):     0.699               0.000 Clock_1Hz 
    Info (332119):     2.282               0.000 audio_controller:audio_control|audio_clock:u4|LRCK_1X 
    Info (332119):    20.741               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] 
Info (332146): Worst-case recovery slack is 4.240
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.240               0.000 speed_down_event_trigger 
    Info (332119):     4.513               0.000 speed_up_event_trigger 
    Info (332119):     4.683               0.000 Kbd_ctrl:Kbd_Controller|data_ready 
    Info (332119):     5.470               0.000 doublesync:ps2c_doublsync|reg2 
    Info (332119):     6.342               0.000 CLOCK_50 
    Info (332119):    13.349               0.000 doublesync:key2_doublsync|reg2 
    Info (332119):    13.765               0.000 audio_controller:audio_control|audio_clock:u4|oAUD_BCK 
    Info (332119):    14.345               0.000 Divided_Clk:Divided_Clk_22K|outclk 
    Info (332119):    14.416               0.000 altera_reserved_tck 
    Info (332119):    14.710               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] 
    Info (332119):    14.715               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] 
    Info (332119):    15.208               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5] 
Info (332146): Worst-case removal slack is 0.456
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.456               0.000 altera_reserved_tck 
    Info (332119):     0.551               0.000 CLOCK_50 
    Info (332119):     2.606               0.000 doublesync:ps2c_doublsync|reg2 
    Info (332119):     2.763               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] 
    Info (332119):     2.789               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] 
    Info (332119):     2.862               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5] 
    Info (332119):     3.773               0.000 Divided_Clk:Divided_Clk_22K|outclk 
    Info (332119):     4.108               0.000 audio_controller:audio_control|audio_clock:u4|oAUD_BCK 
    Info (332119):     4.420               0.000 doublesync:key2_doublsync|reg2 
    Info (332119):    13.417               0.000 Kbd_ctrl:Kbd_Controller|data_ready 
    Info (332119):    13.487               0.000 speed_up_event_trigger 
    Info (332119):    13.853               0.000 speed_down_event_trigger 
Info (332146): Worst-case minimum pulse width slack is 8.467
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.467               0.000 CLOCK_50 
    Info (332119):    15.113               0.000 altera_reserved_tck 
    Info (332119):    18.760               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):    19.208               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] 
    Info (332119):    19.233               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] 
    Info (332119):    19.235               0.000 doublesync:ps2c_doublsync|reg2 
    Info (332119):    19.240               0.000 audio_controller:audio_control|audio_clock:u4|oAUD_BCK 
    Info (332119):    19.319               0.000 speed_up_event_trigger 
    Info (332119):    19.336               0.000 audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK 
    Info (332119):    19.340               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] 
    Info (332119):    19.384               0.000 Clock_1Hz 
    Info (332119):    19.386               0.000 doublesync:key2_doublsync|reg2 
    Info (332119):    19.405               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] 
    Info (332119):    19.406               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):    19.407               0.000 speed_down_event_trigger 
    Info (332119):    19.408               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5] 
    Info (332119):    19.411               0.000 audio_controller:audio_control|audio_clock:u4|LRCK_1X 
    Info (332119):    19.415               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):    19.416               0.000 Kbd_ctrl:Kbd_Controller|data_ready 
    Info (332119):    19.416               0.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] 
    Info (332119):    19.420               0.000 Divided_Clk:Divided_Clk_22K|outclk 
Info (332114): Report Metastability: Found 291 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 291
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 24.067 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 5135 megabytes
    Info: Processing ended: Fri Feb 07 00:41:33 2020
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:38


