// Seed: 2297457455
module module_0 (
    input wor void id_0,
    input uwire id_1,
    output tri1 id_2,
    input tri0 id_3,
    input wor id_4,
    input uwire id_5,
    output uwire id_6
    , id_10,
    output wire id_7,
    input wor id_8
);
  logic id_11;
  ;
  wire id_12;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd95
) (
    output supply1 id_0,
    input tri id_1,
    input tri id_2,
    input uwire _id_3
);
  wire [1 'b0 : id_3] id_5, id_6, id_7;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2
  );
endmodule
