$date
	Thu Aug 29 08:51:20 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_func $end
$var wire 1 ! t_out $end
$var parameter 32 " stop_time $end
$var reg 1 # t_A $end
$var reg 1 $ t_B $end
$var reg 1 % t_C $end
$var reg 1 & t_D $end
$scope module F1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 & D $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11001000 "
$end
#0
$dumpvars
0&
0%
0$
0#
1!
$end
#10
0!
1&
#20
1!
0&
1%
#30
0!
1&
#40
0&
0%
1$
#50
1!
1&
#60
0!
0&
1%
#70
1!
1&
#80
1!
0&
0%
0$
1#
#90
0!
1&
#100
1!
0&
1%
#110
0!
1&
#120
1!
0&
0%
1$
#130
1&
#140
0!
0&
1%
#150
1&
#200
