
ubuntu-preinstalled/sg_xcopy:     file format elf32-littlearm


Disassembly of section .init:

00000b70 <.init>:
 b70:	push	{r3, lr}
 b74:	bl	28d8 <__snprintf_chk@plt+0x1ac8>
 b78:	pop	{r3, pc}

Disassembly of section .plt:

00000b7c <sg_simple_inquiry@plt-0x14>:
 b7c:	push	{lr}		; (str lr, [sp, #-4]!)
 b80:	ldr	lr, [pc, #4]	; b8c <sg_simple_inquiry@plt-0x4>
 b84:	add	lr, pc, lr
 b88:	ldr	pc, [lr, #8]!
 b8c:	andeq	r6, r1, r0, ror r3

00000b90 <sg_simple_inquiry@plt>:
 b90:	add	ip, pc, #0, 12
 b94:	add	ip, ip, #90112	; 0x16000
 b98:	ldr	pc, [ip, #880]!	; 0x370

00000b9c <raise@plt>:
 b9c:	add	ip, pc, #0, 12
 ba0:	add	ip, ip, #90112	; 0x16000
 ba4:	ldr	pc, [ip, #872]!	; 0x368

00000ba8 <sg_ll_readcap_10@plt>:
 ba8:	add	ip, pc, #0, 12
 bac:	add	ip, ip, #90112	; 0x16000
 bb0:	ldr	pc, [ip, #864]!	; 0x360

00000bb4 <sg_ll_readcap_16@plt>:
 bb4:	add	ip, pc, #0, 12
 bb8:	add	ip, ip, #90112	; 0x16000
 bbc:	ldr	pc, [ip, #856]!	; 0x358

00000bc0 <sg_get_designation_descriptor_str@plt>:
 bc0:	add	ip, pc, #0, 12
 bc4:	add	ip, ip, #90112	; 0x16000
 bc8:	ldr	pc, [ip, #848]!	; 0x350

00000bcc <strcmp@plt>:
 bcc:	add	ip, pc, #0, 12
 bd0:	add	ip, ip, #90112	; 0x16000
 bd4:	ldr	pc, [ip, #840]!	; 0x348

00000bd8 <__cxa_finalize@plt>:
 bd8:	add	ip, pc, #0, 12
 bdc:	add	ip, ip, #90112	; 0x16000
 be0:	ldr	pc, [ip, #832]!	; 0x340

00000be4 <read@plt>:
 be4:	add	ip, pc, #0, 12
 be8:	add	ip, ip, #90112	; 0x16000
 bec:	ldr	pc, [ip, #824]!	; 0x338

00000bf0 <fgets@plt>:
 bf0:	add	ip, pc, #0, 12
 bf4:	add	ip, ip, #90112	; 0x16000
 bf8:	ldr	pc, [ip, #816]!	; 0x330

00000bfc <memcpy@plt>:
 bfc:	add	ip, pc, #0, 12
 c00:	add	ip, ip, #90112	; 0x16000
 c04:	ldr	pc, [ip, #808]!	; 0x328

00000c08 <sg_cmds_close_device@plt>:
 c08:	add	ip, pc, #0, 12
 c0c:	add	ip, ip, #90112	; 0x16000
 c10:	ldr	pc, [ip, #800]!	; 0x320

00000c14 <memcmp@plt>:
 c14:	add	ip, pc, #0, 12
 c18:	add	ip, ip, #90112	; 0x16000
 c1c:	ldr	pc, [ip, #792]!	; 0x318

00000c20 <__stack_chk_fail@plt>:
 c20:	add	ip, pc, #0, 12
 c24:	add	ip, ip, #90112	; 0x16000
 c28:	ldr	pc, [ip, #784]!	; 0x310

00000c2c <pr2serr@plt>:
 c2c:			; <UNDEFINED> instruction: 0xe7fd4778
 c30:	add	ip, pc, #0, 12
 c34:	add	ip, ip, #90112	; 0x16000
 c38:	ldr	pc, [ip, #772]!	; 0x304

00000c3c <sg_ll_3party_copy_out@plt>:
 c3c:	add	ip, pc, #0, 12
 c40:	add	ip, ip, #90112	; 0x16000
 c44:	ldr	pc, [ip, #764]!	; 0x2fc

00000c48 <perror@plt>:
 c48:	add	ip, pc, #0, 12
 c4c:	add	ip, ip, #90112	; 0x16000
 c50:	ldr	pc, [ip, #756]!	; 0x2f4

00000c54 <sigaction@plt>:
 c54:	add	ip, pc, #0, 12
 c58:	add	ip, ip, #90112	; 0x16000
 c5c:	ldr	pc, [ip, #748]!	; 0x2ec

00000c60 <__memcpy_chk@plt>:
 c60:	add	ip, pc, #0, 12
 c64:	add	ip, ip, #90112	; 0x16000
 c68:	ldr	pc, [ip, #740]!	; 0x2e4

00000c6c <gettimeofday@plt>:
 c6c:	add	ip, pc, #0, 12
 c70:	add	ip, ip, #90112	; 0x16000
 c74:	ldr	pc, [ip, #732]!	; 0x2dc

00000c78 <open64@plt>:
 c78:	add	ip, pc, #0, 12
 c7c:	add	ip, ip, #90112	; 0x16000
 c80:	ldr	pc, [ip, #724]!	; 0x2d4

00000c84 <getenv@plt>:
 c84:	add	ip, pc, #0, 12
 c88:	add	ip, ip, #90112	; 0x16000
 c8c:	ldr	pc, [ip, #716]!	; 0x2cc

00000c90 <__libc_start_main@plt>:
 c90:	add	ip, pc, #0, 12
 c94:	add	ip, ip, #90112	; 0x16000
 c98:	ldr	pc, [ip, #708]!	; 0x2c4

00000c9c <strerror@plt>:
 c9c:	add	ip, pc, #0, 12
 ca0:	add	ip, ip, #90112	; 0x16000
 ca4:	ldr	pc, [ip, #700]!	; 0x2bc

00000ca8 <__gmon_start__@plt>:
 ca8:	add	ip, pc, #0, 12
 cac:	add	ip, ip, #90112	; 0x16000
 cb0:	ldr	pc, [ip, #692]!	; 0x2b4

00000cb4 <kill@plt>:
 cb4:	add	ip, pc, #0, 12
 cb8:	add	ip, ip, #90112	; 0x16000
 cbc:	ldr	pc, [ip, #684]!	; 0x2ac

00000cc0 <getpid@plt>:
 cc0:	add	ip, pc, #0, 12
 cc4:	add	ip, ip, #90112	; 0x16000
 cc8:	ldr	pc, [ip, #676]!	; 0x2a4

00000ccc <flock@plt>:
 ccc:	add	ip, pc, #0, 12
 cd0:	add	ip, ip, #90112	; 0x16000
 cd4:	ldr	pc, [ip, #668]!	; 0x29c

00000cd8 <strtoul@plt>:
 cd8:	add	ip, pc, #0, 12
 cdc:	add	ip, ip, #90112	; 0x16000
 ce0:	ldr	pc, [ip, #660]!	; 0x294

00000ce4 <strlen@plt>:
 ce4:	add	ip, pc, #0, 12
 ce8:	add	ip, ip, #90112	; 0x16000
 cec:	ldr	pc, [ip, #652]!	; 0x28c

00000cf0 <strchr@plt>:
 cf0:	add	ip, pc, #0, 12
 cf4:	add	ip, ip, #90112	; 0x16000
 cf8:	ldr	pc, [ip, #644]!	; 0x284

00000cfc <sg_if_can2stderr@plt>:
 cfc:	add	ip, pc, #0, 12
 d00:	add	ip, ip, #90112	; 0x16000
 d04:	ldr	pc, [ip, #636]!	; 0x27c

00000d08 <__open64_2@plt>:
 d08:	add	ip, pc, #0, 12
 d0c:	add	ip, ip, #90112	; 0x16000
 d10:	ldr	pc, [ip, #628]!	; 0x274

00000d14 <__errno_location@plt>:
 d14:	add	ip, pc, #0, 12
 d18:	add	ip, ip, #90112	; 0x16000
 d1c:	ldr	pc, [ip, #620]!	; 0x26c

00000d20 <__isoc99_sscanf@plt>:
 d20:	add	ip, pc, #0, 12
 d24:	add	ip, ip, #90112	; 0x16000
 d28:	ldr	pc, [ip, #612]!	; 0x264

00000d2c <memset@plt>:
 d2c:	add	ip, pc, #0, 12
 d30:	add	ip, ip, #90112	; 0x16000
 d34:	ldr	pc, [ip, #604]!	; 0x25c

00000d38 <strncpy@plt>:
 d38:	add	ip, pc, #0, 12
 d3c:	add	ip, ip, #90112	; 0x16000
 d40:	ldr	pc, [ip, #596]!	; 0x254

00000d44 <sg_get_llnum@plt>:
 d44:	add	ip, pc, #0, 12
 d48:	add	ip, ip, #90112	; 0x16000
 d4c:	ldr	pc, [ip, #588]!	; 0x24c

00000d50 <sg_vpd_dev_id_iter@plt>:
 d50:	add	ip, pc, #0, 12
 d54:	add	ip, ip, #90112	; 0x16000
 d58:	ldr	pc, [ip, #580]!	; 0x244

00000d5c <sg_convert_errno@plt>:
 d5c:	add	ip, pc, #0, 12
 d60:	add	ip, ip, #90112	; 0x16000
 d64:	ldr	pc, [ip, #572]!	; 0x23c

00000d68 <fclose@plt>:
 d68:	add	ip, pc, #0, 12
 d6c:	add	ip, ip, #90112	; 0x16000
 d70:	ldr	pc, [ip, #564]!	; 0x234

00000d74 <sigemptyset@plt>:
 d74:	add	ip, pc, #0, 12
 d78:	add	ip, ip, #90112	; 0x16000
 d7c:	ldr	pc, [ip, #556]!	; 0x22c

00000d80 <sg_ll_receive_copy_results@plt>:
 d80:	add	ip, pc, #0, 12
 d84:	add	ip, ip, #90112	; 0x16000
 d88:	ldr	pc, [ip, #548]!	; 0x224

00000d8c <sg_scnpr@plt>:
 d8c:	add	ip, pc, #0, 12
 d90:	add	ip, ip, #90112	; 0x16000
 d94:	ldr	pc, [ip, #540]!	; 0x21c

00000d98 <fopen64@plt>:
 d98:	add	ip, pc, #0, 12
 d9c:	add	ip, ip, #90112	; 0x16000
 da0:	ldr	pc, [ip, #532]!	; 0x214

00000da4 <sg_get_category_sense_str@plt>:
 da4:	add	ip, pc, #0, 12
 da8:	add	ip, ip, #90112	; 0x16000
 dac:	ldr	pc, [ip, #524]!	; 0x20c

00000db0 <sg_get_num@plt>:
 db0:	add	ip, pc, #0, 12
 db4:	add	ip, ip, #90112	; 0x16000
 db8:	ldr	pc, [ip, #516]!	; 0x204

00000dbc <hex2stderr@plt>:
 dbc:	add	ip, pc, #0, 12
 dc0:	add	ip, ip, #90112	; 0x16000
 dc4:	ldr	pc, [ip, #508]!	; 0x1fc

00000dc8 <sg_ll_inquiry@plt>:
 dc8:	add	ip, pc, #0, 12
 dcc:	add	ip, ip, #90112	; 0x16000
 dd0:	ldr	pc, [ip, #500]!	; 0x1f4

00000dd4 <sg_cmds_open_device@plt>:
 dd4:	add	ip, pc, #0, 12
 dd8:	add	ip, ip, #90112	; 0x16000
 ddc:	ldr	pc, [ip, #492]!	; 0x1ec

00000de0 <__xstat64@plt>:
 de0:	add	ip, pc, #0, 12
 de4:	add	ip, ip, #90112	; 0x16000
 de8:	ldr	pc, [ip, #484]!	; 0x1e4

00000dec <strncmp@plt>:
 dec:	add	ip, pc, #0, 12
 df0:	add	ip, ip, #90112	; 0x16000
 df4:	ldr	pc, [ip, #476]!	; 0x1dc

00000df8 <abort@plt>:
 df8:	add	ip, pc, #0, 12
 dfc:	add	ip, ip, #90112	; 0x16000
 e00:	ldr	pc, [ip, #468]!	; 0x1d4

00000e04 <close@plt>:
 e04:	add	ip, pc, #0, 12
 e08:	add	ip, ip, #90112	; 0x16000
 e0c:	ldr	pc, [ip, #460]!	; 0x1cc

00000e10 <__snprintf_chk@plt>:
 e10:	add	ip, pc, #0, 12
 e14:	add	ip, ip, #90112	; 0x16000
 e18:	ldr	pc, [ip, #452]!	; 0x1c4

Disassembly of section .text:

00000e20 <.text>:
     e20:	svcmi	0x00f0e92d
     e24:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
     e28:	svccs	0x00018b02
     e2c:	ldceq	8, cr15, [ip, #-892]	; 0xfffffc84
     e30:	ldrbtcc	pc, [pc], #79	; e38 <__snprintf_chk@plt+0x28>	; <UNPREDICTABLE>
     e34:	ldccs	8, cr15, [r8, #-892]	; 0xfffffc84
     e38:	ldrbcc	pc, [pc, #79]!	; e8f <__snprintf_chk@plt+0x7f>	; <UNPREDICTABLE>
     e3c:			; <UNDEFINED> instruction: 0xf8df4478
     e40:			; <UNDEFINED> instruction: 0xf6ad3d14
     e44:	stmpl	r2, {r2, r4, r6, r7, r8, sl, fp, sp}
     e48:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
     e4c:	bcs	ff33f188 <__snprintf_chk@plt+0xff33e378>
     e50:	andeq	pc, r0, #79	; 0x4f
     e54:	andeq	pc, r0, #79	; 0x4f
     e58:	ldrmi	lr, [r4, #-2499]	; 0xfffff63d
     e5c:	subscs	pc, r8, r3, lsl #17
     e60:	addcs	pc, r8, #8585216	; 0x830000
     e64:	strmi	lr, [r0, #2499]!	; 0x9c3
     e68:	teqhi	r7, #64, 6	; <UNPREDICTABLE>
     e6c:	strcs	r2, [r0], #-768	; 0xfffffd00
     e70:	strcc	lr, [r8], #-2509	; 0xfffff633
     e74:	stmib	sp, {r0, r1, r4, r7, r9, sl, lr}^
     e78:	vshl.s8	d19, d10, d6
     e7c:	vqdmlal.s<illegal width 8>	q10, d7, d1[6]
     e80:	movwls	r5, #25439	; 0x635f
     e84:	msrvc	SPSR_xc, #73400320	; 0x4600000
     e88:	cmnvs	r5, #207618048	; 0xc600000	; <UNPREDICTABLE>
     e8c:	orrcs	r9, r0, #1207959552	; 0x48000000
     e90:	vrshl.s8	d18, d1, d7
     e94:			; <UNDEFINED> instruction: 0xf6460862
     e98:			; <UNDEFINED> instruction: 0xf6461a6c
     e9c:			; <UNDEFINED> instruction: 0xf8cd7263
     ea0:	vmla.i<illegal width 8>	d27, d7, d0[0]
     ea4:			; <UNDEFINED> instruction: 0xf8cd626e
     ea8:	vmla.i<illegal width 8>	d27, d0, d0[5]
     eac:	andls	r0, ip, #116, 16	; 0x740000
     eb0:	bmi	1cfd9d4 <__snprintf_chk@plt+0x1cfcbc4>
     eb4:	rsbsne	pc, r3, #1610612740	; 0x60000004
     eb8:	sublt	pc, ip, sp, asr #17
     ebc:	rsbpl	pc, r7, #1610612748	; 0x6000000c
     ec0:	bllt	57b5fc <__snprintf_chk@plt+0x57a7ec>
     ec4:	subslt	pc, r0, sp, asr #17
     ec8:			; <UNDEFINED> instruction: 0xf8cd461e
     ecc:			; <UNDEFINED> instruction: 0xf8cdb038
     ed0:			; <UNDEFINED> instruction: 0xf8cdb01c
     ed4:	strmi	fp, [fp], r8, rrx
     ed8:	andsls	r9, r8, #54525952	; 0x3400000
     edc:	strcc	lr, [r1, #-3]
     ee0:			; <UNDEFINED> instruction: 0xf00042af
     ee4:			; <UNDEFINED> instruction: 0xf85b808f
     ee8:	stmdbcs	r0, {r2, r8, r9, sl, fp, ip}
     eec:	ldcge	0, cr13, [r3], #988	; 0x3dc
     ef0:	rscscc	pc, pc, #64, 4
     ef4:	strtmi	r4, [r1], r0, lsr #12
     ef8:	svc	0x001ef7ff
     efc:	tstcs	r0, r2, lsr #16
     f00:	mvnsne	pc, #132, 16	; 0x840000
     f04:	svclt	0x00182a3d
     f08:	andle	r4, r5, sl, lsl #5
     f0c:	svccs	0x0001f819
     f10:	svclt	0x00182a00
     f14:	mvnsle	r2, sp, lsr sl
     f18:	andcs	fp, r0, #-2147483644	; 0x80000004
     f1c:	blcs	7ef48 <__snprintf_chk@plt+0x7e138>
     f20:	vadd.i8	d24, d7, d17
     f24:	addsmi	r0, r1, #268435462	; 0x10000006
     f28:	stmdavs	r2!, {r3, r4, r6, ip, lr, pc}
     f2c:			; <UNDEFINED> instruction: 0xf0004542
     f30:	stmdahi	r1!, {r1, r2, r3, r7, r8, pc}
     f34:	rsbcc	pc, r2, #1879048196	; 0x70000004
     f38:			; <UNDEFINED> instruction: 0xf0004291
     f3c:	stmdavs	r2!, {r1, r4, r7, r8, pc}
     f40:			; <UNDEFINED> instruction: 0xf0004552
     f44:	stmdavs	r2!, {r2, r5, r7, r8, pc}
     f48:	addsmi	r9, sl, #6144	; 0x1800
     f4c:			; <UNDEFINED> instruction: 0x81bbf000
     f50:	blls	31afe0 <__snprintf_chk@plt+0x31a1d0>
     f54:			; <UNDEFINED> instruction: 0xf000429a
     f58:	stmdavs	r2!, {r0, r1, r2, r3, r6, r7, r8, pc}
     f5c:	addsmi	r9, sl, #18432	; 0x4800
     f60:	bicshi	pc, lr, r0
     f64:	blne	ffc3f2e8 <__snprintf_chk@plt+0xffc3e4d8>
     f68:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
     f6c:	mcr	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     f70:			; <UNDEFINED> instruction: 0xf0002800
     f74:			; <UNDEFINED> instruction: 0xf8df8289
     f78:	strtmi	r1, [r0], -r4, ror #23
     f7c:			; <UNDEFINED> instruction: 0xf7ff4479
     f80:	stmdacs	r0, {r1, r2, r5, r9, sl, fp, sp, lr, pc}
     f84:	eorhi	pc, r6, #0
     f88:	blne	ff53f30c <__snprintf_chk@plt+0xff53e4fc>
     f8c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
     f90:	mrc	7, 0, APSR_nzcv, cr12, cr15, {7}
     f94:			; <UNDEFINED> instruction: 0xf0002800
     f98:			; <UNDEFINED> instruction: 0xf8df8230
     f9c:	strtmi	r1, [r0], -r8, asr #23
     fa0:			; <UNDEFINED> instruction: 0xf7ff4479
     fa4:	stmdacs	r0, {r2, r4, r9, sl, fp, sp, lr, pc}
     fa8:	rschi	pc, lr, #0
     fac:	blne	fee3f330 <__snprintf_chk@plt+0xfee3e520>
     fb0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
     fb4:	mcr	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     fb8:			; <UNDEFINED> instruction: 0xf0402800
     fbc:			; <UNDEFINED> instruction: 0xf8df82bb
     fc0:	ldrbtmi	r0, [r8], #-2988	; 0xfffff454
     fc4:			; <UNDEFINED> instruction: 0x2058f890
     fc8:			; <UNDEFINED> instruction: 0xf0412a00
     fcc:	strbmi	r8, [r9], -r4, lsr #4
     fd0:	rscsne	pc, pc, #64, 4
     fd4:			; <UNDEFINED> instruction: 0xf7ff3058
     fd8:			; <UNDEFINED> instruction: 0xe780eeb0
     fdc:	bcs	1c1f26c <__snprintf_chk@plt+0x1c1e45c>
     fe0:	strbmi	sp, [r8], -r3, lsr #3
     fe4:			; <UNDEFINED> instruction: 0xf7ff3501
     fe8:			; <UNDEFINED> instruction: 0xf8dfeee4
     fec:	ldrbtmi	r2, [sl], #-2948	; 0xfffff47c
     ff0:	svclt	0x00183800
     ff4:	adcmi	r2, pc, #1
     ff8:	eoreq	pc, r8, r2, lsl #17
     ffc:	subseq	pc, r8, #8519680	; 0x820000
    1000:	svcge	0x0071f47f
    1004:			; <UNDEFINED> instruction: 0xf8dd9b10
    1008:	strls	fp, [r6], -r8, rrx
    100c:			; <UNDEFINED> instruction: 0xf0402b00
    1010:	blls	5a160c <__snprintf_chk@plt+0x5a07fc>
    1014:			; <UNDEFINED> instruction: 0xf0002b00
    1018:	blls	4e16b8 <__snprintf_chk@plt+0x4e08a8>
    101c:			; <UNDEFINED> instruction: 0xf0402b00
    1020:			; <UNDEFINED> instruction: 0xf8df81b7
    1024:	bls	54fd6c <__snprintf_chk@plt+0x54ef5c>
    1028:	ldmvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    102c:			; <UNDEFINED> instruction: 0xf0002a00
    1030:	stfcsd	f0, [r1], {159}	; 0x9f
    1034:	blls	538488 <__snprintf_chk@plt+0x537678>
    1038:			; <UNDEFINED> instruction: 0xf0002b00
    103c:			; <UNDEFINED> instruction: 0xf8df8245
    1040:	movwcs	r2, #6968	; 0x1b38
    1044:	blne	d3f3c8 <__snprintf_chk@plt+0xd3e5b8>
    1048:	tstls	r3, #2046820352	; 0x7a000000
    104c:	subscc	r4, r8, #2030043136	; 0x79000000
    1050:	bleq	b3f3d4 <__snprintf_chk@plt+0xb3e5c4>
    1054:	ldrbtmi	r9, [r8], #-2835	; 0xfffff4ed
    1058:			; <UNDEFINED> instruction: 0xf7ff9314
    105c:			; <UNDEFINED> instruction: 0xf8dfedea
    1060:	bls	64fcf8 <__snprintf_chk@plt+0x64eee8>
    1064:	bvs	6d2258 <__snprintf_chk@plt+0x6d1448>
    1068:	addsmi	fp, sl, #-2147483640	; 0x80000008
    106c:	blcs	3507c <__snprintf_chk@plt+0x3426c>
    1070:	bicshi	pc, r1, r0, asr #32
    1074:	svceq	0x0000f1bb
    1078:	mvnshi	pc, r0
    107c:			; <UNDEFINED> instruction: 0xf000459b
    1080:	blcs	2185c <__snprintf_chk@plt+0x20a4c>
    1084:	bichi	pc, r7, r0, asr #32
    1088:	blcs	27cbc <__snprintf_chk@plt+0x26eac>
    108c:	sbcshi	pc, sp, #192, 4
    1090:	blcs	27cbc <__snprintf_chk@plt+0x26eac>
    1094:	sbcshi	pc, r9, #192, 4
    1098:	bcc	ffb3f41c <__snprintf_chk@plt+0xffb3e60c>
    109c:			; <UNDEFINED> instruction: 0xf893447b
    10a0:			; <UNDEFINED> instruction: 0xb12b3258
    10a4:	andne	lr, r8, #3620864	; 0x374000
    10a8:	tstmi	r3, #11534336	; 0xb00000
    10ac:	msrhi	CPSR_f, #64	; 0x40
    10b0:	blcs	27cd0 <__snprintf_chk@plt+0x26ec0>
    10b4:	tsthi	ip, #64, 6	; <UNPREDICTABLE>
    10b8:			; <UNDEFINED> instruction: 0xf5b39b06
    10bc:			; <UNDEFINED> instruction: 0xf2803f80
    10c0:			; <UNDEFINED> instruction: 0xf8df830d
    10c4:	ldrbtmi	r3, [fp], #-2760	; 0xfffff538
    10c8:	blcs	db33c <__snprintf_chk@plt+0xda52c>
    10cc:	eorhi	pc, r3, #0
    10d0:	bne	fef3f454 <__snprintf_chk@plt+0xfef3e644>
    10d4:	stmiavs	fp, {r0, r3, r4, r5, r6, sl, lr}^
    10d8:	vldrle	d2, [r5, #-4]
    10dc:	beq	fed3f460 <__snprintf_chk@plt+0xfed3e650>
    10e0:	msrvc	CPSR_x, #4194304	; 0x400000
    10e4:	strmi	lr, [r8, #-2525]	; 0xfffff623
    10e8:	ldrbtmi	r3, [r8], #-344	; 0xfffffea8
    10ec:	ldmib	sp, {r8, r9, ip, pc}^
    10f0:	stmib	sp, {r1, r3, r8, r9, sp}^
    10f4:	ldmib	r0, {r1, r8, sl, lr}^
    10f8:			; <UNDEFINED> instruction: 0xf8df4500
    10fc:	stmib	sp, {r2, r3, r4, r7, r9, fp}^
    1100:	ldrbtmi	r4, [r8], #-1284	; 0xfffffafc
    1104:	ldc	7, cr15, [r4, #1020]	; 0x3fc
    1108:	bne	fe43f48c <__snprintf_chk@plt+0xfe43e67c>
    110c:			; <UNDEFINED> instruction: 0xf8df2002
    1110:	ldrbtmi	r4, [r9], #-2704	; 0xfffff570
    1114:			; <UNDEFINED> instruction: 0xf001910c
    1118:	stmdbls	ip, {r0, r1, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    111c:	ldrbtmi	r2, [ip], #-3
    1120:	stc2l	0, cr15, [lr], #-4
    1124:	andcs	r9, sp, ip, lsl #18
    1128:	stc2l	0, cr15, [sl], #-4
    112c:	bne	1d3f4b0 <__snprintf_chk@plt+0x1d3e6a0>
    1130:	ldrbtmi	r2, [r9], #-10
    1134:	stc2l	0, cr15, [r4], #-4
    1138:			; <UNDEFINED> instruction: 0x3058f894
    113c:	rscscc	pc, pc, #79	; 0x4f
    1140:			; <UNDEFINED> instruction: 0xf8c463e2
    1144:	blcs	9afc <__snprintf_chk@plt+0x8cec>
    1148:	rschi	pc, r2, #0
    114c:			; <UNDEFINED> instruction: 0xf0002b2d
    1150:			; <UNDEFINED> instruction: 0xf10482df
    1154:	stmiavs	r5!, {r3, r5}^
    1158:	stc2	0, cr15, [r2], {1}
    115c:	stccs	3, cr6, [r0, #-384]	; 0xfffffe80
    1160:	adchi	pc, r1, #64	; 0x40
    1164:	bne	103f4e8 <__snprintf_chk@plt+0x103e6d8>
    1168:	blvs	12d2354 <__snprintf_chk@plt+0x12d1544>
    116c:	orreq	pc, r0, #19
    1170:			; <UNDEFINED> instruction: 0xf041930c
    1174:			; <UNDEFINED> instruction: 0xf89181b7
    1178:			; <UNDEFINED> instruction: 0xf1013029
    117c:	blcs	22e4 <__snprintf_chk@plt+0x14d4>
    1180:	svclt	0x000c4620
    1184:	strvs	pc, [r0], -pc, asr #8
    1188:	strvs	pc, [r8], -pc, asr #8
    118c:	tsteq	r2, r6, asr #32	; <UNPREDICTABLE>
    1190:	ldc	7, cr15, [sl, #1020]!	; 0x3fc
    1194:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    1198:			; <UNDEFINED> instruction: 0x81b4f2c0
    119c:	stfcss	f2, [r0, #-8]
    11a0:	rsbshi	pc, sl, #64	; 0x40
    11a4:	bmi	13f528 <__snprintf_chk@plt+0x13e718>
    11a8:			; <UNDEFINED> instruction: 0xf894447c
    11ac:	blcs	d25c <__snprintf_chk@plt+0xc44c>
    11b0:	subshi	pc, r3, #64	; 0x40
    11b4:	ldmibmi	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    11b8:			; <UNDEFINED> instruction: 0xf894447c
    11bc:	blcs	dbe4 <__snprintf_chk@plt+0xcdd4>
    11c0:	strbthi	pc, [r5], -r0	; <UNPREDICTABLE>
    11c4:			; <UNDEFINED> instruction: 0xf0002b2d
    11c8:			; <UNDEFINED> instruction: 0xf5048662
    11cc:	stmiavs	r5!, {r1, r2, r4, ip, sp, lr}^
    11d0:	mcrr2	0, 0, pc, r6, cr1	; <UNPREDICTABLE>
    11d4:	rsbeq	pc, r4, #196, 16	; 0xc40000
    11d8:			; <UNDEFINED> instruction: 0xf0402d00
    11dc:			; <UNDEFINED> instruction: 0xf8df82be
    11e0:	ldrbtmi	r4, [ip], #-2516	; 0xfffff62c
    11e4:	rsbcc	pc, r4, #212, 16	; 0xd40000
    11e8:			; <UNDEFINED> instruction: 0xf101071e
    11ec:			; <UNDEFINED> instruction: 0xf8948184
    11f0:			; <UNDEFINED> instruction: 0xf5042259
    11f4:			; <UNDEFINED> instruction: 0xf6407422
    11f8:			; <UNDEFINED> instruction: 0xf6400382
    11fc:	strtmi	r0, [r0], -r2, lsl #2
    1200:	svclt	0x00182a00
    1204:	tstls	lr, r9, lsl r6
    1208:	ldcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
    120c:			; <UNDEFINED> instruction: 0xf1b0990e
    1210:	vmlsl.s8	q8, d0, d0
    1214:	sfmcs	f0, 1, [r0, #-532]	; 0xfffffdec
    1218:	mvnhi	pc, r0, asr #32
    121c:	ldmibmi	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1220:			; <UNDEFINED> instruction: 0xf894447c
    1224:	blcs	db94 <__snprintf_chk@plt+0xcd84>
    1228:	mvnhi	pc, r0, asr #32
    122c:	stmibmi	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1230:			; <UNDEFINED> instruction: 0xf104447c
    1234:	stmiavs	r1!, {r3, r5}^
    1238:	ldc2	0, cr15, [r4, #4]
    123c:	vmlal.s8	q1, d0, d0
    1240:	strdcc	r8, [r1], -r5
    1244:	rschi	pc, pc, #0
    1248:	stmdbeq	r3!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    124c:	strbmi	lr, [r8], -pc, lsr #1
    1250:	stc	7, cr15, [lr, #1020]!	; 0x3fc
    1254:	strmi	r1, [r6], -r3, asr #24
    1258:	mrshi	pc, (UNDEF: 76)	; <UNPREDICTABLE>
    125c:	movwls	r2, #29441	; 0x7301
    1260:	stmiavc	r2!, {r0, r2, r3, r4, r5, r9, sl, sp, lr, pc}
    1264:			; <UNDEFINED> instruction: 0xf47f2a00
    1268:	strbmi	sl, [r8], -sl, ror #28
    126c:	stc	7, cr15, [r0, #1020]!	; 0x3fc
    1270:	stmdbcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1274:	andsvs	r4, r0, #2046820352	; 0x7a000000
    1278:			; <UNDEFINED> instruction: 0xf47f3001
    127c:			; <UNDEFINED> instruction: 0xf8dfae30
    1280:			; <UNDEFINED> instruction: 0xf04f0944
    1284:	ldrbtmi	r0, [r8], #-2305	; 0xfffff6ff
    1288:	ldcl	7, cr15, [r2], {255}	; 0xff
    128c:	stmdavs	r1!, {r0, r1, r2, r3, r7, sp, lr, pc}^
    1290:	subsne	pc, pc, #73400320	; 0x4600000
    1294:	rsbeq	pc, r4, #192, 4
    1298:			; <UNDEFINED> instruction: 0xf47f4291
    129c:			; <UNDEFINED> instruction: 0x4648ae54
    12a0:	stc	7, cr15, [r6, #1020]	; 0x3fc
    12a4:	svclt	0x00d428ff
    12a8:	andcs	r2, r1, #0, 4
    12ac:	svccc	0x00fff1b0
    12b0:			; <UNDEFINED> instruction: 0xf042bf08
    12b4:	bcs	1ac0 <__snprintf_chk@plt+0xcb0>
    12b8:	rsbhi	pc, sl, #64	; 0x40
    12bc:	movwls	fp, #53955	; 0xd2c3
    12c0:	movwls	r2, #58113	; 0xe301
    12c4:	bls	fed3aaf8 <__snprintf_chk@plt+0xfed39ce8>
    12c8:	addsmi	r9, sl, #24, 22	; 0x6000
    12cc:	mcrge	4, 2, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    12d0:	sbcscs	pc, r4, #10289152	; 0x9d0000
    12d4:			; <UNDEFINED> instruction: 0xf47f2a00
    12d8:			; <UNDEFINED> instruction: 0xf8dfae3b
    12dc:	andcs	r1, r4, #236, 16	; 0xec0000
    12e0:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    12e4:	stc	7, cr15, [r2, #1020]	; 0x3fc
    12e8:			; <UNDEFINED> instruction: 0xf0402800
    12ec:			; <UNDEFINED> instruction: 0xf8df80a1
    12f0:	ldrbtmi	r2, [sl], #-2268	; 0xfffff724
    12f4:	ldrb	r6, [r2, #144]!	; 0x90
    12f8:	bcs	1f788 <__snprintf_chk@plt+0x1e978>
    12fc:	mcrge	4, 1, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    1300:	stmiaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1304:			; <UNDEFINED> instruction: 0xf7ff4478
    1308:	strb	lr, [r8, #3220]!	; 0xc94
    130c:	rsble	r2, pc, r1, lsl #22
    1310:	stmiaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1314:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1318:			; <UNDEFINED> instruction: 0xf7ff4478
    131c:	sub	lr, r6, sl, lsl #25
    1320:	bcs	1d235b0 <__snprintf_chk@plt+0x1d227a0>
    1324:	mrcge	4, 0, APSR_nzcv, cr14, cr15, {3}
    1328:	stmiaeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    132c:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    1330:	mcrr	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    1334:			; <UNDEFINED> instruction: 0xf43f2800
    1338:			; <UNDEFINED> instruction: 0x4648add2
    133c:	stc	7, cr15, [r2, #-1020]	; 0xfffffc04
    1340:	ldmcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1344:	stmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    1348:	mrscc	r0, (UNDEF: 17)
    134c:			; <UNDEFINED> instruction: 0xf1b0bf08
    1350:			; <UNDEFINED> instruction: 0xf47f3fff
    1354:			; <UNDEFINED> instruction: 0xf8dfadc4
    1358:			; <UNDEFINED> instruction: 0xf04f0888
    135c:	ldrbtmi	r0, [r8], #-2305	; 0xfffff6ff
    1360:	stcl	7, cr15, [r6], #-1020	; 0xfffffc04
    1364:	blls	4f93f8 <__snprintf_chk@plt+0x4f85e8>
    1368:			; <UNDEFINED> instruction: 0xf43f2b00
    136c:	ands	sl, r4, sl, asr lr
    1370:	mlacs	ip, r3, r8, pc	; <UNPREDICTABLE>
    1374:	subscc	pc, ip, #9633792	; 0x930000
    1378:			; <UNDEFINED> instruction: 0xf0004293
    137c:	bcs	215b8 <__snprintf_chk@plt+0x207a8>
    1380:	adchi	pc, r0, r0
    1384:			; <UNDEFINED> instruction: 0xf73f2c01
    1388:	movwcs	sl, #7770	; 0x1e5a
    138c:			; <UNDEFINED> instruction: 0xe6669314
    1390:	ldmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1394:			; <UNDEFINED> instruction: 0xf7ff4478
    1398:			; <UNDEFINED> instruction: 0xf8dfec4c
    139c:			; <UNDEFINED> instruction: 0xf04f184c
    13a0:			; <UNDEFINED> instruction: 0xf8df0900
    13a4:	ldrbtmi	r0, [r9], #-2120	; 0xfffff7b8
    13a8:			; <UNDEFINED> instruction: 0xf7ff4478
    13ac:			; <UNDEFINED> instruction: 0xf8dfec42
    13b0:			; <UNDEFINED> instruction: 0xf8df2840
    13b4:	ldrbtmi	r3, [sl], #-1948	; 0xfffff864
    13b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    13bc:	bcc	ff33f738 <__snprintf_chk@plt+0xff33e928>
    13c0:			; <UNDEFINED> instruction: 0xf041405a
    13c4:			; <UNDEFINED> instruction: 0x4648805b
    13c8:	ldclcs	6, cr15, [r4, #52]	; 0x34
    13cc:	blhi	bc6c8 <__snprintf_chk@plt+0xbb8b8>
    13d0:	svchi	0x00f0e8bd
    13d4:			; <UNDEFINED> instruction: 0xf7ff4648
    13d8:	stmdacs	r1, {r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    13dc:	andshi	pc, r2, r1, lsl #4
    13e0:	ldmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    13e4:	andeq	pc, r1, r0
    13e8:			; <UNDEFINED> instruction: 0xf882447a
    13ec:	ldrb	r0, [r6, #-1160]!	; 0xfffffb78
    13f0:	blx	fe7bd400 <__snprintf_chk@plt+0xfe7bc5f0>
    13f4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    13f8:			; <UNDEFINED> instruction: 0x4648e7d9
    13fc:	ldcl	7, cr15, [r8], {255}	; 0xff
    1400:	vadd.i8	d2, d0, d1
    1404:			; <UNDEFINED> instruction: 0xf8df8556
    1408:			; <UNDEFINED> instruction: 0xf00027f0
    140c:	ldrbtmi	r0, [sl], #-1
    1410:	streq	pc, [r9], #2178	; 0x882
    1414:			; <UNDEFINED> instruction: 0xf8dfe563
    1418:			; <UNDEFINED> instruction: 0xf04f07e4
    141c:	ldrbtmi	r0, [r8], #-2335	; 0xfffff6e1
    1420:	stc	7, cr15, [r6], {255}	; 0xff
    1424:			; <UNDEFINED> instruction: 0x07d8f8df
    1428:			; <UNDEFINED> instruction: 0xf7ff4478
    142c:	ldr	lr, [lr, r2, lsl #24]!
    1430:			; <UNDEFINED> instruction: 0x17d0f8df
    1434:	strbmi	r2, [r8], -r7, lsl #4
    1438:			; <UNDEFINED> instruction: 0xf7ff4479
    143c:	stmdblt	r8!, {r3, r4, r6, r7, sl, fp, sp, lr, pc}
    1440:			; <UNDEFINED> instruction: 0x27c4f8df
    1444:	ldrbtmi	r2, [sl], #-258	; 0xfffffefe
    1448:	strb	r6, [r8, #-145]	; 0xffffff6f
    144c:	sbfxne	pc, pc, #17, #29
    1450:	andcs	r4, r7, #72, 12	; 0x4800000
    1454:			; <UNDEFINED> instruction: 0xf7ff4479
    1458:	stmdacs	r0, {r1, r3, r6, r7, sl, fp, sp, lr, pc}
    145c:	strhi	pc, [r0, #-64]!	; 0xffffffc0
    1460:	sbfxcs	pc, pc, #17, #13
    1464:	ldrbtmi	r2, [sl], #-259	; 0xfffffefd
    1468:	ldr	r6, [r8, #-145]!	; 0xffffff6f
    146c:			; <UNDEFINED> instruction: 0xf43f2b00
    1470:	bls	66cca4 <__snprintf_chk@plt+0x66be94>
    1474:	svceq	0x0000f1bb
    1478:	ldrmi	fp, [fp], r8, lsl #30
    147c:	bcs	12cc8 <__snprintf_chk@plt+0x11eb8>
    1480:	ldrmi	fp, [r9], -r8, lsl #30
    1484:	ldrb	r9, [pc, #281]!	; 15a5 <__snprintf_chk@plt+0x795>
    1488:			; <UNDEFINED> instruction: 0xf7ff4648
    148c:			; <UNDEFINED> instruction: 0xf8dfec92
    1490:	ldrbtmi	r2, [sl], #-1924	; 0xfffff87c
    1494:	str	r6, [r2, #-208]!	; 0xffffff30
    1498:			; <UNDEFINED> instruction: 0x077cf8df
    149c:			; <UNDEFINED> instruction: 0xf7ff4478
    14a0:			; <UNDEFINED> instruction: 0x4605ebf2
    14a4:			; <UNDEFINED> instruction: 0x0774f8df
    14a8:			; <UNDEFINED> instruction: 0xf7ff4478
    14ac:	blx	fed7c464 <__snprintf_chk@plt+0xfed7b654>
    14b0:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    14b4:	svclt	0x00183800
    14b8:	addmi	r2, r3, #1
    14bc:	stfcsd	f5, [r0, #-8]
    14c0:	svcge	0x0060f47f
    14c4:	stclle	12, cr2, [r4, #-4]!
    14c8:	smmlscs	r4, pc, r8, pc	; <UNPREDICTABLE>
    14cc:	smmlsne	r4, pc, r8, pc	; <UNPREDICTABLE>
    14d0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    14d4:	eorvc	pc, r2, #8388608	; 0x800000
    14d8:			; <UNDEFINED> instruction: 0xf8dfe5ba
    14dc:			; <UNDEFINED> instruction: 0xf04f074c
    14e0:	ldrbtmi	r0, [r8], #-2335	; 0xfffff6e1
    14e4:	bl	fe93f4e8 <__snprintf_chk@plt+0xfe93e6d8>
    14e8:			; <UNDEFINED> instruction: 0x0740f8df
    14ec:			; <UNDEFINED> instruction: 0xf7ff4478
    14f0:	ldrb	lr, [ip, -r0, lsr #23]
    14f4:			; <UNDEFINED> instruction: 0x0738f8df
    14f8:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    14fc:			; <UNDEFINED> instruction: 0xf7ff4478
    1500:			; <UNDEFINED> instruction: 0xe754eb98
    1504:			; <UNDEFINED> instruction: 0x46204631
    1508:	bl	fffbf50c <__snprintf_chk@plt+0xfffbe6fc>
    150c:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    1510:	stmdbls	ip, {r1, r6, r8, r9, fp, ip, lr, pc}
    1514:	blls	37ae28 <__snprintf_chk@plt+0x37a018>
    1518:	blls	3ada4c <__snprintf_chk@plt+0x3acc3c>
    151c:			; <UNDEFINED> instruction: 0xf8dfb13b
    1520:			; <UNDEFINED> instruction: 0xf04f0714
    1524:	ldrbtmi	r0, [r8], #-2305	; 0xfffff6ff
    1528:	bl	fe0bf52c <__snprintf_chk@plt+0xfe0be71c>
    152c:	movwcs	lr, #1855	; 0x73f
    1530:	strb	r9, [sp, #781]	; 0x30d
    1534:			; <UNDEFINED> instruction: 0x1700f8df
    1538:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    153c:	bl	11bf540 <__snprintf_chk@plt+0x11be730>
    1540:	suble	r2, r8, r0, lsl #16
    1544:	usatne	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    1548:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    154c:	bl	fbf550 <__snprintf_chk@plt+0xfbe740>
    1550:			; <UNDEFINED> instruction: 0xf0002800
    1554:			; <UNDEFINED> instruction: 0xf8df8162
    1558:	strtmi	r1, [r0], -r8, ror #13
    155c:			; <UNDEFINED> instruction: 0xf7ff4479
    1560:	stmdacs	r0, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}
    1564:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
    1568:			; <UNDEFINED> instruction: 0x06d8f8df
    156c:			; <UNDEFINED> instruction: 0xf8904478
    1570:	bcs	9f98 <__snprintf_chk@plt+0x9188>
    1574:	ldrbhi	pc, [sl, -r0, asr #32]!	; <UNPREDICTABLE>
    1578:	vmax.s8	q10, q0, <illegal reg q4.5>
    157c:			; <UNDEFINED> instruction: 0xf50012ff
    1580:			; <UNDEFINED> instruction: 0xf7ff7022
    1584:	strt	lr, [sl], #3034	; 0xbda
    1588:			; <UNDEFINED> instruction: 0xf7ff4648
    158c:	andsls	lr, r9, r2, lsl ip
    1590:	movwcs	lr, #1189	; 0x4a5
    1594:	strb	r9, [r2, #-788]!	; 0xfffffcec
    1598:	bl	fef3f59c <__snprintf_chk@plt+0xfef3e78c>
    159c:	strbvs	pc, [ip, #525]	; 0x20d	; <UNPREDICTABLE>
    15a0:	ssatcs	pc, #5, pc, asr #17	; <UNPREDICTABLE>
    15a4:	orrvs	pc, r0, #1325400064	; 0x4f000000
    15a8:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    15ac:	strtmi	r6, [r8], -r6, lsl #16
    15b0:	strcs	lr, [r0], #-2509	; 0xfffff633
    15b4:			; <UNDEFINED> instruction: 0xf7ff2201
    15b8:	strtmi	lr, [r8], -ip, lsr #24
    15bc:	bl	113f5c0 <__snprintf_chk@plt+0x113e7b0>
    15c0:			; <UNDEFINED> instruction: 0xf7ff4630
    15c4:	stmdacs	r0, {r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    15c8:	stmdaeq	r0, {r6, r7, r8, ip, sp, lr, pc}
    15cc:	ldclge	7, cr15, [r2, #508]!	; 0x1fc
    15d0:	stmdbeq	r0, {r3, r6, r7, r8, ip, sp, lr, pc}
    15d4:			; <UNDEFINED> instruction: 0xf8dfe6eb
    15d8:			; <UNDEFINED> instruction: 0x46481674
    15dc:			; <UNDEFINED> instruction: 0x31284479
    15e0:	blx	ff03d5f0 <__snprintf_chk@plt+0xff03c7e0>
    15e4:			; <UNDEFINED> instruction: 0xf43f2800
    15e8:			; <UNDEFINED> instruction: 0xf8dfac7a
    15ec:			; <UNDEFINED> instruction: 0xf04f0664
    15f0:	ldrbtmi	r0, [r8], #-2305	; 0xfffff6ff
    15f4:	bl	73f5f8 <__snprintf_chk@plt+0x73e7e8>
    15f8:			; <UNDEFINED> instruction: 0xf8dfe6d9
    15fc:	ldrbtmi	r0, [r8], #-1624	; 0xfffff9a8
    1600:	bl	5bf604 <__snprintf_chk@plt+0x5be7f4>
    1604:	tstcs	r6, sl, lsl #12
    1608:			; <UNDEFINED> instruction: 0xf7ff4650
    160c:	stmdacs	r0, {r5, r6, r8, r9, fp, sp, lr, pc}
    1610:	mcrge	6, 0, pc, cr12, cr15, {5}	; <UNPREDICTABLE>
    1614:	vmin.s8	q2, <illegal reg q6.5>, q0
    1618:			; <UNDEFINED> instruction: 0xf7ff65cc
    161c:			; <UNDEFINED> instruction: 0xf8dfebf4
    1620:	vst1.8	{d18-d20}, [pc :256], r8
    1624:			; <UNDEFINED> instruction: 0xf5046380
    1628:	ldrbtmi	r7, [sl], #-1058	; 0xfffffbde
    162c:	stmib	sp, {r3, r5, r9, sl, lr}^
    1630:	ldrmi	r2, [r9], -r0, lsl #8
    1634:			; <UNDEFINED> instruction: 0xf06f2201
    1638:			; <UNDEFINED> instruction: 0xf7ff0a59
    163c:	strtmi	lr, [r8], -sl, ror #23
    1640:	bl	bf644 <__snprintf_chk@plt+0xbe834>
    1644:	stmdbeq	r0, {r1, r3, r6, r7, r8, ip, sp, lr, pc}
    1648:			; <UNDEFINED> instruction: 0xf8dfe6b1
    164c:			; <UNDEFINED> instruction: 0xf04f0610
    1650:	ldrbtmi	r0, [r8], #-2335	; 0xfffff6e1
    1654:	b	ffb3f658 <__snprintf_chk@plt+0xffb3e848>
    1658:	smlatbcs	r6, r9, r6, lr
    165c:			; <UNDEFINED> instruction: 0xf7ff4640
    1660:	stmdacs	r0, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}
    1664:	stcge	6, cr15, [r6, #764]!	; 0x2fc
    1668:	vmax.s8	q2, <illegal reg q6.5>, q0
    166c:			; <UNDEFINED> instruction: 0xf7ff65cc
    1670:			; <UNDEFINED> instruction: 0xf8dfebca
    1674:	vst3.<illegal width 64>	{d18,d20,d22}, [pc :128], ip
    1678:	ldrbcc	r6, [r8], #-896	; 0xfffffc80
    167c:			; <UNDEFINED> instruction: 0x4628447a
    1680:	strcs	lr, [r0], #-2509	; 0xfffff633
    1684:	andcs	r4, r1, #26214400	; 0x1900000
    1688:	ldmdaeq	r9, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
    168c:	bl	ff03f690 <__snprintf_chk@plt+0xff03e880>
    1690:			; <UNDEFINED> instruction: 0xf7ff4628
    1694:			; <UNDEFINED> instruction: 0xe79beada
    1698:	strbeq	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    169c:	ldrbtmi	r4, [r8], #-817	; 0xfffffccf
    16a0:	b	ff1bf6a4 <__snprintf_chk@plt+0xff1be894>
    16a4:	vqrshl.s8	q7, q15, <illegal reg q6.5>
    16a8:			; <UNDEFINED> instruction: 0xf00161cc
    16ac:	ldmib	r4, {r0, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
    16b0:	bleq	78def8 <__snprintf_chk@plt+0x78d0e8>
    16b4:	strcs	pc, [fp], #-963	; 0xfffffc3d
    16b8:	strpl	lr, [r2], -r6, asr #20
    16bc:	rsbsvs	pc, pc, #570425344	; 0x22000000
    16c0:	ldrbteq	pc, [pc], r6, lsr #32	; <UNPREDICTABLE>
    16c4:			; <UNDEFINED> instruction: 0xf022b2db
    16c8:	teqmi	r3, #-268435456	; 0xf0000000
    16cc:	strmi	r4, [r1], -r2, lsr #6
    16d0:	ldreq	pc, [r4, #2271]	; 0x8df
    16d4:			; <UNDEFINED> instruction: 0xf7ff4478
    16d8:	strb	lr, [r3, #-2732]	; 0xfffff554
    16dc:	streq	pc, [ip, #2271]	; 0x8df
    16e0:	mvnsvc	pc, pc, asr #12
    16e4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    16e8:			; <UNDEFINED> instruction: 0xf7ff4478
    16ec:	ldrb	lr, [lr], -r2, lsr #21
    16f0:	ldrbeq	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    16f4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    16f8:			; <UNDEFINED> instruction: 0xf7ff4478
    16fc:			; <UNDEFINED> instruction: 0xe656ea9a
    1700:	ldrbeq	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1704:	ldmdbeq	pc, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    1708:			; <UNDEFINED> instruction: 0xf7ff4478
    170c:			; <UNDEFINED> instruction: 0xe64eea92
    1710:	strbeq	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1714:	stmdbeq	pc, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    1718:			; <UNDEFINED> instruction: 0xf7ff4478
    171c:	strb	lr, [r6], -sl, lsl #21
    1720:	b	ffe3f724 <__snprintf_chk@plt+0xffe3e914>
    1724:	strbvs	pc, [ip, #525]	; 0x20d	; <UNPREDICTABLE>
    1728:	ldrbcs	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    172c:	orrvs	pc, r0, #1325400064	; 0x4f000000
    1730:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    1734:	strtmi	r6, [r8], -r6, lsl #16
    1738:	strcs	lr, [r0], #-2509	; 0xfffff633
    173c:			; <UNDEFINED> instruction: 0xf7ff2201
    1740:	strtmi	lr, [r8], -r8, ror #22
    1744:	b	fe03f748 <__snprintf_chk@plt+0xfe03e938>
    1748:			; <UNDEFINED> instruction: 0xf7ff4630
    174c:	stmdacs	r1, {r3, r8, r9, fp, sp, lr, pc}
    1750:	beq	3de58 <__snprintf_chk@plt+0x3d048>
    1754:	svcge	0x0076f73f
    1758:	vrshl.s8	q7, q12, <illegal reg q6.5>
    175c:			; <UNDEFINED> instruction: 0xf00161cc
    1760:	ldmib	r4, {r0, r1, r3, r4, r7, r9, fp, ip, sp, lr, pc}^
    1764:	bleq	78e1dc <__snprintf_chk@plt+0x78d3cc>
    1768:	strcs	pc, [fp], #-963	; 0xfffffc3d
    176c:	strpl	lr, [r2], -r6, asr #20
    1770:	rsbsvs	pc, pc, #570425344	; 0x22000000
    1774:	ldrbteq	pc, [pc], r6, lsr #32	; <UNPREDICTABLE>
    1778:			; <UNDEFINED> instruction: 0xf022b2db
    177c:	teqmi	r3, #-268435456	; 0xf0000000
    1780:	strmi	r4, [r1], -r2, lsr #6
    1784:	ldrbteq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    1788:			; <UNDEFINED> instruction: 0xf7ff4478
    178c:	str	lr, [r6, #-2642]!	; 0xfffff5ae
    1790:	ldrbteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    1794:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1798:			; <UNDEFINED> instruction: 0xf7ff4478
    179c:	str	lr, [r6], -sl, asr #20
    17a0:	strbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    17a4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    17a8:	b	43f7ac <__snprintf_chk@plt+0x43e99c>
    17ac:			; <UNDEFINED> instruction: 0xf0002800
    17b0:			; <UNDEFINED> instruction: 0xf8df86d8
    17b4:			; <UNDEFINED> instruction: 0x462014d8
    17b8:			; <UNDEFINED> instruction: 0xf7ff4479
    17bc:	stmdacs	r0, {r3, r9, fp, sp, lr, pc}
    17c0:	ldrthi	pc, [sl], r0	; <UNPREDICTABLE>
    17c4:	strbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    17c8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    17cc:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    17d0:			; <UNDEFINED> instruction: 0xf0002800
    17d4:			; <UNDEFINED> instruction: 0xf8df86d8
    17d8:			; <UNDEFINED> instruction: 0x462014bc
    17dc:			; <UNDEFINED> instruction: 0xf7ff4479
    17e0:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    17e4:	ldrhi	pc, [ip], r0
    17e8:	strtne	pc, [ip], #2271	; 0x8df
    17ec:	strtmi	r2, [r0], -r4, lsl #4
    17f0:			; <UNDEFINED> instruction: 0xf7ff4479
    17f4:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    17f8:	ldrbhi	pc, [r1], -r0	; <UNPREDICTABLE>
    17fc:	ldrne	pc, [ip], #2271	; 0x8df
    1800:	strtmi	r2, [r0], -r6, lsl #4
    1804:			; <UNDEFINED> instruction: 0xf7ff4479
    1808:	stmdacs	r0, {r1, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    180c:	ldrthi	pc, [r8], -r0, asr #32	; <UNPREDICTABLE>
    1810:	movwcc	r9, #6928	; 0x1b10
    1814:			; <UNDEFINED> instruction: 0xf7ff9310
    1818:	strbmi	fp, [r8], -r2, ror #22
    181c:	b	ff23f820 <__snprintf_chk@plt+0xff23ea10>
    1820:			; <UNDEFINED> instruction: 0xf7ff901a
    1824:			; <UNDEFINED> instruction: 0xf04fbb5c
    1828:	strb	r0, [r0, #2319]	; 0x90f
    182c:			; <UNDEFINED> instruction: 0xf50468e1
    1830:			; <UNDEFINED> instruction: 0xf0017016
    1834:	stmdacs	r0, {r0, r1, r2, r4, r7, r9, fp, ip, sp, lr, pc}
    1838:	stcge	6, cr15, [r3, #-1020]	; 0xfffffc04
    183c:	svceq	0x0000f1b8
    1840:			; <UNDEFINED> instruction: 0xf1bad103
    1844:			; <UNDEFINED> instruction: 0xf0000f01
    1848:			; <UNDEFINED> instruction: 0xf8df8605
    184c:	ldrbtmi	r4, [ip], #-1108	; 0xfffffbac
    1850:	strtmi	r3, [r0], -r8, lsr #8
    1854:	blx	9bd864 <__snprintf_chk@plt+0x9bca54>
    1858:			; <UNDEFINED> instruction: 0xf0002806
    185c:	stmdacs	fp, {r4, r5, r6, r7, r8, sl, pc}
    1860:	strbhi	pc, [r2, #0]!	; <UNPREDICTABLE>
    1864:			; <UNDEFINED> instruction: 0xf0002800
    1868:	stmdacs	r9, {r1, r2, r3, r5, r7, r8, sl, pc}
    186c:	ldrhi	pc, [sp]
    1870:			; <UNDEFINED> instruction: 0xf0002802
    1874:			; <UNDEFINED> instruction: 0xf8df858c
    1878:			; <UNDEFINED> instruction: 0xf8df242c
    187c:			; <UNDEFINED> instruction: 0xf8df142c
    1880:	ldrbtmi	r0, [sl], #-1068	; 0xfffffbd4
    1884:	subscc	r4, r8, #2030043136	; 0x79000000
    1888:			; <UNDEFINED> instruction: 0xf7ff4478
    188c:			; <UNDEFINED> instruction: 0xf8dfe9d2
    1890:			; <UNDEFINED> instruction: 0xf04f3420
    1894:	ldrbtmi	r3, [fp], #-255	; 0xffffff01
    1898:	andseq	lr, r4, r3, asr #19
    189c:	strcc	lr, [sl], #-2525	; 0xfffff623
    18a0:			; <UNDEFINED> instruction: 0xf0404323
    18a4:			; <UNDEFINED> instruction: 0xf8df8569
    18a8:	ldrbtmi	r4, [ip], #-1036	; 0xfffffbf4
    18ac:	ldrvc	pc, [r6], #-1284	; 0xfffffafc
    18b0:			; <UNDEFINED> instruction: 0xf0024620
    18b4:	stmdacs	r6, {r0, r1, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    18b8:	tsthi	r0, #0	; <UNPREDICTABLE>
    18bc:			; <UNDEFINED> instruction: 0xf000280b
    18c0:	stmdacs	r0, {r0, r8, r9, pc}
    18c4:	strhi	pc, [r8, #-0]!
    18c8:			; <UNDEFINED> instruction: 0xf0002809
    18cc:	bmi	ffea2d2c <__snprintf_chk@plt+0xffea1f1c>
    18d0:	ldmmi	fp!, {r1, r3, r4, r5, r6, r7, r8, fp, lr}^
    18d4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    18d8:	eorvc	pc, r2, #8388608	; 0x800000
    18dc:			; <UNDEFINED> instruction: 0xf7ff4478
    18e0:	blmi	ffe3bf88 <__snprintf_chk@plt+0xffe3b178>
    18e4:	rscscc	pc, pc, pc, asr #32
    18e8:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    18ec:	ldmib	sp, {r5, r7}^
    18f0:			; <UNDEFINED> instruction: 0x43233408
    18f4:	strbthi	pc, [r4], #64	; 0x40	; <UNPREDICTABLE>
    18f8:	blmi	ffd140cc <__snprintf_chk@plt+0xffd132bc>
    18fc:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    1900:	ldmib	r3, {r1, r2, r3, r8, r9, fp, sp, lr}^
    1904:			; <UNDEFINED> instruction: 0xf891bc00
    1908:			; <UNDEFINED> instruction: 0xf1bb9489
    190c:	ldrtmi	r0, [r3], -r0, lsl #30
    1910:	strbtvc	lr, [r6], #2639	; 0xa4f
    1914:	strcc	lr, [lr], #-2509	; 0xfffff633
    1918:	movweq	pc, #380	; 0x17c	; <UNPREDICTABLE>
    191c:	ldrhi	pc, [r2], #704	; 0x2c0
    1920:	stmdbcs	r0, {r0, r3, r6, r7, fp, sp, lr}
    1924:	b	16f8d38 <__snprintf_chk@plt+0x16f7f28>
    1928:			; <UNDEFINED> instruction: 0xf000030c
    192c:			; <UNDEFINED> instruction: 0xf1b9848b
    1930:			; <UNDEFINED> instruction: 0xf0000f00
    1934:	stmibmi	r6!, {r0, r2, r3, r4, r5, r6, sl, pc}^
    1938:			; <UNDEFINED> instruction: 0xf8d14479
    193c:	strbne	r4, [r1, r0, ror #4]!
    1940:	vqrdmulh.s<illegal width 8>	d15, d12, d4
    1944:	movwcc	pc, #6923	; 0x1b0b	; <UNPREDICTABLE>
    1948:			; <UNDEFINED> instruction: 0xbc0bfba4
    194c:	stmibmi	r1!, {r2, r3, r4, r7, sl, lr}^
    1950:	ldrbtmi	r9, [r9], #-2063	; 0xfffff7f1
    1954:	tstcs	r4, #3424256	; 0x344000
    1958:			; <UNDEFINED> instruction: 0xf000fb02
    195c:	andeq	pc, r3, r6, lsl #22
    1960:	strvs	pc, [r6, -r2, lsr #23]
    1964:	ldrbmi	r4, [lr, #-1031]	; 0xfffffbf9
    1968:	andeq	lr, ip, r7, ror fp
    196c:	ldrbhi	pc, [r7], #-704	; 0xfffffd40	; <UNPREDICTABLE>
    1970:	rsbeq	pc, r0, #13697024	; 0xd10000
    1974:	addcc	pc, r4, #13697024	; 0xd10000
    1978:	addcs	pc, r0, #13697024	; 0xd10000
    197c:	blx	789e <__snprintf_chk@plt+0x6a8e>
    1980:	blx	be996 <__snprintf_chk@plt+0xbdb86>
    1984:	blx	fe8129a6 <__snprintf_chk@plt+0xfe811b96>
    1988:	strtmi	r0, [r1], #-258	; 0xfffffefe
    198c:	bl	1c52ef4 <__snprintf_chk@plt+0x1c520e4>
    1990:	vaddw.s8	q8, q0, d12
    1994:	cfldrdmi	mvd8, [r0], {13}
    1998:	ldrbtmi	r2, [ip], #-256	; 0xffffff00
    199c:	strtmi	r3, [r0], -r8, lsr #8
    19a0:	blx	ff7bd9ac <__snprintf_chk@plt+0xff7bcb9c>
    19a4:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    19a8:	mvnhi	pc, #192, 4
    19ac:	mvnhi	pc, #0
    19b0:	svceq	0x0010f019
    19b4:	mvnhi	pc, #0
    19b8:	ldrbtmi	r4, [r9], #-2504	; 0xfffff638
    19bc:	blcs	1bcf0 <__snprintf_chk@plt+0x1aee0>
    19c0:	bicshi	pc, r6, #64	; 0x40
    19c4:	blge	cd4ce4 <__snprintf_chk@plt+0xcd3ed4>
    19c8:			; <UNDEFINED> instruction: 0x4619447c
    19cc:	bcc	43d1f4 <__snprintf_chk@plt+0x43c3e4>
    19d0:			; <UNDEFINED> instruction: 0xf8946b22
    19d4:	blvs	fe80da88 <__snprintf_chk@plt+0xfe80cc78>
    19d8:	blx	13d9e8 <__snprintf_chk@plt+0x13cbd8>
    19dc:	svcvc	0x0080f5b0
    19e0:	vqadd.u8	d9, d0, d0
    19e4:			; <UNDEFINED> instruction: 0xf504838c
    19e8:	tstcs	r1, r6, lsl r4
    19ec:			; <UNDEFINED> instruction: 0xf0014620
    19f0:			; <UNDEFINED> instruction: 0xf1b0fab7
    19f4:	vqdmlal.s<illegal width 8>	q8, d0, d0
    19f8:			; <UNDEFINED> instruction: 0xf000836b
    19fc:			; <UNDEFINED> instruction: 0xf01983c0
    1a00:			; <UNDEFINED> instruction: 0xf0000f10
    1a04:	ldmibmi	r7!, {r2, r3, r4, r5, r7, r8, r9, pc}
    1a08:	stmiavs	fp, {r0, r3, r4, r5, r6, sl, lr}^
    1a0c:			; <UNDEFINED> instruction: 0xf0402b00
    1a10:	ldcmi	3, cr8, [r5], #348	; 0x15c
    1a14:	ldrbtmi	sl, [ip], #-2931	; 0xfffff48d
    1a18:	mcr	6, 0, r4, cr8, cr9, {0}
    1a1c:			; <UNDEFINED> instruction: 0xf8d43a90
    1a20:			; <UNDEFINED> instruction: 0xf8942260
    1a24:			; <UNDEFINED> instruction: 0xf8d4325b
    1a28:			; <UNDEFINED> instruction: 0xf0020268
    1a2c:			; <UNDEFINED> instruction: 0xf5b0f9db
    1a30:	strmi	r7, [r7], -r0, lsl #31
    1a34:	teqhi	fp, #0, 6	; <UNPREDICTABLE>
    1a38:	ldrbtmi	r4, [fp], #-2988	; 0xfffff454
    1a3c:	movwcs	lr, #2515	; 0x9d3
    1a40:	stmib	sp, {r9, fp, sp}^
    1a44:			; <UNDEFINED> instruction: 0xf173230e
    1a48:	vsubw.s8	q8, q0, d0
    1a4c:	blvs	9626f0 <__snprintf_chk@plt+0x9618e0>
    1a50:			; <UNDEFINED> instruction: 0xf8d46ca0
    1a54:			; <UNDEFINED> instruction: 0x46296278
    1a58:	blx	15bda6a <__snprintf_chk@plt+0x15bcc5a>
    1a5c:	movwcs	lr, #59869	; 0xe9dd
    1a60:	addmi	r2, r2, #0, 2
    1a64:	vaddw.s8	q10, q8, d11
    1a68:			; <UNDEFINED> instruction: 0xf8d4830f
    1a6c:	ldrtmi	r1, [r0], -r0, ror #4
    1a70:			; <UNDEFINED> instruction: 0xf0029112
    1a74:	movwcs	pc, #2889	; 0xb49	; <UNPREDICTABLE>
    1a78:	ldmib	sp, {r1, r9, sl, lr}^
    1a7c:	addsmi	r0, r0, #-2147483645	; 0x80000003
    1a80:	movweq	lr, #15217	; 0x3b71
    1a84:	vorr.i16	d25, #2	; 0x0002
    1a88:	bls	1e2650 <__snprintf_chk@plt+0x1e1840>
    1a8c:	strcc	pc, [r9], #2196	; 0x894
    1a90:			; <UNDEFINED> instruction: 0xf0002a00
    1a94:	blcs	22614 <__snprintf_chk@plt+0x21804>
    1a98:	sbchi	pc, r7, #0
    1a9c:			; <UNDEFINED> instruction: 0xf8d49b06
    1aa0:	blx	c249a <__snprintf_chk@plt+0xc168a>
    1aa4:	addmi	pc, r3, #67108864	; 0x4000000
    1aa8:	adcshi	pc, r3, #0, 4
    1aac:	ldrbtmi	r4, [sp], #-3472	; 0xfffff270
    1ab0:	teqeq	ip, r5, lsl #2	; <UNPREDICTABLE>
    1ab4:			; <UNDEFINED> instruction: 0xf0016b68
    1ab8:			; <UNDEFINED> instruction: 0xf505fed9
    1abc:			; <UNDEFINED> instruction: 0x4604711b
    1ac0:	rsbeq	pc, r4, #13959168	; 0xd50000
    1ac4:	cdp2	0, 13, cr15, cr2, cr1, {0}
    1ac8:			; <UNDEFINED> instruction: 0xf0002c10
    1acc:	sfmcs	f0, 1, [r0], #-608	; 0xfffffda0
    1ad0:	addshi	pc, r2, #64	; 0x40
    1ad4:			; <UNDEFINED> instruction: 0xf0002810
    1ad8:	stmdacs	r0!, {r2, r3, r7, r9, pc}
    1adc:			; <UNDEFINED> instruction: 0xf04fbf14
    1ae0:			; <UNDEFINED> instruction: 0xf04f3bff
    1ae4:	vstmiami	r3, {d0}
    1ae8:			; <UNDEFINED> instruction: 0xf894447c
    1aec:	blcs	db84 <__snprintf_chk@plt+0xcd74>
    1af0:	rsbshi	pc, r5, #64	; 0x40
    1af4:	ldrbtmi	r4, [fp], #-2944	; 0xfffff480
    1af8:	blcs	1be6c <__snprintf_chk@plt+0x1b05c>
    1afc:	eorshi	pc, r5, #64	; 0x40
    1b00:			; <UNDEFINED> instruction: 0x464e9b14
    1b04:	ssatmi	r9, #26, r0, lsl #20
    1b08:	svclt	0x00082b00
    1b0c:			; <UNDEFINED> instruction: 0xf1bb46d0
    1b10:			; <UNDEFINED> instruction: 0xf1020f02
    1b14:	tstls	r3, r0, lsl r1
    1b18:	tstcs	r8, #8, 30
    1b1c:	svclt	0x00184439
    1b20:	ldcne	3, cr2, [sl, #-0]
    1b24:	andsls	r4, r2, #167772160	; 0xa000000
    1b28:	movwcc	fp, #17050	; 0x429a
    1b2c:	blmi	1ce676c <__snprintf_chk@plt+0x1ce595c>
    1b30:	ldrdge	pc, [ip, #143]	; 0x8f
    1b34:	tstls	r8, #2063597568	; 0x7b000000
    1b38:	ldrbtmi	r9, [sl], #2822	; 0xb06
    1b3c:	andsls	r9, r4, #1073741829	; 0x40000005
    1b40:	bfine	r4, r9, #12, #15
    1b44:	andsne	lr, r6, #3358720	; 0x334000
    1b48:	svclt	0x0000e101
    1b4c:	strheq	r6, [r1], -ip
    1b50:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1b54:	ldrdeq	r6, [r1], -r4
    1b58:	andeq	r5, r0, sl, lsr #1
    1b5c:	andeq	r5, r0, r0, lsr #1
    1b60:	strheq	r5, [r0], -r6
    1b64:	andeq	r5, r0, ip, asr #1
    1b68:	strheq	r5, [r0], -lr
    1b6c:	andeq	r6, r1, sl, asr r0
    1b70:	andeq	r6, r1, lr, lsr #32
    1b74:	strdeq	r5, [r1], -r4
    1b78:	ldrdeq	r5, [r1], -r4
    1b7c:	andeq	r4, r0, r8, lsr #28
    1b80:	andeq	r5, r0, r2, ror #8
    1b84:			; <UNDEFINED> instruction: 0x00015fb8
    1b88:	andeq	r5, r1, r0, lsl #31
    1b8c:	andeq	r5, r1, lr, lsr pc
    1b90:	andeq	r5, r1, r8, asr #30
    1b94:	andeq	r5, r1, sl, lsl pc
    1b98:	andeq	r5, r0, r2, ror #9
    1b9c:	andeq	r2, r0, r7, asr #19
    1ba0:	strdeq	r5, [r1], -lr
    1ba4:	andeq	r2, r0, r3, ror r9
    1ba8:			; <UNDEFINED> instruction: 0x00015eb4
    1bac:	andeq	r5, r1, r4, ror lr
    1bb0:	andeq	r5, r1, r4, ror #28
    1bb4:	andeq	r5, r1, sl, lsr lr
    1bb8:	strdeq	r5, [r1], -ip
    1bbc:	andeq	r5, r1, ip, ror #27
    1bc0:	andeq	r5, r1, r8, lsr #27
    1bc4:	andeq	r4, r0, r6, lsl #25
    1bc8:	andeq	r4, r0, sl, lsl #25
    1bcc:	andeq	r5, r1, r2, lsl sp
    1bd0:			; <UNDEFINED> instruction: 0x00004cb0
    1bd4:	andeq	r4, r0, r0, lsr #30
    1bd8:			; <UNDEFINED> instruction: 0x00004cbe
    1bdc:	andeq	r5, r1, r0, asr #25
    1be0:	muleq	r0, r2, ip
    1be4:	strheq	r5, [r0], -r0
    1be8:	ldrdeq	r5, [r0], -r2
    1bec:	andeq	r5, r0, r0, ror #1
    1bf0:	andeq	r5, r1, r2, asr #22
    1bf4:	andeq	r5, r1, r4, lsr ip
    1bf8:	andeq	r5, r1, lr, lsl #24
    1bfc:	ldrdeq	r5, [r0], -lr
    1c00:	muleq	r0, r0, sl
    1c04:	andeq	r4, r0, ip, lsr fp
    1c08:			; <UNDEFINED> instruction: 0x00015bbe
    1c0c:	andeq	r4, r0, r8, lsr #22
    1c10:	muleq	r1, lr, fp
    1c14:	andeq	r5, r1, r2, ror fp
    1c18:	strdeq	r4, [r0], -ip
    1c1c:	andeq	r5, r0, r0
    1c20:	andeq	r5, r1, ip, asr #22
    1c24:	andeq	r4, r0, r6, lsr #19
    1c28:	muleq	r0, sl, r9
    1c2c:	andeq	r4, r0, ip, asr #19
    1c30:	andeq	r4, r0, r8, ror #19
    1c34:	muleq	r0, sl, r0
    1c38:	andeq	r4, r0, r6, asr fp
    1c3c:	andeq	r4, r0, r2, ror fp
    1c40:	andeq	r4, r0, r4, ror #22
    1c44:			; <UNDEFINED> instruction: 0x00015ab0
    1c48:	strheq	r5, [r0], -sl
    1c4c:	andeq	r5, r1, r0, asr #20
    1c50:	andeq	r4, r0, r6, lsr #21
    1c54:	andeq	r5, r0, sl, ror #2
    1c58:	muleq	r0, r2, r0
    1c5c:	ldrdeq	r4, [r0], -sl
    1c60:	andeq	r5, r0, r0, asr #32
    1c64:	strdeq	r4, [r0], -r6
    1c68:	andeq	r4, r0, ip, asr #30
    1c6c:			; <UNDEFINED> instruction: 0x00004eb0
    1c70:	andeq	r4, r0, r4, lsl #29
    1c74:	andeq	r4, r0, r8, asr #28
    1c78:	ldrdeq	r4, [r0], -r8
    1c7c:	andeq	r5, r0, r6
    1c80:	andeq	r4, r0, r8, lsl #31
    1c84:	andeq	r4, r0, r0, lsr #15
    1c88:	andeq	r4, r0, sl, lsr r9
    1c8c:	andeq	r4, r0, r4, asr r9
    1c90:	andeq	r4, r0, lr, ror #18
    1c94:	andeq	r4, r0, r8, lsl #19
    1c98:	andeq	r4, r0, ip, ror r9
    1c9c:	andeq	r4, r0, r0, ror r9
    1ca0:	andeq	r5, r1, lr, asr #15
    1ca4:	muleq	r1, sl, r7
    1ca8:	andeq	r4, r0, r4, ror #30
    1cac:	strdeq	r4, [r0], -ip
    1cb0:	andeq	r5, r1, r6, lsl #15
    1cb4:	andeq	r5, r1, r2, ror r7
    1cb8:	andeq	r5, r1, r8, asr #14
    1cbc:	andeq	r4, r0, r2, lsl pc
    1cc0:	andeq	r4, r0, r8, lsr #31
    1cc4:	andeq	r5, r1, r4, lsr r7
    1cc8:	andeq	r5, r1, r0, lsr #14
    1ccc:	andeq	r5, r1, r6, lsl #14
    1cd0:	andeq	r5, r1, r4, ror #13
    1cd4:	andeq	r5, r1, sl, asr #13
    1cd8:	andeq	r5, r1, r2, lsl #13
    1cdc:	andeq	r5, r1, r2, ror #12
    1ce0:	andeq	r5, r1, r4, asr r6
    1ce4:	andeq	r5, r1, r4, lsl r6
    1ce8:	andeq	r5, r1, r6, lsl #12
    1cec:	andeq	r5, r1, sl, asr #11
    1cf0:	andeq	r5, r1, lr, ror #10
    1cf4:	andeq	r5, r1, r4, lsr r5
    1cf8:	andeq	r5, r1, r6, lsr #10
    1cfc:	ldrdeq	r5, [r1], -r0
    1d00:	andeq	r5, r1, r2, ror #9
    1d04:	ldmibeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1d08:	ldrbtmi	r9, [r8], #-2828	; 0xfffff4f4
    1d0c:	stmibcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1d10:	movwls	r3, #49921	; 0xc301
    1d14:	ldrdcc	lr, [r0, -r0]
    1d18:	svcls	0x0009447a
    1d1c:	andvs	r1, r3, fp, lsl r9
    1d20:	bl	1168950 <__snprintf_chk@plt+0x1167b40>
    1d24:	subvs	r0, r1, r1, lsl #2
    1d28:	movwls	r1, #43291	; 0xa91b
    1d2c:	ldmdavs	r1, {r0, r1, r3, r8, r9, fp, ip, pc}^
    1d30:	movweq	lr, #15173	; 0x3b45
    1d34:	blls	226968 <__snprintf_chk@plt+0x225b58>
    1d38:	movwls	r1, #35099	; 0x891b
    1d3c:	bl	115bd90 <__snprintf_chk@plt+0x115af80>
    1d40:	strls	r0, [r9, -r7, lsl #14]
    1d44:	andsvs	r1, r3, fp, lsl fp
    1d48:	tsteq	r5, r1, ror #22
    1d4c:	blls	619e98 <__snprintf_chk@plt+0x619088>
    1d50:	movwcs	lr, #2515	; 0x9d3
    1d54:			; <UNDEFINED> instruction: 0xf1732a01
    1d58:	vaddw.s8	q8, q0, d0
    1d5c:	ldmib	sp, {r0, r1, r3, r6, r7, pc}^
    1d60:	vqrshl.s8	d4, d6, d13
    1d64:			; <UNDEFINED> instruction: 0xf8da66cc
    1d68:	addsmi	r1, r4, #12
    1d6c:	ldmdbmi	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1d70:	andeq	lr, r3, r5, ror fp
    1d74:	ldrbtmi	r9, [ip], #-2054	; 0xfffff7fa
    1d78:	svclt	0x00a8460b
    1d7c:			; <UNDEFINED> instruction: 0xf04f4617
    1d80:	svclt	0x00b802fc
    1d84:	stmdbcs	r2, {r0, r1, r2, r9, sl, lr}
    1d88:	sbcsvs	pc, sl, sp, lsl #10
    1d8c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    1d90:	movwcs	fp, #12216	; 0x2fb8
    1d94:	movwls	r3, #31490	; 0x7b02
    1d98:	svc	0x00c8f7fe
    1d9c:	ldrdgt	pc, [r8], -r4
    1da0:	bls	40ad68 <__snprintf_chk@plt+0x409f58>
    1da4:	sbcsvs	pc, ip, sp, lsl #4
    1da8:			; <UNDEFINED> instruction: 0xf04f9d0d
    1dac:	stmiavs	r4!, {r9, sl, fp}^
    1db0:	bne	43d618 <__snprintf_chk@plt+0x43c808>
    1db4:	strbeq	lr, [ip], #2628	; 0xa44
    1db8:			; <UNDEFINED> instruction: 0xf8867035
    1dbc:	ldrbne	lr, [sp, r2]!
    1dc0:			; <UNDEFINED> instruction: 0x46147074
    1dc4:	rscsvc	r4, r4, ip, asr #8
    1dc8:	svc	0x004af7fe
    1dcc:	vmov.32	r9, d8[0]
    1dd0:			; <UNDEFINED> instruction: 0x464a1a90
    1dd4:			; <UNDEFINED> instruction: 0x463c18f0
    1dd8:	svc	0x0010f7fe
    1ddc:			; <UNDEFINED> instruction: 0xf89a9815
    1de0:			; <UNDEFINED> instruction: 0xf89a3488
    1de4:	ldmdane	r2!, {r0, r3, r7, sl, ip}
    1de8:	andlt	pc, r0, r6, lsl #16
    1dec:	tstlt	r1, r3, asr r0
    1df0:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    1df4:			; <UNDEFINED> instruction: 0xf1bb7053
    1df8:			; <UNDEFINED> instruction: 0xf0000f02
    1dfc:	stmdbls	r7, {r4, r6, r7, pc}
    1e00:	svcls	0x000e2300
    1e04:	tstls	r4, r4, lsl r8
    1e08:	blt	1028258 <__snprintf_chk@plt+0x1027448>
    1e0c:	tstls	r2, r1, lsl #12
    1e10:	subshi	r4, r0, r9, lsl r6
    1e14:	strbmi	r2, [r0], -r1, lsl #4
    1e18:	vst1.8	{d25-d28}, [pc], r3
    1e1c:	andls	r7, r0, #1610612737	; 0x60000001
    1e20:	bls	35ea04 <__snprintf_chk@plt+0x35dbf4>
    1e24:	svc	0x000af7fe
    1e28:	stmdacs	r0, {r1, r2, r9, sl, lr}
    1e2c:	svcge	0x006af43f
    1e30:	blls	1eceb4 <__snprintf_chk@plt+0x1ec0a4>
    1e34:	pkhtbmi	r2, r1, r0, asr #2
    1e38:			; <UNDEFINED> instruction: 0xf7fe4622
    1e3c:			; <UNDEFINED> instruction: 0xf8dfefb4
    1e40:	strtmi	r0, [r1], -r4, lsr #17
    1e44:			; <UNDEFINED> instruction: 0xf7fe4478
    1e48:			; <UNDEFINED> instruction: 0xf8dfeef4
    1e4c:	ldrbtmi	r3, [fp], #-2204	; 0xfffff764
    1e50:	mlacc	r4, r3, r8, pc	; <UNPREDICTABLE>
    1e54:			; <UNDEFINED> instruction: 0xf0402b00
    1e58:			; <UNDEFINED> instruction: 0xf8df809a
    1e5c:			; <UNDEFINED> instruction: 0x46493890
    1e60:	stmeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1e64:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    1e68:	movwcs	lr, #2515	; 0x9d3
    1e6c:	mcr	7, 7, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    1e70:	stmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1e74:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1e78:	cmnle	r0, r0, lsl #22
    1e7c:	ldmdaeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1e80:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    1e84:	svc	0x003af7fe
    1e88:	cmnle	r8, r0, lsl #16
    1e8c:			; <UNDEFINED> instruction: 0xf8dfe062
    1e90:			; <UNDEFINED> instruction: 0xf04f086c
    1e94:	ldrbtmi	r0, [r8], #-2319	; 0xfffff6f1
    1e98:	mcr	7, 6, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    1e9c:	blt	fe1ffea0 <__snprintf_chk@plt+0xfe1ff090>
    1ea0:	ldmdaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1ea4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1ea8:			; <UNDEFINED> instruction: 0xf7fe4478
    1eac:			; <UNDEFINED> instruction: 0xf7ffeec2
    1eb0:			; <UNDEFINED> instruction: 0xf8dfba7e
    1eb4:			; <UNDEFINED> instruction: 0xf04f0850
    1eb8:	ldrbtmi	r0, [r8], #-2305	; 0xfffff6ff
    1ebc:	mrc	7, 5, APSR_nzcv, cr8, cr14, {7}
    1ec0:	blt	1d7fec4 <__snprintf_chk@plt+0x1d7f0b4>
    1ec4:	stmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1ec8:	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1ecc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1ed0:	mcr	7, 5, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    1ed4:			; <UNDEFINED> instruction: 0xf0014620
    1ed8:	ldrbt	pc, [r2], #3813	; 0xee5	; <UNPREDICTABLE>
    1edc:	ldmdane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1ee0:	ldmdaeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1ee4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1ee8:	mcr	7, 5, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    1eec:			; <UNDEFINED> instruction: 0xf0014620
    1ef0:	strbt	pc, [r6], #3801	; 0xed9	; <UNPREDICTABLE>
    1ef4:	stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1ef8:	ldrbtmi	r4, [fp], #-1713	; 0xfffff94f
    1efc:	mlacc	r4, r3, r8, pc	; <UNPREDICTABLE>
    1f00:	cmple	r4, r0, lsl #22
    1f04:	svceq	0x0000f1b9
    1f08:			; <UNDEFINED> instruction: 0xf8dfd1a7
    1f0c:	ldrbtmi	r3, [fp], #-2064	; 0xfffff7f0
    1f10:	ldrdeq	lr, [r0, -r3]
    1f14:	blcs	68b4c <__snprintf_chk@plt+0x67d3c>
    1f18:			; <UNDEFINED> instruction: 0xf8dfdd3d
    1f1c:	ldrbtmi	r3, [fp], #-2052	; 0xfffff7fc
    1f20:	strmi	r9, [fp], -r1, lsl #6
    1f24:	strmi	r9, [r2], -ip, lsl #18
    1f28:	ubfxeq	pc, pc, #17, #25
    1f2c:	ldrbtmi	r9, [r8], #-256	; 0xffffff00
    1f30:	mrc	7, 3, APSR_nzcv, cr14, cr14, {7}
    1f34:	ubfxcc	pc, pc, #17, #17
    1f38:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1f3c:			; <UNDEFINED> instruction: 0xf47f2b00
    1f40:			; <UNDEFINED> instruction: 0xf8dfaa36
    1f44:	strbmi	r0, [r9], -r8, ror #15
    1f48:			; <UNDEFINED> instruction: 0xf7fe4478
    1f4c:	stmdacs	r0, {r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    1f50:	bge	b7f154 <__snprintf_chk@plt+0xb7e344>
    1f54:			; <UNDEFINED> instruction: 0x07d8f8df
    1f58:			; <UNDEFINED> instruction: 0xf7fe4478
    1f5c:			; <UNDEFINED> instruction: 0xf1b9ee6a
    1f60:			; <UNDEFINED> instruction: 0xf6ff0f00
    1f64:			; <UNDEFINED> instruction: 0xf7ffa971
    1f68:	ldmib	sp, {r1, r5, r9, fp, ip, sp, pc}^
    1f6c:	ldmib	sp, {r1, r3, r8}^
    1f70:	stmib	sp, {r3, sl, ip, sp}^
    1f74:	stmdbls	r6, {r1, r8}
    1f78:	sbfxeq	pc, pc, #17, #25
    1f7c:	strcc	lr, [r4], #-2509	; 0xfffff633
    1f80:	ldrbtmi	r9, [r8], #-256	; 0xffffff00
    1f84:	movwcs	lr, #59869	; 0xe9dd
    1f88:	mrc	7, 2, APSR_nzcv, cr2, cr14, {7}
    1f8c:			; <UNDEFINED> instruction: 0x2000e5b8
    1f90:	stc2l	0, cr15, [r4], #4
    1f94:			; <UNDEFINED> instruction: 0xf8dfe7b6
    1f98:	ldrbtmi	r3, [fp], #-1952	; 0xfffff860
    1f9c:	ldmib	sp, {r6, r7, r8, r9, sl, sp, lr, pc}^
    1fa0:			; <UNDEFINED> instruction: 0xf10d010a
    1fa4:	blt	1fc596c <__snprintf_chk@plt+0x1fc4b5c>
    1fa8:	blt	2e250c <__snprintf_chk@plt+0x2e16fc>
    1fac:			; <UNDEFINED> instruction: 0x4673931c
    1fb0:			; <UNDEFINED> instruction: 0xf8ceba01
    1fb4:	ldrbtmi	r1, [r4], r4
    1fb8:	strcs	ip, [r1, -r3, lsl #22]
    1fbc:	bicsvc	r9, r7, r9, lsl #22
    1fc0:	tstls	ip, #110592	; 0x1b000
    1fc4:	sbcsvs	r9, r0, r8, lsl #22
    1fc8:	blt	61a414 <__snprintf_chk@plt+0x619604>
    1fcc:	movwcs	r9, #29
    1fd0:			; <UNDEFINED> instruction: 0x0003e8bc
    1fd4:	cmpvc	r3, r3, lsl r1
    1fd8:	orrsvs	r6, r1, r0, asr r1
    1fdc:	tstcs	r0, pc, lsl #14
    1fe0:	andseq	pc, r8, r4, lsl #2
    1fe4:	smlabtne	r6, r4, r9, lr
    1fe8:	mcr	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    1fec:	strvc	r2, [r3, #-769]!	; 0xfffffcff
    1ff0:			; <UNDEFINED> instruction: 0xf04fe580
    1ff4:	ldrb	r0, [r6, #-2816]!	; 0xfffff500
    1ff8:	blcc	ffffe13c <__snprintf_chk@plt+0xffffd32c>
    1ffc:			; <UNDEFINED> instruction: 0xf1a0e573
    2000:	blcs	602c28 <__snprintf_chk@plt+0x601e18>
    2004:			; <UNDEFINED> instruction: 0xf8dfd8f8
    2008:	ldrbtmi	r2, [sl], #-1844	; 0xfffff8cc
    200c:	eorlt	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    2010:			; <UNDEFINED> instruction: 0xf002e569
    2014:			; <UNDEFINED> instruction: 0xf04ff879
    2018:	strmi	r0, [r1], -r1, lsl #18
    201c:			; <UNDEFINED> instruction: 0x0720f8df
    2020:			; <UNDEFINED> instruction: 0xf7fe4478
    2024:			; <UNDEFINED> instruction: 0xf7ffee06
    2028:	blls	1b0738 <__snprintf_chk@plt+0x1af928>
    202c:	blx	dd3b6 <__snprintf_chk@plt+0xdc5a6>
    2030:	addmi	pc, r3, #335544320	; 0x14000000
    2034:	ldcge	6, cr15, [sl, #-508]!	; 0xfffffe04
    2038:			; <UNDEFINED> instruction: 0xf04f4629
    203c:			; <UNDEFINED> instruction: 0xf0020901
    2040:	strmi	pc, [r1], -r3, ror #16
    2044:	usateq	pc, #28, pc, asr #17	; <UNPREDICTABLE>
    2048:			; <UNDEFINED> instruction: 0xf7fe4478
    204c:			; <UNDEFINED> instruction: 0xf7ffedf2
    2050:			; <UNDEFINED> instruction: 0xb1a3b9ae
    2054:	rsbseq	pc, ip, #212, 16	; 0xd40000
    2058:			; <UNDEFINED> instruction: 0xf856f002
    205c:	mvnsvc	pc, #82837504	; 0x4f00000
    2060:	svclt	0x00284298
    2064:	andls	r4, r6, r8, lsl r6
    2068:			; <UNDEFINED> instruction: 0xf8dfe520
    206c:			; <UNDEFINED> instruction: 0x463106dc
    2070:	stmdbeq	r3!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    2074:			; <UNDEFINED> instruction: 0xf7fe4478
    2078:			; <UNDEFINED> instruction: 0xf7ffeddc
    207c:			; <UNDEFINED> instruction: 0x6ce0b998
    2080:			; <UNDEFINED> instruction: 0xf0024629
    2084:	strb	pc, [r9, r1, asr #16]!	; <UNPREDICTABLE>
    2088:			; <UNDEFINED> instruction: 0x06c0f8df
    208c:			; <UNDEFINED> instruction: 0xf04f4631
    2090:	ldrbtmi	r0, [r8], #-2403	; 0xfffff69d
    2094:	stcl	7, cr15, [ip, #1016]	; 0x3f8
    2098:	stmiblt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    209c:	ssateq	pc, #17, pc, asr #17	; <UNPREDICTABLE>
    20a0:	stmdbeq	r3!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    20a4:			; <UNDEFINED> instruction: 0xf7fe4478
    20a8:			; <UNDEFINED> instruction: 0xf7ffedc4
    20ac:			; <UNDEFINED> instruction: 0xf8dfb980
    20b0:	strbmi	r0, [r9], -r4, lsr #13
    20b4:	stmdbeq	r1!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    20b8:			; <UNDEFINED> instruction: 0xf7fe4478
    20bc:			; <UNDEFINED> instruction: 0xe739edba
    20c0:			; <UNDEFINED> instruction: 0x0694f8df
    20c4:	msrvc	CPSR_x, r1, lsl #10
    20c8:			; <UNDEFINED> instruction: 0xf7fe4478
    20cc:	strt	lr, [r0], #3506	; 0xdb2
    20d0:	svceq	0x0006f119
    20d4:			; <UNDEFINED> instruction: 0xf119d03e
    20d8:	eorle	r0, r9, r9, lsl #30
    20dc:	svceq	0x0002f119
    20e0:			; <UNDEFINED> instruction: 0xf8dfd116
    20e4:			; <UNDEFINED> instruction: 0xf8df2678
    20e8:			; <UNDEFINED> instruction: 0xf8df1678
    20ec:	ldrbtmi	r0, [sl], #-1656	; 0xfffff988
    20f0:			; <UNDEFINED> instruction: 0xf5024479
    20f4:	ldrbtmi	r7, [r8], #-546	; 0xfffffdde
    20f8:	ldc	7, cr15, [sl, #1016]	; 0x3f8
    20fc:			; <UNDEFINED> instruction: 0xf8dfe483
    2100:	strbmi	r0, [r9], -r8, ror #12
    2104:	stmdbeq	r1!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    2108:			; <UNDEFINED> instruction: 0xf7fe4478
    210c:			; <UNDEFINED> instruction: 0xe711ed92
    2110:			; <UNDEFINED> instruction: 0x2658f8df
    2114:	stmdbeq	r0, {r0, r3, r6, r7, r8, ip, sp, lr, pc}
    2118:			; <UNDEFINED> instruction: 0x1654f8df
    211c:			; <UNDEFINED> instruction: 0x0654f8df
    2120:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    2124:	eorvc	pc, r2, #8388608	; 0x800000
    2128:			; <UNDEFINED> instruction: 0xf7fe4478
    212c:	ldr	lr, [pc], r2, lsl #27
    2130:			; <UNDEFINED> instruction: 0x2644f8df
    2134:			; <UNDEFINED> instruction: 0x1644f8df
    2138:			; <UNDEFINED> instruction: 0x0644f8df
    213c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    2140:	eorvc	pc, r2, #8388608	; 0x800000
    2144:			; <UNDEFINED> instruction: 0xf7fe4478
    2148:	andscs	lr, r6, r4, ror sp
    214c:	mcr	7, 0, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    2150:	str	r4, [sp], r1, lsl #13
    2154:			; <UNDEFINED> instruction: 0x162cf8df
    2158:			; <UNDEFINED> instruction: 0x062cf8df
    215c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2160:	stcl	7, cr15, [r6, #-1016]!	; 0xfffffc08
    2164:	tstcs	r1, r0, lsr #12
    2168:	cdp2	0, 15, cr15, cr10, cr0, {0}
    216c:	ldr	r4, [r2, r1, lsl #13]!
    2170:			; <UNDEFINED> instruction: 0x0618f8df
    2174:	ldrbtmi	r3, [r8], #-344	; 0xfffffea8
    2178:	ldcl	7, cr15, [sl, #-1016]	; 0xfffffc08
    217c:			; <UNDEFINED> instruction: 0xf04fe422
    2180:	ldrb	r0, [r7], r9, lsl #18
    2184:	svceq	0x0006f119
    2188:			; <UNDEFINED> instruction: 0xf119d03b
    218c:	eorle	r0, r7, r9, lsl #30
    2190:	svceq	0x0002f119
    2194:			; <UNDEFINED> instruction: 0xf8dfd115
    2198:			; <UNDEFINED> instruction: 0xf8df25f8
    219c:			; <UNDEFINED> instruction: 0xf8df15f8
    21a0:	ldrbtmi	r0, [sl], #-1528	; 0xfffffa08
    21a4:	subscc	r4, r8, #2030043136	; 0x79000000
    21a8:			; <UNDEFINED> instruction: 0xf7fe4478
    21ac:	str	lr, [r3], #-3394	; 0xfffff2be
    21b0:	strbeq	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    21b4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    21b8:			; <UNDEFINED> instruction: 0xf7fe4478
    21bc:			; <UNDEFINED> instruction: 0xf7ffed3a
    21c0:			; <UNDEFINED> instruction: 0xf8dfb8f6
    21c4:			; <UNDEFINED> instruction: 0xf1c925dc
    21c8:			; <UNDEFINED> instruction: 0xf8df0900
    21cc:			; <UNDEFINED> instruction: 0xf8df15d8
    21d0:	ldrbtmi	r0, [sl], #-1496	; 0xfffffa28
    21d4:	subscc	r4, r8, #2030043136	; 0x79000000
    21d8:			; <UNDEFINED> instruction: 0xf7fe4478
    21dc:	strb	lr, [r7], -sl, lsr #26
    21e0:	strbcs	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    21e4:	strbne	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    21e8:	strbeq	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    21ec:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    21f0:	ldrbtmi	r3, [r8], #-600	; 0xfffffda8
    21f4:	ldc	7, cr15, [ip, #-1016]	; 0xfffffc08
    21f8:			; <UNDEFINED> instruction: 0xf7fe2016
    21fc:			; <UNDEFINED> instruction: 0x4681edb0
    2200:			; <UNDEFINED> instruction: 0xf8dfe636
    2204:			; <UNDEFINED> instruction: 0xf8df15b4
    2208:	ldrbtmi	r0, [r9], #-1460	; 0xfffffa4c
    220c:			; <UNDEFINED> instruction: 0xf7fe4478
    2210:			; <UNDEFINED> instruction: 0x4620ed10
    2214:			; <UNDEFINED> instruction: 0xf0002100
    2218:	strmi	pc, [r1], r3, lsr #29
    221c:			; <UNDEFINED> instruction: 0xf8dfe7b5
    2220:			; <UNDEFINED> instruction: 0xf04f05a0
    2224:	ldrbtmi	r0, [r8], #-2305	; 0xfffff6ff
    2228:	stc	7, cr15, [r2, #-1016]	; 0xfffffc08
    222c:	ldmlt	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    2230:	blx	2e8e76 <__snprintf_chk@plt+0x2e8066>
    2234:	blx	1be64a <__snprintf_chk@plt+0x1bd83a>
    2238:	blx	feac6e72 <__snprintf_chk@plt+0xfeac6062>
    223c:	ldrmi	fp, [ip], #3078	; 0xc06
    2240:	bllt	fe180244 <__snprintf_chk@plt+0xfe17f434>
    2244:	ldrbne	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2248:			; <UNDEFINED> instruction: 0xbc08e9dd
    224c:	svcls	0x000f4479
    2250:	strtcs	lr, [r0], #2513	; 0x9d1
    2254:	bl	fec9d688 <__snprintf_chk@plt+0xfec9c878>
    2258:	sfmvs	f0, 2, [r8, #-44]	; 0xffffffd4
    225c:	vmlseq.f64	d14, d12, d20
    2260:	rsbmi	pc, r0, #13697024	; 0xd10000
    2264:			; <UNDEFINED> instruction: 0xbc0ae9dd
    2268:	movweq	lr, #48051	; 0xbbb3
    226c:	bl	1813d00 <__snprintf_chk@plt+0x1812ef0>
    2270:	b	13c26a8 <__snprintf_chk@plt+0x13c1898>
    2274:	stmib	sp, {r2, r5, r6, r7, sl, fp, ip, sp, lr}^
    2278:			; <UNDEFINED> instruction: 0x4660bc10
    227c:			; <UNDEFINED> instruction: 0xf501fb06
    2280:			; <UNDEFINED> instruction: 0xf000fb02
    2284:			; <UNDEFINED> instruction: 0xbc03fba6
    2288:	strpl	pc, [r7, #-2819]	; 0xfffff4fd
    228c:	andeq	pc, lr, r4, lsl #22
    2290:	strvs	pc, [r4, -r2, lsr #23]
    2294:	strmi	r4, [r7], #-1196	; 0xfffffb54
    2298:	svceq	0x0000f1b9
    229c:	ldrbmi	sp, [lr, #-290]	; 0xfffffede
    22a0:	andeq	lr, ip, r7, ror fp
    22a4:	ldmib	sp, {r0, r1, r2, r4, r9, fp, ip, lr, pc}^
    22a8:	ldrtmi	r2, [r0], -lr, lsl #6
    22ac:			; <UNDEFINED> instruction: 0xf8df4639
    22b0:			; <UNDEFINED> instruction: 0xf0024518
    22b4:	ldrbtmi	pc, [ip], #-2593	; 0xfffff5df	; <UNPREDICTABLE>
    22b8:	smlabteq	r0, r4, r9, lr
    22bc:	bllt	1b002c0 <__snprintf_chk@plt+0x1aff4b0>
    22c0:	strmi	r4, [r3], -r2, lsl #12
    22c4:	streq	pc, [r4, #-2271]	; 0xfffff721
    22c8:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    22cc:			; <UNDEFINED> instruction: 0xf7fe4478
    22d0:			; <UNDEFINED> instruction: 0xf7ffecb0
    22d4:			; <UNDEFINED> instruction: 0xf8dfb86c
    22d8:	ldrbtmi	r2, [sl], #-1272	; 0xfffffb08
    22dc:	smlabtcc	r0, r2, r9, lr
    22e0:	bllt	16802e4 <__snprintf_chk@plt+0x167f4d4>
    22e4:	bl	1f139b8 <__snprintf_chk@plt+0x1f12ba8>
    22e8:	blle	e02f0c <__snprintf_chk@plt+0xe020fc>
    22ec:	strbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    22f0:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    22f4:			; <UNDEFINED> instruction: 0xf7ff2e00
    22f8:			; <UNDEFINED> instruction: 0xf8dfbb4e
    22fc:			; <UNDEFINED> instruction: 0xf8df24dc
    2300:			; <UNDEFINED> instruction: 0xf8df14dc
    2304:	ldrbtmi	r0, [sl], #-1244	; 0xfffffb24
    2308:			; <UNDEFINED> instruction: 0xf5024479
    230c:	ldrbtmi	r7, [r8], #-546	; 0xfffffdde
    2310:	stc	7, cr15, [lr], {254}	; 0xfe
    2314:	blt	ff980318 <__snprintf_chk@plt+0xff97f508>
    2318:	svceq	0x0000f1bb
    231c:			; <UNDEFINED> instruction: 0xf8dfd00e
    2320:	ldrbtmi	r1, [r9], #-1220	; 0xfffffb3c
    2324:	rsbcc	pc, r0, #13697024	; 0xd10000
    2328:	andle	r4, r7, fp, asr r5
    232c:	ldrteq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    2330:	msrvc	CPSR_x, r1, lsl #10
    2334:	ldrbtmi	r4, [r8], #-1626	; 0xfffff9a6
    2338:	ldcl	7, cr15, [sl], #-1016	; 0xfffffc08
    233c:	ldrdeq	lr, [r8, -sp]
    2340:	movweq	lr, #6736	; 0x1a50
    2344:	bge	ff63f448 <__snprintf_chk@plt+0xff63e638>
    2348:	strtcc	pc, [r0], #2271	; 0x8df
    234c:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2350:	addmi	r2, r2, #160, 6	; 0x80000002
    2354:	tsteq	r1, r3, ror fp
    2358:	bge	ff3bfe5c <__snprintf_chk@plt+0xff3bf04c>
    235c:	ldmib	sp, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    2360:			; <UNDEFINED> instruction: 0x46582310
    2364:			; <UNDEFINED> instruction: 0xf8df4661
    2368:			; <UNDEFINED> instruction: 0xf0024488
    236c:	ldrbtmi	pc, [ip], #-2501	; 0xfffff63b	; <UNPREDICTABLE>
    2370:	smlabteq	r0, r4, r9, lr
    2374:	bllt	400378 <__snprintf_chk@plt+0x3ff568>
    2378:	strmi	r4, [r3], -r2, lsl #12
    237c:	ldrbteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2380:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2384:			; <UNDEFINED> instruction: 0xf7fe4478
    2388:			; <UNDEFINED> instruction: 0xf7ffec54
    238c:			; <UNDEFINED> instruction: 0xf8dfb810
    2390:			; <UNDEFINED> instruction: 0xf8df2468
    2394:			; <UNDEFINED> instruction: 0xf8df1468
    2398:	ldrbtmi	r0, [sl], #-1128	; 0xfffffb98
    239c:	subscc	r4, r8, #2030043136	; 0x79000000
    23a0:			; <UNDEFINED> instruction: 0xf7fe4478
    23a4:			; <UNDEFINED> instruction: 0xf7ffec46
    23a8:			; <UNDEFINED> instruction: 0xf8dfba72
    23ac:			; <UNDEFINED> instruction: 0xf8df2458
    23b0:			; <UNDEFINED> instruction: 0xf8df1458
    23b4:	ldrbtmi	r0, [sl], #-1112	; 0xfffffba8
    23b8:	subscc	r4, r8, #2030043136	; 0x79000000
    23bc:			; <UNDEFINED> instruction: 0xf7fe4478
    23c0:			; <UNDEFINED> instruction: 0xf7ffec38
    23c4:	bls	670d5c <__snprintf_chk@plt+0x66ff4c>
    23c8:			; <UNDEFINED> instruction: 0xf8dfb15a
    23cc:	ldrbtmi	r1, [r9], #-1092	; 0xfffffbbc
    23d0:	addsmi	r6, r3, #11264	; 0x2c00
    23d4:			; <UNDEFINED> instruction: 0xf8dfd005
    23d8:	cmpcc	r8, ip, lsr r4
    23dc:			; <UNDEFINED> instruction: 0xf7fe4478
    23e0:	ldmib	sp, {r3, r5, sl, fp, sp, lr, pc}^
    23e4:	b	1402814 <__snprintf_chk@plt+0x1401a04>
    23e8:			; <UNDEFINED> instruction: 0xf43f0301
    23ec:			; <UNDEFINED> instruction: 0xf8dfaa5c
    23f0:	ldrbtmi	r3, [fp], #-1064	; 0xfffffbd8
    23f4:	tstcs	r4, #3457024	; 0x34c000
    23f8:	bl	1cd2e08 <__snprintf_chk@plt+0x1cd1ff8>
    23fc:			; <UNDEFINED> instruction: 0xf6bf0101
    2400:	sbfx	sl, r2, #20, #28
    2404:	ldreq	pc, [r4], #-2271	; 0xfffff721
    2408:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    240c:			; <UNDEFINED> instruction: 0xf7fe4478
    2410:			; <UNDEFINED> instruction: 0xf7feec10
    2414:			; <UNDEFINED> instruction: 0xf8dfbfcc
    2418:			; <UNDEFINED> instruction: 0xf04f0408
    241c:	ldrbtmi	r0, [r8], #-2335	; 0xfffff6e1
    2420:	stc	7, cr15, [r6], {254}	; 0xfe
    2424:	svclt	0x00c3f7fe
    2428:	ldmmi	pc!, {r1, r2, r3, r4, r5, r6, r7, r8, fp, lr}^	; <UNPREDICTABLE>
    242c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2430:	bl	fffc0430 <__snprintf_chk@plt+0xfffbf620>
    2434:			; <UNDEFINED> instruction: 0xf0014620
    2438:			; <UNDEFINED> instruction: 0xf7fffc35
    243c:	ldmibmi	fp!, {r0, r1, r4, r9, fp, ip, sp, pc}^
    2440:	ldrbtmi	r4, [r9], #-2299	; 0xfffff705
    2444:			; <UNDEFINED> instruction: 0xf7fe4478
    2448:			; <UNDEFINED> instruction: 0x4620ebf4
    244c:	stc2	0, cr15, [sl], #-4
    2450:	blt	240454 <__snprintf_chk@plt+0x23f644>
    2454:			; <UNDEFINED> instruction: 0xf04f48f7
    2458:	ldrbtmi	r0, [r8], #-2335	; 0xfffff6e1
    245c:	bl	ffa4045c <__snprintf_chk@plt+0xffa3f64c>
    2460:	ldrbtmi	r4, [r8], #-2293	; 0xfffff70b
    2464:	bl	ff940464 <__snprintf_chk@plt+0xff93f654>
    2468:	svclt	0x00a1f7fe
    246c:			; <UNDEFINED> instruction: 0xf04f48f3
    2470:	ldrbtmi	r0, [r8], #-2335	; 0xfffff6e1
    2474:	bl	ff740474 <__snprintf_chk@plt+0xff73f664>
    2478:	svclt	0x0099f7fe
    247c:	bl	ff44047c <__snprintf_chk@plt+0xff43f66c>
    2480:	andcs	r4, r8, #3915776	; 0x3bc000
    2484:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2488:	ldc	7, cr15, [r0], #1016	; 0x3f8
    248c:	blls	570bf4 <__snprintf_chk@plt+0x56fde4>
    2490:	blls	570a44 <__snprintf_chk@plt+0x56fc34>
    2494:	movwcs	r9, #4884	; 0x1314
    2498:			; <UNDEFINED> instruction: 0xf7fe9315
    249c:	strbmi	fp, [r8], -r0, lsr #26
    24a0:	stc	7, cr15, [r6], {254}	; 0xfe
    24a4:	ldrbtmi	r4, [sl], #-2791	; 0xfffff519
    24a8:			; <UNDEFINED> instruction: 0xf7fe60d0
    24ac:	stmiami	r6!, {r3, r4, r8, sl, fp, ip, sp, pc}^
    24b0:	ldmdbeq	pc, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    24b4:			; <UNDEFINED> instruction: 0xf7fe4478
    24b8:	stmiami	r4!, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
    24bc:			; <UNDEFINED> instruction: 0xf7fe4478
    24c0:			; <UNDEFINED> instruction: 0xf7feebb8
    24c4:	stmibmi	r2!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, pc}^
    24c8:	strtmi	r2, [r0], -r8, lsl #4
    24cc:			; <UNDEFINED> instruction: 0xf7fe4479
    24d0:	stmiblt	r0!, {r1, r2, r3, r7, sl, fp, sp, lr, pc}
    24d4:	blcs	29130 <__snprintf_chk@plt+0x28320>
    24d8:	movwcs	sp, #4585	; 0x11e9
    24dc:	tstcc	r4, #3358720	; 0x334000
    24e0:	ldcllt	7, cr15, [sp], #1016	; 0x3f8
    24e4:	ldrsbcc	r4, [r8, #-139]	; 0xffffff75
    24e8:	stmdaeq	lr, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
    24ec:			; <UNDEFINED> instruction: 0xf7fe4478
    24f0:			; <UNDEFINED> instruction: 0xf7ffeba0
    24f4:			; <UNDEFINED> instruction: 0xf04fb86d
    24f8:			; <UNDEFINED> instruction: 0xf7fe3aff
    24fc:	ldmibmi	r6, {r0, r1, r2, r4, r7, r9, sl, fp, ip, sp, pc}^
    2500:	strtmi	r2, [r0], -r6, lsl #4
    2504:			; <UNDEFINED> instruction: 0xf7fe4479
    2508:	stmdacs	r0, {r1, r4, r5, r6, sl, fp, sp, lr, pc}
    250c:	ldmibmi	r3, {r4, r6, r8, ip, lr, pc}^
    2510:	tstls	r6, #67108864	; 0x4000000
    2514:	stmiavs	sl, {r0, r3, r4, r5, r6, sl, lr}^
    2518:	sbcvs	r4, sl, sl, lsl r4
    251c:	ldcllt	7, cr15, [pc], {254}	; 0xfe
    2520:			; <UNDEFINED> instruction: 0xf7fe4648
    2524:	bmi	ff3bd644 <__snprintf_chk@plt+0xff3bc834>
    2528:	stmdacc	r0, {r1, r3, r4, r5, r6, sl, lr}
    252c:	andcs	fp, r1, r8, lsl pc
    2530:	eoreq	pc, r4, r2, lsl #17
    2534:	ldcllt	7, cr15, [r3], {254}	; 0xfe
    2538:			; <UNDEFINED> instruction: 0xf7fe4648
    253c:	stmib	sp, {r2, sl, fp, sp, lr, pc}^
    2540:	ldmib	sp, {r3, r8}^
    2544:	strcc	r3, [r1], #-1032	; 0xfffffbf8
    2548:			; <UNDEFINED> instruction: 0xf1b3bf08
    254c:			; <UNDEFINED> instruction: 0xf47e3fff
    2550:	stmiami	r4, {r1, r2, r6, r7, sl, fp, sp, pc}^
    2554:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2558:			; <UNDEFINED> instruction: 0xf7fe4478
    255c:			; <UNDEFINED> instruction: 0xf7feeb6a
    2560:	stmibmi	r1, {r1, r2, r5, r8, r9, sl, fp, ip, sp, pc}^
    2564:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    2568:	tstvc	r6, r1, lsl #10	; <UNPREDICTABLE>
    256c:	blx	ffebe578 <__snprintf_chk@plt+0xffebd768>
    2570:			; <UNDEFINED> instruction: 0xf43e2800
    2574:	popmi	{r2, r4, r5, r7, sl, fp, sp, pc}
    2578:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    257c:			; <UNDEFINED> instruction: 0xf7fe4478
    2580:			; <UNDEFINED> instruction: 0xf7feeb58
    2584:			; <UNDEFINED> instruction: 0x4648bf14
    2588:	bl	ff740588 <__snprintf_chk@plt+0xff73f778>
    258c:	smlabteq	sl, sp, r9, lr
    2590:	strcc	lr, [sl], #-2525	; 0xfffff623
    2594:	svclt	0x00083401
    2598:	svccc	0x00fff1b3
    259c:	cfldrsge	mvf15, [pc], {126}	; 0x7e
    25a0:			; <UNDEFINED> instruction: 0xf04f48b3
    25a4:	ldrbtmi	r0, [r8], #-2305	; 0xfffff6ff
    25a8:	bl	10c05a8 <__snprintf_chk@plt+0x10bf798>
    25ac:	mrclt	7, 7, APSR_nzcv, cr15, cr14, {7}
    25b0:	andcs	r4, r6, #176, 18	; 0x2c0000
    25b4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    25b8:	ldc	7, cr15, [r8], {254}	; 0xfe
    25bc:	rsble	r2, r9, r0, lsl #16
    25c0:	andcs	r4, r7, #2834432	; 0x2b4000
    25c4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    25c8:	ldc	7, cr15, [r0], {254}	; 0xfe
    25cc:			; <UNDEFINED> instruction: 0xf43e2800
    25d0:	strtmi	sl, [r0], -r6, lsl #25
    25d4:	bl	fe1c05d4 <__snprintf_chk@plt+0xfe1bf7c4>
    25d8:	ldmdble	pc, {r0, fp, sp}^	; <UNPREDICTABLE>
    25dc:	bcs	b6066c <__snprintf_chk@plt+0xb5f85c>
    25e0:	stmdavc	r2!, {r2, r3, r4, r6, r8, ip, lr, pc}^
    25e4:	subsle	r2, r9, sp, lsr #20
    25e8:	stmdbeq	r2, {r5, r7, r8, ip, sp, lr, pc}
    25ec:	andcs	r1, r0, #1072	; 0x430
    25f0:	stmdane	r0!, {r0, r3, r6, r9, sl, lr}^
    25f4:	stmdacs	r8!, {r6, fp, ip, sp, lr}^
    25f8:	andcc	fp, r1, #8, 30
    25fc:	rscsle	r3, r8, #16384	; 0x4000
    2600:			; <UNDEFINED> instruction: 0x46489910
    2604:	tstls	r0, r1, lsl r4
    2608:	bl	10aa10 <__snprintf_chk@plt+0x109c00>
    260c:			; <UNDEFINED> instruction: 0xf89c0c00
    2610:			; <UNDEFINED> instruction: 0xf1bcc001
    2614:	svclt	0x00080f76
    2618:	stmdacc	r1, {r0, r8, ip, sp}
    261c:			; <UNDEFINED> instruction: 0xf8dfd2f5
    2620:	strmi	lr, [sl], #-604	; 0xfffffda4
    2624:	stmdbcs	r0, {r0, r1, r3, r4, r9, ip, pc}
    2628:	bls	593a28 <__snprintf_chk@plt+0x592c18>
    262c:	svclt	0x001846cc
    2630:			; <UNDEFINED> instruction: 0xf8de2201
    2634:	andsls	r0, r6, #12
    2638:	strmi	r2, [r1], #-512	; 0xfffffe00
    263c:			; <UNDEFINED> instruction: 0xf8ce981b
    2640:	bl	106678 <__snprintf_chk@plt+0x105868>
    2644:	stmdavc	r9, {r2, r3, r8}^
    2648:	svclt	0x00082956
    264c:			; <UNDEFINED> instruction: 0xf1bc3201
    2650:	rscsle	r0, r6, #256	; 0x100
    2654:	strmi	r2, [r2], #-2560	; 0xfffff600
    2658:			; <UNDEFINED> instruction: 0xf04f9813
    265c:	svclt	0x00180100
    2660:	andsls	r2, r3, r1
    2664:	andeq	lr, r9, r4, lsl #22
    2668:	ldmdacs	r8!, {r6, fp, ip, sp, lr}^
    266c:	tstcc	r1, r8, lsl #30
    2670:	stmdbeq	r1, {r0, r3, r4, r5, r7, r8, ip, sp, lr, pc}
    2674:	strmi	sp, [sl], #-758	; 0xfffffd0a
    2678:			; <UNDEFINED> instruction: 0xf77e4293
    267c:	stmmi	r0, {r4, r5, sl, fp, sp, pc}
    2680:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    2684:	b	ff540684 <__snprintf_chk@plt+0xff53f874>
    2688:	blcs	292d0 <__snprintf_chk@plt+0x284c0>
    268c:	cfstrsge	mvf15, [r7], #-504	; 0xfffffe08
    2690:	mcrlt	7, 4, pc, cr13, cr14, {7}	; <UNPREDICTABLE>
    2694:	tstls	r3, #67108864	; 0x4000000
    2698:	stclt	7, cr15, [r1], #-1016	; 0xfffffc08
    269c:			; <UNDEFINED> instruction: 0x46214879
    26a0:			; <UNDEFINED> instruction: 0xf7fe4478
    26a4:			; <UNDEFINED> instruction: 0x9c10eac6
    26a8:	stfcsd	f3, [r1], {116}	; 0x74
    26ac:	ldmdami	r6!, {r0, r1, r2, ip, lr, pc}^
    26b0:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    26b4:			; <UNDEFINED> instruction: 0xf7fe4478
    26b8:			; <UNDEFINED> instruction: 0xf7feeabc
    26bc:			; <UNDEFINED> instruction: 0xf001be78
    26c0:			; <UNDEFINED> instruction: 0x46a1f937
    26c4:	mrclt	7, 3, APSR_nzcv, cr3, cr14, {7}
    26c8:			; <UNDEFINED> instruction: 0xf04f4870
    26cc:	ldrbtmi	r0, [r8], #-2305	; 0xfffff6ff
    26d0:	b	febc06d0 <__snprintf_chk@plt+0xfebbf8c0>
    26d4:	mcrlt	7, 3, pc, cr11, cr14, {7}	; <UNPREDICTABLE>
    26d8:	andeq	r5, r1, r2, lsl r3
    26dc:	andeq	r5, r1, ip, ror #5
    26e0:	andeq	r5, r1, lr, lsl #5
    26e4:			; <UNDEFINED> instruction: 0x00004db4
    26e8:	andeq	r5, r1, lr, asr #3
    26ec:	andeq	r5, r1, r0, lsr #3
    26f0:	andeq	r4, r0, r6, lsr #27
    26f4:	andeq	r5, r1, r8, lsr #3
    26f8:	andeq	r4, r0, r6, ror #27
    26fc:	strdeq	r4, [r0], -sl
    2700:	ldrdeq	r4, [r0], -ip
    2704:	andeq	r4, r0, lr, lsl #3
    2708:	andeq	r4, r0, ip, lsl r9
    270c:	andeq	r4, r0, sl, ror #20
    2710:	andeq	r4, r0, r4, lsl #18
    2714:	andeq	r4, r0, sl, lsr #20
    2718:	andeq	r5, r1, r2, lsr #2
    271c:	andeq	r5, r1, lr, lsl #2
    2720:	andeq	r2, r0, sl, ror #20
    2724:	andeq	r4, r0, r2, lsl sp
    2728:	andeq	r5, r1, r4, ror #1
    272c:	andeq	r4, r0, r0, lsr #26
    2730:	andeq	r4, r0, r4, lsr #26
    2734:	andeq	r4, r0, r6, lsr ip
    2738:	andeq	r3, r0, r6, asr #18
    273c:			; <UNDEFINED> instruction: 0x00004cba
    2740:	andeq	r4, r0, r8, ror fp
    2744:	andeq	r4, r0, r0, asr fp
    2748:	strdeq	r4, [r0], -r8
    274c:			; <UNDEFINED> instruction: 0x00004ab2
    2750:	andeq	r4, r0, r4, ror sl
    2754:	andeq	r4, r0, r0, lsr sl
    2758:	andeq	r4, r0, ip, ror #19
    275c:	andeq	r4, r1, lr, lsr #30
    2760:	strdeq	r2, [r0], -ip
    2764:	andeq	r4, r0, lr, ror #14
    2768:	andeq	r4, r0, r4, lsl #19
    276c:	strdeq	r4, [r1], -ip
    2770:	andeq	r2, r0, sl, asr #21
    2774:	andeq	r4, r0, ip, asr r7
    2778:	andeq	r4, r1, r0, ror #29
    277c:	andeq	r2, r0, lr, lsr #21
    2780:	andeq	r4, r0, r0, lsl #14
    2784:	muleq	r0, r0, sl
    2788:	ldrdeq	r4, [r0], -sl
    278c:	andeq	r4, r0, r6, ror #17
    2790:	andeq	r4, r1, sl, ror lr
    2794:	andeq	r2, r0, r8, asr #20
    2798:			; <UNDEFINED> instruction: 0x000046bc
    279c:	andeq	r4, r0, r0, asr r8
    27a0:	andeq	r4, r1, sl, asr #28
    27a4:	andeq	r2, r0, r8, lsl sl
    27a8:	andeq	r4, r0, ip, lsr #13
    27ac:	andeq	r4, r1, r0, lsr lr
    27b0:	strdeq	r2, [r0], -lr
    27b4:	andeq	r4, r0, r2, asr r6
    27b8:	andeq	r2, r0, r2, ror #19
    27bc:	andeq	r4, r0, ip, lsr #16
    27c0:			; <UNDEFINED> instruction: 0x000047b2
    27c4:	ldrdeq	r4, [r1], -r0
    27c8:	andeq	r4, r1, lr, asr #26
    27cc:	ldrdeq	r4, [r0], -r8
    27d0:	andeq	r4, r1, sl, lsr #26
    27d4:	andeq	r4, r1, r4, lsl sp
    27d8:	andeq	r4, r1, r6, lsl sp
    27dc:	andeq	r4, r0, r0, ror #9
    27e0:	andeq	r4, r0, r6, lsr r5
    27e4:	strdeq	r4, [r1], -sl
    27e8:	andeq	r4, r0, sl, lsr #12
    27ec:	ldrdeq	r4, [r1], -r0
    27f0:	muleq	r1, r6, ip
    27f4:	andeq	r4, r0, r8, asr r5
    27f8:	andeq	r4, r1, r2, lsl #25
    27fc:	andeq	r4, r0, ip, asr #8
    2800:	andeq	r4, r0, r4, asr #9
    2804:	andeq	r4, r1, r6, ror #24
    2808:	andeq	r4, r0, r0, lsr r4
    280c:	andeq	r4, r0, r8, lsl #9
    2810:	andeq	r4, r1, lr, asr #24
    2814:			; <UNDEFINED> instruction: 0x000044bc
    2818:	andeq	r4, r1, sl, lsr #24
    281c:	andeq	r3, r0, r4, lsl ip
    2820:	andeq	r3, r0, r6, asr ip
    2824:			; <UNDEFINED> instruction: 0x000043bc
    2828:	andeq	r4, r0, lr, ror #7
    282c:	andeq	r4, r0, r6, lsr #7
    2830:			; <UNDEFINED> instruction: 0x000043b4
    2834:	andeq	r4, r0, sl, asr r3
    2838:	andeq	r3, r0, r6, asr sl
    283c:	andeq	r3, r0, r2, asr ip
    2840:	strdeq	r3, [r0], -r6
    2844:	andeq	r4, r1, r6, ror fp
    2848:	ldrdeq	r3, [r0], -r4
    284c:	strdeq	r3, [r0], -ip
    2850:	strdeq	r3, [r0], -r0
    2854:	andeq	r4, r0, ip, asr r1
    2858:	andeq	r3, r0, r4, asr #25
    285c:	andeq	r4, r1, r8, lsl #22
    2860:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    2864:			; <UNDEFINED> instruction: 0x00003bbc
    2868:			; <UNDEFINED> instruction: 0x00014ab6
    286c:	andeq	r3, r0, ip, ror #22
    2870:	muleq	r0, sl, fp
    2874:	andeq	r3, r0, sl, lsl ip
    2878:	andeq	r3, r0, r2, lsl ip
    287c:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    2880:	andeq	r3, r0, lr, asr fp
    2884:	andeq	r3, r0, ip, ror fp
    2888:	andeq	r3, r0, r4, lsl #23
    288c:	andeq	r3, r0, sl, ror #15
    2890:	bleq	3e9d4 <__snprintf_chk@plt+0x3dbc4>
    2894:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2898:	strbtmi	fp, [sl], -r2, lsl #24
    289c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    28a0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    28a4:	ldrmi	sl, [sl], #776	; 0x308
    28a8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    28ac:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    28b0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    28b4:			; <UNDEFINED> instruction: 0xf85a4b06
    28b8:	stmdami	r6, {r0, r1, ip, sp}
    28bc:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    28c0:	stmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    28c4:	b	fe6408c4 <__snprintf_chk@plt+0xfe63fab4>
    28c8:	andeq	r4, r1, r4, lsr r6
    28cc:	andeq	r0, r0, r4, ror #1
    28d0:	strdeq	r0, [r0], -r8
    28d4:	strdeq	r0, [r0], -ip
    28d8:	ldr	r3, [pc, #20]	; 28f4 <__snprintf_chk@plt+0x1ae4>
    28dc:	ldr	r2, [pc, #20]	; 28f8 <__snprintf_chk@plt+0x1ae8>
    28e0:	add	r3, pc, r3
    28e4:	ldr	r2, [r3, r2]
    28e8:	cmp	r2, #0
    28ec:	bxeq	lr
    28f0:	b	ca8 <__gmon_start__@plt>
    28f4:	andeq	r4, r1, r4, lsl r6
    28f8:	strdeq	r0, [r0], -r4
    28fc:	blmi	1d491c <__snprintf_chk@plt+0x1d3b0c>
    2900:	bmi	1d3ae8 <__snprintf_chk@plt+0x1d2cd8>
    2904:	addmi	r4, r3, #2063597568	; 0x7b000000
    2908:	andle	r4, r3, sl, ror r4
    290c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2910:	ldrmi	fp, [r8, -r3, lsl #2]
    2914:	svclt	0x00004770
    2918:	andeq	r4, r1, r4, lsl r7
    291c:	andeq	r4, r1, r0, lsl r7
    2920:	strdeq	r4, [r1], -r0
    2924:	andeq	r0, r0, ip, ror #1
    2928:	stmdbmi	r9, {r3, fp, lr}
    292c:	bmi	253b14 <__snprintf_chk@plt+0x252d04>
    2930:	bne	253b1c <__snprintf_chk@plt+0x252d0c>
    2934:	svceq	0x00cb447a
    2938:			; <UNDEFINED> instruction: 0x01a1eb03
    293c:	andle	r1, r3, r9, asr #32
    2940:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2944:	ldrmi	fp, [r8, -r3, lsl #2]
    2948:	svclt	0x00004770
    294c:	andeq	r4, r1, r8, ror #13
    2950:	andeq	r4, r1, r4, ror #13
    2954:	andeq	r4, r1, r4, asr #11
    2958:	andeq	r0, r0, r0, lsl #2
    295c:	blmi	2afd84 <__snprintf_chk@plt+0x2aef74>
    2960:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2964:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2968:	blmi	270f1c <__snprintf_chk@plt+0x27010c>
    296c:	ldrdlt	r5, [r3, -r3]!
    2970:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2974:			; <UNDEFINED> instruction: 0xf7fe6818
    2978:			; <UNDEFINED> instruction: 0xf7ffe930
    297c:	blmi	1c2880 <__snprintf_chk@plt+0x1c1a70>
    2980:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2984:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2988:			; <UNDEFINED> instruction: 0x000146b2
    298c:	muleq	r1, r4, r5
    2990:	andeq	r0, r0, r8, ror #1
    2994:	andeq	r4, r1, lr, lsl #13
    2998:	muleq	r1, r2, r6
    299c:	svclt	0x0000e7c4
    29a0:			; <UNDEFINED> instruction: 0x46014b12
    29a4:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    29a8:	ldmib	r3, {r2, r7, ip, sp, pc}^
    29ac:	b	148b5b4 <__snprintf_chk@plt+0x148a7a4>
    29b0:	tstle	r4, r3
    29b4:	strcs	r4, [r0], #-2830	; 0xfffff4f2
    29b8:	ldrbtmi	r4, [fp], #-2062	; 0xfffff7f2
    29bc:	ldrbtmi	r9, [r8], #-1024	; 0xfffffc00
    29c0:	ldmib	r3, {r0, r1, r8, ip, pc}^
    29c4:			; <UNDEFINED> instruction: 0xf7fe2300
    29c8:	stmdami	fp, {r2, r4, r5, r8, fp, sp, lr, pc}
    29cc:	andcs	r9, r0, #49152	; 0xc000
    29d0:	strls	r2, [r0], #-768	; 0xfffffd00
    29d4:			; <UNDEFINED> instruction: 0xf7fe4478
    29d8:	andlt	lr, r4, ip, lsr #18
    29dc:	stmdami	r7, {r4, r8, sl, fp, ip, sp, pc}
    29e0:	ldrbtmi	r9, [r8], #-259	; 0xfffffefd
    29e4:	stmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    29e8:	strb	r9, [r3, r3, lsl #18]!
    29ec:	andeq	r4, r1, lr, asr r6
    29f0:	andeq	r4, r1, r2, ror #12
    29f4:	andeq	r1, r0, lr, ror #30
    29f8:	andeq	r1, r0, r0, ror pc
    29fc:	andeq	r1, r0, sl, lsr #30
    2a00:	adclt	fp, r4, r0, ror r5
    2a04:			; <UNDEFINED> instruction: 0x460d4c13
    2a08:			; <UNDEFINED> instruction: 0x466e4b13
    2a0c:	tstcs	r0, ip, ror r4
    2a10:	stmiapl	r3!, {r1, r4, r5, r9, sl, lr}^
    2a14:	ldmdavs	fp, {r2, r9, sl, lr}
    2a18:			; <UNDEFINED> instruction: 0xf04f9323
    2a1c:			; <UNDEFINED> instruction: 0xf7fe0300
    2a20:	blls	3ce90 <__snprintf_chk@plt+0x3c080>
    2a24:	andle	r2, r9, r1, lsl #22
    2a28:	strls	sl, [r0, #-2049]	; 0xfffff7ff
    2a2c:	stmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a30:	ldrtmi	r2, [r1], -r0, lsl #4
    2a34:	eorls	r4, r1, #32, 12	; 0x2000000
    2a38:	stmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a3c:	blmi	195260 <__snprintf_chk@plt+0x194450>
    2a40:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2a44:	blls	8dcab4 <__snprintf_chk@plt+0x8dbca4>
    2a48:	qaddle	r4, sl, r1
    2a4c:	ldcllt	0, cr11, [r0, #-144]!	; 0xffffff70
    2a50:	stmia	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a54:	andeq	r4, r1, ip, ror #9
    2a58:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2a5c:			; <UNDEFINED> instruction: 0x000144b8
    2a60:			; <UNDEFINED> instruction: 0xf1004a7b
    2a64:	blmi	1ec2f2c <__snprintf_chk@plt+0x1ec211c>
    2a68:	push	{r1, r3, r4, r5, r6, sl, lr}
    2a6c:	strdlt	r4, [r1], #240	; 0xf0	; <UNPREDICTABLE>
    2a70:			; <UNDEFINED> instruction: 0x460458d3
    2a74:	ldmdavs	fp, {r3, r9, sl, lr}
    2a78:			; <UNDEFINED> instruction: 0xf04f935f
    2a7c:	mrsls	r0, SP_irq
    2a80:	ldmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a84:	stmdacs	r1, {r0, r8, fp, ip, pc}
    2a88:			; <UNDEFINED> instruction: 0xf894d103
    2a8c:	blcs	b8eb54 <__snprintf_chk@plt+0xb8dd44>
    2a90:	stcge	0, cr13, [r4, #-232]	; 0xffffff18
    2a94:	strtmi	r2, [sl], -r3
    2a98:	stmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a9c:	svclt	0x00b82800
    2aa0:	blle	40aca8 <__snprintf_chk@plt+0x409e98>
    2aa4:	vst2.8	{d6,d8}, [r3 :128], fp
    2aa8:			; <UNDEFINED> instruction: 0xf5b34370
    2aac:	andsle	r5, r6, r0, lsl #30
    2ab0:	svcmi	0x00c0f5b3
    2ab4:			; <UNDEFINED> instruction: 0xf5b3d047
    2ab8:	suble	r5, sl, r0, lsl #31
    2abc:	movwcs	lr, #18909	; 0x49dd
    2ac0:	stmib	r4, {r0, r5, sp}^
    2ac4:	bmi	190b6e4 <__snprintf_chk@plt+0x190a8d4>
    2ac8:	ldrbtmi	r4, [sl], #-2914	; 0xfffff49e
    2acc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2ad0:	subsmi	r9, sl, pc, asr fp
    2ad4:	adcshi	pc, r9, r0, asr #32
    2ad8:	pop	{r0, r5, r6, ip, sp, pc}
    2adc:	ldmib	r5, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    2ae0:	vld4.8	{d2,d4,d6,d8}, [r1], r8
    2ae4:	vbic.i32	q11, #44800	; 0x0000af00
    2ae8:			; <UNDEFINED> instruction: 0xf023200b
    2aec:	stmib	r4, {r0, r1, r2, r3, r8, r9}^
    2af0:	movwmi	r2, #12550	; 0x3106
    2af4:	andle	r2, r9, r1, lsl #22
    2af8:	eorsle	r2, r0, r2, lsr #23
    2afc:	eorle	r2, r0, r5, lsl fp
    2b00:	tstle	ip, r9, lsl #22
    2b04:	bfi	r2, r0, #0, #31
    2b08:	ldrb	r2, [ip, r8]
    2b0c:	sbcslt	r0, r2, #19456	; 0x4c00
    2b10:	movwpl	lr, #6723	; 0x1a43
    2b14:	mvnseq	pc, #35	; 0x23
    2b18:	bcs	d3788 <__snprintf_chk@plt+0xd2978>
    2b1c:	mcrmi	0, 2, sp, cr15, cr4, {7}
    2b20:	bvc	cd3d20 <__snprintf_chk@plt+0xcd2f10>
    2b24:	stmdbmi	lr, {r0, r1, r3, r5, r6, r7, r8, ip, sp, pc}^
    2b28:	bvs	a9d4dc <__snprintf_chk@plt+0xa9c6cc>
    2b2c:	vld3.16	{d4-d6}, [r3 :256], r9
    2b30:	stmdbvs	r9, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sp, lr}
    2b34:	movweq	pc, #61475	; 0xf023	; <UNPREDICTABLE>
    2b38:	andcs	pc, fp, #134217731	; 0x8000003
    2b3c:	addmi	r4, fp, #1275068416	; 0x4c000000
    2b40:			; <UNDEFINED> instruction: 0x2002d1bc
    2b44:	ldmib	r5, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    2b48:	eorcs	r2, r0, r8, lsl #6
    2b4c:	movwcs	lr, #27076	; 0x69c4
    2b50:	ldmib	r5, {r0, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    2b54:	subcs	r2, r0, r0, lsl #6
    2b58:	movwcs	lr, #27076	; 0x69c4
    2b5c:			; <UNDEFINED> instruction: 0x2004e7b3
    2b60:	svcmi	0x0040e7b1
    2b64:	stmdbmi	r0, {r0, r8, r9, sp}^
    2b68:	eorsvc	r4, r3, #2130706432	; 0x7f000000
    2b6c:			; <UNDEFINED> instruction: 0x46384479
    2b70:	ldmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b74:	stmdacs	r0, {r7, r9, sl, lr}
    2b78:			; <UNDEFINED> instruction: 0xf8dfd051
    2b7c:	svcge	0x003f90f0
    2b80:	ldrdge	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    2b84:	ldrbtmi	r4, [sl], #1273	; 0x4f9
    2b88:	orrcs	r4, r0, r2, asr #12
    2b8c:			; <UNDEFINED> instruction: 0xf7fe4638
    2b90:	cmplt	r8, #48, 16	; 0x300000
    2b94:			; <UNDEFINED> instruction: 0x4649ae1f
    2b98:			; <UNDEFINED> instruction: 0x46324638
    2b9c:	stmia	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ba0:	mvnsle	r2, r1, lsl #16
    2ba4:	ldrbmi	r2, [r1], -r9, lsl #4
    2ba8:			; <UNDEFINED> instruction: 0xf7fe4630
    2bac:	stmdacs	r0, {r2, r4, r5, fp, sp, lr, pc}
    2bb0:			; <UNDEFINED> instruction: 0xf8dfd1ea
    2bb4:			; <UNDEFINED> instruction: 0xf8df90c0
    2bb8:	ldrbtmi	sl, [r9], #192	; 0xc0
    2bbc:	strd	r4, [lr], -sl
    2bc0:	bleq	33effc <__snprintf_chk@plt+0x33e1ec>
    2bc4:			; <UNDEFINED> instruction: 0x46494633
    2bc8:			; <UNDEFINED> instruction: 0x465a4638
    2bcc:	stmia	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2bd0:	tstle	r9, r2, lsl #16
    2bd4:			; <UNDEFINED> instruction: 0x46504631
    2bd8:	svc	0x00f8f7fd
    2bdc:			; <UNDEFINED> instruction: 0x4642b178
    2be0:	ldrtmi	r2, [r8], -r0, lsl #3
    2be4:	stmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2be8:	mvnle	r2, r0, lsl #16
    2bec:	ldrbtmi	r4, [fp], #-2851	; 0xfffff4dd
    2bf0:	blcs	15cf64 <__snprintf_chk@plt+0x15c154>
    2bf4:	strbmi	sp, [r0], -r2, lsr #24
    2bf8:	ldm	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2bfc:	blmi	83ca50 <__snprintf_chk@plt+0x83bc40>
    2c00:	ldrdcs	pc, [r0], -fp
    2c04:	tstvs	sl, fp, ror r4
    2c08:	ldrbtmi	r4, [fp], #-2846	; 0xfffff4e2
    2c0c:	bcs	15cf7c <__snprintf_chk@plt+0x15c16c>
    2c10:	ldmdami	sp, {r0, r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    2c14:	ldrbtmi	r6, [r8], #-2329	; 0xfffff6e7
    2c18:	stmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c1c:	ldmvs	r3!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    2c20:	addle	r2, r0, r0, lsl #22
    2c24:	ldmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c28:			; <UNDEFINED> instruction: 0xf7fe6800
    2c2c:			; <UNDEFINED> instruction: 0x4639e838
    2c30:	ldmdami	r6, {r1, r9, sl, lr}
    2c34:			; <UNDEFINED> instruction: 0xf7fd4478
    2c38:			; <UNDEFINED> instruction: 0xe774effc
    2c3c:	ldmdami	r5, {r2, r4, r8, fp, lr}
    2c40:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2c44:	svc	0x00f4f7fd
    2c48:			; <UNDEFINED> instruction: 0xf7fde7d5
    2c4c:	svclt	0x0000efea
    2c50:	muleq	r1, r0, r4
    2c54:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2c58:	andeq	r4, r1, lr, lsr #8
    2c5c:	strdeq	r4, [r1], -ip
    2c60:	strdeq	r4, [r1], -r0
    2c64:	strdeq	r1, [r0], -r4
    2c68:	andeq	r1, r0, r8, lsr #28
    2c6c:	andeq	r1, r0, r0, lsl #28
    2c70:	andeq	r1, r0, r6, lsl #28
    2c74:	ldrdeq	r1, [r0], -lr
    2c78:	andeq	r1, r0, r8, ror #27
    2c7c:	andeq	r4, r1, lr, lsr #8
    2c80:	andeq	r4, r1, r8, lsl r4
    2c84:	andeq	r4, r1, r2, lsl r4
    2c88:	muleq	r0, r2, sp
    2c8c:	andeq	r1, r0, r8, lsr sp
    2c90:	andeq	r1, r0, ip, lsl sp
    2c94:	andeq	r1, r0, sl, ror sp
    2c98:			; <UNDEFINED> instruction: 0xf010b570
    2c9c:	strmi	r0, [r4], -r8, lsl #10
    2ca0:	tstle	pc, lr, lsl #12
    2ca4:	strble	r0, [r4], #-1953	; 0xfffff85f
    2ca8:	ldrtle	r0, [sl], #-1698	; 0xfffff95e
    2cac:	ldrtle	r0, [r0], #-1635	; 0xfffff99d
    2cb0:	strtle	r0, [r6], #-1760	; 0xfffff920
    2cb4:	ldrle	r0, [ip], #-1889	; 0xfffff89f
    2cb8:	ldrle	r0, [r2], #-2018	; 0xfffff81e
    2cbc:	strle	r0, [r9], #-1571	; 0xfffff9dd
    2cc0:	ldcllt	6, cr4, [r0, #-192]!	; 0xffffff40
    2cc4:			; <UNDEFINED> instruction: 0x21204a1f
    2cc8:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    2ccc:	ldmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2cd0:	strb	r4, [r7, r5, lsl #12]!
    2cd4:	ldmdbne	r0!, {r2, r3, r4, r9, fp, lr}^
    2cd8:	ldrbtmi	r2, [sl], #-288	; 0xfffffee0
    2cdc:	ldmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ce0:	bmi	6bcca0 <__snprintf_chk@plt+0x6bbe90>
    2ce4:			; <UNDEFINED> instruction: 0x21201970
    2ce8:			; <UNDEFINED> instruction: 0xf7fe447a
    2cec:	strmi	lr, [r5], #-2128	; 0xfffff7b0
    2cf0:	bmi	5fcc88 <__snprintf_chk@plt+0x5fbe78>
    2cf4:			; <UNDEFINED> instruction: 0x21201970
    2cf8:			; <UNDEFINED> instruction: 0xf7fe447a
    2cfc:	strmi	lr, [r5], #-2120	; 0xfffff7b8
    2d00:	bmi	53cc70 <__snprintf_chk@plt+0x53be60>
    2d04:			; <UNDEFINED> instruction: 0x21201970
    2d08:			; <UNDEFINED> instruction: 0xf7fe447a
    2d0c:	strmi	lr, [r5], #-2112	; 0xfffff7c0
    2d10:	bmi	47cc58 <__snprintf_chk@plt+0x47be48>
    2d14:			; <UNDEFINED> instruction: 0x21201970
    2d18:			; <UNDEFINED> instruction: 0xf7fe447a
    2d1c:	strmi	lr, [r5], #-2104	; 0xfffff7c8
    2d20:	bmi	3bcc40 <__snprintf_chk@plt+0x3bbe30>
    2d24:			; <UNDEFINED> instruction: 0x21201970
    2d28:			; <UNDEFINED> instruction: 0xf7fe447a
    2d2c:	strmi	lr, [r5], #-2096	; 0xfffff7d0
    2d30:	bmi	2fcc28 <__snprintf_chk@plt+0x2fbe18>
    2d34:			; <UNDEFINED> instruction: 0x21201970
    2d38:			; <UNDEFINED> instruction: 0xf7fe447a
    2d3c:	strmi	lr, [r5], #-2088	; 0xfffff7d8
    2d40:	svclt	0x0000e7b2
    2d44:	andeq	r1, r0, r2, lsl sp
    2d48:	muleq	r0, r2, sp
    2d4c:	andeq	r1, r0, r4, ror #26
    2d50:	andeq	r1, r0, r8, asr #26
    2d54:	andeq	r1, r0, r4, lsr #26
    2d58:	andeq	r1, r0, r0, lsl #26
    2d5c:	andeq	r1, r0, r0, ror #25
    2d60:			; <UNDEFINED> instruction: 0x00001cb4
    2d64:	ldrbmi	lr, [r0, sp, lsr #18]!
    2d68:	ldmdbmi	r0!, {r1, r2, r3, r9, sl, lr}^
    2d6c:	cfstr32vs	mvfx15, [r8, #692]	; 0x2b4
    2d70:	strmi	r4, [r4], -pc, ror #20
    2d74:	stmibvs	r3, {r0, r3, r4, r5, r6, sl, lr}
    2d78:	stmpl	sl, {r0, r2, r6, r7, r8, fp, sp, lr}
    2d7c:	vld2.<illegal width 64>	{d6-d7}, [r5], r0
    2d80:	ldmdavs	r2, {r0, r1, r2, r3, r4, r5, r6, r8, sp, lr}
    2d84:	ldrtcs	pc, [ip], #-2253	; 0xfffff733	; <UNPREDICTABLE>
    2d88:	andeq	pc, r0, #79	; 0x4f
    2d8c:	b	10859fc <__snprintf_chk@plt+0x1084bec>
    2d90:			; <UNDEFINED> instruction: 0xf0105205
    2d94:	sbcslt	r0, sp, #32768	; 0x8000
    2d98:	tsteq	pc, r1, lsr #32	; <UNPREDICTABLE>
    2d9c:	rscseq	pc, pc, #34	; 0x22
    2da0:	movwcs	pc, #46019	; 0xb3c3	; <UNPREDICTABLE>
    2da4:	streq	lr, [r2, #-2629]	; 0xfffff5bb
    2da8:	streq	lr, [r3, -r1, asr #20]
    2dac:			; <UNDEFINED> instruction: 0xf010d171
    2db0:	teqle	r1, r1, lsr #30
    2db4:			; <UNDEFINED> instruction: 0xf10d4a5f
    2db8:	vst2.8	{d16-d17}, [pc :256], ip
    2dbc:	stmib	sp, {r7, r8, r9, sp, lr}^
    2dc0:	ldrbtmi	r7, [sl], #-1281	; 0xfffffaff
    2dc4:	andls	r4, r0, #64, 12	; 0x4000000
    2dc8:	andcs	r4, r1, #26214400	; 0x1900000
    2dcc:	stmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2dd0:	tstcs	r0, r2, lsr r6
    2dd4:			; <UNDEFINED> instruction: 0xf7fd4640
    2dd8:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2ddc:	blle	f5b264 <__snprintf_chk@plt+0xf5a454>
    2de0:	ldrtmi	sl, [r3], -r5, lsl #26
    2de4:	strtmi	r2, [r9], -r0, lsl #4
    2de8:	mrc	7, 6, APSR_nzcv, cr2, cr13, {7}
    2dec:			; <UNDEFINED> instruction: 0xf0402800
    2df0:	stmdavc	fp!, {r0, r2, r3, r7, pc}^
    2df4:	adfcssz	f6, f0, f3
    2df8:	stmdbvs	r0!, {r0, r4, r5, r6, r8, ip, lr, pc}
    2dfc:	blmi	131573c <__snprintf_chk@plt+0x131492c>
    2e00:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2e04:			; <UNDEFINED> instruction: 0xf8dd681a
    2e08:	subsmi	r3, sl, ip, lsr r4
    2e0c:	addhi	pc, fp, r0, asr #32
    2e10:	cfstr32vs	mvfx15, [r8, #52]	; 0x34
    2e14:			; <UNDEFINED> instruction: 0x87f0e8bd
    2e18:	ldmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    2e1c:	vst1.16	{d20-d21}, [pc], r7
    2e20:	stmib	sp, {r7, r8, r9, sp, lr}^
    2e24:	ldrmi	r7, [r9], -r1, lsl #10
    2e28:			; <UNDEFINED> instruction: 0x4640447a
    2e2c:	andcs	r9, r1, #0, 4
    2e30:	svc	0x00eef7fd
    2e34:	strbmi	r4, [r0], -r9, asr #12
    2e38:	svc	0x001ef7fd
    2e3c:	beq	3f504 <__snprintf_chk@plt+0x3e6f4>
    2e40:	ldmdami	pc!, {r1, r3, r4, r5, r9, fp, ip, lr, pc}	; <UNPREDICTABLE>
    2e44:	orrvs	pc, r0, #1325400064	; 0x4f000000
    2e48:	andcs	r4, r1, #26214400	; 0x1900000
    2e4c:	strls	r4, [r2, #-1144]	; 0xfffffb88
    2e50:	strbmi	r9, [r0], -r0
    2e54:			; <UNDEFINED> instruction: 0xf7fd9701
    2e58:	sbfx	lr, ip, #31, #26
    2e5c:	ldreq	r6, [fp], r3, ror #17
    2e60:	ldmdami	r8!, {r0, r1, r2, r5, sl, ip, lr, pc}
    2e64:	mrcmi	4, 1, r4, cr8, cr8, {3}
    2e68:	orrvs	pc, r0, #1325400064	; 0x4f000000
    2e6c:	andcs	r4, r1, #26214400	; 0x1900000
    2e70:	ldrbtmi	r9, [lr], #-1
    2e74:	strls	r4, [r3, #-1600]	; 0xfffff9c0
    2e78:	strls	r9, [r0], -r2, lsl #14
    2e7c:	svc	0x00c8f7fd
    2e80:			; <UNDEFINED> instruction: 0xf7fd4640
    2e84:	stmdbvs	r0!, {r1, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    2e88:			; <UNDEFINED> instruction: 0xf7fd4240
    2e8c:	submi	lr, r0, #104, 30	; 0x1a0
    2e90:			; <UNDEFINED> instruction: 0xf10de7b4
    2e94:	bmi	b44f8c <__snprintf_chk@plt+0xb4417c>
    2e98:	orrvs	pc, r0, #1325400064	; 0x4f000000
    2e9c:	teqeq	r0, r4, lsl #2	; <UNPREDICTABLE>
    2ea0:			; <UNDEFINED> instruction: 0x4640447a
    2ea4:	smlabtcs	r0, sp, r9, lr
    2ea8:	andcs	r4, r1, #26214400	; 0x1900000
    2eac:	svc	0x00b0f7fd
    2eb0:	stmdami	r7!, {r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    2eb4:			; <UNDEFINED> instruction: 0xe7d64478
    2eb8:	rscscc	pc, pc, #64, 4
    2ebc:			; <UNDEFINED> instruction: 0xf8884641
    2ec0:			; <UNDEFINED> instruction: 0xf7fd93ff
    2ec4:	stmdacs	r0, {r4, r7, r9, sl, fp, sp, lr, pc}
    2ec8:			; <UNDEFINED> instruction: 0x4649db1b
    2ecc:	strbmi	r2, [r0], -sl, lsl #4
    2ed0:	svc	0x0002f7fd
    2ed4:	ldrbmi	r1, [r0], -sp, lsr #20
    2ed8:	svc	0x0094f7fd
    2edc:	stmdbvc	sl!, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    2ee0:	teqeq	r6, sp, lsl #2	; <UNPREDICTABLE>
    2ee4:	vmov.i16	d20, #171	; 0x00ab
    2ee8:	movwls	r0, #4800	; 0x12c0
    2eec:			; <UNDEFINED> instruction: 0xf10d9100
    2ef0:	andls	r0, r2, #-1811939328	; 0x94000000
    2ef4:	teqeq	r0, r4, lsl #2	; <UNPREDICTABLE>
    2ef8:	ldrbtmi	sl, [r8], #-2567	; 0xfffff5f9
    2efc:	mrc	7, 4, APSR_nzcv, cr8, cr13, {7}
    2f00:	ldmdami	r5, {r0, r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    2f04:			; <UNDEFINED> instruction: 0xf7fd4478
    2f08:	strb	lr, [r4, r0, lsr #29]!
    2f0c:			; <UNDEFINED> instruction: 0x46414813
    2f10:			; <UNDEFINED> instruction: 0xf7fd4478
    2f14:	stmdbvs	r0!, {r1, r2, r3, r7, r9, sl, fp, sp, lr, pc}
    2f18:	mrc	7, 3, APSR_nzcv, cr6, cr13, {7}
    2f1c:	mvnscc	pc, #79	; 0x4f
    2f20:			; <UNDEFINED> instruction: 0x61234618
    2f24:			; <UNDEFINED> instruction: 0xf7fde76a
    2f28:	svclt	0x0000ee7c
    2f2c:	andeq	r4, r1, r4, lsl #3
    2f30:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2f34:	andeq	r1, r0, lr, lsl sp
    2f38:	strdeq	r4, [r1], -r8
    2f3c:	andeq	r1, r0, r4, ror ip
    2f40:	andeq	r1, r0, r0, lsl #25
    2f44:	andeq	r1, r0, r8, lsr #24
    2f48:	andeq	r1, r0, lr, ror ip
    2f4c:	strdeq	r1, [r0], -r4
    2f50:	ldrdeq	r1, [r0], -r0
    2f54:	andeq	r1, r0, lr, lsr ip
    2f58:			; <UNDEFINED> instruction: 0x00001bb8
    2f5c:	andeq	r1, r0, r0, lsl ip
    2f60:	svcmi	0x00f0e92d
    2f64:			; <UNDEFINED> instruction: 0xf8df460e
    2f68:	smullslt	r3, sp, r0, r7
    2f6c:			; <UNDEFINED> instruction: 0x178cf8df
    2f70:			; <UNDEFINED> instruction: 0xf8df4605
    2f74:	ldrbtmi	r2, [fp], #-1932	; 0xfffff874
    2f78:			; <UNDEFINED> instruction: 0xf8d34479
    2f7c:	stmpl	sl, {r2, r3, pc}
    2f80:	subsls	r6, fp, #1179648	; 0x120000
    2f84:	andeq	pc, r0, #79	; 0x4f
    2f88:	svceq	0x0000f1b8
    2f8c:			; <UNDEFINED> instruction: 0xf108d001
    2f90:	stmiavs	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp}^	; <UNPREDICTABLE>
    2f94:	strle	r0, [sl, #-1979]	; 0xfffff845
    2f98:	blcs	1d54c <__snprintf_chk@plt+0x1c73c>
    2f9c:	adchi	pc, sl, #0
    2fa0:			; <UNDEFINED> instruction: 0xf0002b0e
    2fa4:	blcs	63a48 <__snprintf_chk@plt+0x62c38>
    2fa8:			; <UNDEFINED> instruction: 0xf047bf08
    2fac:	ldcge	7, cr0, [fp], {16}
    2fb0:	vst1.8	{d18-d21}, [pc], r1
    2fb4:	andls	r7, r1, #128, 6
    2fb8:	andcs	r9, r0, #0, 6
    2fbc:	andhi	pc, r8, sp, asr #17
    2fc0:	stmdbvs	r8!, {r0, r1, r5, r9, sl, lr}
    2fc4:			; <UNDEFINED> instruction: 0xf7fd2103
    2fc8:	pkhtbmi	lr, r3, ip, asr #29
    2fcc:			; <UNDEFINED> instruction: 0xf0402800
    2fd0:	stmdavs	r1!, {r1, r2, r3, r4, r6, r7, r9, pc}
    2fd4:			; <UNDEFINED> instruction: 0xf881fa91
    2fd8:	svcvc	0x0080f5b8
    2fdc:	addhi	pc, sp, #0, 4
    2fe0:			; <UNDEFINED> instruction: 0x3720f8df
    2fe4:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2fe8:	vqrdmulh.s<illegal width 8>	d2, d0, d2
    2fec:			; <UNDEFINED> instruction: 0xf8df82c6
    2ff0:	stmdbvs	r2!, {r3, r4, r8, r9, sl, ip, sp}
    2ff4:			; <UNDEFINED> instruction: 0xf894447b
    2ff8:	blx	fe4a7010 <__snprintf_chk@plt+0xfe4a6200>
    2ffc:			; <UNDEFINED> instruction: 0xf8b4f882
    3000:	ldmvs	fp, {r3, ip, sp, pc}^
    3004:	svceq	0x0000f1b8
    3008:			; <UNDEFINED> instruction: 0xa00af8b4
    300c:			; <UNDEFINED> instruction: 0x4642bf14
    3010:	rscscc	pc, pc, #79	; 0x4f
    3014:	stmiavs	r2!, {r1, r3, r5, r6, r9, sp, lr}^
    3018:			; <UNDEFINED> instruction: 0xf0402b00
    301c:			; <UNDEFINED> instruction: 0xf8df8276
    3020:	ldrbtmi	r3, [fp], #-1772	; 0xfffff914
    3024:	blcs	1d298 <__snprintf_chk@plt+0x1c488>
    3028:	andshi	pc, r5, #192, 4
    302c:	mlacs	fp, r4, r8, pc	; <UNPREDICTABLE>
    3030:			; <UNDEFINED> instruction: 0xf8942301
    3034:	addmi	r1, fp, r5, lsr #32
    3038:	bcs	1b8ec <__snprintf_chk@plt+0x1aadc>
    303c:	subshi	pc, r3, #0
    3040:			; <UNDEFINED> instruction: 0x96ccf8df
    3044:	bleq	3f188 <__snprintf_chk@plt+0x3e378>
    3048:			; <UNDEFINED> instruction: 0x86c8f8df
    304c:			; <UNDEFINED> instruction: 0xf8dfad26
    3050:	ldrbtmi	r3, [r9], #1736	; 0x6c8
    3054:			; <UNDEFINED> instruction: 0x46da44f8
    3058:	movwls	r4, #17531	; 0x447b
    305c:	blcs	810b8 <__snprintf_chk@plt+0x802a8>
    3060:	ldmdale	r4, {r0, r1, r2, r3, r9, fp, sp}
    3064:	bcs	391870 <__snprintf_chk@plt+0x390a60>
    3068:	msrhi	CPSR_fsx, #0, 4
    306c:			; <UNDEFINED> instruction: 0xf012e8df
    3070:	adcseq	r0, sl, sp, asr #1
    3074:	rscseq	r0, r7, ip, lsl #2
    3078:	rsbseq	r0, pc, lr, lsl r1	; <UNPREDICTABLE>
    307c:			; <UNDEFINED> instruction: 0x01ad01e3
    3080:	ldrsbeq	r0, [r0, #-17]	; 0xffffffef
    3084:	ldrheq	r0, [r5, #-31]!	; 0xffffffe1
    3088:	addseq	r0, r4, r7, lsr #1
    308c:			; <UNDEFINED> instruction: 0xf10200e2
    3090:	sbclt	r0, r9, #32, 2
    3094:	vmul.i8	d2, d0, d14
    3098:			; <UNDEFINED> instruction: 0xf1a28173
    309c:	ldmdbcs	lr, {r5, r6, r7, r8}
    30a0:	msrhi	SPSR_fiq, r0
    30a4:			; <UNDEFINED> instruction: 0xf011e8df
    30a8:			; <UNDEFINED> instruction: 0x0120012a
    30ac:	cmpeq	pc, r6, lsl r1	; <UNPREDICTABLE>
    30b0:	orreq	r0, r8, r5, asr #2
    30b4:	subeq	r0, pc, r9, asr r0	; <UNPREDICTABLE>
    30b8:	subeq	r0, r5, fp, lsr r0
    30bc:	eoreq	r0, r7, r1, lsr r0
    30c0:	cmneq	ip, ip, ror #2
    30c4:	cmneq	ip, ip, ror #2
    30c8:	cmneq	ip, ip, ror #2
    30cc:	cmneq	ip, ip, ror #2
    30d0:	cmneq	ip, ip, ror #2
    30d4:	cmneq	ip, ip, ror #2
    30d8:	cmneq	ip, ip, ror #2
    30dc:	cmneq	ip, ip, ror #2
    30e0:	cmneq	ip, ip, ror #2
    30e4:			; <UNDEFINED> instruction: 0xf8d8001f
    30e8:	bcs	b120 <__snprintf_chk@plt+0xa310>
    30ec:	sbcshi	pc, r9, #64	; 0x40
    30f0:	blpl	fe040224 <__snprintf_chk@plt+0xfe03f414>
    30f4:			; <UNDEFINED> instruction: 0xf8dfe148
    30f8:	ldrbtmi	r2, [sl], #-1572	; 0xfffff9dc
    30fc:	bcs	1d44c <__snprintf_chk@plt+0x1c63c>
    3100:	sbchi	pc, sl, #64	; 0x40
    3104:	blvs	40238 <__snprintf_chk@plt+0x3f428>
    3108:			; <UNDEFINED> instruction: 0xf8dfe13e
    310c:	ldrbtmi	r2, [sl], #-1556	; 0xfffff9ec
    3110:	bcs	1d460 <__snprintf_chk@plt+0x1c650>
    3114:	adcshi	pc, fp, #64	; 0x40
    3118:	blvs	fe04024c <__snprintf_chk@plt+0xfe03f43c>
    311c:			; <UNDEFINED> instruction: 0xf8dfe134
    3120:	ldrbtmi	r2, [sl], #-1540	; 0xfffff9fc
    3124:	bcs	1d474 <__snprintf_chk@plt+0x1c664>
    3128:	adchi	pc, ip, #64	; 0x40
    312c:	blvc	fe040260 <__snprintf_chk@plt+0xfe03f450>
    3130:			; <UNDEFINED> instruction: 0xf8dfe12a
    3134:	ldrbtmi	r2, [sl], #-1524	; 0xfffffa0c
    3138:	bcs	1d488 <__snprintf_chk@plt+0x1c678>
    313c:	addshi	pc, sp, #64	; 0x40
    3140:	blvc	40274 <__snprintf_chk@plt+0x3f464>
    3144:			; <UNDEFINED> instruction: 0xf8dfe120
    3148:	ldrbtmi	r2, [sl], #-1508	; 0xfffffa1c
    314c:	bcs	1d49c <__snprintf_chk@plt+0x1c68c>
    3150:	rsbshi	pc, r0, #64	; 0x40
    3154:	bleq	fe03f288 <__snprintf_chk@plt+0xfe03e478>
    3158:			; <UNDEFINED> instruction: 0xf8dfe116
    315c:	ldrbtmi	r2, [sl], #-1492	; 0xfffffa2c
    3160:	bcs	1d4b0 <__snprintf_chk@plt+0x1c6a0>
    3164:	rsbhi	pc, r1, #64	; 0x40
    3168:	bleq	103f29c <__snprintf_chk@plt+0x103e48c>
    316c:	mvfcss	f6, #4.0
    3170:	subshi	pc, r5, #0
    3174:	svceq	0x0008f017
    3178:			; <UNDEFINED> instruction: 0xf04fbf18
    317c:			; <UNDEFINED> instruction: 0xf8df0a01
    3180:	ldrbtmi	r2, [sl], #-1460	; 0xfffffa4c
    3184:	bcs	1d4d4 <__snprintf_chk@plt+0x1c6c4>
    3188:	rscshi	pc, lr, r0
    318c:	streq	pc, [r8, #2271]!	; 0x8df
    3190:			; <UNDEFINED> instruction: 0xf7fd4478
    3194:	rscs	lr, r7, lr, asr #26
    3198:	andseq	pc, r0, #7
    319c:			; <UNDEFINED> instruction: 0xf8df2a00
    31a0:	ldrbtmi	r2, [sl], #-1436	; 0xfffffa64
    31a4:			; <UNDEFINED> instruction: 0xf04fbf18
    31a8:	ldmvs	r2, {r0, r9, fp}^
    31ac:			; <UNDEFINED> instruction: 0xf0002a00
    31b0:			; <UNDEFINED> instruction: 0xf8df80eb
    31b4:	ldrbtmi	r0, [r8], #-1420	; 0xfffffa74
    31b8:	ldc	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    31bc:			; <UNDEFINED> instruction: 0xf007e0e4
    31c0:	bcs	3a48 <__snprintf_chk@plt+0x2c38>
    31c4:	ldrbcs	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    31c8:	svclt	0x0018447a
    31cc:	beq	7f310 <__snprintf_chk@plt+0x7e500>
    31d0:	bcs	1d520 <__snprintf_chk@plt+0x1c710>
    31d4:	sbcshi	pc, r8, r0
    31d8:	strbeq	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    31dc:			; <UNDEFINED> instruction: 0xf7fd4478
    31e0:	sbcs	lr, r1, r8, lsr #26
    31e4:	eoreq	pc, r0, #7
    31e8:			; <UNDEFINED> instruction: 0xf8df2a00
    31ec:	ldrbtmi	r2, [sl], #-1376	; 0xfffffaa0
    31f0:			; <UNDEFINED> instruction: 0xf04fbf18
    31f4:	ldmvs	r2, {r0, r9, fp}^
    31f8:			; <UNDEFINED> instruction: 0xf0002a00
    31fc:			; <UNDEFINED> instruction: 0xf8df80c5
    3200:	ldrbtmi	r0, [r8], #-1360	; 0xfffffab0
    3204:	ldc	7, cr15, [r4, #-1012]	; 0xfffffc0c
    3208:	mcrcs	0, 0, lr, cr0, cr14, {5}
    320c:	andhi	pc, r1, #0
    3210:	svceq	0x0020f017
    3214:			; <UNDEFINED> instruction: 0xf04fbf18
    3218:			; <UNDEFINED> instruction: 0xf8df0a01
    321c:	ldrbtmi	r2, [sl], #-1336	; 0xfffffac8
    3220:	bcs	1d570 <__snprintf_chk@plt+0x1c760>
    3224:	adcshi	pc, r0, r0
    3228:	streq	pc, [ip, #-2271]!	; 0xfffff721
    322c:			; <UNDEFINED> instruction: 0xf7fd4478
    3230:	adc	lr, r9, r0, lsl #26
    3234:			; <UNDEFINED> instruction: 0xf0002e00
    3238:			; <UNDEFINED> instruction: 0xf01781e6
    323c:	svclt	0x00180f08
    3240:	beq	7f384 <__snprintf_chk@plt+0x7e574>
    3244:	ldrcs	pc, [r4, #-2271]	; 0xfffff721
    3248:	ldmvs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    324c:			; <UNDEFINED> instruction: 0xf0002a00
    3250:			; <UNDEFINED> instruction: 0xf8df809b
    3254:	ldrbtmi	r0, [r8], #-1292	; 0xfffffaf4
    3258:	stcl	7, cr15, [sl], #1012	; 0x3f4
    325c:	mcrcs	0, 0, lr, cr0, cr4, {4}
    3260:	bichi	pc, fp, r0
    3264:	svceq	0x0010f017
    3268:			; <UNDEFINED> instruction: 0xf04fbf18
    326c:			; <UNDEFINED> instruction: 0xf8df0a01
    3270:	ldrbtmi	r2, [sl], #-1268	; 0xfffffb0c
    3274:	bcs	1d5c4 <__snprintf_chk@plt+0x1c7b4>
    3278:	addhi	pc, r6, r0
    327c:	strbteq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    3280:			; <UNDEFINED> instruction: 0xf7fd4478
    3284:	ldrsbt	lr, [pc], #-198
    3288:	andseq	pc, r0, #7
    328c:			; <UNDEFINED> instruction: 0xf8df2a00
    3290:	ldrbtmi	r2, [sl], #-1244	; 0xfffffb24
    3294:			; <UNDEFINED> instruction: 0xf04fbf18
    3298:	ldmvs	r2, {r0, r9, fp}^
    329c:	rsbsle	r2, r3, r0, lsl #20
    32a0:	strbeq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    32a4:			; <UNDEFINED> instruction: 0xf7fd4478
    32a8:	rsb	lr, sp, r4, asr #25
    32ac:			; <UNDEFINED> instruction: 0xf0002e00
    32b0:			; <UNDEFINED> instruction: 0xf017819e
    32b4:	svclt	0x00180f10
    32b8:	beq	7f3fc <__snprintf_chk@plt+0x7e5ec>
    32bc:	ldrtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    32c0:	ldmvs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    32c4:	subsle	r2, pc, r0, lsl #20
    32c8:	strteq	pc, [ip], #2271	; 0x8df
    32cc:			; <UNDEFINED> instruction: 0xf7fd4478
    32d0:	ldrh	lr, [r9], #-192	; 0xffffff40
    32d4:	strtcs	pc, [r4], #2271	; 0x8df
    32d8:	ldmvs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    32dc:			; <UNDEFINED> instruction: 0xf0402a00
    32e0:			; <UNDEFINED> instruction: 0xf04b81c7
    32e4:	sub	r0, pc, r4, lsl #22
    32e8:	ldrcs	pc, [r4], #2271	; 0x8df
    32ec:	ldmvs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    32f0:			; <UNDEFINED> instruction: 0xf0402a00
    32f4:			; <UNDEFINED> instruction: 0xf04b81b8
    32f8:	sub	r0, r5, r2, lsl #22
    32fc:	strcs	pc, [r4], #2271	; 0x8df
    3300:	ldmvs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    3304:			; <UNDEFINED> instruction: 0xf0402a00
    3308:			; <UNDEFINED> instruction: 0xf04b81a9
    330c:	eors	r0, fp, r1, lsl #22
    3310:	eoreq	pc, r0, #7
    3314:			; <UNDEFINED> instruction: 0xf8df2a00
    3318:	ldrbtmi	r2, [sl], #-1136	; 0xfffffb90
    331c:			; <UNDEFINED> instruction: 0xf04fbf18
    3320:	ldmvs	r2, {r0, r9, fp}^
    3324:			; <UNDEFINED> instruction: 0xf8dfb382
    3328:	ldrbtmi	r0, [r8], #-1124	; 0xfffffb9c
    332c:	stc	7, cr15, [r0], {253}	; 0xfd
    3330:			; <UNDEFINED> instruction: 0xf8dfe02a
    3334:	ldrbtmi	r2, [sl], #-1116	; 0xfffffba4
    3338:	bcs	1d688 <__snprintf_chk@plt+0x1c878>
    333c:	orrhi	pc, r9, r0, asr #32
    3340:	bleq	43f474 <__snprintf_chk@plt+0x43e664>
    3344:			; <UNDEFINED> instruction: 0xf8dfe020
    3348:	ldrbtmi	r2, [sl], #-1100	; 0xfffffbb4
    334c:	bcs	1d69c <__snprintf_chk@plt+0x1c88c>
    3350:	cmnhi	sl, r0, asr #32	; <UNPREDICTABLE>
    3354:	bleq	23f488 <__snprintf_chk@plt+0x23e678>
    3358:	mcrcs	0, 0, lr, cr0, cr6, {0}
    335c:	mrshi	pc, (UNDEF: 65)	; <UNPREDICTABLE>
    3360:	svceq	0x0020f017
    3364:			; <UNDEFINED> instruction: 0xf04fbf18
    3368:			; <UNDEFINED> instruction: 0xf8df0a01
    336c:	ldrbtmi	r2, [sl], #-1068	; 0xfffffbd4
    3370:	ldrdlt	r6, [sl, #-130]	; 0xffffff7e
    3374:	strteq	pc, [r4], #-2271	; 0xfffff721
    3378:			; <UNDEFINED> instruction: 0xf7fd4478
    337c:	and	lr, r3, sl, asr ip
    3380:			; <UNDEFINED> instruction: 0x46484611
    3384:	mrrc	7, 15, pc, r4, cr13	; <UNPREDICTABLE>
    3388:	mlane	fp, r4, r8, pc	; <UNPREDICTABLE>
    338c:	bcc	b0a03c <__snprintf_chk@plt+0xb0922c>
    3390:			; <UNDEFINED> instruction: 0xf63f4291
    3394:			; <UNDEFINED> instruction: 0xf1baae63
    3398:			; <UNDEFINED> instruction: 0xf0000f00
    339c:	ldrbmi	r8, [r8], -r4, lsr #1
    33a0:	blmi	ff5d5fa4 <__snprintf_chk@plt+0xff5d5194>
    33a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    33a8:	blls	16dd418 <__snprintf_chk@plt+0x16dc608>
    33ac:			; <UNDEFINED> instruction: 0xf040405a
    33b0:	subslt	r8, sp, r9, lsl #3
    33b4:	svchi	0x00f0e8bd
    33b8:	ldrbtmi	r4, [sl], #-2810	; 0xfffff506
    33bc:	bcs	1d70c <__snprintf_chk@plt+0x1c8fc>
    33c0:	teqhi	sp, r0, asr #32	; <UNPREDICTABLE>
    33c4:	bleq	83f4f8 <__snprintf_chk@plt+0x83e6e8>
    33c8:	mcrcs	7, 0, lr, cr0, cr14, {6}
    33cc:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
    33d0:	svceq	0x0010f017
    33d4:			; <UNDEFINED> instruction: 0xf04fbf18
    33d8:	bmi	ffcc5be4 <__snprintf_chk@plt+0xffcc4dd4>
    33dc:	ldmvs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    33e0:	sbcsle	r2, r1, r0, lsl #20
    33e4:	ldrbtmi	r4, [r8], #-2289	; 0xfffff70f
    33e8:	stc	7, cr15, [r2], #-1012	; 0xfffffc0c
    33ec:	cdpcs	7, 0, cr14, cr0, cr12, {6}
    33f0:	rschi	pc, fp, r0
    33f4:	svceq	0x0010f017
    33f8:			; <UNDEFINED> instruction: 0xf04fbf18
    33fc:	bmi	ffb05c08 <__snprintf_chk@plt+0xffb04df8>
    3400:	ldmvs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    3404:	adcsle	r2, pc, r0, lsl #20
    3408:	ldrbtmi	r4, [r8], #-2282	; 0xfffff716
    340c:	ldc	7, cr15, [r0], {253}	; 0xfd
    3410:	mcrcs	7, 0, lr, cr0, cr10, {5}
    3414:	sbcshi	pc, r3, r0
    3418:	svceq	0x0020f017
    341c:			; <UNDEFINED> instruction: 0xf04fbf18
    3420:	bmi	ff945c2c <__snprintf_chk@plt+0xff944e1c>
    3424:	ldmvs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    3428:	adcle	r2, sp, r0, lsl #20
    342c:	ldrbtmi	r4, [r8], #-2275	; 0xfffff71d
    3430:	bl	fffc142c <__snprintf_chk@plt+0xfffc061c>
    3434:			; <UNDEFINED> instruction: 0xf007e7a8
    3438:	bcs	3d00 <__snprintf_chk@plt+0x2ef0>
    343c:	ldrbtmi	r4, [sl], #-2784	; 0xfffff520
    3440:			; <UNDEFINED> instruction: 0xf04fbf18
    3444:	ldmvs	r2, {r0, r9, fp}^
    3448:	addsle	r2, sp, r0, lsl #20
    344c:	ldrbtmi	r4, [r8], #-2269	; 0xfffff723
    3450:	bl	ffbc144c <__snprintf_chk@plt+0xffbc063c>
    3454:	stmibvs	r1!, {r3, r4, r7, r8, r9, sl, sp, lr, pc}
    3458:	stmdbcs	r0, {r0, r3, r9, fp, ip, sp, pc}
    345c:	adchi	pc, r5, r0, asr #32
    3460:	andcs	r4, r2, #222208	; 0x36400
    3464:	addsvs	r4, sl, fp, ror r4
    3468:	ldrbtmi	r4, [fp], #-3032	; 0xfffff428
    346c:	blcs	1d7e0 <__snprintf_chk@plt+0x1c9d0>
    3470:	cfldrdge	mvd15, [ip, #252]	; 0xfc
    3474:	ldmmi	r7, {r1, r2, r4, r6, r7, r8, r9, fp, lr}^
    3478:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    347c:			; <UNDEFINED> instruction: 0xf7fd689a
    3480:	stmibvs	r1!, {r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}^
    3484:	blt	2557dc <__snprintf_chk@plt+0x2549cc>
    3488:			; <UNDEFINED> instruction: 0xf7fd4478
    348c:	ldmmi	r3, {r1, r4, r6, r7, r8, r9, fp, sp, lr, pc}^
    3490:	mlane	r4, r4, r8, pc	; <UNPREDICTABLE>
    3494:			; <UNDEFINED> instruction: 0xf7fd4478
    3498:			; <UNDEFINED> instruction: 0xf894ebcc
    349c:	ldmdbcs	lr, {r0, r2, r5, ip}
    34a0:	addhi	pc, r8, r0, lsl #4
    34a4:	movwcs	r4, #6350	; 0x18ce
    34a8:			; <UNDEFINED> instruction: 0xf101fa03
    34ac:			; <UNDEFINED> instruction: 0xf7fd4478
    34b0:			; <UNDEFINED> instruction: 0xf894ebc0
    34b4:	ldmdbcs	lr, {r1, r2, r5, ip}
    34b8:	rscshi	pc, ip, r0, asr #4
    34bc:	ldrbtmi	r4, [r8], #-2249	; 0xfffff737
    34c0:	bl	fedc14bc <__snprintf_chk@plt+0xfedc06ac>
    34c4:	mlacc	r7, r4, r8, pc	; <UNPREDICTABLE>
    34c8:	blcs	78b8d4 <__snprintf_chk@plt+0x78aac4>
    34cc:			; <UNDEFINED> instruction: 0xf103fa01
    34d0:	rschi	pc, fp, r0, asr #4
    34d4:	ldrbtmi	r4, [r8], #-2244	; 0xfffff73c
    34d8:	bl	feac14d4 <__snprintf_chk@plt+0xfeac06c4>
    34dc:	ldrbtmi	r4, [r8], #-2243	; 0xfffff73d
    34e0:	bl	fe9c14dc <__snprintf_chk@plt+0xfe9c06cc>
    34e4:	stmiami	r2, {r1, r5, r7, r8, sl, sp, lr, pc}^
    34e8:	bleq	3f62c <__snprintf_chk@plt+0x3e81c>
    34ec:			; <UNDEFINED> instruction: 0xf7fd4478
    34f0:	ldrb	lr, [r4, -r0, lsr #23]
    34f4:	streq	pc, [r0, -r7, asr #32]!
    34f8:	ldmmi	lr!, {r0, r3, r4, r6, r8, sl, sp, lr, pc}
    34fc:	addvc	pc, r0, #1325400064	; 0x4f000000
    3500:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    3504:	bl	fe541500 <__snprintf_chk@plt+0xfe5406f0>
    3508:	stmdbvs	r3!, {r1, r3, r5, r6, r8, sl, sp, lr, pc}^
    350c:	ldmmi	fp!, {r1, r3, r4, r5, r7, r8, fp, lr}
    3510:	movwls	r4, #17529	; 0x4479
    3514:	andls	r4, r5, #120, 8	; 0x78000000
    3518:	bl	fe2c1514 <__snprintf_chk@plt+0xfe2c0704>
    351c:			; <UNDEFINED> instruction: 0xf00948b8
    3520:	ldrbtmi	r0, [r8], #-257	; 0xfffffeff
    3524:	bl	fe141520 <__snprintf_chk@plt+0xfe140710>
    3528:	blx	fe6d5808 <__snprintf_chk@plt+0xfe6d49f8>
    352c:	ldrbtmi	pc, [r8], #-411	; 0xfffffe65	; <UNPREDICTABLE>
    3530:			; <UNDEFINED> instruction: 0xf7fdb289
    3534:	ldmmi	r4!, {r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    3538:			; <UNDEFINED> instruction: 0xf19afa9a
    353c:	addlt	r4, r9, #120, 8	; 0x78000000
    3540:	bl	1dc153c <__snprintf_chk@plt+0x1dc072c>
    3544:	ldmmi	r1!, {r0, r2, r9, fp, ip, pc}
    3548:	ldrbtmi	fp, [r8], #-2577	; 0xfffff5ef
    354c:	bl	1c41548 <__snprintf_chk@plt+0x1c40738>
    3550:	strbmi	r4, [r1], -pc, lsr #17
    3554:			; <UNDEFINED> instruction: 0xf7fd4478
    3558:	blls	13e310 <__snprintf_chk@plt+0x13d500>
    355c:	blt	655818 <__snprintf_chk@plt+0x654a08>
    3560:			; <UNDEFINED> instruction: 0xf7fd4478
    3564:	blmi	feb3e304 <__snprintf_chk@plt+0xfeb3d4f4>
    3568:	ldrbtmi	r6, [fp], #-2465	; 0xfffff65f
    356c:	ldmvs	fp, {r0, r3, r9, fp, ip, sp, pc}
    3570:			; <UNDEFINED> instruction: 0xf6bf2b00
    3574:	stmiblt	r1, {r0, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    3578:	stmiami	r8!, {r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    357c:			; <UNDEFINED> instruction: 0xf7fd4478
    3580:			; <UNDEFINED> instruction: 0x4641eb58
    3584:	strtmi	r2, [r0], -r1, lsl #4
    3588:	ldc	7, cr15, [r8], {253}	; 0xfd
    358c:	cfstr32ge	mvfx14, [r7], {47}	; 0x2f
    3590:	cmpcs	r0, r3, asr #12
    3594:			; <UNDEFINED> instruction: 0xf7fd4622
    3598:	stmiami	r1!, {r1, r2, sl, fp, sp, lr, pc}
    359c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    35a0:	bl	11c159c <__snprintf_chk@plt+0x11c078c>
    35a4:	andeq	pc, r0, fp, asr #3
    35a8:	blmi	fe7bd198 <__snprintf_chk@plt+0xfe7bc388>
    35ac:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    35b0:			; <UNDEFINED> instruction: 0xe759609a
    35b4:	ldrbtmi	r4, [r8], #-2204	; 0xfffff764
    35b8:	bl	ec15b4 <__snprintf_chk@plt+0xec07a4>
    35bc:			; <UNDEFINED> instruction: 0xf017e779
    35c0:	svclt	0x00180f10
    35c4:	beq	7f708 <__snprintf_chk@plt+0x7e8f8>
    35c8:			; <UNDEFINED> instruction: 0xf017e72b
    35cc:	svclt	0x00180f20
    35d0:	beq	7f714 <__snprintf_chk@plt+0x7e904>
    35d4:			; <UNDEFINED> instruction: 0xf017e713
    35d8:	svclt	0x00180f20
    35dc:	beq	7f720 <__snprintf_chk@plt+0x7e910>
    35e0:			; <UNDEFINED> instruction: 0xf017e6fb
    35e4:	svclt	0x00180f10
    35e8:	beq	7f72c <__snprintf_chk@plt+0x7e91c>
    35ec:			; <UNDEFINED> instruction: 0xf017e6bd
    35f0:	svclt	0x00180f01
    35f4:	beq	7f738 <__snprintf_chk@plt+0x7e928>
    35f8:			; <UNDEFINED> instruction: 0xf017e660
    35fc:	svclt	0x00180f01
    3600:	beq	7f744 <__snprintf_chk@plt+0x7e934>
    3604:			; <UNDEFINED> instruction: 0xf017e633
    3608:	svclt	0x00180f10
    360c:	beq	7f750 <__snprintf_chk@plt+0x7e940>
    3610:			; <UNDEFINED> instruction: 0xf017e618
    3614:	svclt	0x00180f10
    3618:	beq	7f75c <__snprintf_chk@plt+0x7e94c>
    361c:			; <UNDEFINED> instruction: 0xf017e5fd
    3620:	svclt	0x00180f10
    3624:	beq	7f768 <__snprintf_chk@plt+0x7e958>
    3628:	stmmi	r0, {r0, r3, r5, r7, r8, sl, sp, lr, pc}
    362c:			; <UNDEFINED> instruction: 0xf7fd4478
    3630:	ldr	lr, [r9, #2816]	; 0xb00
    3634:	ldrbtmi	r4, [r8], #-2174	; 0xfffff782
    3638:	b	ffec1634 <__snprintf_chk@plt+0xffec0824>
    363c:	ldmdami	sp!, {r1, r3, r7, r8, sl, sp, lr, pc}^
    3640:			; <UNDEFINED> instruction: 0xf7fd4478
    3644:			; <UNDEFINED> instruction: 0xe6bdeaf6
    3648:	ldrbtmi	r4, [r8], #-2171	; 0xfffff785
    364c:	b	ffc41648 <__snprintf_chk@plt+0xffc40838>
    3650:	ldmdami	sl!, {r7, r9, sl, sp, lr, pc}^
    3654:			; <UNDEFINED> instruction: 0xf7fd4478
    3658:	ldrbt	lr, [r1], -ip, ror #21
    365c:	ldrbtmi	r4, [r8], #-2168	; 0xfffff788
    3660:	b	ff9c165c <__snprintf_chk@plt+0xff9c084c>
    3664:	ldmdami	r7!, {r0, r4, r6, r9, sl, sp, lr, pc}^
    3668:			; <UNDEFINED> instruction: 0xf7fd4478
    366c:	strb	lr, [r2], -r2, ror #21
    3670:	ldrbtmi	r4, [r8], #-2165	; 0xfffff78b
    3674:	b	ff741670 <__snprintf_chk@plt+0xff740860>
    3678:	ldmdami	r4!, {r0, r1, r4, r5, r9, sl, sp, lr, pc}^
    367c:			; <UNDEFINED> instruction: 0xf7fd4478
    3680:	ldrb	lr, [sp, #-2776]	; 0xfffff528
    3684:	ldrbtmi	r4, [r8], #-2162	; 0xfffff78e
    3688:	b	ff4c1684 <__snprintf_chk@plt+0xff4c0874>
    368c:	ldmdami	r1!, {r1, r2, r3, r6, r8, sl, sp, lr, pc}^
    3690:			; <UNDEFINED> instruction: 0xf7fd4478
    3694:	ldr	lr, [pc, #-2766]!	; 2bce <__snprintf_chk@plt+0x1dbe>
    3698:	ldrbtmi	r4, [r8], #-2159	; 0xfffff791
    369c:	b	ff241698 <__snprintf_chk@plt+0xff240888>
    36a0:	stmdals	r4, {r4, r5, r8, sl, sp, lr, pc}
    36a4:	b	ff1416a0 <__snprintf_chk@plt+0xff140890>
    36a8:	stmdami	ip!, {r1, r5, r8, sl, sp, lr, pc}^
    36ac:			; <UNDEFINED> instruction: 0xf7fd4478
    36b0:	ldr	lr, [r3, -r0, asr #21]
    36b4:	movwcs	r4, #6250	; 0x186a
    36b8:			; <UNDEFINED> instruction: 0xf101fa03
    36bc:			; <UNDEFINED> instruction: 0xf7fd4478
    36c0:			; <UNDEFINED> instruction: 0xe6ffeab8
    36c4:	b	feb416c0 <__snprintf_chk@plt+0xfeb408b0>
    36c8:			; <UNDEFINED> instruction: 0xf017b97e
    36cc:	svclt	0x00180f20
    36d0:	beq	7f814 <__snprintf_chk@plt+0x7ea04>
    36d4:	ldrbtmi	r4, [sl], #-2659	; 0xfffff59d
    36d8:	bcs	1da28 <__snprintf_chk@plt+0x1cc18>
    36dc:	mrcge	4, 2, APSR_nzcv, cr4, cr15, {1}
    36e0:	ldrbtmi	r4, [r8], #-2145	; 0xfffff79f
    36e4:	b	fe9416e0 <__snprintf_chk@plt+0xfe9408d0>
    36e8:			; <UNDEFINED> instruction: 0xf017e64e
    36ec:	svclt	0x00180f10
    36f0:	beq	7f834 <__snprintf_chk@plt+0x7ea24>
    36f4:	svclt	0x0000e7ee
    36f8:	andeq	r4, r1, r6, lsr #1
    36fc:	andeq	r3, r1, r0, lsl #31
    3700:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3704:	andeq	r4, r1, r8, lsr r0
    3708:	andeq	r4, r1, r8, lsr #32
    370c:	andeq	r3, r1, r2, ror #31
    3710:	andeq	r2, r0, sl, ror r3
    3714:	andeq	r3, r1, r8, asr #31
    3718:	andeq	r2, r0, r4, asr r3
    371c:	andeq	r3, r1, r2, lsr #30
    3720:	andeq	r3, r1, lr, lsl #30
    3724:	strdeq	r3, [r1], -sl
    3728:	andeq	r3, r1, r6, ror #29
    372c:	ldrdeq	r3, [r1], -r2
    3730:			; <UNDEFINED> instruction: 0x00013ebe
    3734:	muleq	r1, sl, lr
    3738:	andeq	r1, r0, r8, asr #28
    373c:	andeq	r3, r1, sl, ror lr
    3740:			; <UNDEFINED> instruction: 0x00001fb2
    3744:	andeq	r3, r1, r4, asr lr
    3748:	andeq	r1, r0, ip, lsl #31
    374c:	andeq	r3, r1, lr, lsr #28
    3750:	andeq	r1, r0, lr, lsr #26
    3754:	strdeq	r3, [r1], -lr
    3758:	ldrdeq	r1, [r0], -ip
    375c:	ldrdeq	r3, [r1], -r4
    3760:	andeq	r1, r0, lr, asr #30
    3764:	andeq	r3, r1, sl, lsr #27
    3768:	strdeq	r1, [r0], -ip
    376c:	andeq	r3, r1, sl, lsl #27
    3770:			; <UNDEFINED> instruction: 0x00001cb0
    3774:	andeq	r3, r1, ip, asr sp
    3778:	ldrdeq	r1, [r0], -ip
    377c:	andeq	r3, r1, r4, asr #26
    3780:	andeq	r3, r1, r0, lsr sp
    3784:	andeq	r3, r1, ip, lsl sp
    3788:	andeq	r3, r1, r2, lsl #26
    378c:	andeq	r1, r0, r2, lsl #27
    3790:	andeq	r3, r1, r6, ror #25
    3794:	ldrdeq	r3, [r1], -r2
    3798:	andeq	r3, r1, lr, lsr #25
    379c:			; <UNDEFINED> instruction: 0x00001db4
    37a0:	andeq	r3, r1, r4, asr fp
    37a4:	andeq	r3, r1, r2, ror #24
    37a8:	andeq	r3, r1, r0, asr #24
    37ac:	andeq	r1, r0, r6, asr ip
    37b0:	andeq	r3, r1, ip, lsl ip
    37b4:	andeq	r1, r0, r6, ror #25
    37b8:	strdeq	r3, [r1], -r8
    37bc:	andeq	r1, r0, r6, asr #24
    37c0:	ldrdeq	r3, [r1], -lr
    37c4:			; <UNDEFINED> instruction: 0x00001bba
    37c8:	andeq	r3, r1, r0, lsr #23
    37cc:			; <UNDEFINED> instruction: 0x00013bb2
    37d0:	andeq	r3, r1, ip, lsl #23
    37d4:	muleq	r0, sl, r8
    37d8:			; <UNDEFINED> instruction: 0x000018bc
    37dc:	andeq	r1, r0, r0, ror #17
    37e0:	andeq	r1, r0, r8, lsl r9
    37e4:	andeq	r1, r0, lr, lsr #18
    37e8:	andeq	r1, r0, sl, ror #18
    37ec:			; <UNDEFINED> instruction: 0x000019b2
    37f0:	andeq	r1, r0, r8, asr #19
    37f4:	andeq	r1, r0, r6, lsl #13
    37f8:	ldrdeq	r1, [r0], -ip
    37fc:	strdeq	r1, [r0], -ip
    3800:	andeq	r1, r0, r2, lsl #14
    3804:	andeq	r1, r0, r2, lsr #14
    3808:	andeq	r1, r0, r0, asr #14
    380c:	andeq	r1, r0, lr, asr r7
    3810:	andeq	r1, r0, ip, ror r7
    3814:	muleq	r0, r0, r7
    3818:	muleq	r1, sl, sl
    381c:	andeq	r1, r0, r4, asr r6
    3820:	andeq	r1, r0, sl, asr #11
    3824:	andeq	r3, r1, r6, asr sl
    3828:	andeq	r1, r0, r2, ror #15
    382c:	andeq	r1, r0, r8, lsr #25
    3830:	andeq	r1, r0, r2, asr #25
    3834:	andeq	r1, r0, r4, ror ip
    3838:	andeq	r1, r0, sl, lsl ip
    383c:	andeq	r1, r0, r4, lsr ip
    3840:	andeq	r1, r0, r6, ror fp
    3844:	muleq	r0, r8, fp
    3848:			; <UNDEFINED> instruction: 0x00001bb6
    384c:	andeq	r1, r0, r4, asr #25
    3850:	muleq	r0, r2, ip
    3854:	ldrdeq	r1, [r0], -r0
    3858:	andeq	r1, r0, r6, ror #25
    385c:			; <UNDEFINED> instruction: 0x000017bc
    3860:	andeq	r1, r0, ip, asr r7
    3864:	andeq	r3, r1, r6, asr #18
    3868:	strdeq	r1, [r0], -lr
    386c:	stcle	8, cr2, [sp], {32}
    3870:	ldcle	8, cr2, [r1], {-0}
    3874:	ldrble	r0, [r7, #-1923]	; 0xfffff87d
    3878:	blcs	1d8ac <__snprintf_chk@plt+0x1ca9c>
    387c:	blcs	3b79dc <__snprintf_chk@plt+0x3b6bcc>
    3880:	blcs	779d8 <__snprintf_chk@plt+0x76bc8>
    3884:	andcs	fp, r1, r4, lsl pc
    3888:			; <UNDEFINED> instruction: 0x47702010
    388c:	movteq	pc, #416	; 0x1a0	; <UNPREDICTABLE>
    3890:	movteq	pc, #51	; 0x33	; <UNPREDICTABLE>
    3894:	ldrbmi	sp, [r0, -lr, ror #3]!
    3898:	blcs	7cb1ac <__snprintf_chk@plt+0x7ca39c>
    389c:	andge	sp, r2, #15335424	; 0xea0000
    38a0:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    38a4:			; <UNDEFINED> instruction: 0x4710441a
    38a8:			; <UNDEFINED> instruction: 0xffffffef
    38ac:			; <UNDEFINED> instruction: 0xffffffcd
    38b0:			; <UNDEFINED> instruction: 0xffffffcd
    38b4:			; <UNDEFINED> instruction: 0xffffffcd
    38b8:			; <UNDEFINED> instruction: 0xffffffcd
    38bc:			; <UNDEFINED> instruction: 0xffffffcd
    38c0:			; <UNDEFINED> instruction: 0xffffffcd
    38c4:			; <UNDEFINED> instruction: 0xffffffef
    38c8:			; <UNDEFINED> instruction: 0xffffffcd
    38cc:			; <UNDEFINED> instruction: 0xffffffcd
    38d0:			; <UNDEFINED> instruction: 0xffffffcd
    38d4:			; <UNDEFINED> instruction: 0xffffffcd
    38d8:			; <UNDEFINED> instruction: 0xffffffcd
    38dc:			; <UNDEFINED> instruction: 0xffffffcd
    38e0:			; <UNDEFINED> instruction: 0xffffffcd
    38e4:			; <UNDEFINED> instruction: 0xffffffef
    38e8:			; <UNDEFINED> instruction: 0xffffffcd
    38ec:			; <UNDEFINED> instruction: 0xffffffcd
    38f0:			; <UNDEFINED> instruction: 0xffffffcd
    38f4:			; <UNDEFINED> instruction: 0xffffffcd
    38f8:			; <UNDEFINED> instruction: 0xffffffcd
    38fc:			; <UNDEFINED> instruction: 0xffffffcd
    3900:			; <UNDEFINED> instruction: 0xffffffcd
    3904:			; <UNDEFINED> instruction: 0xffffffcd
    3908:			; <UNDEFINED> instruction: 0xffffffcd
    390c:			; <UNDEFINED> instruction: 0xffffffcd
    3910:			; <UNDEFINED> instruction: 0xffffffcd
    3914:			; <UNDEFINED> instruction: 0xffffffcd
    3918:			; <UNDEFINED> instruction: 0xffffffcd
    391c:			; <UNDEFINED> instruction: 0xffffffcd
    3920:			; <UNDEFINED> instruction: 0xffffffcd
    3924:			; <UNDEFINED> instruction: 0xffffffef
    3928:	ldrbmi	r2, [r0, -r1]!
    392c:	ldr	r2, [r2, r0, lsr #32]!
    3930:	strlt	r4, [r8, #-2055]	; 0xfffff7f9
    3934:			; <UNDEFINED> instruction: 0xf7fd4478
    3938:	stmdami	r6, {r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    393c:			; <UNDEFINED> instruction: 0xf7fd4478
    3940:	stmdami	r5, {r3, r4, r5, r6, r8, fp, sp, lr, pc}
    3944:			; <UNDEFINED> instruction: 0x4008e8bd
    3948:			; <UNDEFINED> instruction: 0xf7fd4478
    394c:	svclt	0x0000b96f
    3950:	andeq	r1, r0, r0, asr #21
    3954:	strdeq	r1, [r0], -r4
    3958:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    395c:	bmi	1231124 <__snprintf_chk@plt+0x1230314>
    3960:	blhi	bee1c <__snprintf_chk@plt+0xbe00c>
    3964:	ldrbtmi	r4, [sl], #-2887	; 0xfffff4b9
    3968:	ldmpl	r3, {r0, r1, r2, r6, sl, fp, lr}^
    396c:	addlt	r4, r5, ip, ror r4
    3970:	movwls	r6, #14363	; 0x381b
    3974:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3978:	tstlt	fp, r3, lsr #26
    397c:	movwcs	lr, #27092	; 0x69d4
    3980:	tstle	fp, r3, lsl r3
    3984:	blmi	fd6290 <__snprintf_chk@plt+0xfd5480>
    3988:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    398c:	blls	dd9fc <__snprintf_chk@plt+0xdcbec>
    3990:	qdsuble	r4, sl, r3
    3994:	ldc	0, cr11, [sp], #20
    3998:			; <UNDEFINED> instruction: 0xbdf08b02
    399c:	strmi	r2, [r5], -r0, lsl #2
    39a0:	ldmib	r4, {r0, fp, sp, pc}^
    39a4:			; <UNDEFINED> instruction: 0xf7fd7600
    39a8:	ldmib	r4, {r1, r5, r6, r8, fp, sp, lr, pc}^
    39ac:	blls	83dcc <__snprintf_chk@plt+0x82fbc>
    39b0:	bne	16ea1bc <__snprintf_chk@plt+0x16e93ac>
    39b4:	blvc	abf038 <__snprintf_chk@plt+0xabe228>
    39b8:	andeq	lr, r0, #165888	; 0x28800
    39bc:			; <UNDEFINED> instruction: 0xf503bf42
    39c0:			; <UNDEFINED> instruction: 0xf1022374
    39c4:			; <UNDEFINED> instruction: 0xf50332ff
    39c8:	ldmdbmi	r1!, {r4, r8, r9, ip, sp, lr}
    39cc:	bcc	fe43f1ec <__snprintf_chk@plt+0xfe43e3dc>
    39d0:	bcs	fe43f1ec <__snprintf_chk@plt+0xfe43e3dc>
    39d4:	mrc	4, 5, r4, cr8, cr9, {3}
    39d8:	bvs	31e978 <__snprintf_chk@plt+0x31db68>
    39dc:	blhi	ff97f4c4 <__snprintf_chk@plt+0xff97e6b4>
    39e0:	blhi	1ff200 <__snprintf_chk@plt+0x1fe3f0>
    39e4:	stmdbmi	fp!, {r0, r2, r4, r6, r8, r9, fp, ip, sp, pc}
    39e8:	stmdami	fp!, {r0, r3, r4, r5, r6, sl, lr}
    39ec:			; <UNDEFINED> instruction: 0xf7fd4478
    39f0:	vldr.16	s28, [pc, #64]	; 3a38 <__snprintf_chk@plt+0x2c28>
    39f4:	vmov.32	r7, d4[1]
    39f8:	vsqrt.f64	d24, d7
    39fc:	vldrle	s30, [r8, #-64]	; 0xffffffc0
    3a00:	ldrtmi	r2, [r8], -r0, lsl #30
    3a04:	movweq	pc, #374	; 0x176	; <UNPREDICTABLE>
    3a08:	svclt	0x00bc4631
    3a0c:	mrscs	r2, (UNDEF: 0)
    3a10:	cdp2	0, 4, cr15, cr4, cr0, {0}
    3a14:	bmi	fe43f238 <__snprintf_chk@plt+0xfe43e428>
    3a18:	blvs	57f09c <__snprintf_chk@plt+0x57e28c>
    3a1c:	blvc	ff9ff504 <__snprintf_chk@plt+0xff9fe6f4>
    3a20:	bleq	57eb2c <__snprintf_chk@plt+0x57dd1c>
    3a24:	blvc	1ff2c0 <__snprintf_chk@plt+0x1fe4b0>
    3a28:	blvc	ff1bf500 <__snprintf_chk@plt+0xff1be6f0>
    3a2c:	blx	43f5f8 <__snprintf_chk@plt+0x43e7e8>
    3a30:	ldmdami	sl, {r0, r1, r2, sl, fp, ip, lr, pc}
    3a34:			; <UNDEFINED> instruction: 0xf7fd4478
    3a38:			; <UNDEFINED> instruction: 0xe7a3e8fc
    3a3c:	ldrbtmi	r4, [r9], #-2328	; 0xfffff6e8
    3a40:	ldc	7, cr14, [pc, #844]	; 3d94 <__snprintf_chk@plt+0x2f84>
    3a44:	ldmdami	r7, {r0, r2, r3, r8, r9, fp, sp, lr}
    3a48:	mcr	4, 1, r4, cr8, cr8, {3}
    3a4c:	vdiv.f64	d8, d7, d6
    3a50:	mrrc	11, 0, r7, r3, cr8
    3a54:			; <UNDEFINED> instruction: 0xf7fd2b17
    3a58:	ldr	lr, [r3, ip, ror #17]
    3a5c:	stmia	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a60:	adcsge	lr, r5, sp, lsl #27
    3a64:	mrccc	6, 5, ip, cr0, cr7, {7}
    3a68:	stmiahi	r3!, {r0, r4, r5, r6, r7, fp, sp, lr}^
    3a6c:	mcrcc	8, 7, pc, cr4, cr5, {5}	; <UNPREDICTABLE>
    3a70:	andeq	r0, r0, r0
    3a74:	rsbsmi	pc, pc, r0
    3a78:	andeq	r0, r0, r0
    3a7c:	smlawbmi	lr, r0, r4, r8
    3a80:	muleq	r1, r2, r5
    3a84:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3a88:			; <UNDEFINED> instruction: 0x000136b0
    3a8c:	andeq	r3, r1, r0, ror r5
    3a90:	andeq	r3, r1, r8, asr #12
    3a94:	strdeq	r1, [r0], -r8
    3a98:	andeq	r2, r0, r4, lsl r2
    3a9c:	andeq	r2, r0, r8, lsr #10
    3aa0:			; <UNDEFINED> instruction: 0x000021ba
    3aa4:	andeq	r2, r0, r0, ror #3
    3aa8:	strlt	r4, [r8, #-2057]	; 0xfffff7f7
    3aac:			; <UNDEFINED> instruction: 0xf7fd4478
    3ab0:	blmi	23ddb8 <__snprintf_chk@plt+0x23cfa8>
    3ab4:			; <UNDEFINED> instruction: 0xf893447b
    3ab8:	stmdblt	fp!, {r2, r5, ip, sp}
    3abc:	pop	{r1, r2, fp, lr}
    3ac0:	ldrbtmi	r4, [r8], #-8
    3ac4:	svclt	0x006cf7fe
    3ac8:			; <UNDEFINED> instruction: 0xf7ff2001
    3acc:	ldrb	pc, [r5, r7, asr #30]!	; <UNPREDICTABLE>
    3ad0:	muleq	r0, r0, r1
    3ad4:	andeq	r3, r1, r8, ror #10
    3ad8:	muleq	r0, lr, r1
    3adc:	blmi	716350 <__snprintf_chk@plt+0x715540>
    3ae0:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    3ae4:	ldmpl	r3, {r0, r2, r5, r7, ip, sp, pc}^
    3ae8:	strmi	r2, [r4], -r0, lsl #10
    3aec:	ldmdavs	fp, {r0, fp, sp, pc}
    3af0:			; <UNDEFINED> instruction: 0xf04f9323
    3af4:	strls	r0, [r0, #-768]	; 0xfffffd00
    3af8:	ldmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3afc:	strbtmi	r4, [r9], -sl, lsr #12
    3b00:	strls	r4, [r1, #-1568]!	; 0xfffff9e0
    3b04:	stmia	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3b08:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    3b0c:	ldm	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3b10:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
    3b14:	mlacc	r4, r3, r8, pc	; <UNPREDICTABLE>
    3b18:	ldmdami	r0, {r0, r1, r4, r7, r8, fp, ip, sp, pc}
    3b1c:			; <UNDEFINED> instruction: 0xf7fe4478
    3b20:			; <UNDEFINED> instruction: 0xf7fdff3f
    3b24:	strtmi	lr, [r1], -lr, asr #17
    3b28:	stmia	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b2c:	blmi	216364 <__snprintf_chk@plt+0x215554>
    3b30:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3b34:	blls	8ddba4 <__snprintf_chk@plt+0x8dcd94>
    3b38:	qaddle	r4, sl, r5
    3b3c:	ldclt	0, cr11, [r0, #-148]!	; 0xffffff6c
    3b40:			; <UNDEFINED> instruction: 0xf7ff4628
    3b44:	strb	pc, [r8, fp, lsl #30]!	; <UNPREDICTABLE>
    3b48:	stmda	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b4c:	andeq	r3, r1, r8, lsl r4
    3b50:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3b54:	andeq	r2, r0, sl, asr r1
    3b58:	andeq	r3, r1, sl, lsl #10
    3b5c:	andeq	r1, r0, r4, asr #27
    3b60:	andeq	r3, r1, r8, asr #7
    3b64:	svcmi	0x00f0e92d
    3b68:	sfm	f2, 4, [sp, #-1020]!	; 0xfffffc04
    3b6c:	strmi	r8, [ip], -r2, lsl #22
    3b70:	strmi	r4, [r1], -r1, asr #26
    3b74:	strcs	r4, [r0, -r1, asr #22]
    3b78:	sbclt	r4, r5, sp, ror r4
    3b7c:	beq	33ffb8 <__snprintf_chk@plt+0x33f1a8>
    3b80:	ldrbmi	r5, [r0], -fp, ror #17
    3b84:	movtls	r6, #14363	; 0x381b
    3b88:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3b8c:	ldm	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b90:	mulcs	r0, sl, r8
    3b94:	rscsvc	pc, pc, sl, lsl #17
    3b98:	subsle	r2, sp, r0, lsl #20
    3b9c:			; <UNDEFINED> instruction: 0x26014b38
    3ba0:			; <UNDEFINED> instruction: 0x46d34d38
    3ba4:			; <UNDEFINED> instruction: 0xf8df447b
    3ba8:			; <UNDEFINED> instruction: 0xf8df80e0
    3bac:	ldrbtmi	r9, [sp], #-224	; 0xffffff20
    3bb0:	bcc	43f3d8 <__snprintf_chk@plt+0x43e5c8>
    3bb4:	ldrbtmi	r4, [r8], #2870	; 0xb36
    3bb8:	ldrbtmi	r4, [fp], #-1273	; 0xfffffb07
    3bbc:	bcc	fe43f3e4 <__snprintf_chk@plt+0xfe43e5d4>
    3bc0:	ldrbtmi	r4, [fp], #-2868	; 0xfffff4cc
    3bc4:	and	r9, r4, r1, lsl #6
    3bc8:	ldrbmi	r7, [r3], r6, lsr #32
    3bcc:	svceq	0x0000f1ba
    3bd0:			; <UNDEFINED> instruction: 0x212cd017
    3bd4:			; <UNDEFINED> instruction: 0xf7fd4658
    3bd8:	strmi	lr, [r2], ip, lsl #17
    3bdc:			; <UNDEFINED> instruction: 0xf80ab108
    3be0:	strtmi	r7, [r9], -r1, lsl #22
    3be4:			; <UNDEFINED> instruction: 0xf7fc4658
    3be8:	stmdacs	r0, {r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    3bec:	strbmi	sp, [r1], -ip, ror #1
    3bf0:			; <UNDEFINED> instruction: 0xf7fc4658
    3bf4:	ldmiblt	r0, {r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    3bf8:	ldrdvc	r4, [r6], #-99	; 0xffffff9d	; <UNPREDICTABLE>
    3bfc:	svceq	0x0000f1ba
    3c00:	ldrbmi	sp, [r0], -r7, ror #3
    3c04:	blmi	75649c <__snprintf_chk@plt+0x75568c>
    3c08:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3c0c:	blls	10ddc7c <__snprintf_chk@plt+0x10dce6c>
    3c10:	qsuble	r4, sl, lr
    3c14:	ldc	0, cr11, [sp], #276	; 0x114
    3c18:	pop	{r1, r8, r9, fp, pc}
    3c1c:			; <UNDEFINED> instruction: 0x46498ff0
    3c20:			; <UNDEFINED> instruction: 0xf7fc4658
    3c24:	stmdblt	r8, {r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    3c28:	strb	r7, [lr, r6, lsr #1]
    3c2c:	bne	43f494 <__snprintf_chk@plt+0x43e684>
    3c30:			; <UNDEFINED> instruction: 0xf7fc4658
    3c34:	stmdacs	r0, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    3c38:	cdp	0, 1, cr13, cr8, cr7, {6}
    3c3c:			; <UNDEFINED> instruction: 0x46581a90
    3c40:	svc	0x00c4f7fc
    3c44:	stmdbls	r1, {r4, r5, r8, ip, sp, pc}
    3c48:			; <UNDEFINED> instruction: 0xf7fc4658
    3c4c:	stmdblt	r8, {r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    3c50:	ldr	r7, [sl, r6, lsr #2]!
    3c54:	ldr	r7, [r8, r6, ror #1]!
    3c58:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    3c5c:	svc	0x00e8f7fc
    3c60:	strb	r2, [pc, r1]
    3c64:	ldrbmi	r4, [r9], -lr, lsl #16
    3c68:			; <UNDEFINED> instruction: 0xf7fc4478
    3c6c:	andcs	lr, r1, r2, ror #31
    3c70:			; <UNDEFINED> instruction: 0xf7fce7c8
    3c74:	svclt	0x0000efd6
    3c78:	andeq	r3, r1, r0, lsl #7
    3c7c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3c80:	andeq	r2, r0, r0, lsl #2
    3c84:	ldrdeq	r2, [r0], -lr
    3c88:	ldrdeq	r2, [r0], -lr
    3c8c:	andeq	r2, r0, r4, ror #1
    3c90:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    3c94:	andeq	r2, r0, lr, ror #1
    3c98:	strdeq	r3, [r1], -r0
    3c9c:	andeq	r2, r0, r2, lsr #32
    3ca0:	andeq	r2, r0, r0, asr r0
    3ca4:	stmdbmi	r8, {r0, r1, r2, r6, r8, r9, fp, lr}^
    3ca8:	ldrbtmi	r4, [fp], #-2632	; 0xfffff5b8
    3cac:	push	{r0, r3, r4, r5, r6, sl, lr}
    3cb0:	strdlt	r4, [r4], r0	; <UNPREDICTABLE>
    3cb4:			; <UNDEFINED> instruction: 0x460468de
    3cb8:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    3cbc:			; <UNDEFINED> instruction: 0xf04f9223
    3cc0:	mrslt	r0, LR_usr
    3cc4:	svcge	0x00073e01
    3cc8:	andcs	r2, r8, r0, lsl #4
    3ccc:	ldrmi	r9, [r1], -r2, lsl #12
    3cd0:			; <UNDEFINED> instruction: 0xf04f463b
    3cd4:	stmib	sp, {r0, fp}^
    3cd8:	stmdbvs	r0!, {fp}
    3cdc:	svc	0x0064f7fc
    3ce0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    3ce4:			; <UNDEFINED> instruction: 0xf89dd134
    3ce8:			; <UNDEFINED> instruction: 0xf89d201d
    3cec:			; <UNDEFINED> instruction: 0xf89d301c
    3cf0:	andsmi	r1, r3, lr, lsl r0
    3cf4:	mulscs	pc, sp, r8	; <UNPREDICTABLE>
    3cf8:	andsmi	r4, r3, fp
    3cfc:	ldrshtle	r2, [r3], -pc
    3d00:	andcs	r9, r0, #7168	; 0x1c00
    3d04:	blt	6ea12c <__snprintf_chk@plt+0x6e931c>
    3d08:	blt	250914 <__snprintf_chk@plt+0x24fb04>
    3d0c:	adcvs	r4, r1, r2, asr r1
    3d10:	andcc	lr, sl, #196, 18	; 0x310000
    3d14:	ldrbtmi	r4, [fp], #-2862	; 0xfffff4d2
    3d18:	ldmdblt	sp, {r0, r2, r3, r4, r6, r7, fp, sp, lr}^
    3d1c:	blmi	ad65d8 <__snprintf_chk@plt+0xad57c8>
    3d20:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3d24:	blls	8ddd94 <__snprintf_chk@plt+0x8dcf84>
    3d28:	qdaddle	r4, sl, r8
    3d2c:	eorlt	r4, r4, r8, lsr #12
    3d30:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3d34:	movwcs	lr, #43476	; 0xa9d4
    3d38:	teqeq	r0, r4, lsl #2	; <UNPREDICTABLE>
    3d3c:	strcs	r6, [r0, #-2212]	; 0xfffff75c
    3d40:	stmib	sp, {r0, r2, r5, fp, lr}^
    3d44:	strls	r2, [r2], #-768	; 0xfffffd00
    3d48:			; <UNDEFINED> instruction: 0xf7fc4478
    3d4c:			; <UNDEFINED> instruction: 0xe7e5ef72
    3d50:	ldrtmi	sl, [r3], -pc, lsl #24
    3d54:			; <UNDEFINED> instruction: 0x46222150
    3d58:	stmda	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d5c:			; <UNDEFINED> instruction: 0x4621481f
    3d60:			; <UNDEFINED> instruction: 0xf7fc4478
    3d64:	ldrb	lr, [r9, r6, ror #30]
    3d68:	strls	r4, [r3], -r1, lsl #12
    3d6c:			; <UNDEFINED> instruction: 0xf8cd2020
    3d70:	strls	r8, [r0, -r8]
    3d74:	andls	r2, r1, r0, lsl #4
    3d78:	stmdbvs	r0!, {r8, r9, sp}
    3d7c:	svc	0x001af7fc
    3d80:	stmiblt	r0, {r0, r2, r9, sl, lr}
    3d84:	muleq	r3, r7, r8
    3d88:	bls	26e9a0 <__snprintf_chk@plt+0x26db90>
    3d8c:	andeq	lr, r3, r3, lsl #17
    3d90:	blls	1725dc <__snprintf_chk@plt+0x1717cc>
    3d94:	adcvs	fp, r1, r2, lsl #20
    3d98:	movwcc	fp, #6683	; 0x1a1b
    3d9c:			; <UNDEFINED> instruction: 0xf14262a3
    3da0:	rscvs	r0, r2, #0, 4
    3da4:	stcge	7, cr14, [pc], {182}	; 0xb6
    3da8:	cmpcs	r0, r3, lsr r6
    3dac:			; <UNDEFINED> instruction: 0xf7fc4622
    3db0:	stmdami	fp, {r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    3db4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    3db8:	svc	0x003af7fc
    3dbc:			; <UNDEFINED> instruction: 0xf7fce7ae
    3dc0:	svclt	0x0000ef30
    3dc4:	andeq	r3, r1, r2, ror r3
    3dc8:	andeq	r3, r1, ip, asr #4
    3dcc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3dd0:	andeq	r3, r1, r6, lsl #6
    3dd4:	ldrdeq	r3, [r1], -r8
    3dd8:			; <UNDEFINED> instruction: 0x00001fb8
    3ddc:	andeq	r1, r0, r0, ror pc
    3de0:	andeq	r1, r0, r2, lsr pc
    3de4:	svcmi	0x00f0e92d
    3de8:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
    3dec:	vldmiami	r1!, {d8}
    3df0:			; <UNDEFINED> instruction: 0xf6ad447c
    3df4:			; <UNDEFINED> instruction: 0xf10d1d3c
    3df8:			; <UNDEFINED> instruction: 0xf8d40830
    3dfc:	stmib	sp, {r2, r3, ip, pc}^
    3e00:	bmi	feb4862c <__snprintf_chk@plt+0xfeb4781c>
    3e04:	blmi	feb68a38 <__snprintf_chk@plt+0xfeb67c28>
    3e08:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3e0c:			; <UNDEFINED> instruction: 0xf8cd681b
    3e10:			; <UNDEFINED> instruction: 0xf04f3934
    3e14:			; <UNDEFINED> instruction: 0xf04f0300
    3e18:			; <UNDEFINED> instruction: 0xf8c833ff
    3e1c:			; <UNDEFINED> instruction: 0xf1b93000
    3e20:	andle	r0, r0, r0, lsl #30
    3e24:	svcge	0x000d4499
    3e28:	ldrshcs	r2, [pc, #46]	; 3e5e <__snprintf_chk@plt+0x304e>
    3e2c:	ldrtmi	r2, [r8], -r1, lsl #8
    3e30:	svc	0x007cf7fc
    3e34:	strtmi	r2, [r2], -r4, lsl #2
    3e38:	orrcs	r9, r3, #1073741824	; 0x40000000
    3e3c:	strtmi	r2, [r8], -r0, lsl #2
    3e40:			; <UNDEFINED> instruction: 0xf8cd9700
    3e44:	strls	r9, [r2], #-12
    3e48:	svc	0x00bef7fc
    3e4c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    3e50:	adchi	pc, r2, r0, asr #32
    3e54:	blcs	fe0e2048 <__snprintf_chk@plt+0xfe0e1238>
    3e58:			; <UNDEFINED> instruction: 0xf8b7d16f
    3e5c:	strmi	sl, [r1], -r2
    3e60:	strtmi	r4, [r8], -r2, lsr #12
    3e64:	blx	fe6c28d4 <__snprintf_chk@plt+0xfe6c1ac4>
    3e68:	andls	pc, ip, sp, asr #17
    3e6c:	blx	7e8e7c <__snprintf_chk@plt+0x7e806c>
    3e70:	strls	pc, [r0, -sl, lsl #21]
    3e74:	streq	pc, [r4, #-266]	; 0xfffffef6
    3e78:	strls	r9, [r6, #-1281]	; 0xfffffaff
    3e7c:	svc	0x00a4f7fc
    3e80:	stmdacs	r0, {r1, r2, r9, sl, lr}
    3e84:	rschi	pc, r3, r0, asr #32
    3e88:	blcs	fe0e207c <__snprintf_chk@plt+0xfe0e126c>
    3e8c:	blmi	fe3383e8 <__snprintf_chk@plt+0xfe3375d8>
    3e90:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3e94:	vqrdmulh.s<illegal width 8>	d2, d0, d2
    3e98:	movwcs	r8, #152	; 0x98
    3e9c:	eorlt	pc, r4, #14614528	; 0xdf0000
    3ea0:			; <UNDEFINED> instruction: 0xf10d9305
    3ea4:	movwls	r0, #31032	; 0x7938
    3ea8:	movwls	r4, #17659	; 0x44fb
    3eac:	ldrbtmi	r4, [fp], #-2950	; 0xfffff47a
    3eb0:	bcc	43f6d8 <__snprintf_chk@plt+0x43e8c8>
    3eb4:	ssatmi	r4, #28, fp, asr #12
    3eb8:			; <UNDEFINED> instruction: 0x461e4637
    3ebc:	mvnscc	pc, #79	; 0x4f
    3ec0:	rscscc	pc, pc, #79	; 0x4f
    3ec4:	ldrbmi	r9, [r1], -r1, lsl #6
    3ec8:	movwcs	r9, #512	; 0x200
    3ecc:	strbmi	r4, [r8], -r2, asr #12
    3ed0:	svc	0x003ef7fc
    3ed4:			; <UNDEFINED> instruction: 0xf0402800
    3ed8:			; <UNDEFINED> instruction: 0xf8d88082
    3edc:	bls	187ee4 <__snprintf_chk@plt+0x1870d4>
    3ee0:	bl	2cb314 <__snprintf_chk@plt+0x2ca504>
    3ee4:	stmiavc	ip!, {r0, r1, r8, sl}^
    3ee8:	addsmi	r4, sl, #587202560	; 0x23000000
    3eec:	adchi	pc, r7, r0, asr #1
    3ef0:	stmdavc	sl!, {r4, r5, r6, r7, fp, sp, lr}^
    3ef4:			; <UNDEFINED> instruction: 0xf0022802
    3ef8:	ldcle	3, cr0, [r4], #-60	; 0xffffffc4
    3efc:	ldclle	12, cr2, [sp], {16}
    3f00:	rsbsle	r2, r1, r3, lsl #22
    3f04:	blcs	aa71c <__snprintf_chk@plt+0xa990c>
    3f08:			; <UNDEFINED> instruction: 0xf282fab2
    3f0c:	subsne	lr, r2, #323584	; 0x4f000
    3f10:	blcs	77fe4 <__snprintf_chk@plt+0x771d4>
    3f14:	blcs	37ff8 <__snprintf_chk@plt+0x371e8>
    3f18:	ldrmi	fp, [r3], -ip, lsl #30
    3f1c:	blcs	cb24 <__snprintf_chk@plt+0xbd14>
    3f20:	svclt	0x00189b05
    3f24:	movwls	r2, #21248	; 0x5300
    3f28:	svclt	0x00189b07
    3f2c:	movwls	r4, #30243	; 0x7623
    3f30:	svclt	0x00189b04
    3f34:	movwls	r4, #17963	; 0x462b
    3f38:	stmdami	r4!, {r6, r7, r8, r9, sl, sp, lr, pc}^
    3f3c:	ldrbtmi	r2, [r8], #-1633	; 0xfffff99f
    3f40:	mrc	7, 3, APSR_nzcv, cr6, cr12, {7}
    3f44:	blmi	17568d4 <__snprintf_chk@plt+0x1755ac4>
    3f48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3f4c:			; <UNDEFINED> instruction: 0xf8dd681a
    3f50:	subsmi	r3, sl, r4, lsr r9
    3f54:	adchi	pc, fp, r0, asr #32
    3f58:			; <UNDEFINED> instruction: 0xf60d4630
    3f5c:	ldc	13, cr1, [sp], #240	; 0xf0
    3f60:	pop	{r1, r8, r9, fp, pc}
    3f64:	mrc	15, 0, r8, cr8, cr0, {7}
    3f68:	vmov.i16	d16, #40960	; 0xa000
    3f6c:	strls	r1, [r0], #-513	; 0xfffffdff
    3f70:			; <UNDEFINED> instruction: 0xf7fc9308
    3f74:	blls	23f8f4 <__snprintf_chk@plt+0x23eae4>
    3f78:	stmdbls	r5, {r6, r7, r8, r9, sl, sp, lr, pc}
    3f7c:	vldrle.16	s4, [pc, #-2]	; 3f82 <__snprintf_chk@plt+0x3172>	; <UNPREDICTABLE>
    3f80:	movwls	fp, #23026	; 0x59f2
    3f84:	blls	17ddf4 <__snprintf_chk@plt+0x17cfe4>
    3f88:	bcs	303bc <__snprintf_chk@plt+0x2f5ac>
    3f8c:	movwcs	sp, #4246	; 0x1096
    3f90:	strls	r9, [r4, #-1031]	; 0xfffffbf9
    3f94:	ldr	r9, [r1, r5, lsl #6]
    3f98:	suble	r2, fp, r5, lsl #16
    3f9c:	mcrrge	11, 4, r4, sp, cr13
    3fa0:	ldrbtmi	r2, [fp], #-336	; 0xfffffeb0
    3fa4:	ldmvs	fp, {r1, r5, r9, sl, lr}^
    3fa8:	mrc	7, 7, APSR_nzcv, cr12, cr12, {7}
    3fac:	strtmi	r4, [r1], -sl, asr #16
    3fb0:			; <UNDEFINED> instruction: 0xf7fc4478
    3fb4:	stmdami	r9, {r1, r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}^
    3fb8:			; <UNDEFINED> instruction: 0xf7fc4478
    3fbc:			; <UNDEFINED> instruction: 0xe7c1ee3a
    3fc0:	strls	r2, [r7], #-770	; 0xfffffcfe
    3fc4:	movwls	r9, #21764	; 0x5504
    3fc8:	stmdami	r5, {r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    3fcc:			; <UNDEFINED> instruction: 0xf7fc4478
    3fd0:	stmdbls	r6, {r4, r5, r9, sl, fp, sp, lr, pc}
    3fd4:	ldrtmi	r4, [r8], -r2, lsr #12
    3fd8:	mrc	7, 7, APSR_nzcv, cr0, cr12, {7}
    3fdc:	stcls	7, cr14, [r4, #-372]	; 0xfffffe8c
    3fe0:	stccs	6, cr4, [r0, #-248]	; 0xffffff08
    3fe4:	stcls	0, cr13, [r7], {174}	; 0xae
    3fe8:	ldrbtmi	r4, [fp], #-2878	; 0xfffff4c2
    3fec:	blcs	1e360 <__snprintf_chk@plt+0x1d550>
    3ff0:	mcrls	1, 0, sp, cr9, cr15, {1}
    3ff4:	tstcs	r0, r0, lsr #4
    3ff8:			; <UNDEFINED> instruction: 0xf7fc4630
    3ffc:			; <UNDEFINED> instruction: 0x4630ee98
    4000:	stcne	3, cr2, [r2, #-912]!	; 0xfffffc70
    4004:	blcc	14200c <__snprintf_chk@plt+0x1411fc>
    4008:			; <UNDEFINED> instruction: 0xf7fc4629
    400c:	ldmdbvc	r3!, {r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    4010:	tsteq	pc, #3	; <UNPREDICTABLE>
    4014:	blls	2e04e8 <__snprintf_chk@plt+0x2df6d8>
    4018:	blmi	cf2d0c <__snprintf_chk@plt+0xcf1efc>
    401c:	ldrbtmi	r9, [fp], #-2314	; 0xfffff6f6
    4020:	ldmvs	fp, {r0, r3, fp, ip, pc}^
    4024:	blt	1247054 <__snprintf_chk@plt+0x1246244>
    4028:	blcs	e1d38 <__snprintf_chk@plt+0xe0f28>
    402c:	ldcle	3, cr8, [r2], #-772	; 0xfffffcfc
    4030:	str	r2, [r7, r0, lsr #12]
    4034:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
    4038:	ldcl	7, cr15, [sl, #1008]!	; 0x3f0
    403c:	stmdami	ip!, {r1, r7, r8, r9, sl, sp, lr, pc}
    4040:			; <UNDEFINED> instruction: 0x46211a52
    4044:	ldrbtmi	r2, [r8], #-1633	; 0xfffff99f
    4048:	ldcl	7, cr15, [r2, #1008]!	; 0x3f0
    404c:	blmi	a7de3c <__snprintf_chk@plt+0xa7d02c>
    4050:	cmpcs	r0, sp, asr #24
    4054:			; <UNDEFINED> instruction: 0x4622447b
    4058:			; <UNDEFINED> instruction: 0xf7fc68db
    405c:	stmdami	r6!, {r2, r5, r7, r9, sl, fp, sp, lr, pc}
    4060:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    4064:	stcl	7, cr15, [r4, #1008]!	; 0x3f0
    4068:	bls	27de20 <__snprintf_chk@plt+0x27d010>
    406c:	ldrvc	r2, [r3, -r4, lsl #6]
    4070:	mcrge	7, 2, lr, cr13, cr3, {6}
    4074:	vst2.8	{d18-d21}, [pc], r1
    4078:	strtmi	r6, [r2], -r0, lsl #2
    407c:	andcs	r9, r0, r1, lsl #2
    4080:	movwls	r4, #1577	; 0x629
    4084:			; <UNDEFINED> instruction: 0xf7fc9602
    4088:	ldmdami	ip, {r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    408c:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    4090:	stcl	7, cr15, [lr, #1008]	; 0x3f0
    4094:	ldmdami	sl, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    4098:	stmdbls	sl, {r5, r9, sl, sp}
    409c:			; <UNDEFINED> instruction: 0xf7fc4478
    40a0:	stmdals	r9, {r3, r6, r7, r8, sl, fp, sp, lr, pc}
    40a4:			; <UNDEFINED> instruction: 0x21202201
    40a8:	mcr	7, 4, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    40ac:			; <UNDEFINED> instruction: 0xf7fce74a
    40b0:	svclt	0x0000edb8
    40b4:	andeq	r3, r1, ip, lsr #4
    40b8:	strdeq	r3, [r1], -r0
    40bc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    40c0:	andeq	r3, r1, ip, lsl #3
    40c4:	andeq	r3, r1, r4, ror r1
    40c8:	andeq	r1, r0, lr, ror pc
    40cc:	andeq	r1, r0, r2, ror #28
    40d0:			; <UNDEFINED> instruction: 0x00012fb0
    40d4:	andeq	r3, r1, sl, ror r0
    40d8:			; <UNDEFINED> instruction: 0x00001db4
    40dc:	andeq	r1, r0, ip, asr #27
    40e0:	andeq	r1, r0, ip, ror #27
    40e4:	andeq	r3, r1, r2, lsr r0
    40e8:	strdeq	r2, [r1], -lr
    40ec:	andeq	r1, r0, r2, lsl #26
    40f0:	andeq	r1, r0, lr, lsl #27
    40f4:	andeq	r2, r1, r8, asr #31
    40f8:	andeq	r1, r0, r2, lsl #26
    40fc:	andeq	r1, r0, r6, asr #27
    4100:			; <UNDEFINED> instruction: 0x00001dbc
    4104:	andeq	r0, r0, r0
    4108:	svclt	0x00081e4a
    410c:			; <UNDEFINED> instruction: 0xf0c04770
    4110:	addmi	r8, r8, #36, 2
    4114:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    4118:			; <UNDEFINED> instruction: 0xf0004211
    411c:	blx	fec24580 <__snprintf_chk@plt+0xfec23770>
    4120:	blx	fec80f28 <__snprintf_chk@plt+0xfec80118>
    4124:	bl	fe8c0b30 <__snprintf_chk@plt+0xfe8bfd20>
    4128:			; <UNDEFINED> instruction: 0xf1c30303
    412c:	andge	r0, r4, #2080374784	; 0x7c000000
    4130:	movwne	lr, #15106	; 0x3b02
    4134:	andeq	pc, r0, #79	; 0x4f
    4138:	svclt	0x0000469f
    413c:	andhi	pc, r0, pc, lsr #7
    4140:	svcvc	0x00c1ebb0
    4144:	bl	10b3d4c <__snprintf_chk@plt+0x10b2f3c>
    4148:	svclt	0x00280202
    414c:	sbcvc	lr, r1, r0, lsr #23
    4150:	svcvc	0x0081ebb0
    4154:	bl	10b3d5c <__snprintf_chk@plt+0x10b2f4c>
    4158:	svclt	0x00280202
    415c:	addvc	lr, r1, r0, lsr #23
    4160:	svcvc	0x0041ebb0
    4164:	bl	10b3d6c <__snprintf_chk@plt+0x10b2f5c>
    4168:	svclt	0x00280202
    416c:	subvc	lr, r1, r0, lsr #23
    4170:	svcvc	0x0001ebb0
    4174:	bl	10b3d7c <__snprintf_chk@plt+0x10b2f6c>
    4178:	svclt	0x00280202
    417c:	andvc	lr, r1, r0, lsr #23
    4180:	svcvs	0x00c1ebb0
    4184:	bl	10b3d8c <__snprintf_chk@plt+0x10b2f7c>
    4188:	svclt	0x00280202
    418c:	sbcvs	lr, r1, r0, lsr #23
    4190:	svcvs	0x0081ebb0
    4194:	bl	10b3d9c <__snprintf_chk@plt+0x10b2f8c>
    4198:	svclt	0x00280202
    419c:	addvs	lr, r1, r0, lsr #23
    41a0:	svcvs	0x0041ebb0
    41a4:	bl	10b3dac <__snprintf_chk@plt+0x10b2f9c>
    41a8:	svclt	0x00280202
    41ac:	subvs	lr, r1, r0, lsr #23
    41b0:	svcvs	0x0001ebb0
    41b4:	bl	10b3dbc <__snprintf_chk@plt+0x10b2fac>
    41b8:	svclt	0x00280202
    41bc:	andvs	lr, r1, r0, lsr #23
    41c0:	svcpl	0x00c1ebb0
    41c4:	bl	10b3dcc <__snprintf_chk@plt+0x10b2fbc>
    41c8:	svclt	0x00280202
    41cc:	sbcpl	lr, r1, r0, lsr #23
    41d0:	svcpl	0x0081ebb0
    41d4:	bl	10b3ddc <__snprintf_chk@plt+0x10b2fcc>
    41d8:	svclt	0x00280202
    41dc:	addpl	lr, r1, r0, lsr #23
    41e0:	svcpl	0x0041ebb0
    41e4:	bl	10b3dec <__snprintf_chk@plt+0x10b2fdc>
    41e8:	svclt	0x00280202
    41ec:	subpl	lr, r1, r0, lsr #23
    41f0:	svcpl	0x0001ebb0
    41f4:	bl	10b3dfc <__snprintf_chk@plt+0x10b2fec>
    41f8:	svclt	0x00280202
    41fc:	andpl	lr, r1, r0, lsr #23
    4200:	svcmi	0x00c1ebb0
    4204:	bl	10b3e0c <__snprintf_chk@plt+0x10b2ffc>
    4208:	svclt	0x00280202
    420c:	sbcmi	lr, r1, r0, lsr #23
    4210:	svcmi	0x0081ebb0
    4214:	bl	10b3e1c <__snprintf_chk@plt+0x10b300c>
    4218:	svclt	0x00280202
    421c:	addmi	lr, r1, r0, lsr #23
    4220:	svcmi	0x0041ebb0
    4224:	bl	10b3e2c <__snprintf_chk@plt+0x10b301c>
    4228:	svclt	0x00280202
    422c:	submi	lr, r1, r0, lsr #23
    4230:	svcmi	0x0001ebb0
    4234:	bl	10b3e3c <__snprintf_chk@plt+0x10b302c>
    4238:	svclt	0x00280202
    423c:	andmi	lr, r1, r0, lsr #23
    4240:	svccc	0x00c1ebb0
    4244:	bl	10b3e4c <__snprintf_chk@plt+0x10b303c>
    4248:	svclt	0x00280202
    424c:	sbccc	lr, r1, r0, lsr #23
    4250:	svccc	0x0081ebb0
    4254:	bl	10b3e5c <__snprintf_chk@plt+0x10b304c>
    4258:	svclt	0x00280202
    425c:	addcc	lr, r1, r0, lsr #23
    4260:	svccc	0x0041ebb0
    4264:	bl	10b3e6c <__snprintf_chk@plt+0x10b305c>
    4268:	svclt	0x00280202
    426c:	subcc	lr, r1, r0, lsr #23
    4270:	svccc	0x0001ebb0
    4274:	bl	10b3e7c <__snprintf_chk@plt+0x10b306c>
    4278:	svclt	0x00280202
    427c:	andcc	lr, r1, r0, lsr #23
    4280:	svccs	0x00c1ebb0
    4284:	bl	10b3e8c <__snprintf_chk@plt+0x10b307c>
    4288:	svclt	0x00280202
    428c:	sbccs	lr, r1, r0, lsr #23
    4290:	svccs	0x0081ebb0
    4294:	bl	10b3e9c <__snprintf_chk@plt+0x10b308c>
    4298:	svclt	0x00280202
    429c:	addcs	lr, r1, r0, lsr #23
    42a0:	svccs	0x0041ebb0
    42a4:	bl	10b3eac <__snprintf_chk@plt+0x10b309c>
    42a8:	svclt	0x00280202
    42ac:	subcs	lr, r1, r0, lsr #23
    42b0:	svccs	0x0001ebb0
    42b4:	bl	10b3ebc <__snprintf_chk@plt+0x10b30ac>
    42b8:	svclt	0x00280202
    42bc:	andcs	lr, r1, r0, lsr #23
    42c0:	svcne	0x00c1ebb0
    42c4:	bl	10b3ecc <__snprintf_chk@plt+0x10b30bc>
    42c8:	svclt	0x00280202
    42cc:	sbcne	lr, r1, r0, lsr #23
    42d0:	svcne	0x0081ebb0
    42d4:	bl	10b3edc <__snprintf_chk@plt+0x10b30cc>
    42d8:	svclt	0x00280202
    42dc:	addne	lr, r1, r0, lsr #23
    42e0:	svcne	0x0041ebb0
    42e4:	bl	10b3eec <__snprintf_chk@plt+0x10b30dc>
    42e8:	svclt	0x00280202
    42ec:	subne	lr, r1, r0, lsr #23
    42f0:	svcne	0x0001ebb0
    42f4:	bl	10b3efc <__snprintf_chk@plt+0x10b30ec>
    42f8:	svclt	0x00280202
    42fc:	andne	lr, r1, r0, lsr #23
    4300:	svceq	0x00c1ebb0
    4304:	bl	10b3f0c <__snprintf_chk@plt+0x10b30fc>
    4308:	svclt	0x00280202
    430c:	sbceq	lr, r1, r0, lsr #23
    4310:	svceq	0x0081ebb0
    4314:	bl	10b3f1c <__snprintf_chk@plt+0x10b310c>
    4318:	svclt	0x00280202
    431c:	addeq	lr, r1, r0, lsr #23
    4320:	svceq	0x0041ebb0
    4324:	bl	10b3f2c <__snprintf_chk@plt+0x10b311c>
    4328:	svclt	0x00280202
    432c:	subeq	lr, r1, r0, lsr #23
    4330:	svceq	0x0001ebb0
    4334:	bl	10b3f3c <__snprintf_chk@plt+0x10b312c>
    4338:	svclt	0x00280202
    433c:	andeq	lr, r1, r0, lsr #23
    4340:			; <UNDEFINED> instruction: 0x47704610
    4344:	andcs	fp, r1, ip, lsl #30
    4348:	ldrbmi	r2, [r0, -r0]!
    434c:			; <UNDEFINED> instruction: 0xf281fab1
    4350:	andseq	pc, pc, #-2147483600	; 0x80000030
    4354:			; <UNDEFINED> instruction: 0xf002fa20
    4358:	tstlt	r8, r0, ror r7
    435c:	rscscc	pc, pc, pc, asr #32
    4360:	blt	6c0368 <__snprintf_chk@plt+0x6bf558>
    4364:	rscsle	r2, r8, r0, lsl #18
    4368:	andmi	lr, r3, sp, lsr #18
    436c:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    4370:			; <UNDEFINED> instruction: 0x4006e8bd
    4374:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    4378:	smlatbeq	r3, r1, fp, lr
    437c:	svclt	0x00004770
    4380:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
    4384:	svclt	0x0000e002
    4388:	movwmi	pc, #131	; 0x83	; <UNPREDICTABLE>
    438c:	b	13f1854 <__snprintf_chk@plt+0x13f0a44>
    4390:	b	13c549c <__snprintf_chk@plt+0x13c468c>
    4394:	b	fe5058a8 <__snprintf_chk@plt+0xfe504a98>
    4398:	svclt	0x00080f05
    439c:	svceq	0x0002ea90
    43a0:	b	1534024 <__snprintf_chk@plt+0x1533214>
    43a4:	b	15473ac <__snprintf_chk@plt+0x154659c>
    43a8:	b	1fc73b8 <__snprintf_chk@plt+0x1fc65a8>
    43ac:	b	1fdb544 <__snprintf_chk@plt+0x1fda734>
    43b0:			; <UNDEFINED> instruction: 0xf0005c65
    43b4:	b	13e4744 <__snprintf_chk@plt+0x13e3934>
    43b8:	bl	ff519510 <__snprintf_chk@plt+0xff518700>
    43bc:	svclt	0x00b85555
    43c0:	sfmle	f4, 4, [ip, #-436]	; 0xfffffe4c
    43c4:	b	fe01547c <__snprintf_chk@plt+0xfe01466c>
    43c8:	b	fe044bd8 <__snprintf_chk@plt+0xfe043dc8>
    43cc:	b	fe084fe0 <__snprintf_chk@plt+0xfe0841d0>
    43d0:	b	fe0c43d8 <__snprintf_chk@plt+0xfe0c35c8>
    43d4:	b	fe0047e0 <__snprintf_chk@plt+0xfe0039d0>
    43d8:	b	fe044be8 <__snprintf_chk@plt+0xfe043dd8>
    43dc:	ldccs	3, cr0, [r6, #-12]!
    43e0:	ldclt	15, cr11, [r0, #-544]!	; 0xfffffde0
    43e4:	svcmi	0x0000f011
    43e8:	tstcc	r1, pc, asr #20
    43ec:	cfstrsne	mvf15, [r0], {79}	; 0x4f
    43f0:	tstcc	r1, ip, asr #20
    43f4:	submi	sp, r0, #2
    43f8:	cmpeq	r1, r1, ror #22
    43fc:	svcmi	0x0000f013
    4400:	movwcc	lr, #14927	; 0x3a4f
    4404:	tstcc	r3, #76, 20	; 0x4c000
    4408:	subsmi	sp, r2, #2
    440c:	movteq	lr, #15203	; 0x3b63
    4410:	svceq	0x0005ea94
    4414:	adchi	pc, r7, r0
    4418:	streq	pc, [r1], #-420	; 0xfffffe5c
    441c:	mcreq	1, 1, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
    4420:	blx	bb05c <__snprintf_chk@plt+0xba24c>
    4424:	blx	8c3464 <__snprintf_chk@plt+0x8c2654>
    4428:	stmne	r0, {r0, r2, r9, ip, sp, lr, pc}
    442c:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    4430:	vpmax.s8	d15, d14, d3
    4434:	blx	10ca63c <__snprintf_chk@plt+0x10c982c>
    4438:	cmpmi	r9, r5, lsl #6	; <UNPREDICTABLE>
    443c:			; <UNDEFINED> instruction: 0xf1a5e00e
    4440:			; <UNDEFINED> instruction: 0xf10e0520
    4444:	bcs	47ccc <__snprintf_chk@plt+0x46ebc>
    4448:	stc2	10, cr15, [lr], {3}	; <UNPREDICTABLE>
    444c:			; <UNDEFINED> instruction: 0xf04cbf28
    4450:	blx	10c7460 <__snprintf_chk@plt+0x10c6650>
    4454:	stmiane	r0, {r0, r2, r8, r9, ip, sp, lr, pc}^
    4458:	mvnvc	lr, r1, asr fp
    445c:	strmi	pc, [r0, #-1]
    4460:			; <UNDEFINED> instruction: 0xf04fd507
    4464:			; <UNDEFINED> instruction: 0xf1dc0e00
    4468:	bl	1f87470 <__snprintf_chk@plt+0x1f86660>
    446c:	bl	1b84474 <__snprintf_chk@plt+0x1b83664>
    4470:			; <UNDEFINED> instruction: 0xf5b10101
    4474:	tstle	fp, #128, 30	; 0x200
    4478:	svcne	0x0000f5b1
    447c:	stmdaeq	r9, {r2, r3, r8, r9, ip, lr, pc}^
    4480:	eorseq	lr, r0, pc, asr sl
    4484:			; <UNDEFINED> instruction: 0x0c3cea4f
    4488:	streq	pc, [r1], #-260	; 0xfffffefc
    448c:	subpl	lr, r4, #323584	; 0x4f000
    4490:	svceq	0x0080f512
    4494:	addshi	pc, sl, r0, lsl #1
    4498:	svcmi	0x0000f1bc
    449c:	b	17f40c4 <__snprintf_chk@plt+0x17f32b4>
    44a0:			; <UNDEFINED> instruction: 0xf1500c50
    44a4:	bl	10444ac <__snprintf_chk@plt+0x104369c>
    44a8:	b	10588c0 <__snprintf_chk@plt+0x1057ab0>
    44ac:	ldflts	f0, [r0, #-20]!	; 0xffffffec
    44b0:	mcrreq	10, 5, lr, ip, cr15
    44b4:	bl	10549bc <__snprintf_chk@plt+0x1053bac>
    44b8:	stfccs	f0, [r1], {1}
    44bc:			; <UNDEFINED> instruction: 0xf5b1bf28
    44c0:	rscle	r1, r9, #128, 30	; 0x200
    44c4:	svceq	0x0000f091
    44c8:	strmi	fp, [r1], -r4, lsl #30
    44cc:	blx	fec4c4d4 <__snprintf_chk@plt+0xfec4b6c4>
    44d0:	svclt	0x0008f381
    44d4:			; <UNDEFINED> instruction: 0xf1a33320
    44d8:			; <UNDEFINED> instruction: 0xf1b3030b
    44dc:	ble	304d64 <__snprintf_chk@plt+0x303f54>
    44e0:	sfmle	f3, 4, [r8, #-48]	; 0xffffffd0
    44e4:	ldfeqd	f7, [r4], {2}
    44e8:	andeq	pc, ip, #-2147483600	; 0x80000030
    44ec:			; <UNDEFINED> instruction: 0xf00cfa01
    44f0:			; <UNDEFINED> instruction: 0xf102fa21
    44f4:			; <UNDEFINED> instruction: 0xf102e00c
    44f8:	svclt	0x00d80214
    44fc:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
    4500:			; <UNDEFINED> instruction: 0xf102fa01
    4504:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
    4508:	b	1074480 <__snprintf_chk@plt+0x1073670>
    450c:	addsmi	r0, r0, ip, lsl #2
    4510:	svclt	0x00a21ae4
    4514:	tstpl	r4, r1, lsl #22
    4518:	ldclt	3, cr4, [r0, #-164]!	; 0xffffff5c
    451c:	streq	lr, [r4], #-2671	; 0xfffff591
    4520:	ble	7135a4 <__snprintf_chk@plt+0x712794>
    4524:	cfstrsle	mvf3, [lr], {12}
    4528:	ldreq	pc, [r4], #-260	; 0xfffffefc
    452c:	eoreq	pc, r0, #196, 2	; 0x31
    4530:			; <UNDEFINED> instruction: 0xf004fa20
    4534:	vpmax.u8	d15, d2, d1
    4538:	andeq	lr, r3, r0, asr #20
    453c:	vpmax.u8	d15, d4, d17
    4540:	tsteq	r3, r5, asr #20
    4544:			; <UNDEFINED> instruction: 0xf1c4bd30
    4548:			; <UNDEFINED> instruction: 0xf1c4040c
    454c:	blx	804dd4 <__snprintf_chk@plt+0x803fc4>
    4550:	blx	80560 <__snprintf_chk@plt+0x7f750>
    4554:	b	104116c <__snprintf_chk@plt+0x104035c>
    4558:	strtmi	r0, [r9], -r3
    455c:	blx	873a24 <__snprintf_chk@plt+0x872c14>
    4560:	strtmi	pc, [r9], -r4
    4564:			; <UNDEFINED> instruction: 0xf094bd30
    4568:	vst4.<illegal width 64>	{d0[0],d1[0],d2[0],d3[0]}, [r3], r0
    456c:	svclt	0x00061380
    4570:	orrne	pc, r0, r1, lsl #9
    4574:	cfstrscc	mvf3, [r1, #-4]
    4578:	b	1ffe2b8 <__snprintf_chk@plt+0x1ffd4a8>
    457c:	svclt	0x00185c64
    4580:			; <UNDEFINED> instruction: 0x5c65ea7f
    4584:	b	fe538630 <__snprintf_chk@plt+0xfe537820>
    4588:	svclt	0x00080f05
    458c:	svceq	0x0002ea90
    4590:	b	15385ac <__snprintf_chk@plt+0x153779c>
    4594:	svclt	0x00040c00
    4598:			; <UNDEFINED> instruction: 0x46104619
    459c:	b	fe473a64 <__snprintf_chk@plt+0xfe472c54>
    45a0:	svclt	0x001e0f03
    45a4:	andcs	r2, r0, r0, lsl #2
    45a8:	b	17f3a70 <__snprintf_chk@plt+0x17f2c60>
    45ac:	tstle	r5, r4, asr ip
    45b0:	cmpmi	r9, r0, asr #32
    45b4:			; <UNDEFINED> instruction: 0xf041bf28
    45b8:	ldflts	f4, [r0, #-0]
    45bc:	streq	pc, [r0], #1300	; 0x514
    45c0:			; <UNDEFINED> instruction: 0xf501bf3c
    45c4:	ldflts	f1, [r0, #-512]!	; 0xfffffe00
    45c8:	strmi	pc, [r0, #-1]
    45cc:	mvnsmi	pc, r5, asr #32
    45d0:	cmneq	r0, r1, asr #8	; <UNPREDICTABLE>
    45d4:	andeq	pc, r0, pc, asr #32
    45d8:	b	1ff3aa0 <__snprintf_chk@plt+0x1ff2c90>
    45dc:	svclt	0x001a5c64
    45e0:			; <UNDEFINED> instruction: 0x46104619
    45e4:			; <UNDEFINED> instruction: 0x5c65ea7f
    45e8:			; <UNDEFINED> instruction: 0x460bbf1c
    45ec:	b	1415dfc <__snprintf_chk@plt+0x1414fec>
    45f0:	svclt	0x00063401
    45f4:	strcc	lr, [r3, #-2642]	; 0xfffff5ae
    45f8:	svceq	0x0003ea91
    45fc:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    4600:	svclt	0x0000bd30
    4604:	svceq	0x0000f090
    4608:	tstcs	r0, r4, lsl #30
    460c:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    4610:	strvs	pc, [r0], #1103	; 0x44f
    4614:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    4618:	streq	pc, [r0, #-79]	; 0xffffffb1
    461c:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    4620:	svclt	0x0000e750
    4624:	svceq	0x0000f090
    4628:	tstcs	r0, r4, lsl #30
    462c:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    4630:	strvs	pc, [r0], #1103	; 0x44f
    4634:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    4638:	strmi	pc, [r0, #-16]
    463c:	submi	fp, r0, #72, 30	; 0x120
    4640:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    4644:	svclt	0x0000e73e
    4648:	b	13c4758 <__snprintf_chk@plt+0x13c3948>
    464c:	b	13c4ddc <__snprintf_chk@plt+0x13c3fcc>
    4650:	b	13c4b1c <__snprintf_chk@plt+0x13c3d0c>
    4654:	svclt	0x001f7002
    4658:	cmnmi	pc, #18	; <UNPREDICTABLE>
    465c:	svcmi	0x007ff093
    4660:	msrpl	SPSR_, r1, lsl #1
    4664:			; <UNDEFINED> instruction: 0xf0324770
    4668:	svclt	0x0008427f
    466c:			; <UNDEFINED> instruction: 0xf0934770
    4670:	svclt	0x00044f7f
    4674:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    4678:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    467c:	strbtvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
    4680:	strmi	pc, [r0, #-1]
    4684:	tstmi	r0, r1, lsr #32	; <UNPREDICTABLE>
    4688:	svclt	0x0000e71c
    468c:	andeq	lr, r1, #80, 20	; 0x50000
    4690:	ldrbmi	fp, [r0, -r8, lsl #30]!
    4694:			; <UNDEFINED> instruction: 0xf04fb530
    4698:	and	r0, sl, r0, lsl #10
    469c:	andeq	lr, r1, #80, 20	; 0x50000
    46a0:	ldrbmi	fp, [r0, -r8, lsl #30]!
    46a4:			; <UNDEFINED> instruction: 0xf011b530
    46a8:	strle	r4, [r2, #-1280]	; 0xfffffb00
    46ac:	bl	1854fb4 <__snprintf_chk@plt+0x18541a4>
    46b0:	vst4.16	{d16,d18,d20,d22}, [pc], r1
    46b4:			; <UNDEFINED> instruction: 0xf1046480
    46b8:	b	17c5788 <__snprintf_chk@plt+0x17c4978>
    46bc:			; <UNDEFINED> instruction: 0xf43f5c91
    46c0:			; <UNDEFINED> instruction: 0xf04faed8
    46c4:	b	17c4ed8 <__snprintf_chk@plt+0x17c40c8>
    46c8:	svclt	0x00180cdc
    46cc:	b	17d0ee0 <__snprintf_chk@plt+0x17d00d0>
    46d0:	svclt	0x00180cdc
    46d4:	bl	90ee8 <__snprintf_chk@plt+0x900d8>
    46d8:			; <UNDEFINED> instruction: 0xf1c202dc
    46dc:	blx	5364 <__snprintf_chk@plt+0x4554>
    46e0:	blx	8436f4 <__snprintf_chk@plt+0x8428e4>
    46e4:	blx	806f4 <__snprintf_chk@plt+0x7f8e4>
    46e8:	b	1043efc <__snprintf_chk@plt+0x10430ec>
    46ec:	blx	84472c <__snprintf_chk@plt+0x84391c>
    46f0:	ldrmi	pc, [r4], #-258	; 0xfffffefe
    46f4:	svclt	0x0000e6bd
    46f8:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    46fc:	svclt	0x00be2900
    4700:			; <UNDEFINED> instruction: 0xf04f2000
    4704:	and	r4, r6, r0, lsl #2
    4708:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    470c:			; <UNDEFINED> instruction: 0xf06fbf1c
    4710:			; <UNDEFINED> instruction: 0xf04f4100
    4714:			; <UNDEFINED> instruction: 0xf00030ff
    4718:			; <UNDEFINED> instruction: 0xf1adb83f
    471c:	stmdb	sp!, {r3, sl, fp}^
    4720:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    4724:	blcs	3b350 <__snprintf_chk@plt+0x3a540>
    4728:			; <UNDEFINED> instruction: 0xf000db1a
    472c:			; <UNDEFINED> instruction: 0xf8ddf83b
    4730:	ldmib	sp, {r2, sp, lr, pc}^
    4734:	andlt	r2, r4, r2, lsl #6
    4738:	submi	r4, r0, #112, 14	; 0x1c00000
    473c:	cmpeq	r1, r1, ror #22
    4740:	blle	6cf348 <__snprintf_chk@plt+0x6ce538>
    4744:			; <UNDEFINED> instruction: 0xf82ef000
    4748:	ldrd	pc, [r4], -sp
    474c:	movwcs	lr, #10717	; 0x29dd
    4750:	submi	fp, r0, #4
    4754:	cmpeq	r1, r1, ror #22
    4758:	bl	18d50a8 <__snprintf_chk@plt+0x18d4298>
    475c:	ldrbmi	r0, [r0, -r3, asr #6]!
    4760:	bl	18d50b0 <__snprintf_chk@plt+0x18d42a0>
    4764:			; <UNDEFINED> instruction: 0xf0000343
    4768:			; <UNDEFINED> instruction: 0xf8ddf81d
    476c:	ldmib	sp, {r2, sp, lr, pc}^
    4770:	andlt	r2, r4, r2, lsl #6
    4774:	bl	185507c <__snprintf_chk@plt+0x185426c>
    4778:	ldrbmi	r0, [r0, -r1, asr #2]!
    477c:	bl	18d50cc <__snprintf_chk@plt+0x18d42bc>
    4780:			; <UNDEFINED> instruction: 0xf0000343
    4784:			; <UNDEFINED> instruction: 0xf8ddf80f
    4788:	ldmib	sp, {r2, sp, lr, pc}^
    478c:	andlt	r2, r4, r2, lsl #6
    4790:	bl	18d50e0 <__snprintf_chk@plt+0x18d42d0>
    4794:	ldrbmi	r0, [r0, -r3, asr #6]!
    4798:			; <UNDEFINED> instruction: 0xf04fb502
    479c:			; <UNDEFINED> instruction: 0xf7fc0008
    47a0:	vstrlt.16	s28, [r2, #-508]	; 0xfffffe04	; <UNPREDICTABLE>
    47a4:	svclt	0x00084299
    47a8:	push	{r4, r7, r9, lr}
    47ac:			; <UNDEFINED> instruction: 0x46044ff0
    47b0:	andcs	fp, r0, r8, lsr pc
    47b4:			; <UNDEFINED> instruction: 0xf8dd460d
    47b8:	svclt	0x0038c024
    47bc:	cmnle	fp, #1048576	; 0x100000
    47c0:			; <UNDEFINED> instruction: 0x46994690
    47c4:			; <UNDEFINED> instruction: 0xf283fab3
    47c8:	rsbsle	r2, r0, r0, lsl #22
    47cc:			; <UNDEFINED> instruction: 0xf385fab5
    47d0:	rsble	r2, r8, r0, lsl #26
    47d4:			; <UNDEFINED> instruction: 0xf1a21ad2
    47d8:	blx	248060 <__snprintf_chk@plt+0x247250>
    47dc:	blx	2433ec <__snprintf_chk@plt+0x2425dc>
    47e0:			; <UNDEFINED> instruction: 0xf1c2f30e
    47e4:	b	12c646c <__snprintf_chk@plt+0x12c565c>
    47e8:	blx	a073fc <__snprintf_chk@plt+0xa065ec>
    47ec:	b	1301410 <__snprintf_chk@plt+0x1300600>
    47f0:	blx	207404 <__snprintf_chk@plt+0x2065f4>
    47f4:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    47f8:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    47fc:	andcs	fp, r0, ip, lsr pc
    4800:	movwle	r4, #42497	; 0xa601
    4804:	bl	fed0c810 <__snprintf_chk@plt+0xfed0ba00>
    4808:	blx	5838 <__snprintf_chk@plt+0x4a28>
    480c:	blx	840c4c <__snprintf_chk@plt+0x83fe3c>
    4810:	bl	1981434 <__snprintf_chk@plt+0x1980624>
    4814:	tstmi	r9, #46137344	; 0x2c00000
    4818:	bcs	14a60 <__snprintf_chk@plt+0x13c50>
    481c:	b	13f8914 <__snprintf_chk@plt+0x13f7b04>
    4820:	b	13c6990 <__snprintf_chk@plt+0x13c5b80>
    4824:	b	1206d98 <__snprintf_chk@plt+0x1205f88>
    4828:	ldrmi	r7, [r6], -fp, asr #17
    482c:	bl	fed3c860 <__snprintf_chk@plt+0xfed3ba50>
    4830:	bl	1945458 <__snprintf_chk@plt+0x1944648>
    4834:	ldmne	fp, {r0, r3, r9, fp}^
    4838:	beq	2bf568 <__snprintf_chk@plt+0x2be758>
    483c:			; <UNDEFINED> instruction: 0xf14a1c5c
    4840:	cfsh32cc	mvfx0, mvfx1, #0
    4844:	strbmi	sp, [sp, #-7]
    4848:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    484c:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    4850:	adfccsz	f4, f1, #5.0
    4854:	blx	179038 <__snprintf_chk@plt+0x178228>
    4858:	blx	94247c <__snprintf_chk@plt+0x94166c>
    485c:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    4860:	vseleq.f32	s30, s28, s11
    4864:	blx	94ac6c <__snprintf_chk@plt+0x949e5c>
    4868:	b	1102878 <__snprintf_chk@plt+0x1101a68>
    486c:			; <UNDEFINED> instruction: 0xf1a2040e
    4870:			; <UNDEFINED> instruction: 0xf1c20720
    4874:	blx	2060fc <__snprintf_chk@plt+0x2052ec>
    4878:	blx	141488 <__snprintf_chk@plt+0x140678>
    487c:	blx	1424a0 <__snprintf_chk@plt+0x141690>
    4880:	b	1101090 <__snprintf_chk@plt+0x1100280>
    4884:	blx	9054a8 <__snprintf_chk@plt+0x904698>
    4888:	bl	11820a8 <__snprintf_chk@plt+0x1181298>
    488c:	teqmi	r3, #1073741824	; 0x40000000
    4890:	strbmi	r1, [r5], -r0, lsl #21
    4894:	tsteq	r3, r1, ror #22
    4898:	svceq	0x0000f1bc
    489c:	stmib	ip, {r0, ip, lr, pc}^
    48a0:	pop	{r8, sl, lr}
    48a4:	blx	fed2886c <__snprintf_chk@plt+0xfed27a5c>
    48a8:	msrcc	CPSR_, #132, 6	; 0x10000002
    48ac:	blx	fee3e6fc <__snprintf_chk@plt+0xfee3d8ec>
    48b0:	blx	fed812d8 <__snprintf_chk@plt+0xfed804c8>
    48b4:	eorcc	pc, r0, #335544322	; 0x14000002
    48b8:	orrle	r2, fp, r0, lsl #26
    48bc:	svclt	0x0000e7f3
    48c0:	mvnsmi	lr, #737280	; 0xb4000
    48c4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    48c8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    48cc:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    48d0:	stmdb	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    48d4:	blne	1d95ad0 <__snprintf_chk@plt+0x1d94cc0>
    48d8:	strhle	r1, [sl], -r6
    48dc:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    48e0:	svccc	0x0004f855
    48e4:	strbmi	r3, [sl], -r1, lsl #8
    48e8:	ldrtmi	r4, [r8], -r1, asr #12
    48ec:	adcmi	r4, r6, #152, 14	; 0x2600000
    48f0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    48f4:	svclt	0x000083f8
    48f8:	andeq	r2, r1, lr, lsl r5
    48fc:	andeq	r2, r1, r4, lsl r5
    4900:	svclt	0x00004770

Disassembly of section .fini:

00004904 <.fini>:
    4904:	push	{r3, lr}
    4908:	pop	{r3, pc}
