Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (win32) Build 881834 Fri Apr  4 14:09:24 MDT 2014
| Date         : Tue May 20 10:49:08 2014
| Host         : MININT-VV401LP running 32-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -file leon3mp_timing_summary_postroute_physopted.rpt -pb leon3mp_timing_summary_postroute_physopted.pb
| Design       : leon3mp
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.12 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: io0/inst_top/inst_clk_divider/clk25MHz_reg/Q (HIGH)

 There are 4457 register/latch pins with no clock driven by root clock pin: io0/inst_top/inst_clk_divider/clk705kHz_reg/Q (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 565 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10720 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 88 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.847     -254.449                    133                31863        0.052        0.000                      0                31863        3.000        0.000                       0                 11745  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                    ------------         ----------      --------------
clk                                                      {0.000 5.000}        10.000          100.000         
  CLKFBOUT                                               {0.000 5.000}        10.000          100.000         
  CLKFBOUT_1                                             {0.000 5.000}        10.000          100.000         
  CLKOUT0                                                {0.000 10.000}       20.000          50.000          
  CLKOUT0_1                                              {0.000 10.000}       20.000          50.000          
  CLKOUT1                                                {5.000 15.000}       20.000          50.000          
  CLKOUT1_1                                              {5.000 15.000}       20.000          50.000          
  CLKOUT2                                                {0.000 2.500}        5.000           200.000         
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK    {0.000 15.000}       30.000          33.333          
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                           -4.847     -238.108                     64                 4624        0.052        0.000                      0                 4624        3.000        0.000                       0                  4353  
  CLKFBOUT                                                                                                                                                                                                 8.751        0.000                       0                     2  
  CLKFBOUT_1                                                                                                                                                                                               8.751        0.000                       0                     2  
  CLKOUT0                                                                                                                                                                                                 17.845        0.000                       0                     2  
  CLKOUT0_1                                                    4.618        0.000                      0                13117        0.056        0.000                      0                13117        8.750        0.000                       0                  6777  
  CLKOUT1                                                     11.354        0.000                      0                  735        0.140        0.000                      0                  735        9.500        0.000                       0                   345  
  CLKOUT1_1                                                                                                                                                                                               18.751        0.000                       0                     1  
  CLKOUT2                                                                                                                                                                                                  3.751        0.000                       0                     1  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         23.940        0.000                      0                  527        0.096        0.000                      0                  527       13.750        0.000                       0                   268  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.917        0.000                      0                    1        0.285        0.000                      0                    1       29.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                               To Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                               --------                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLKOUT0_1                                                clk                                                           -0.745      -16.341                     69                 4258        0.154        0.000                      0                 4258  
clk                                                      CLKOUT0_1                                                      0.469        0.000                      0                 4109        0.167        0.000                      0                 4109  
CLKOUT1                                                  CLKOUT0_1                                                      4.031        0.000                      0                  191        4.566        0.000                      0                  191  
CLKOUT0_1                                                CLKOUT1                                                        0.128        0.000                      0                  103       14.488        0.000                      0                  103  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         59.033        0.000                      0                   18       28.426        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      CLKOUT0_1                                              CLKOUT0_1                                                    8.395        0.000                      0                 2223        0.857        0.000                      0                 2223  
**async_default**                                      CLKOUT0_1                                              CLKOUT1                                                      1.238        0.000                      0                    6       15.131        0.000                      0                    6  
**async_default**                                      CLKOUT0_1                                              clk                                                          1.715        0.000                      0                 4273        1.099        0.000                      0                 4273  
**async_default**                                      dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       22.979        0.000                      0                   98        0.411        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           64  Failing Endpoints,  Worst Slack       -4.847ns,  Total Violation     -238.108ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.847ns  (required time - arrival time)
  Source:                 io0/inst_ADC_TOP/isnt_filter/i_reg[0]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/isnt_filter/y_array_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        14.868ns  (logic 9.347ns (62.866%)  route 5.521ns (37.134%))
  Logic Levels:           21  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 14.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=3, routed)           1.780     3.262    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  xlnx_opt_BUFG_1/O
                         net (fo=4343, routed)        1.624     4.983    io0/inst_ADC_TOP/isnt_filter/clk
    SLICE_X57Y90                                                      r  io0/inst_ADC_TOP/isnt_filter/i_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.456     5.439 r  io0/inst_ADC_TOP/isnt_filter/i_reg[0]_rep__1/Q
                         net (fo=120, routed)         0.738     6.177    io0/inst_ADC_TOP/isnt_filter/n_0_i_reg[0]_rep__1
    SLICE_X51Y89         LUT2 (Prop_lut2_I0_O)        0.124     6.301 r  io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_602/O
                         net (fo=114, routed)         1.505     7.806    io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_602
    SLICE_X55Y85         LUT6 (Prop_lut6_I4_O)        0.124     7.930 r  io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_257/O
                         net (fo=1, routed)           0.000     7.930    io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_257
    SLICE_X55Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     8.147 r  io0/inst_ADC_TOP/isnt_filter/y_array1__1_i_91/O
                         net (fo=1, routed)           0.776     8.923    io0/inst_ADC_TOP/isnt_filter/n_0_y_array1__1_i_91
    SLICE_X55Y92         LUT6 (Prop_lut6_I3_O)        0.299     9.222 r  io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1__1_i_6_2/O
                         net (fo=1, routed)           0.550     9.772    io0/inst_ADC_TOP/isnt_filter/xlnx_opt_A[9]
    SLICE_X55Y93         LUT6 (Prop_lut6_I5_O)        0.124     9.896 r  io0/inst_ADC_TOP/isnt_filter/xlnx_opt_LUT_y_array1__1_i_6_3/O
                         net (fo=2, routed)           0.590    10.485    io0/n_303_inst_ADC_TOP
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.036    14.521 r  io0/y_array1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.523    io0/n_106_y_array1__1
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.041 r  io0/y_array1__2/P[0]
                         net (fo=2, routed)           0.908    16.950    io0/inst_ADC_TOP/isnt_filter/I27[0]
    SLICE_X56Y84         LUT3 (Prop_lut3_I1_O)        0.124    17.074 r  io0/inst_ADC_TOP/isnt_filter/y_array[19]_i_8/O
                         net (fo=1, routed)           0.000    17.074    io0/inst_ADC_TOP/isnt_filter/n_0_y_array[19]_i_8
    SLICE_X56Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.607 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.607    io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[19]_i_2
    SLICE_X56Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.724 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.724    io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[23]_i_2
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.841 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.841    io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[27]_i_2
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.958 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.958    io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[31]_i_2
    SLICE_X56Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.075 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.075    io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[35]_i_2
    SLICE_X56Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.192 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.192    io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[39]_i_2
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.309 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.309    io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[43]_i_2
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.426 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.426    io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[47]_i_2
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.543 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.543    io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[51]_i_2
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.660 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.660    io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[55]_i_2
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.777 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.777    io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[59]_i_2
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.092 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[63]_i_3/O[3]
                         net (fo=1, routed)           0.452    19.544    io0/inst_ADC_TOP/isnt_filter/y_array0[63]
    SLICE_X56Y96         LUT3 (Prop_lut3_I0_O)        0.307    19.851 r  io0/inst_ADC_TOP/isnt_filter/y_array[63]_i_2/O
                         net (fo=1, routed)           0.000    19.851    io0/inst_ADC_TOP/isnt_filter/n_0_y_array[63]_i_2
    SLICE_X56Y96         FDCE                                         r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=3, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  xlnx_opt_BUFG_1/O
                         net (fo=4343, routed)        1.505    14.691    io0/inst_ADC_TOP/isnt_filter/clk
    SLICE_X56Y96                                                      r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[63]/C
                         clock pessimism              0.269    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X56Y96         FDCE (Setup_fdce_C_D)        0.079    15.003    io0/inst_ADC_TOP/isnt_filter/y_array_reg[63]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -19.851    
  -------------------------------------------------------------------
                         slack                                 -4.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 io0/inst_ADC_TOP/isnt_filter/x_array_reg[29][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/isnt_filter/x_array_reg[30][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.624%)  route 0.244ns (63.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=3, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  xlnx_opt_BUFG_1/O
                         net (fo=4343, routed)        0.552     1.385    io0/inst_ADC_TOP/isnt_filter/clk
    SLICE_X57Y74                                                      r  io0/inst_ADC_TOP/isnt_filter/x_array_reg[29][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDCE (Prop_fdce_C_Q)         0.141     1.526 r  io0/inst_ADC_TOP/isnt_filter/x_array_reg[29][4]/Q
                         net (fo=2, routed)           0.244     1.770    io0/inst_ADC_TOP/isnt_filter/x_array_reg[29]_158[4]
    SLICE_X51Y73         FDCE                                         r  io0/inst_ADC_TOP/isnt_filter/x_array_reg[30][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=3, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  xlnx_opt_BUFG_1/O
                         net (fo=4343, routed)        0.820     1.889    io0/inst_ADC_TOP/isnt_filter/clk
    SLICE_X51Y73                                                      r  io0/inst_ADC_TOP/isnt_filter/x_array_reg[30][4]/C
                         clock pessimism             -0.240     1.648    
    SLICE_X51Y73         FDCE (Hold_fdce_C_D)         0.070     1.718    io0/inst_ADC_TOP/isnt_filter/x_array_reg[30][4]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     XADC/DCLK         n/a            4.000     10.000  6.000   XADC_X0Y0       io0/inst_ADC_TOP/inst_ADC/U0/DCLK
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633    10.000  42.633  PLLE2_ADV_X1Y1  PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X1Y1  PLLE2_ADV_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform:           { 0 5 }
Period:             10.000
Sources:            { PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X1Y1  PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X1Y1  PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT_1
  To Clock:  CLKFBOUT_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y0   bufgclk0/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X1Y1  PLLE2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].itags0/xc2v.x0/a9.x[0].r/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        14.375ns  (logic 2.525ns (17.566%)  route 11.850ns (82.434%))
  Logic Levels:           11  (LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.779ns = ( 25.779 - 20.000 ) 
    Source Clock Delay      (SCD):    5.997ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=3, routed)           1.253     2.735    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.469     4.292    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.388 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6775, routed)        1.609     5.997    leon3gen.cpu[0].u0/leon3x0/I1
    SLICE_X39Y121                                                     r  leon3gen.cpu[0].u0/leon3x0/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121        FDRE (Prop_fdre_C_Q)         0.456     6.453 f  leon3gen.cpu[0].u0/leon3x0/rst_reg/Q
                         net (fo=38, routed)          3.269     9.722    leon3gen.cpu[0].u0/leon3x0/p0/iu/rst
    SLICE_X46Y129        LUT5 (Prop_lut5_I3_O)        0.124     9.846 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[x][annul_all]_i_1/O
                         net (fo=20, routed)          0.767    10.613    leon3gen.cpu[0].u0/leon3x0/p0/iu/annul_all
    SLICE_X46Y133        LUT3 (Prop_lut3_I1_O)        0.150    10.763 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[x][ctrl][tt][5]_i_8/O
                         net (fo=1, routed)           0.286    11.049    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[x][ctrl][tt][5]_i_8
    SLICE_X46Y133        LUT6 (Prop_lut6_I5_O)        0.348    11.397 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[x][ctrl][tt][5]_i_4/O
                         net (fo=10, routed)          0.987    12.384    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[x][ctrl][tt][5]_i_4
    SLICE_X47Y132        LUT4 (Prop_lut4_I1_O)        0.152    12.536 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[x][ctrl][tt][5]_i_5/O
                         net (fo=7, routed)           0.500    13.035    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[x][ctrl][tt][5]_i_5
    SLICE_X45Y133        LUT6 (Prop_lut6_I3_O)        0.326    13.361 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/FSM_onehot_r[dstate][7]_i_12/O
                         net (fo=12, routed)          0.999    14.360    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/dci[nullify]
    SLICE_X36Y121        LUT4 (Prop_lut4_I2_O)        0.124    14.484 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/FSM_onehot_r[dstate][7]_i_4/O
                         net (fo=8, routed)           0.621    15.105    leon3gen.cpu[0].u0/leon3x0/p0/iu/I63
    SLICE_X34Y121        LUT4 (Prop_lut4_I2_O)        0.124    15.229 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[flush]_i_4/O
                         net (fo=2, routed)           0.591    15.821    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[flush]_i_4
    SLICE_X38Y119        LUT6 (Prop_lut6_I0_O)        0.124    15.945 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[flush]_i_3/O
                         net (fo=11, routed)          0.909    16.853    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/I90
    SLICE_X49Y113        LUT2 (Prop_lut2_I1_O)        0.119    16.972 f  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/a9.x[0].r_i_65/O
                         net (fo=19, routed)          0.491    17.464    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/n_0_a9.x[0].r_i_65
    SLICE_X48Y113        LUT6 (Prop_lut6_I5_O)        0.332    17.796 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/a9.x[0].r_i_39/O
                         net (fo=1, routed)           0.967    18.763    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/crami[icramin][tag][0]_271[27]
    SLICE_X50Y113        LUT2 (Prop_lut2_I0_O)        0.146    18.909 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/a9.x[0].r_i_6/O
                         net (fo=2, routed)           1.463    20.372    leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].itags0/xc2v.x0/DI[18]
    RAMB36_X2Y22         RAMB36E1                                     r  leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].itags0/xc2v.x0/a9.x[0].r/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  IBUF/O
                         net (fo=3, routed)           1.181    22.592    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.397    24.072    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.163 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6775, routed)        1.616    25.779    leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].itags0/xc2v.x0/I1
    RAMB36_X2Y22                                                      r  leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].itags0/xc2v.x0/a9.x[0].r/CLKARDCLK
                         clock pessimism              0.233    26.012    
                         clock uncertainty           -0.082    25.931    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[18])
                                                     -0.941    24.990    leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[0].itags0/xc2v.x0/a9.x[0].r
  -------------------------------------------------------------------
                         required time                         24.990    
                         arrival time                         -20.372    
  -------------------------------------------------------------------
                         slack                                  4.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 apb0/r_reg[pwdata][3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mg2.sr1/r_reg[mcfg1][romrws][3]/D
                            (rising edge-triggered cell FDSE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.465%)  route 0.246ns (63.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=3, routed)           0.440     0.690    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.428     1.168    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.194 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6775, routed)        0.556     1.749    apb0/I2
    SLICE_X47Y113                                                     r  apb0/r_reg[pwdata][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDRE (Prop_fdre_C_Q)         0.141     1.890 r  apb0/r_reg[pwdata][3]/Q
                         net (fo=28, routed)          0.246     2.136    mg2.sr1/O12[3]
    SLICE_X52Y110        FDSE                                         r  mg2.sr1/r_reg[mcfg1][romrws][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=3, routed)           0.481     0.919    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.464     1.435    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.464 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6775, routed)        0.826     2.290    mg2.sr1/I1
    SLICE_X52Y110                                                     r  mg2.sr1/r_reg[mcfg1][romrws][3]/C
                         clock pessimism             -0.275     2.014    
    SLICE_X52Y110        FDSE (Hold_fdse_C_D)         0.066     2.080    mg2.sr1/r_reg[mcfg1][romrws][3]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0_1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.000  17.424   RAMB36_X2Y20    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/a9.x[0].r0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000   20.000  140.000  PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.000  8.750    SLICE_X74Y116   eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.000  8.750    SLICE_X74Y111   eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_24_29/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       11.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.354ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[speed][1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][15]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT1 rise@25.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        8.336ns  (logic 1.302ns (15.619%)  route 7.034ns (84.381%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.051ns = ( 31.051 - 25.000 ) 
    Source Clock Delay      (SCD):    6.380ns = ( 11.380 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  IBUF/O
                         net (fo=3, routed)           1.316     7.798    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.886 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.713     9.599    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.695 r  bufgclk45/O
                         net (fo=343, routed)         1.685    11.380    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I103
    SLICE_X77Y123                                                     r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[speed][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y123        FDRE (Prop_fdre_C_Q)         0.456    11.836 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[speed][1]/Q
                         net (fo=29, routed)          2.456    14.292    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/speed
    SLICE_X86Y134        LUT4 (Prop_lut4_I1_O)        0.124    14.416 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[crc][31]_i_3__0/O
                         net (fo=23, routed)          0.888    15.304    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[crc][31]_i_3__0
    SLICE_X88Y135        LUT5 (Prop_lut5_I0_O)        0.146    15.450 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[retry_cnt][4]_i_3/O
                         net (fo=5, routed)           1.188    16.638    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[retry_cnt][4]_i_3
    SLICE_X86Y139        LUT6 (Prop_lut6_I4_O)        0.328    16.966 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/xlnx_opt_LUT_FSM_onehot_r[main_state][15]_i_1_3/O
                         net (fo=1, routed)           0.956    17.922    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/xlnx_opt_n_0_FSM_onehot_r[main_state][15]_i_1_1
    SLICE_X89Y136        LUT6 (Prop_lut6_I5_O)        0.124    18.046 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/xlnx_opt_LUT_FSM_onehot_r[main_state][15]_i_1_4/O
                         net (fo=1, routed)           0.638    18.685    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/xlnx_opt_n_0_FSM_onehot_r[main_state][15]_i_1
    SLICE_X88Y136        LUT6 (Prop_lut6_I5_O)        0.124    18.809 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/xlnx_opt_LUT_FSM_onehot_r[main_state][15]_i_1_5/O
                         net (fo=15, routed)          0.908    19.716    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[main_state][15]_i_1
    SLICE_X86Y132        FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  clk
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  IBUF/O
                         net (fo=3, routed)           1.241    27.652    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.735 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.369    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    29.460 r  bufgclk45/O
                         net (fo=343, routed)         1.591    31.051    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I103
    SLICE_X86Y132                                                     r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][15]/C
                         clock pessimism              0.313    31.364    
                         clock uncertainty           -0.089    31.276    
    SLICE_X86Y132        FDRE (Setup_fdre_C_CE)      -0.205    31.071    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][15]
  -------------------------------------------------------------------
                         required time                         31.071    
                         arrival time                         -19.716    
  -------------------------------------------------------------------
                         slack                                 11.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][31]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][29]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@5.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns = ( 7.437 - 5.000 ) 
    Source Clock Delay      (SCD):    1.883ns = ( 6.883 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  IBUF/O
                         net (fo=3, routed)           0.463     5.713    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.763 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.514     6.277    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.303 r  bufgclk45/O
                         net (fo=343, routed)         0.581     6.883    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I103
    SLICE_X75Y126                                                     r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y126        FDRE (Prop_fdre_C_Q)         0.141     7.024 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][31]/Q
                         net (fo=8, routed)           0.088     7.113    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/p_0_in9_in
    SLICE_X74Y126        LUT5 (Prop_lut5_I3_O)        0.045     7.158 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[crc][29]_i_1__0/O
                         net (fo=1, routed)           0.000     7.158    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rin[crc][29]
    SLICE_X74Y126        FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  IBUF/O
                         net (fo=3, routed)           0.507     5.945    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.998 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.560     6.557    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.586 r  bufgclk45/O
                         net (fo=343, routed)         0.850     7.437    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I103
    SLICE_X74Y126                                                     r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][29]/C
                         clock pessimism             -0.540     6.896    
    SLICE_X74Y126        FDRE (Hold_fdre_C_D)         0.121     7.017    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][29]
  -------------------------------------------------------------------
                         required time                         -7.017    
                         arrival time                           7.158    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y2   bufgclk45/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X1Y1  PLLE2_ADV_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X80Y124   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X80Y124   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1_1
  To Clock:  CLKOUT1_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1_1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249     20.000  18.751   PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT2
  To Clock:  CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT2
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249     5.000   3.751    PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000   5.000   155.000  PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       23.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.940ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.084ns  (logic 1.304ns (21.432%)  route 4.780ns (78.568%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.465ns = ( 33.465 - 30.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.070     2.070    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.166 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.717     3.884    dbg_hub/inst/U_ICON/U_SYNC/idrck
    SLICE_X81Y64                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y64         FDRE (Prop_fdre_C_Q)         0.456     4.340 r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           1.028     5.368    dbg_hub/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X79Y59         LUT2 (Prop_lut2_I0_O)        0.124     5.492 r  dbg_hub/inst/U_ICON/U_SYNC/shift_en_i_3/O
                         net (fo=11, routed)          1.196     6.688    dbg_hub/inst/U_ICON/U_CMD/p_103_in
    SLICE_X80Y57         LUT6 (Prop_lut6_I1_O)        0.124     6.812 r  dbg_hub/inst/U_ICON/U_CMD/shift_en_i_1/O
                         net (fo=12, routed)          1.450     8.262    dbg_hub/inst/U_ICON/U_CMD/O2
    SLICE_X79Y53         LUT6 (Prop_lut6_I1_O)        0.124     8.386 r  dbg_hub/inst/U_ICON/U_CMD/icn_cmd_dout_i_13/O
                         net (fo=1, routed)           0.776     9.162    dbg_hub/inst/U_ICON/U_CMD/n_0_icn_cmd_dout_i_13
    SLICE_X79Y56         LUT5 (Prop_lut5_I2_O)        0.150     9.312 r  dbg_hub/inst/U_ICON/U_CMD/icn_cmd_dout_i_4/O
                         net (fo=1, routed)           0.330     9.642    dbg_hub/inst/U_ICON/U_CMD/n_0_icn_cmd_dout_i_4
    SLICE_X80Y57         LUT6 (Prop_lut6_I2_O)        0.326     9.968 r  dbg_hub/inst/U_ICON/U_CMD/icn_cmd_dout_i_1/O
                         net (fo=1, routed)           0.000     9.968    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next
    SLICE_X80Y57         FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.774    31.774    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.865 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.599    33.465    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/idrck
    SLICE_X80Y57                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/C
                         clock pessimism              0.398    33.863    
                         clock uncertainty           -0.035    33.828    
    SLICE_X80Y57         FDRE (Setup_fdre_C_D)        0.081    33.909    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg
  -------------------------------------------------------------------
                         required time                         33.909    
                         arrival time                          -9.968    
  -------------------------------------------------------------------
                         slack                                 23.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.832     0.832    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.858 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         0.599     1.457    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X83Y66                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y66         FDCE (Prop_fdce_C_Q)         0.141     1.598 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.113     1.711    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X84Y66         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.963     0.963    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.992 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         0.869     1.861    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X84Y66                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.390     1.471    
    SLICE_X84Y66         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.615    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform:           { 0 15 }
Period:             30.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155     30.000  27.845  BUFGCTRL_X0Y3  dbg_hub/inst/u_bufg_icon/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X84Y64   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X84Y64   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.917ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.464ns (47.170%)  route 0.520ns (52.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 61.584 - 60.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.867     1.867    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X79Y67                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDCE (Prop_fdce_C_Q)         0.340     2.207 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.520     2.726    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X79Y67         LUT1 (Prop_lut1_I0_O)        0.124     2.850 r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD[6]_i_1/O
                         net (fo=8, routed)           0.000     2.850    dbg_hub/inst/U_ICON/iDATA_CMD_n
    SLICE_X79Y67         FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.584    61.584    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X79Y67                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.283    61.867    
                         clock uncertainty           -0.035    61.831    
    SLICE_X79Y67         FDCE (Setup_fdce_C_D)       -0.064    61.767    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         61.767    
                         arrival time                          -2.850    
  -------------------------------------------------------------------
                         slack                                 58.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.157ns (46.222%)  route 0.183ns (53.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.747ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.747     0.747    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X79Y67                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDCE (Prop_fdce_C_Q)         0.112     0.859 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.183     1.041    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X79Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.086 r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD[6]_i_1/O
                         net (fo=8, routed)           0.000     1.086    dbg_hub/inst/U_ICON/iDATA_CMD_n
    SLICE_X79Y67         FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.871     0.871    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X79Y67                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.124     0.747    
    SLICE_X79Y67         FDCE (Hold_fdce_C_D)         0.055     0.802    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform:           { 0 30 }
Period:             60.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000     60.000  59.000  SLICE_X79Y67  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X79Y67  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X79Y67  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :           69  Failing Endpoints,  Worst Slack       -0.745ns,  Total Violation      -16.341ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.745ns  (required time - arrival time)
  Source:                 io0/ADDR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[81][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        9.293ns  (logic 0.642ns (6.908%)  route 8.651ns (93.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.993ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=3, routed)           1.253     2.735    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.469     4.292    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.388 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6775, routed)        1.605     5.993    io0/I2
    SLICE_X58Y117                                                     r  io0/ADDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y117        FDCE (Prop_fdce_C_Q)         0.518     6.511 f  io0/ADDR_reg[3]/Q
                         net (fo=256, routed)         7.309    13.820    io0/inst_top/inst_DAC_BUFFER/I6[1]
    SLICE_X30Y168        LUT5 (Prop_lut5_I3_O)        0.124    13.944 r  io0/inst_top/inst_DAC_BUFFER/Memory_array[81][15]_i_1/O
                         net (fo=16, routed)          1.342    15.287    io0/inst_top/inst_DAC_BUFFER/n_0_Memory_array[81][15]_i_1
    SLICE_X17Y169        FDCE                                         r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[81][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=3, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  xlnx_opt_BUFG_1/O
                         net (fo=4343, routed)        1.671    14.856    io0/inst_top/inst_DAC_BUFFER/clk
    SLICE_X17Y169                                                     r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[81][4]/C
                         clock pessimism              0.071    14.927    
                         clock uncertainty           -0.180    14.747    
    SLICE_X17Y169        FDCE (Setup_fdce_C_CE)      -0.205    14.542    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[81][4]
  -------------------------------------------------------------------
                         required time                         14.542    
                         arrival time                         -15.287    
  -------------------------------------------------------------------
                         slack                                 -0.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 io0/sLED_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[11][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.848%)  route 0.302ns (68.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=3, routed)           0.440     0.690    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.428     1.168    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.194 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6775, routed)        0.558     1.751    io0/I2
    SLICE_X47Y138                                                     r  io0/sLED_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDCE (Prop_fdce_C_Q)         0.141     1.892 r  io0/sLED_reg[2]_rep/Q
                         net (fo=64, routed)          0.302     2.194    io0/inst_top/inst_DAC_BUFFER/I2[2]
    SLICE_X42Y150        FDCE                                         r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=3, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  xlnx_opt_BUFG_1/O
                         net (fo=4343, routed)        0.920     1.989    io0/inst_top/inst_DAC_BUFFER/clk
    SLICE_X42Y150                                                     r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[11][2]/C
                         clock pessimism             -0.188     1.801    
                         clock uncertainty            0.180     1.982    
    SLICE_X42Y150        FDCE (Hold_fdce_C_D)         0.059     2.041    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[11][2]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 io0/inst_ADC_TOP/isnt_filter/y_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[5][1]/D
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLKOUT0_1 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        10.179ns  (logic 0.518ns (5.089%)  route 9.661ns (94.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.830ns = ( 25.830 - 20.000 ) 
    Source Clock Delay      (SCD):    4.992ns = ( 14.992 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  IBUF/O
                         net (fo=3, routed)           1.780    13.262    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.358 r  xlnx_opt_BUFG_1/O
                         net (fo=4343, routed)        1.633    14.992    io0/inst_ADC_TOP/isnt_filter/clk
    SLICE_X42Y90                                                      r  io0/inst_ADC_TOP/isnt_filter/y_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.518    15.510 r  io0/inst_ADC_TOP/isnt_filter/y_reg[17]/Q
                         net (fo=131, routed)         9.661    25.171    io0/inst_ADC_TOP/inst_Buffer/D[1]
    SLICE_X61Y154        FDCE                                         r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  IBUF/O
                         net (fo=3, routed)           1.181    22.592    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.397    24.072    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.163 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6775, routed)        1.667    25.830    io0/inst_ADC_TOP/inst_Buffer/I4
    SLICE_X61Y154                                                     r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[5][1]/C
                         clock pessimism              0.071    25.901    
                         clock uncertainty           -0.180    25.721    
    SLICE_X61Y154        FDCE (Setup_fdce_C_D)       -0.081    25.640    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[5][1]
  -------------------------------------------------------------------
                         required time                         25.640    
                         arrival time                         -25.171    
  -------------------------------------------------------------------
                         slack                                  0.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 io0/inst_ADC_TOP/isnt_filter/y_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[73][14]/D
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.164ns (14.096%)  route 0.999ns (85.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=3, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  xlnx_opt_BUFG_1/O
                         net (fo=4343, routed)        0.567     1.400    io0/inst_ADC_TOP/isnt_filter/clk
    SLICE_X42Y92                                                      r  io0/inst_ADC_TOP/isnt_filter/y_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.164     1.564 r  io0/inst_ADC_TOP/isnt_filter/y_reg[30]/Q
                         net (fo=131, routed)         0.999     2.564    io0/inst_ADC_TOP/inst_Buffer/D[14]
    SLICE_X87Y138        FDCE                                         r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[73][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=3, routed)           0.481     0.919    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.464     1.435    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.464 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6775, routed)        0.871     2.335    io0/inst_ADC_TOP/inst_Buffer/I4
    SLICE_X87Y138                                                     r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[73][14]/C
                         clock pessimism             -0.188     2.147    
                         clock uncertainty            0.180     2.327    
    SLICE_X87Y138        FDCE (Hold_fdce_C_D)         0.070     2.397    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[73][14]
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.167    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.566ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][20]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/a9.x[0].r0/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        9.390ns  (logic 2.024ns (21.555%)  route 7.366ns (78.445%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.784ns = ( 25.784 - 20.000 ) 
    Source Clock Delay      (SCD):    6.387ns = ( 11.387 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  IBUF/O
                         net (fo=3, routed)           1.316     7.798    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.886 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.713     9.599    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.695 r  bufgclk45/O
                         net (fo=343, routed)         1.692    11.387    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I103
    SLICE_X76Y118                                                     r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y118        FDRE (Prop_fdre_C_Q)         0.518    11.905 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][20]/Q
                         net (fo=11, routed)          3.001    14.906    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/O5[20]
    SLICE_X60Y105        LUT6 (Prop_lut6_I1_O)        0.124    15.030 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_8/O
                         net (fo=1, routed)           0.000    15.030    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[nak]_i_8
    SLICE_X60Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.543 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.543    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r_reg[nak]_i_3
    SLICE_X60Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.797 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_2/CO[0]
                         net (fo=30, routed)          1.224    17.021    eth0.e1/m100.u0/ethc0/n_7_rx_rmii1.rx0
    SLICE_X64Y102        LUT6 (Prop_lut6_I0_O)        0.367    17.388 r  eth0.e1/m100.u0/ethc0/a9.x[0].r0_i_64/O
                         net (fo=14, routed)          1.216    18.604    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I32
    SLICE_X58Y105        LUT5 (Prop_lut5_I1_O)        0.124    18.728 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/xlnx_opt_LUT_a9.x[0].r0_i_5__4_3/O
                         net (fo=1, routed)           1.329    20.058    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/xlnx_opt_DIA[12]_1
    SLICE_X68Y104        LUT6 (Prop_lut6_I4_O)        0.124    20.182 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/xlnx_opt_LUT_a9.x[0].r0_i_5__4_5/O
                         net (fo=1, routed)           0.596    20.777    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/DIA[12]
    RAMB36_X2Y20         RAMB36E1                                     r  eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/a9.x[0].r0/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  IBUF/O
                         net (fo=3, routed)           1.181    22.592    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.397    24.072    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.163 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6775, routed)        1.621    25.784    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/I2
    RAMB36_X2Y20                                                      r  eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/a9.x[0].r0/CLKARDCLK
                         clock pessimism              0.071    25.855    
                         clock uncertainty           -0.310    25.545    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[12])
                                                     -0.737    24.808    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/a9.x[0].r0
  -------------------------------------------------------------------
                         required time                         24.808    
                         arrival time                         -20.777    
  -------------------------------------------------------------------
                         slack                                  4.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.566ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.133%)  route 0.124ns (46.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.889ns = ( 6.889 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  IBUF/O
                         net (fo=3, routed)           0.463     5.713    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.763 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.514     6.277    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.303 r  bufgclk45/O
                         net (fo=343, routed)         0.587     6.889    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I103
    SLICE_X75Y117                                                     r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDRE (Prop_fdre_C_Q)         0.141     7.030 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][2]/Q
                         net (fo=8, routed)           0.124     7.155    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/DIB0
    SLICE_X74Y116        RAMD32                                       r  eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=3, routed)           0.481     0.919    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.464     1.435    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.464 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6775, routed)        0.856     2.321    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/WCLK
    SLICE_X74Y116                                                     r  eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.188     2.133    
                         clock uncertainty            0.310     2.443    
    SLICE_X74Y116        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.589    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           7.155    
  -------------------------------------------------------------------
                         slack                                  4.566    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.488ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txlength][8]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][10]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        4.387ns  (logic 1.655ns (37.729%)  route 2.732ns (62.271%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.045ns = ( 11.045 - 5.000 ) 
    Source Clock Delay      (SCD):    6.086ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=3, routed)           1.253     2.735    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.469     4.292    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.388 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6775, routed)        1.698     6.086    eth0.e1/m100.u0/ethc0/I2
    SLICE_X87Y123                                                     r  eth0.e1/m100.u0/ethc0/r_reg[txlength][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDRE (Prop_fdre_C_Q)         0.456     6.542 r  eth0.e1/m100.u0/ethc0/r_reg[txlength][8]/Q
                         net (fo=7, routed)           0.361     6.903    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I6[8]
    SLICE_X86Y125        LUT2 (Prop_lut2_I1_O)        0.124     7.027 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/xlnx_opt_LUT_FSM_onehot_r[main_state][9]_i_7_2/O
                         net (fo=1, routed)           0.727     7.754    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/xlnx_opt_n_0_FSM_onehot_r[main_state][9]_i_7
    SLICE_X85Y127        LUT6 (Prop_lut6_I5_O)        0.124     7.878 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/xlnx_opt_LUT_FSM_onehot_r[main_state][9]_i_7_3/O
                         net (fo=1, routed)           0.000     7.878    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[main_state][9]_i_7
    SLICE_X85Y127        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.276 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][9]_i_5/CO[3]
                         net (fo=8, routed)           0.597     8.873    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r_reg[main_state][9]_i_5
    SLICE_X85Y129        LUT5 (Prop_lut5_I4_O)        0.429     9.302 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[data][31]_i_2__0/O
                         net (fo=2, routed)           0.531     9.833    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[data][31]_i_2__0
    SLICE_X84Y129        LUT6 (Prop_lut6_I2_O)        0.124     9.957 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[data][31]_i_1__1/O
                         net (fo=33, routed)          0.516    10.473    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[data][31]_i_1__1
    SLICE_X82Y128        FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  IBUF/O
                         net (fo=3, routed)           1.241     7.652    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.735 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.634     9.369    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.460 r  bufgclk45/O
                         net (fo=343, routed)         1.585    11.045    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I103
    SLICE_X82Y128                                                     r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][10]/C
                         clock pessimism              0.071    11.116    
                         clock uncertainty           -0.310    10.806    
    SLICE_X82Y128        FDRE (Setup_fdre_C_CE)      -0.205    10.601    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][10]
  -------------------------------------------------------------------
                         required time                         10.601    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  0.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.488ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[ctrl][speed]/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[speed][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.969%)  route 0.203ns (59.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns = ( 7.437 - 5.000 ) 
    Source Clock Delay      (SCD):    1.772ns = ( 21.772 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  IBUF/O
                         net (fo=3, routed)           0.440    20.690    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    20.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.428    21.168    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    21.194 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6775, routed)        0.579    21.772    eth0.e1/m100.u0/ethc0/I2
    SLICE_X72Y122                                                     r  eth0.e1/m100.u0/ethc0/r_reg[ctrl][speed]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y122        FDSE (Prop_fdse_C_Q)         0.141    21.913 r  eth0.e1/m100.u0/ethc0/r_reg[ctrl][speed]/Q
                         net (fo=3, routed)           0.203    22.117    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/O102
    SLICE_X77Y123        FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[speed][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  IBUF/O
                         net (fo=3, routed)           0.507     5.945    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.998 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.560     6.557    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.586 r  bufgclk45/O
                         net (fo=343, routed)         0.850     7.437    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I103
    SLICE_X77Y123                                                     r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[speed][0]/C
                         clock pessimism             -0.188     7.249    
                         clock uncertainty            0.310     7.559    
    SLICE_X77Y123        FDRE (Hold_fdre_C_D)         0.070     7.629    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[speed][0]
  -------------------------------------------------------------------
                         required time                         -7.629    
                         arrival time                          22.117    
  -------------------------------------------------------------------
                         slack                                 14.488    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       59.033ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       28.426ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.033ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.464ns (20.006%)  route 1.855ns (79.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 33.459 - 30.000 ) 
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.867     1.867    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X79Y67                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDCE (Prop_fdce_C_Q)         0.340     2.207 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           1.025     3.232    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X79Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.356 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.830     4.186    dbg_hub/inst/U_ICON/U_CMD/I15[0]
    SLICE_X75Y58         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.774    61.774    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    61.865 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.593    63.459    dbg_hub/inst/U_ICON/U_CMD/idrck
    SLICE_X75Y58                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000    63.459    
                         clock uncertainty           -0.035    63.424    
    SLICE_X75Y58         FDCE (Setup_fdce_C_CE)      -0.205    63.219    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         63.219    
                         arrival time                          -4.186    
  -------------------------------------------------------------------
                         slack                                 59.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.426ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        1.031ns  (logic 0.374ns (36.278%)  route 0.657ns (63.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.884ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.584    61.584    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X79Y67                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y67         FDCE (Prop_fdce_C_Q)         0.274    61.858 r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.657    62.515    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X81Y64         LUT5 (Prop_lut5_I0_O)        0.100    62.615 r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_i_1/O
                         net (fo=1, routed)           0.000    62.615    dbg_hub/inst/U_ICON/U_SYNC/n_0_SYNC_i_1
    SLICE_X81Y64         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.070    32.070    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    32.166 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.717    33.884    dbg_hub/inst/U_ICON/U_SYNC/idrck
    SLICE_X81Y64                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    33.884    
                         clock uncertainty            0.035    33.919    
    SLICE_X81Y64         FDRE (Hold_fdre_C_D)         0.269    34.188    dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                        -34.188    
                         arrival time                          62.615    
  -------------------------------------------------------------------
                         slack                                 28.426    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.857ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.395ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[125][8]/CLR
                            (recovery check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        11.243ns  (logic 0.580ns (5.159%)  route 10.663ns (94.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.883ns = ( 25.883 - 20.000 ) 
    Source Clock Delay      (SCD):    5.992ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=3, routed)           1.253     2.735    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.469     4.292    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.388 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6775, routed)        1.604     5.992    rst0/I3
    SLICE_X55Y114                                                     r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDCE (Prop_fdce_C_Q)         0.456     6.448 r  rst0/async.rstoutl_reg/Q
                         net (fo=92, routed)          4.145    10.593    rst0/O3
    SLICE_X15Y92         LUT1 (Prop_lut1_I0_O)        0.124    10.717 f  rst0/inst_top/read_index[6]_i_3/O
                         net (fo=1911, routed)        6.518    17.235    io0/inst_ADC_TOP/inst_Buffer/p_0_in
    SLICE_X72Y153        FDCE                                         f  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[125][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  IBUF/O
                         net (fo=3, routed)           1.181    22.592    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.397    24.072    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.163 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6775, routed)        1.720    25.883    io0/inst_ADC_TOP/inst_Buffer/I4
    SLICE_X72Y153                                                     r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[125][8]/C
                         clock pessimism              0.233    26.116    
                         clock uncertainty           -0.082    26.035    
    SLICE_X72Y153        FDCE (Recov_fdce_C_CLR)     -0.405    25.630    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[125][8]
  -------------------------------------------------------------------
                         required time                         25.630    
                         arrival time                         -17.235    
  -------------------------------------------------------------------
                         slack                                  8.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            selector/inst_button/Bouncefix[1].bounce_fix/Button_out_reg/CLR
                            (removal check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.186ns (17.974%)  route 0.849ns (82.026%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=3, routed)           0.440     0.690    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.428     1.168    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.194 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6775, routed)        0.554     1.747    rst0/I3
    SLICE_X55Y114                                                     r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDCE (Prop_fdce_C_Q)         0.141     1.888 r  rst0/async.rstoutl_reg/Q
                         net (fo=92, routed)          0.645     2.534    rst0/O3
    SLICE_X52Y105        LUT1 (Prop_lut1_I0_O)        0.045     2.579 f  rst0/inst_top/read_index[6]_i_3_replica_11/O
                         net (fo=495, routed)         0.203     2.782    selector/inst_button/Bouncefix[1].bounce_fix/p_0_in_0_repN_11_alias
    SLICE_X51Y105        FDCE                                         f  selector/inst_button/Bouncefix[1].bounce_fix/Button_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=3, routed)           0.481     0.919    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.464     1.435    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.464 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6775, routed)        0.828     2.293    selector/inst_button/Bouncefix[1].bounce_fix/I1
    SLICE_X51Y105                                                     r  selector/inst_button/Bouncefix[1].bounce_fix/Button_out_reg/C
                         clock pessimism             -0.275     2.017    
    SLICE_X51Y105        FDCE (Remov_fdce_C_CLR)     -0.092     1.925    selector/inst_button/Bouncefix[1].bounce_fix/Button_out_reg
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.857    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        1.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.238ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/CLR
                            (recovery check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 0.580ns (18.313%)  route 2.587ns (81.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.042ns = ( 11.042 - 5.000 ) 
    Source Clock Delay      (SCD):    5.992ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=3, routed)           1.253     2.735    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.469     4.292    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.388 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6775, routed)        1.604     5.992    rst0/I3
    SLICE_X55Y114                                                     r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDCE (Prop_fdce_C_Q)         0.456     6.448 r  rst0/async.rstoutl_reg/Q
                         net (fo=92, routed)          2.088     8.536    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I151
    SLICE_X84Y125        LUT2 (Prop_lut2_I1_O)        0.124     8.660 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[edclrstate][14]_i_1/O
                         net (fo=139, routed)         0.499     9.159    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/rin[edclactive]
    SLICE_X89Y125        FDCE                                         f  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  IBUF/O
                         net (fo=3, routed)           1.241     7.652    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.735 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.634     9.369    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.460 r  bufgclk45/O
                         net (fo=343, routed)         1.582    11.042    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/I103
    SLICE_X89Y125                                                     r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/C
                         clock pessimism              0.071    11.113    
                         clock uncertainty           -0.310    10.803    
    SLICE_X89Y125        FDCE (Recov_fdce_C_CLR)     -0.405    10.398    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]
  -------------------------------------------------------------------
                         required time                         10.398    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  1.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.131ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
                            (removal check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        0.851ns  (logic 0.209ns (24.571%)  route 0.642ns (75.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 7.445 - 5.000 ) 
    Source Clock Delay      (SCD):    1.780ns = ( 21.780 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  IBUF/O
                         net (fo=3, routed)           0.440    20.690    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    20.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.428    21.168    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    21.194 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6775, routed)        0.587    21.780    eth0.e1/m100.u0/ethc0/I2
    SLICE_X80Y120                                                     r  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y120        FDRE (Prop_fdre_C_Q)         0.164    21.944 f  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=9, routed)           0.455    22.400    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I9
    SLICE_X84Y125        LUT2 (Prop_lut2_I0_O)        0.045    22.445 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[edclrstate][14]_i_1/O
                         net (fo=139, routed)         0.186    22.631    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1
    SLICE_X88Y125        FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  IBUF/O
                         net (fo=3, routed)           0.507     5.945    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.998 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.560     6.557    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.586 r  bufgclk45/O
                         net (fo=343, routed)         0.859     7.445    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I103
    SLICE_X88Y125                                                     r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/C
                         clock pessimism             -0.188     7.257    
                         clock uncertainty            0.310     7.567    
    SLICE_X88Y125        FDCE (Remov_fdce_C_CLR)     -0.067     7.500    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.500    
                         arrival time                          22.631    
  -------------------------------------------------------------------
                         slack                                 15.131    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[87][4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        6.634ns  (logic 0.580ns (8.743%)  route 6.054ns (91.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.992ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=3, routed)           1.253     2.735    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.469     4.292    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.388 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6775, routed)        1.604     5.992    rst0/I3
    SLICE_X55Y114                                                     r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDCE (Prop_fdce_C_Q)         0.456     6.448 r  rst0/async.rstoutl_reg/Q
                         net (fo=92, routed)          3.671    10.119    rst0/O3
    SLICE_X21Y153        LUT1 (Prop_lut1_I0_O)        0.124    10.243 f  rst0/inst_top/read_index[6]_i_3_replica_8/O
                         net (fo=223, routed)         2.383    12.627    io0/inst_top/inst_DAC_BUFFER/p_0_in_0_repN_8_alias
    SLICE_X16Y169        FDCE                                         f  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[87][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=3, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  xlnx_opt_BUFG_1/O
                         net (fo=4343, routed)        1.671    14.856    io0/inst_top/inst_DAC_BUFFER/clk
    SLICE_X16Y169                                                     r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[87][4]/C
                         clock pessimism              0.071    14.927    
                         clock uncertainty           -0.180    14.747    
    SLICE_X16Y169        FDCE (Recov_fdce_C_CLR)     -0.405    14.342    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[87][4]
  -------------------------------------------------------------------
                         required time                         14.342    
                         arrival time                         -12.627    
  -------------------------------------------------------------------
                         slack                                  1.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_ADC_TOP/isnt_filter/x_array_reg[10][12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.186ns (15.743%)  route 0.995ns (84.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=3, routed)           0.440     0.690    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.428     1.168    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.194 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6775, routed)        0.554     1.747    rst0/I3
    SLICE_X55Y114                                                     r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDCE (Prop_fdce_C_Q)         0.141     1.888 r  rst0/async.rstoutl_reg/Q
                         net (fo=92, routed)          0.645     2.534    rst0/O3
    SLICE_X52Y105        LUT1 (Prop_lut1_I0_O)        0.045     2.579 f  rst0/inst_top/read_index[6]_i_3_replica_11/O
                         net (fo=495, routed)         0.350     2.929    io0/inst_ADC_TOP/isnt_filter/p_0_in_0_repN_11_alias
    SLICE_X50Y97         FDCE                                         f  io0/inst_ADC_TOP/isnt_filter/x_array_reg[10][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=3, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  xlnx_opt_BUFG_1/O
                         net (fo=4343, routed)        0.836     1.905    io0/inst_ADC_TOP/isnt_filter/clk
    SLICE_X50Y97                                                      r  io0/inst_ADC_TOP/isnt_filter/x_array_reg[10][12]/C
                         clock pessimism             -0.188     1.717    
                         clock uncertainty            0.180     1.897    
    SLICE_X50Y97         FDCE (Remov_fdce_C_CLR)     -0.067     1.830    io0/inst_ADC_TOP/isnt_filter/x_array_reg[10][12]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.929    
  -------------------------------------------------------------------
                         slack                                  1.099    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       22.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.979ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 0.856ns (13.497%)  route 5.486ns (86.503%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 33.466 - 30.000 ) 
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.070     2.070    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.166 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.717     3.884    dbg_hub/inst/U_ICON/U_SYNC/idrck
    SLICE_X81Y64                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y64         FDRE (Prop_fdre_C_Q)         0.456     4.340 f  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           1.028     5.368    dbg_hub/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X79Y59         LUT2 (Prop_lut2_I0_O)        0.124     5.492 f  dbg_hub/inst/U_ICON/U_SYNC/shift_en_i_3/O
                         net (fo=11, routed)          1.016     6.508    dbg_hub/inst/U_ICON/U_CMD/p_103_in
    SLICE_X81Y57         LUT6 (Prop_lut6_I1_O)        0.124     6.632 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=24, routed)          1.876     8.508    dbg_hub/inst/U_ICON/U_CMD/O6
    SLICE_X89Y58         LUT2 (Prop_lut2_I0_O)        0.152     8.660 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.566    10.226    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X83Y66         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.774    31.774    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    31.865 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         1.600    33.466    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X83Y66                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism              0.381    33.847    
                         clock uncertainty           -0.035    33.812    
    SLICE_X83Y66         FDCE (Recov_fdce_C_CLR)     -0.607    33.205    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         33.205    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                 22.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.516%)  route 0.196ns (54.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.832     0.832    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.858 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         0.603     1.461    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X84Y58                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y58         FDPE (Prop_fdpe_C_Q)         0.164     1.625 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.196     1.821    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/I3[0]
    SLICE_X84Y59         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.963     0.963    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.992 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=267, routed)         0.875     1.867    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X84Y59                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.390     1.477    
    SLICE_X84Y59         FDCE (Remov_fdce_C_CLR)     -0.067     1.410    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.411    





