Audsley, A. N., Burns, A., Richardson, M., and Tindell, K. 1993. Applying new scheduling theory to static priority pre-emptive scheduling. Softw. Eng. J., 284--292.
Basumallick, S. and Nilsen, K. 1994. Cache issues in real-time systems. In Proceedings of the Workshop on Language, Compiler, and Tool Support for Real-Time Systems. ACM, New York.
Burger, D., Austin, T., and Bennett, S. 1996. Evaluating future microprocessors: The simplescalar toolset. Tech. rep. CS-TR-96-1308, University of Wisconsin, Madison, CS Dept. July.
Busquets-Mataix, J. V. 1996. Adding instruction cache effect to an exact schedulability analysis of preemptive real-time systems. In Proceedings of the Euro-Micro Workshop on Real-Time Systems. IEEE, Los Alamitos, CA.
Siddhartha Chatterjee , Erin Parker , Philip J. Hanlon , Alvin R. Lebeck, Exact analysis of the cache behavior of nested loops, Proceedings of the ACM SIGPLAN 2001 conference on Programming language design and implementation, p.286-297, June 2001, Snowbird, Utah, USA[doi>10.1145/378795.378859]
Basilio B. Fraguela , Ramon Doallo , Emilio L. Zapata, Automatic Analytical Modeling for the Estimation of Cache Misses, Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques, p.221, October 12-16, 1999
Somnath Ghosh , Margaret Martonosi , Sharad Malik, Cache miss equations: an analytical representation of cache misses, Proceedings of the 11th international conference on Supercomputing, p.317-324, July 07-11, 1997, Vienna, Austria[doi>10.1145/263580.263657]
Somnath Ghosh , Margaret Martonosi , Sharad Malik, Cache miss equations: a compiler framework for analyzing and tuning memory behavior, ACM Transactions on Programming Languages and Systems (TOPLAS), v.21 n.4, p.703-746, July 1999[doi>10.1145/325478.325479]
Lei Ju , Samarjit Chakraborty , Abhik Roychoudhury, Accounting for cache-related preemption delay in dynamic priority schedulability analysis, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Sung-Kwan Kim , Sang Lyul Min , Rhan Ha, Efficient worst case timing analysis of data caching, Proceedings of the 2nd IEEE Real-Time Technology and Applications Symposium (RTAS '96), p.230, June 10-12, 1996
Chang-Gun Lee , Joosun Hahn , Yang-Min Seo , Sang Lyul Min , Rhan Ha , Seongsoo Hong , Chang Yun Park , Minsuk Lee , Chong Sang Kim, Analysis of Cache-Related Preemption Delay in Fixed-Priority Preemptive Scheduling, IEEE Transactions on Computers, v.47 n.6, p.700-713, June 1998[doi>10.1109/12.689649]
Chang-Gun Lee , Kwangpo Lee , Joosun Hahn , Yang-Min Seo , Sang Lyul Min , Rhan Ha , Seongsoo Hong , Chang Yun Park , Minsuk Lee , Chong Sang Kim, Bounding Cache-Related Preemption Delay for Real-Time Systems, IEEE Transactions on Software Engineering, v.27 n.9, p.805-826, September 2001[doi>10.1109/32.950317]
Lehoczky, J., Sha, L., and Ding, Y. 1989. The rate monotonic scheduling algorithm: Exact characterization and average case behavior. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA.
Y.-T. S. Li , S. Malik , A. Wolfe, Cache modeling for real-time software: beyond direct mapped instruction caches, Proceedings of the 17th IEEE Real-Time Systems Symposium, p.254, December 04-06, 1996
Lim, S.-S., Bae, Y. H., Jang, G. T., Rhee, B.-D., Min, S. L., Park, C. Y., Shin, H., and Kim, C. S. 1994. An accurate worst-case timing analysis for RISC processors. In Proceedings of the Real-Time Systems Symposium. IEEE, Los Alamitos, CA, 97--108.
Xavier Vera , Björn Lisper , Jingling Xue, Data cache locking for higher program predictability, Proceedings of the 2003 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, June 11-14, 2003, San Diego, CA, USA[doi>10.1145/781027.781062]
Lundqvist, T. and Stenström, P. 1999. Empirical bounds on data caching in high-performance real-time systems. Tech. rep., Chalmers University of Technology.
Hemendra Singh Negi , Tulika Mitra , Abhik Roychoudhury, Accurate estimation of cache-related preemption delay, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA[doi>10.1145/944645.944698]
Isabelle Puaut, WCET-Centric Software-controlled Instruction Caches for Hard Real-Time Systems, Proceedings of the 18th Euromicro Conference on Real-Time Systems, p.217-226, July 05-07, 2006[doi>10.1109/ECRTS.2006.32]
Isabelle Puaut , David Decotigny, Low-Complexity Algorithms for Static Cache Locking in Multitasking Hard Real-Time Systems, Proceedings of the 23rd IEEE Real-Time Systems Symposium, p.114, December 03-05, 2002
Harini Ramaprasad , Frank Mueller, Bounding Worst-Case Data Cache Behavior by Analytically Deriving Cache Reference Patterns, Proceedings of the 11th IEEE Real Time on Embedded Technology and Applications Symposium, p.148-157, March 07-10, 2005[doi>10.1109/RTAS.2005.12]
Harini Ramaprasad , Frank Mueller, Bounding Preemption Delay within Data Cache Reference Patterns for Real-Time Tasks, Proceedings of the 12th IEEE Real-Time and Embedded Technology and Applications Symposium, p.71-80, April 04-07, 2006[doi>10.1109/RTAS.2006.14]
Ramaprasad, H. and Mueller, F. 2007. Bounding worst-case response time for tasks with non-preemptive regions. Tech. rep. TR 2007-22, Dept. of Computer Science, North Carolina State University.
Jan Staschulat , Rolf Ernst, Multiple process execution in cache related preemption delay analysis, Proceedings of the 4th ACM international conference on Embedded software, September 27-29, 2004, Pisa, Italy[doi>10.1145/1017753.1017798]
Jan Staschulat , Rolf Ernst, Worst case timing analysis of input dependent data cache behavior, Proceedings of the 18th Euromicro Conference on Real-Time Systems, p.227-236, July 05-07, 2006[doi>10.1109/ECRTS.2006.33]
Jan Staschulat , Simon Schliecker , Rolf Ernst, Scheduling Analysis of Real-Time Systems with Precise Modeling of Cache Related Preemption Delay, Proceedings of the 17th Euromicro Conference on Real-Time Systems, p.41-48, July 06-08, 2005[doi>10.1109/ECRTS.2005.26]
Hiroyuki Tomiyama , Nikil D. Dutt, Program path analysis to bound cache-related preemption delay in preemptive real-time systems, Proceedings of the eighth international workshop on Hardware/software codesign, p.67-71, May 2000, San Diego, California, USA[doi>10.1145/334012.334025]
Xavier Vera , Josep Llosa , Antonio González , Nerina Bermudo, A Fast and Accurate Approach to Analyze Cache Memory Behavior (Research Note), Proceedings from the 6th International Euro-Par Conference on Parallel Processing, p.194-198, August 29-September 01, 2000
Xavier Vera , Jingling Xue, Let's Study Whole-Program Cache Behaviour Analytically, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.175, February 02-06, 2002
Joachim Wegener , Frank Mueller, A Comparison of Static Analysis and Evolutionary Testing for the Verification of Timing Constraints, Real-Time Systems, v.21 n.3, p.241-268, November 2001[doi>10.1023/A:1011132221066]
Randall T. White , Frank Mueller , Chris Healy , David Whalley , Marion Harmon, Timing Analysis for Data and Wrap-Around Fill Caches, Real-Time Systems, v.17 n.2-3, p.209-233, Nov. 1999[doi>10.1023/A:1008190423977]
Zivojnovic, V., Velarde, J., Schlager, C., and Meyr, H. 1994. Dspstone: A dsp-oriented benchmarking methodology. In Proceedings of the International Conference on Signal Processing Applications and Technology.
