

================================================================
== Vitis HLS Report for 'mars_kernel_0_1_node_2_stage_1_80_1_Pipeline_merlinL5_merlinL4_merlinL3'
================================================================
* Date:           Mon Apr 22 04:54:51 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Cnn
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.616 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    50231|    50231|  0.201 ms|  0.201 ms|  50231|  50231|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- merlinL5_merlinL4_merlinL3  |    50229|    50229|        55|          1|          1|  50176|       yes|
        +------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      890|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   125|    11903|     9652|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     3397|    -|
|Register             |        -|     -|     5107|      992|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   125|    17010|    14931|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     5|        2|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U168  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U169  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U170  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U171  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U172  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U173  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U174  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U175  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U176  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U177  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U178  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U179  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U180  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U181  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U182  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U183  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U184  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U185  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U186  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U187  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U188  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U189  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U190  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U191  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U192  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U193   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U194   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U195   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U196   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U197   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U198   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U199   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U200   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U201   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U202   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U203   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U204   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U205   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U206   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U207   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U208   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U209   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U210   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U211   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U212   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U213   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U214   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U215   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U216   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U217   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |mul_6ns_7ns_12_1_1_U260              |mul_6ns_7ns_12_1_1              |        0|   0|    0|   33|    0|
    |mul_6ns_7ns_12_1_1_U261              |mul_6ns_7ns_12_1_1              |        0|   0|    0|   33|    0|
    |mul_6ns_7ns_12_1_1_U262              |mul_6ns_7ns_12_1_1              |        0|   0|    0|   33|    0|
    |mul_6ns_7ns_12_1_1_U263              |mul_6ns_7ns_12_1_1              |        0|   0|    0|   33|    0|
    |mul_6ns_7ns_12_1_1_U264              |mul_6ns_7ns_12_1_1              |        0|   0|    0|   33|    0|
    |mul_8ns_10ns_17_1_1_U255             |mul_8ns_10ns_17_1_1             |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U256             |mul_8ns_10ns_17_1_1             |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U257             |mul_8ns_10ns_17_1_1             |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U258             |mul_8ns_10ns_17_1_1             |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U259             |mul_8ns_10ns_17_1_1             |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U265             |mul_8ns_10ns_17_1_1             |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U266             |mul_8ns_10ns_17_1_1             |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U267             |mul_8ns_10ns_17_1_1             |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U268             |mul_8ns_10ns_17_1_1             |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U269             |mul_8ns_10ns_17_1_1             |        0|   0|    0|   62|    0|
    |sparsemux_11_3_32_1_1_U218           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U219           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U220           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U221           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U222           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U223           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U224           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U225           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U226           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U227           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U228           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U229           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U230           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U231           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U232           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U233           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U234           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U235           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U236           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U237           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U238           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U239           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U240           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U241           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U242           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U243           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U244           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U245           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U246           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U247           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U248           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U249           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U250           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U251           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U252           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U270           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U271           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U272           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U273           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U274           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U275           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U276           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U277           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U278           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U279           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U280           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U281           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U282           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U283           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U284           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U285           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U286           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U287           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U288           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U289           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U290           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U291           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U292           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U293           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U294           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U295           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U296           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U297           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U298           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_11_3_32_1_1_U299           |sparsemux_11_3_32_1_1           |        0|   0|    0|   26|    0|
    |sparsemux_33_4_32_1_1_U300           |sparsemux_33_4_32_1_1           |        0|   0|    0|   65|    0|
    |urem_8ns_4ns_3_12_1_U253             |urem_8ns_4ns_3_12_1             |        0|   0|  189|  106|    0|
    |urem_8ns_4ns_3_12_1_U254             |urem_8ns_4ns_3_12_1             |        0|   0|  189|  106|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0| 125|11903| 9652|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |add_fu_7285_p2                 |         +|   0|  0|  15|           8|           8|
    |add_ln100_1_fu_7475_p2         |         +|   0|  0|  15|           8|           2|
    |add_ln100_2_fu_7480_p2         |         +|   0|  0|  15|           8|           2|
    |add_ln100_3_fu_7230_p2         |         +|   0|  0|  15|           8|           1|
    |add_ln100_fu_7470_p2           |         +|   0|  0|  15|           8|           3|
    |add_ln125_10_fu_7878_p2        |         +|   0|  0|  19|          12|          12|
    |add_ln125_11_fu_7883_p2        |         +|   0|  0|  19|          12|          12|
    |add_ln125_12_fu_7917_p2        |         +|   0|  0|  19|          12|          12|
    |add_ln125_13_fu_7951_p2        |         +|   0|  0|  19|          12|          12|
    |add_ln125_14_fu_7985_p2        |         +|   0|  0|  19|          12|          12|
    |add_ln125_15_fu_7993_p2        |         +|   0|  0|  19|          12|          12|
    |add_ln125_16_fu_8027_p2        |         +|   0|  0|  19|          12|          12|
    |add_ln125_17_fu_8061_p2        |         +|   0|  0|  19|          12|          12|
    |add_ln125_18_fu_8095_p2        |         +|   0|  0|  19|          12|          12|
    |add_ln125_19_fu_8100_p2        |         +|   0|  0|  19|          12|          12|
    |add_ln125_1_fu_7624_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln125_20_fu_8137_p2        |         +|   0|  0|  19|          12|          12|
    |add_ln125_21_fu_8171_p2        |         +|   0|  0|  19|          12|          12|
    |add_ln125_22_fu_8205_p2        |         +|   0|  0|  19|          12|          12|
    |add_ln125_23_fu_8239_p2        |         +|   0|  0|  19|          12|          12|
    |add_ln125_24_fu_8273_p2        |         +|   0|  0|  19|          12|          12|
    |add_ln125_2_fu_7629_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln125_3_fu_7663_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln125_4_fu_7697_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln125_5_fu_7705_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln125_6_fu_7739_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln125_7_fu_7773_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln125_8_fu_7807_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln125_9_fu_7841_p2         |         +|   0|  0|  19|          12|          12|
    |add_ln125_fu_7590_p2           |         +|   0|  0|  19|          12|          12|
    |add_ln89_1_fu_7127_p2          |         +|   0|  0|  23|          16|           1|
    |add_ln89_fu_7142_p2            |         +|   0|  0|  14|           7|           1|
    |add_ln94_1_fu_7236_p2          |         +|   0|  0|  17|          10|           1|
    |add_ln94_fu_7188_p2            |         +|   0|  0|   9|           2|           1|
    |empty_41_fu_8850_p2            |         +|   0|  0|  21|          14|          14|
    |empty_42_fu_8866_p2            |         +|   0|  0|  22|          15|          15|
    |empty_45_fu_7302_p2            |         +|   0|  0|  15|           8|           3|
    |empty_46_fu_7307_p2            |         +|   0|  0|  15|           8|           2|
    |empty_47_fu_7312_p2            |         +|   0|  0|  15|           8|           2|
    |empty_48_fu_7317_p2            |         +|   0|  0|  15|           8|           1|
    |empty_51_fu_8901_p2            |         +|   0|  0|  16|          16|          16|
    |empty_44_fu_8892_p2            |         -|   0|  0|  16|          16|          16|
    |and_ln89_fu_7174_p2            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred3985_state22  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred3991_state22  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred3996_state22  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4000_state22  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4005_state22  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4009_state22  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4014_state22  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4018_state22  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4023_state22  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4027_state22  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4032_state22  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4037_state22  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4041_state22  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4045_state22  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4049_state22  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4053_state22  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4057_state22  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4061_state22  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4065_state22  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4069_state22  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4074_state22  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4078_state22  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4082_state22  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4086_state22  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred4090_state22  |       and|   0|  0|   2|           1|           1|
    |icmp_ln100_fu_7168_p2          |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln89_fu_7121_p2           |      icmp|   0|  0|  23|          16|          15|
    |icmp_ln94_fu_7148_p2           |      icmp|   0|  0|  17|          10|           9|
    |or_ln94_fu_7194_p2             |        or|   0|  0|   2|           1|           1|
    |select_ln89_1_fu_7180_p3       |    select|   0|  0|   7|           1|           7|
    |select_ln89_fu_7154_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln94_1_fu_7208_p3       |    select|   0|  0|   2|           1|           2|
    |select_ln94_2_fu_7242_p3       |    select|   0|  0|  10|           1|           1|
    |select_ln94_fu_7200_p3         |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                  |       xor|   0|  0|   2|           1|           2|
    |xor_ln89_fu_7162_p2            |       xor|   0|  0|   2|           1|           2|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0| 890|         536|         463|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_done_int                       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |    9|          2|    1|          2|
    |h_fu_280                          |    9|          2|    7|         14|
    |h_sub_fu_272                      |    9|          2|    2|          4|
    |indvar_flatten12_fu_284           |    9|          2|   16|         32|
    |indvar_flatten_fu_276             |    9|          2|   10|         20|
    |merlin_input_9_0_buf_25_address0  |   31|          6|   12|         72|
    |merlin_input_9_0_buf_25_address1  |  102|         21|   12|        252|
    |merlin_input_9_0_buf_26_address0  |   31|          6|   12|         72|
    |merlin_input_9_0_buf_26_address1  |  102|         21|   12|        252|
    |merlin_input_9_0_buf_27_address0  |   31|          6|   12|         72|
    |merlin_input_9_0_buf_27_address1  |  102|         21|   12|        252|
    |merlin_input_9_0_buf_28_address0  |   31|          6|   12|         72|
    |merlin_input_9_0_buf_28_address1  |  102|         21|   12|        252|
    |merlin_input_9_0_buf_29_address0  |   31|          6|   12|         72|
    |merlin_input_9_0_buf_29_address1  |  102|         21|   12|        252|
    |merlin_input_9_0_buf_30_address0  |   31|          6|   12|         72|
    |merlin_input_9_0_buf_30_address1  |  102|         21|   12|        252|
    |merlin_input_9_0_buf_31_address0  |   31|          6|   12|         72|
    |merlin_input_9_0_buf_31_address1  |  102|         21|   12|        252|
    |merlin_input_9_0_buf_32_address0  |   31|          6|   12|         72|
    |merlin_input_9_0_buf_32_address1  |  102|         21|   12|        252|
    |merlin_input_9_0_buf_33_address0  |   31|          6|   12|         72|
    |merlin_input_9_0_buf_33_address1  |  102|         21|   12|        252|
    |merlin_input_9_0_buf_34_address0  |   31|          6|   12|         72|
    |merlin_input_9_0_buf_34_address1  |  102|         21|   12|        252|
    |merlin_input_9_0_buf_35_address0  |   31|          6|   12|         72|
    |merlin_input_9_0_buf_35_address1  |  102|         21|   12|        252|
    |merlin_input_9_0_buf_36_address0  |   31|          6|   12|         72|
    |merlin_input_9_0_buf_36_address1  |  102|         21|   12|        252|
    |merlin_input_9_0_buf_37_address0  |   31|          6|   12|         72|
    |merlin_input_9_0_buf_37_address1  |  102|         21|   12|        252|
    |merlin_input_9_0_buf_38_address0  |   31|          6|   12|         72|
    |merlin_input_9_0_buf_38_address1  |  102|         21|   12|        252|
    |merlin_input_9_0_buf_39_address0  |   31|          6|   12|         72|
    |merlin_input_9_0_buf_39_address1  |  102|         21|   12|        252|
    |merlin_input_9_0_buf_40_address0  |   31|          6|   12|         72|
    |merlin_input_9_0_buf_40_address1  |  102|         21|   12|        252|
    |merlin_input_9_0_buf_41_address0  |   31|          6|   12|         72|
    |merlin_input_9_0_buf_41_address1  |  102|         21|   12|        252|
    |merlin_input_9_0_buf_42_address0  |   31|          6|   12|         72|
    |merlin_input_9_0_buf_42_address1  |  102|         21|   12|        252|
    |merlin_input_9_0_buf_43_address0  |   31|          6|   12|         72|
    |merlin_input_9_0_buf_43_address1  |  102|         21|   12|        252|
    |merlin_input_9_0_buf_44_address0  |   31|          6|   12|         72|
    |merlin_input_9_0_buf_44_address1  |  102|         21|   12|        252|
    |merlin_input_9_0_buf_45_address0  |   31|          6|   12|         72|
    |merlin_input_9_0_buf_45_address1  |  102|         21|   12|        252|
    |merlin_input_9_0_buf_46_address0  |   31|          6|   12|         72|
    |merlin_input_9_0_buf_46_address1  |  102|         21|   12|        252|
    |merlin_input_9_0_buf_47_address0  |   31|          6|   12|         72|
    |merlin_input_9_0_buf_47_address1  |  102|         21|   12|        252|
    |merlin_input_9_0_buf_48_address0  |   31|          6|   12|         72|
    |merlin_input_9_0_buf_48_address1  |  102|         21|   12|        252|
    |merlin_input_9_0_buf_address0     |   31|          6|   12|         72|
    |merlin_input_9_0_buf_address1     |  102|         21|   12|        252|
    |w_fu_268                          |    9|          2|    8|         16|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             | 3397|        691|  646|       8192|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add51_4_4_reg_13416                    |  32|   0|   32|          0|
    |add_ln100_3_reg_9607                   |   8|   0|    8|          0|
    |add_ln125_10_reg_10800                 |  12|   0|   12|          0|
    |add_ln125_14_reg_10820                 |  12|   0|   12|          0|
    |add_ln125_18_reg_11200                 |  12|   0|   12|          0|
    |add_ln125_1_reg_9795                   |  12|   0|   12|          0|
    |add_ln125_4_reg_9810                   |  12|   0|   12|          0|
    |add_reg_9612                           |   8|   0|    8|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg       |   1|   0|    1|          0|
    |ap_predicate_pred3985_state22          |   1|   0|    1|          0|
    |ap_predicate_pred3991_state22          |   1|   0|    1|          0|
    |ap_predicate_pred3996_state22          |   1|   0|    1|          0|
    |ap_predicate_pred4000_state22          |   1|   0|    1|          0|
    |ap_predicate_pred4005_state22          |   1|   0|    1|          0|
    |ap_predicate_pred4009_state22          |   1|   0|    1|          0|
    |ap_predicate_pred4014_state22          |   1|   0|    1|          0|
    |ap_predicate_pred4018_state22          |   1|   0|    1|          0|
    |ap_predicate_pred4023_state22          |   1|   0|    1|          0|
    |ap_predicate_pred4027_state22          |   1|   0|    1|          0|
    |ap_predicate_pred4032_state22          |   1|   0|    1|          0|
    |ap_predicate_pred4037_state22          |   1|   0|    1|          0|
    |ap_predicate_pred4041_state22          |   1|   0|    1|          0|
    |ap_predicate_pred4045_state22          |   1|   0|    1|          0|
    |ap_predicate_pred4049_state22          |   1|   0|    1|          0|
    |ap_predicate_pred4053_state22          |   1|   0|    1|          0|
    |ap_predicate_pred4057_state22          |   1|   0|    1|          0|
    |ap_predicate_pred4061_state22          |   1|   0|    1|          0|
    |ap_predicate_pred4065_state22          |   1|   0|    1|          0|
    |ap_predicate_pred4069_state22          |   1|   0|    1|          0|
    |ap_predicate_pred4074_state22          |   1|   0|    1|          0|
    |ap_predicate_pred4078_state22          |   1|   0|    1|          0|
    |ap_predicate_pred4082_state22          |   1|   0|    1|          0|
    |ap_predicate_pred4086_state22          |   1|   0|    1|          0|
    |ap_predicate_pred4090_state22          |   1|   0|    1|          0|
    |empty_50_reg_9656                      |   3|   0|    3|          0|
    |empty_51_reg_12515                     |  16|   0|   16|          0|
    |h_fu_280                               |   7|   0|    7|          0|
    |h_sub_fu_272                           |   2|   0|    2|          0|
    |indvar_flatten12_fu_284                |  16|   0|   16|          0|
    |indvar_flatten_fu_276                  |  10|   0|   10|          0|
    |lshr_ln_reg_9602                       |   4|   0|    4|          0|
    |merlin_output_buf_0_0_addr_reg_13170   |  16|   0|   16|          0|
    |merlin_output_buf_0_10_addr_reg_13230  |  16|   0|   16|          0|
    |merlin_output_buf_0_11_addr_reg_13236  |  16|   0|   16|          0|
    |merlin_output_buf_0_12_addr_reg_13242  |  16|   0|   16|          0|
    |merlin_output_buf_0_13_addr_reg_13248  |  16|   0|   16|          0|
    |merlin_output_buf_0_14_addr_reg_13254  |  16|   0|   16|          0|
    |merlin_output_buf_0_15_addr_reg_13260  |  16|   0|   16|          0|
    |merlin_output_buf_0_1_addr_reg_13176   |  16|   0|   16|          0|
    |merlin_output_buf_0_2_addr_reg_13182   |  16|   0|   16|          0|
    |merlin_output_buf_0_3_addr_reg_13188   |  16|   0|   16|          0|
    |merlin_output_buf_0_4_addr_reg_13194   |  16|   0|   16|          0|
    |merlin_output_buf_0_5_addr_reg_13200   |  16|   0|   16|          0|
    |merlin_output_buf_0_6_addr_reg_13206   |  16|   0|   16|          0|
    |merlin_output_buf_0_7_addr_reg_13212   |  16|   0|   16|          0|
    |merlin_output_buf_0_8_addr_reg_13218   |  16|   0|   16|          0|
    |merlin_output_buf_0_9_addr_reg_13224   |  16|   0|   16|          0|
    |mul42_1_1_reg_12435                    |  32|   0|   32|          0|
    |mul42_1_2_reg_12440                    |  32|   0|   32|          0|
    |mul42_1_3_reg_12445                    |  32|   0|   32|          0|
    |mul42_1_4_reg_12450                    |  32|   0|   32|          0|
    |mul42_1_reg_13276                      |  32|   0|   32|          0|
    |mul42_2_1_reg_12460                    |  32|   0|   32|          0|
    |mul42_2_2_reg_12465                    |  32|   0|   32|          0|
    |mul42_2_3_reg_12470                    |  32|   0|   32|          0|
    |mul42_2_4_reg_12475                    |  32|   0|   32|          0|
    |mul42_2_reg_12455                      |  32|   0|   32|          0|
    |mul42_3_1_reg_12485                    |  32|   0|   32|          0|
    |mul42_3_2_reg_12490                    |  32|   0|   32|          0|
    |mul42_3_3_reg_13281                    |  32|   0|   32|          0|
    |mul42_3_4_reg_12495                    |  32|   0|   32|          0|
    |mul42_3_reg_12480                      |  32|   0|   32|          0|
    |mul42_4_1_reg_12500                    |  32|   0|   32|          0|
    |mul42_4_2_reg_13291                    |  32|   0|   32|          0|
    |mul42_4_3_reg_12505                    |  32|   0|   32|          0|
    |mul42_4_4_reg_12510                    |  32|   0|   32|          0|
    |mul42_4_reg_13286                      |  32|   0|   32|          0|
    |mul42_5_reg_13271                      |  32|   0|   32|          0|
    |mul42_6_reg_12425                      |  32|   0|   32|          0|
    |mul42_7_reg_12430                      |  32|   0|   32|          0|
    |mul42_s_reg_12420                      |  32|   0|   32|          0|
    |mul_ln125_1_reg_9685                   |  12|   0|   12|          0|
    |mul_ln125_2_reg_9694                   |  12|   0|   12|          0|
    |mul_ln125_3_reg_9703                   |  12|   0|   12|          0|
    |mul_ln125_4_reg_9712                   |  12|   0|   12|          0|
    |mul_ln125_reg_9647                     |  12|   0|   12|          0|
    |mul_reg_12415                          |  32|   0|   32|          0|
    |p_cast_reg_9567                        |  14|   0|   14|          0|
    |select_ln89_1_reg_9576                 |   7|   0|    7|          0|
    |select_ln94_1_reg_9591                 |   2|   0|    2|          0|
    |select_ln94_reg_9582                   |   8|   0|    8|          0|
    |tmp24_reg_13406                        |  32|   0|   32|          0|
    |tmp25_reg_13386                        |  32|   0|   32|          0|
    |tmp26_reg_13346                        |  32|   0|   32|          0|
    |tmp27_reg_13296                        |  32|   0|   32|          0|
    |tmp28_reg_13351                        |  32|   0|   32|          0|
    |tmp29_reg_13301                        |  32|   0|   32|          0|
    |tmp30_reg_13391                        |  32|   0|   32|          0|
    |tmp31_reg_13356                        |  32|   0|   32|          0|
    |tmp32_reg_13306                        |  32|   0|   32|          0|
    |tmp33_reg_13361                        |  32|   0|   32|          0|
    |tmp34_reg_13311                        |  32|   0|   32|          0|
    |tmp35_reg_13316                        |  32|   0|   32|          0|
    |tmp36_reg_13411                        |  32|   0|   32|          0|
    |tmp37_reg_13396                        |  32|   0|   32|          0|
    |tmp38_reg_13366                        |  32|   0|   32|          0|
    |tmp39_reg_13321                        |  32|   0|   32|          0|
    |tmp40_reg_13371                        |  32|   0|   32|          0|
    |tmp41_reg_13326                        |  32|   0|   32|          0|
    |tmp42_reg_13401                        |  32|   0|   32|          0|
    |tmp43_reg_13376                        |  32|   0|   32|          0|
    |tmp44_reg_13331                        |  32|   0|   32|          0|
    |tmp45_reg_13381                        |  32|   0|   32|          0|
    |tmp46_reg_13336                        |  32|   0|   32|          0|
    |tmp47_reg_13341                        |  32|   0|   32|          0|
    |tmp_101_reg_12385                      |  32|   0|   32|          0|
    |tmp_107_reg_12390                      |  32|   0|   32|          0|
    |tmp_113_reg_13155                      |  32|   0|   32|          0|
    |tmp_119_reg_12395                      |  32|   0|   32|          0|
    |tmp_11_reg_12320                       |  32|   0|   32|          0|
    |tmp_125_reg_13160                      |  32|   0|   32|          0|
    |tmp_131_reg_12400                      |  32|   0|   32|          0|
    |tmp_137_reg_13165                      |  32|   0|   32|          0|
    |tmp_143_reg_12405                      |  32|   0|   32|          0|
    |tmp_149_reg_12410                      |  32|   0|   32|          0|
    |tmp_154_reg_9622                       |   6|   0|    6|          0|
    |tmp_155_reg_9627                       |   6|   0|    6|          0|
    |tmp_156_reg_9632                       |   6|   0|    6|          0|
    |tmp_157_reg_9637                       |   6|   0|    6|          0|
    |tmp_158_reg_9642                       |   6|   0|    6|          0|
    |tmp_159_reg_9721                       |   6|   0|    6|          0|
    |tmp_160_reg_9770                       |   6|   0|    6|          0|
    |tmp_161_reg_9775                       |   6|   0|    6|          0|
    |tmp_162_reg_9780                       |   6|   0|    6|          0|
    |tmp_163_reg_9785                       |   6|   0|    6|          0|
    |tmp_17_reg_13145                       |  32|   0|   32|          0|
    |tmp_23_reg_12325                       |  32|   0|   32|          0|
    |tmp_29_reg_12330                       |  32|   0|   32|          0|
    |tmp_35_reg_13150                       |  32|   0|   32|          0|
    |tmp_41_reg_12335                       |  32|   0|   32|          0|
    |tmp_47_reg_12340                       |  32|   0|   32|          0|
    |tmp_53_reg_12345                       |  32|   0|   32|          0|
    |tmp_59_reg_12350                       |  32|   0|   32|          0|
    |tmp_65_reg_12355                       |  32|   0|   32|          0|
    |tmp_6_reg_12315                        |  32|   0|   32|          0|
    |tmp_71_reg_12360                       |  32|   0|   32|          0|
    |tmp_77_reg_12365                       |  32|   0|   32|          0|
    |tmp_83_reg_12370                       |  32|   0|   32|          0|
    |tmp_89_reg_12375                       |  32|   0|   32|          0|
    |tmp_95_reg_12380                       |  32|   0|   32|          0|
    |tmp_reg_13266                          |  32|   0|   32|          0|
    |trunc_ln100_1_reg_9726                 |   3|   0|    3|          0|
    |trunc_ln100_reg_9597                   |   4|   0|    4|          0|
    |w_fu_268                               |   8|   0|    8|          0|
    |add_ln100_3_reg_9607                   |  64|  32|    8|          0|
    |add_ln125_10_reg_10800                 |  64|  32|   12|          0|
    |add_ln125_14_reg_10820                 |  64|  32|   12|          0|
    |add_ln125_18_reg_11200                 |  64|  32|   12|          0|
    |add_ln125_1_reg_9795                   |  64|  32|   12|          0|
    |add_ln125_4_reg_9810                   |  64|  32|   12|          0|
    |add_reg_9612                           |  64|  32|    8|          0|
    |empty_50_reg_9656                      |  64|  32|    3|          0|
    |empty_51_reg_12515                     |  64|  32|   16|          0|
    |lshr_ln_reg_9602                       |  64|  32|    4|          0|
    |merlin_output_buf_0_0_addr_reg_13170   |  64|  32|   16|          0|
    |merlin_output_buf_0_10_addr_reg_13230  |  64|  32|   16|          0|
    |merlin_output_buf_0_11_addr_reg_13236  |  64|  32|   16|          0|
    |merlin_output_buf_0_12_addr_reg_13242  |  64|  32|   16|          0|
    |merlin_output_buf_0_13_addr_reg_13248  |  64|  32|   16|          0|
    |merlin_output_buf_0_14_addr_reg_13254  |  64|  32|   16|          0|
    |merlin_output_buf_0_15_addr_reg_13260  |  64|  32|   16|          0|
    |merlin_output_buf_0_1_addr_reg_13176   |  64|  32|   16|          0|
    |merlin_output_buf_0_2_addr_reg_13182   |  64|  32|   16|          0|
    |merlin_output_buf_0_3_addr_reg_13188   |  64|  32|   16|          0|
    |merlin_output_buf_0_4_addr_reg_13194   |  64|  32|   16|          0|
    |merlin_output_buf_0_5_addr_reg_13200   |  64|  32|   16|          0|
    |merlin_output_buf_0_6_addr_reg_13206   |  64|  32|   16|          0|
    |merlin_output_buf_0_7_addr_reg_13212   |  64|  32|   16|          0|
    |merlin_output_buf_0_8_addr_reg_13218   |  64|  32|   16|          0|
    |merlin_output_buf_0_9_addr_reg_13224   |  64|  32|   16|          0|
    |select_ln89_1_reg_9576                 |  64|  32|    7|          0|
    |select_ln94_1_reg_9591                 |  64|  32|    2|          0|
    |select_ln94_reg_9582                   |  64|  32|    8|          0|
    |trunc_ln100_1_reg_9726                 |  64|  32|    3|          0|
    |trunc_ln100_reg_9597                   |  64|  32|    4|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |5107| 992| 3502|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_2_stage_1.80.1_Pipeline_merlinL5_merlinL4_merlinL3|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_2_stage_1.80.1_Pipeline_merlinL5_merlinL4_merlinL3|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_2_stage_1.80.1_Pipeline_merlinL5_merlinL4_merlinL3|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_2_stage_1.80.1_Pipeline_merlinL5_merlinL4_merlinL3|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_2_stage_1.80.1_Pipeline_merlinL5_merlinL4_merlinL3|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_2_stage_1.80.1_Pipeline_merlinL5_merlinL4_merlinL3|  return value|
|empty                             |   in|   13|     ap_none|                                                                    empty|        scalar|
|merlin_output_buf_0_0_address0    |  out|   16|   ap_memory|                                                    merlin_output_buf_0_0|         array|
|merlin_output_buf_0_0_ce0         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_0|         array|
|merlin_output_buf_0_0_we0         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_0|         array|
|merlin_output_buf_0_0_d0          |  out|   32|   ap_memory|                                                    merlin_output_buf_0_0|         array|
|merlin_output_buf_0_0_address1    |  out|   16|   ap_memory|                                                    merlin_output_buf_0_0|         array|
|merlin_output_buf_0_0_ce1         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_0|         array|
|merlin_output_buf_0_0_q1          |   in|   32|   ap_memory|                                                    merlin_output_buf_0_0|         array|
|merlin_output_buf_0_1_address0    |  out|   16|   ap_memory|                                                    merlin_output_buf_0_1|         array|
|merlin_output_buf_0_1_ce0         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_1|         array|
|merlin_output_buf_0_1_we0         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_1|         array|
|merlin_output_buf_0_1_d0          |  out|   32|   ap_memory|                                                    merlin_output_buf_0_1|         array|
|merlin_output_buf_0_1_address1    |  out|   16|   ap_memory|                                                    merlin_output_buf_0_1|         array|
|merlin_output_buf_0_1_ce1         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_1|         array|
|merlin_output_buf_0_1_q1          |   in|   32|   ap_memory|                                                    merlin_output_buf_0_1|         array|
|merlin_output_buf_0_2_address0    |  out|   16|   ap_memory|                                                    merlin_output_buf_0_2|         array|
|merlin_output_buf_0_2_ce0         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_2|         array|
|merlin_output_buf_0_2_we0         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_2|         array|
|merlin_output_buf_0_2_d0          |  out|   32|   ap_memory|                                                    merlin_output_buf_0_2|         array|
|merlin_output_buf_0_2_address1    |  out|   16|   ap_memory|                                                    merlin_output_buf_0_2|         array|
|merlin_output_buf_0_2_ce1         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_2|         array|
|merlin_output_buf_0_2_q1          |   in|   32|   ap_memory|                                                    merlin_output_buf_0_2|         array|
|merlin_output_buf_0_3_address0    |  out|   16|   ap_memory|                                                    merlin_output_buf_0_3|         array|
|merlin_output_buf_0_3_ce0         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_3|         array|
|merlin_output_buf_0_3_we0         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_3|         array|
|merlin_output_buf_0_3_d0          |  out|   32|   ap_memory|                                                    merlin_output_buf_0_3|         array|
|merlin_output_buf_0_3_address1    |  out|   16|   ap_memory|                                                    merlin_output_buf_0_3|         array|
|merlin_output_buf_0_3_ce1         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_3|         array|
|merlin_output_buf_0_3_q1          |   in|   32|   ap_memory|                                                    merlin_output_buf_0_3|         array|
|merlin_output_buf_0_4_address0    |  out|   16|   ap_memory|                                                    merlin_output_buf_0_4|         array|
|merlin_output_buf_0_4_ce0         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_4|         array|
|merlin_output_buf_0_4_we0         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_4|         array|
|merlin_output_buf_0_4_d0          |  out|   32|   ap_memory|                                                    merlin_output_buf_0_4|         array|
|merlin_output_buf_0_4_address1    |  out|   16|   ap_memory|                                                    merlin_output_buf_0_4|         array|
|merlin_output_buf_0_4_ce1         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_4|         array|
|merlin_output_buf_0_4_q1          |   in|   32|   ap_memory|                                                    merlin_output_buf_0_4|         array|
|merlin_output_buf_0_5_address0    |  out|   16|   ap_memory|                                                    merlin_output_buf_0_5|         array|
|merlin_output_buf_0_5_ce0         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_5|         array|
|merlin_output_buf_0_5_we0         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_5|         array|
|merlin_output_buf_0_5_d0          |  out|   32|   ap_memory|                                                    merlin_output_buf_0_5|         array|
|merlin_output_buf_0_5_address1    |  out|   16|   ap_memory|                                                    merlin_output_buf_0_5|         array|
|merlin_output_buf_0_5_ce1         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_5|         array|
|merlin_output_buf_0_5_q1          |   in|   32|   ap_memory|                                                    merlin_output_buf_0_5|         array|
|merlin_output_buf_0_6_address0    |  out|   16|   ap_memory|                                                    merlin_output_buf_0_6|         array|
|merlin_output_buf_0_6_ce0         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_6|         array|
|merlin_output_buf_0_6_we0         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_6|         array|
|merlin_output_buf_0_6_d0          |  out|   32|   ap_memory|                                                    merlin_output_buf_0_6|         array|
|merlin_output_buf_0_6_address1    |  out|   16|   ap_memory|                                                    merlin_output_buf_0_6|         array|
|merlin_output_buf_0_6_ce1         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_6|         array|
|merlin_output_buf_0_6_q1          |   in|   32|   ap_memory|                                                    merlin_output_buf_0_6|         array|
|merlin_output_buf_0_7_address0    |  out|   16|   ap_memory|                                                    merlin_output_buf_0_7|         array|
|merlin_output_buf_0_7_ce0         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_7|         array|
|merlin_output_buf_0_7_we0         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_7|         array|
|merlin_output_buf_0_7_d0          |  out|   32|   ap_memory|                                                    merlin_output_buf_0_7|         array|
|merlin_output_buf_0_7_address1    |  out|   16|   ap_memory|                                                    merlin_output_buf_0_7|         array|
|merlin_output_buf_0_7_ce1         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_7|         array|
|merlin_output_buf_0_7_q1          |   in|   32|   ap_memory|                                                    merlin_output_buf_0_7|         array|
|merlin_output_buf_0_8_address0    |  out|   16|   ap_memory|                                                    merlin_output_buf_0_8|         array|
|merlin_output_buf_0_8_ce0         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_8|         array|
|merlin_output_buf_0_8_we0         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_8|         array|
|merlin_output_buf_0_8_d0          |  out|   32|   ap_memory|                                                    merlin_output_buf_0_8|         array|
|merlin_output_buf_0_8_address1    |  out|   16|   ap_memory|                                                    merlin_output_buf_0_8|         array|
|merlin_output_buf_0_8_ce1         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_8|         array|
|merlin_output_buf_0_8_q1          |   in|   32|   ap_memory|                                                    merlin_output_buf_0_8|         array|
|merlin_output_buf_0_9_address0    |  out|   16|   ap_memory|                                                    merlin_output_buf_0_9|         array|
|merlin_output_buf_0_9_ce0         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_9|         array|
|merlin_output_buf_0_9_we0         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_9|         array|
|merlin_output_buf_0_9_d0          |  out|   32|   ap_memory|                                                    merlin_output_buf_0_9|         array|
|merlin_output_buf_0_9_address1    |  out|   16|   ap_memory|                                                    merlin_output_buf_0_9|         array|
|merlin_output_buf_0_9_ce1         |  out|    1|   ap_memory|                                                    merlin_output_buf_0_9|         array|
|merlin_output_buf_0_9_q1          |   in|   32|   ap_memory|                                                    merlin_output_buf_0_9|         array|
|merlin_output_buf_0_10_address0   |  out|   16|   ap_memory|                                                   merlin_output_buf_0_10|         array|
|merlin_output_buf_0_10_ce0        |  out|    1|   ap_memory|                                                   merlin_output_buf_0_10|         array|
|merlin_output_buf_0_10_we0        |  out|    1|   ap_memory|                                                   merlin_output_buf_0_10|         array|
|merlin_output_buf_0_10_d0         |  out|   32|   ap_memory|                                                   merlin_output_buf_0_10|         array|
|merlin_output_buf_0_10_address1   |  out|   16|   ap_memory|                                                   merlin_output_buf_0_10|         array|
|merlin_output_buf_0_10_ce1        |  out|    1|   ap_memory|                                                   merlin_output_buf_0_10|         array|
|merlin_output_buf_0_10_q1         |   in|   32|   ap_memory|                                                   merlin_output_buf_0_10|         array|
|merlin_output_buf_0_11_address0   |  out|   16|   ap_memory|                                                   merlin_output_buf_0_11|         array|
|merlin_output_buf_0_11_ce0        |  out|    1|   ap_memory|                                                   merlin_output_buf_0_11|         array|
|merlin_output_buf_0_11_we0        |  out|    1|   ap_memory|                                                   merlin_output_buf_0_11|         array|
|merlin_output_buf_0_11_d0         |  out|   32|   ap_memory|                                                   merlin_output_buf_0_11|         array|
|merlin_output_buf_0_11_address1   |  out|   16|   ap_memory|                                                   merlin_output_buf_0_11|         array|
|merlin_output_buf_0_11_ce1        |  out|    1|   ap_memory|                                                   merlin_output_buf_0_11|         array|
|merlin_output_buf_0_11_q1         |   in|   32|   ap_memory|                                                   merlin_output_buf_0_11|         array|
|merlin_output_buf_0_12_address0   |  out|   16|   ap_memory|                                                   merlin_output_buf_0_12|         array|
|merlin_output_buf_0_12_ce0        |  out|    1|   ap_memory|                                                   merlin_output_buf_0_12|         array|
|merlin_output_buf_0_12_we0        |  out|    1|   ap_memory|                                                   merlin_output_buf_0_12|         array|
|merlin_output_buf_0_12_d0         |  out|   32|   ap_memory|                                                   merlin_output_buf_0_12|         array|
|merlin_output_buf_0_12_address1   |  out|   16|   ap_memory|                                                   merlin_output_buf_0_12|         array|
|merlin_output_buf_0_12_ce1        |  out|    1|   ap_memory|                                                   merlin_output_buf_0_12|         array|
|merlin_output_buf_0_12_q1         |   in|   32|   ap_memory|                                                   merlin_output_buf_0_12|         array|
|merlin_output_buf_0_13_address0   |  out|   16|   ap_memory|                                                   merlin_output_buf_0_13|         array|
|merlin_output_buf_0_13_ce0        |  out|    1|   ap_memory|                                                   merlin_output_buf_0_13|         array|
|merlin_output_buf_0_13_we0        |  out|    1|   ap_memory|                                                   merlin_output_buf_0_13|         array|
|merlin_output_buf_0_13_d0         |  out|   32|   ap_memory|                                                   merlin_output_buf_0_13|         array|
|merlin_output_buf_0_13_address1   |  out|   16|   ap_memory|                                                   merlin_output_buf_0_13|         array|
|merlin_output_buf_0_13_ce1        |  out|    1|   ap_memory|                                                   merlin_output_buf_0_13|         array|
|merlin_output_buf_0_13_q1         |   in|   32|   ap_memory|                                                   merlin_output_buf_0_13|         array|
|merlin_output_buf_0_14_address0   |  out|   16|   ap_memory|                                                   merlin_output_buf_0_14|         array|
|merlin_output_buf_0_14_ce0        |  out|    1|   ap_memory|                                                   merlin_output_buf_0_14|         array|
|merlin_output_buf_0_14_we0        |  out|    1|   ap_memory|                                                   merlin_output_buf_0_14|         array|
|merlin_output_buf_0_14_d0         |  out|   32|   ap_memory|                                                   merlin_output_buf_0_14|         array|
|merlin_output_buf_0_14_address1   |  out|   16|   ap_memory|                                                   merlin_output_buf_0_14|         array|
|merlin_output_buf_0_14_ce1        |  out|    1|   ap_memory|                                                   merlin_output_buf_0_14|         array|
|merlin_output_buf_0_14_q1         |   in|   32|   ap_memory|                                                   merlin_output_buf_0_14|         array|
|merlin_output_buf_0_15_address0   |  out|   16|   ap_memory|                                                   merlin_output_buf_0_15|         array|
|merlin_output_buf_0_15_ce0        |  out|    1|   ap_memory|                                                   merlin_output_buf_0_15|         array|
|merlin_output_buf_0_15_we0        |  out|    1|   ap_memory|                                                   merlin_output_buf_0_15|         array|
|merlin_output_buf_0_15_d0         |  out|   32|   ap_memory|                                                   merlin_output_buf_0_15|         array|
|merlin_output_buf_0_15_address1   |  out|   16|   ap_memory|                                                   merlin_output_buf_0_15|         array|
|merlin_output_buf_0_15_ce1        |  out|    1|   ap_memory|                                                   merlin_output_buf_0_15|         array|
|merlin_output_buf_0_15_q1         |   in|   32|   ap_memory|                                                   merlin_output_buf_0_15|         array|
|merlin_input_9_0_buf_address0     |  out|   12|   ap_memory|                                                     merlin_input_9_0_buf|         array|
|merlin_input_9_0_buf_ce0          |  out|    1|   ap_memory|                                                     merlin_input_9_0_buf|         array|
|merlin_input_9_0_buf_q0           |   in|   32|   ap_memory|                                                     merlin_input_9_0_buf|         array|
|merlin_input_9_0_buf_address1     |  out|   12|   ap_memory|                                                     merlin_input_9_0_buf|         array|
|merlin_input_9_0_buf_ce1          |  out|    1|   ap_memory|                                                     merlin_input_9_0_buf|         array|
|merlin_input_9_0_buf_q1           |   in|   32|   ap_memory|                                                     merlin_input_9_0_buf|         array|
|merlin_input_9_0_buf_25_address0  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_25|         array|
|merlin_input_9_0_buf_25_ce0       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_25|         array|
|merlin_input_9_0_buf_25_q0        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_25|         array|
|merlin_input_9_0_buf_25_address1  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_25|         array|
|merlin_input_9_0_buf_25_ce1       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_25|         array|
|merlin_input_9_0_buf_25_q1        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_25|         array|
|merlin_input_9_0_buf_26_address0  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_26|         array|
|merlin_input_9_0_buf_26_ce0       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_26|         array|
|merlin_input_9_0_buf_26_q0        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_26|         array|
|merlin_input_9_0_buf_26_address1  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_26|         array|
|merlin_input_9_0_buf_26_ce1       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_26|         array|
|merlin_input_9_0_buf_26_q1        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_26|         array|
|merlin_input_9_0_buf_27_address0  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_27|         array|
|merlin_input_9_0_buf_27_ce0       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_27|         array|
|merlin_input_9_0_buf_27_q0        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_27|         array|
|merlin_input_9_0_buf_27_address1  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_27|         array|
|merlin_input_9_0_buf_27_ce1       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_27|         array|
|merlin_input_9_0_buf_27_q1        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_27|         array|
|merlin_input_9_0_buf_28_address0  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_28|         array|
|merlin_input_9_0_buf_28_ce0       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_28|         array|
|merlin_input_9_0_buf_28_q0        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_28|         array|
|merlin_input_9_0_buf_28_address1  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_28|         array|
|merlin_input_9_0_buf_28_ce1       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_28|         array|
|merlin_input_9_0_buf_28_q1        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_28|         array|
|merlin_input_9_0_buf_29_address0  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_29|         array|
|merlin_input_9_0_buf_29_ce0       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_29|         array|
|merlin_input_9_0_buf_29_q0        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_29|         array|
|merlin_input_9_0_buf_29_address1  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_29|         array|
|merlin_input_9_0_buf_29_ce1       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_29|         array|
|merlin_input_9_0_buf_29_q1        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_29|         array|
|merlin_input_9_0_buf_30_address0  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_30|         array|
|merlin_input_9_0_buf_30_ce0       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_30|         array|
|merlin_input_9_0_buf_30_q0        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_30|         array|
|merlin_input_9_0_buf_30_address1  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_30|         array|
|merlin_input_9_0_buf_30_ce1       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_30|         array|
|merlin_input_9_0_buf_30_q1        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_30|         array|
|merlin_input_9_0_buf_31_address0  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_31|         array|
|merlin_input_9_0_buf_31_ce0       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_31|         array|
|merlin_input_9_0_buf_31_q0        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_31|         array|
|merlin_input_9_0_buf_31_address1  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_31|         array|
|merlin_input_9_0_buf_31_ce1       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_31|         array|
|merlin_input_9_0_buf_31_q1        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_31|         array|
|merlin_input_9_0_buf_32_address0  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_32|         array|
|merlin_input_9_0_buf_32_ce0       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_32|         array|
|merlin_input_9_0_buf_32_q0        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_32|         array|
|merlin_input_9_0_buf_32_address1  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_32|         array|
|merlin_input_9_0_buf_32_ce1       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_32|         array|
|merlin_input_9_0_buf_32_q1        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_32|         array|
|merlin_input_9_0_buf_33_address0  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_33|         array|
|merlin_input_9_0_buf_33_ce0       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_33|         array|
|merlin_input_9_0_buf_33_q0        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_33|         array|
|merlin_input_9_0_buf_33_address1  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_33|         array|
|merlin_input_9_0_buf_33_ce1       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_33|         array|
|merlin_input_9_0_buf_33_q1        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_33|         array|
|merlin_input_9_0_buf_34_address0  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_34|         array|
|merlin_input_9_0_buf_34_ce0       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_34|         array|
|merlin_input_9_0_buf_34_q0        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_34|         array|
|merlin_input_9_0_buf_34_address1  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_34|         array|
|merlin_input_9_0_buf_34_ce1       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_34|         array|
|merlin_input_9_0_buf_34_q1        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_34|         array|
|merlin_input_9_0_buf_35_address0  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_35|         array|
|merlin_input_9_0_buf_35_ce0       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_35|         array|
|merlin_input_9_0_buf_35_q0        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_35|         array|
|merlin_input_9_0_buf_35_address1  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_35|         array|
|merlin_input_9_0_buf_35_ce1       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_35|         array|
|merlin_input_9_0_buf_35_q1        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_35|         array|
|merlin_input_9_0_buf_36_address0  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_36|         array|
|merlin_input_9_0_buf_36_ce0       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_36|         array|
|merlin_input_9_0_buf_36_q0        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_36|         array|
|merlin_input_9_0_buf_36_address1  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_36|         array|
|merlin_input_9_0_buf_36_ce1       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_36|         array|
|merlin_input_9_0_buf_36_q1        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_36|         array|
|merlin_input_9_0_buf_37_address0  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_37|         array|
|merlin_input_9_0_buf_37_ce0       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_37|         array|
|merlin_input_9_0_buf_37_q0        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_37|         array|
|merlin_input_9_0_buf_37_address1  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_37|         array|
|merlin_input_9_0_buf_37_ce1       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_37|         array|
|merlin_input_9_0_buf_37_q1        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_37|         array|
|merlin_input_9_0_buf_38_address0  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_38|         array|
|merlin_input_9_0_buf_38_ce0       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_38|         array|
|merlin_input_9_0_buf_38_q0        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_38|         array|
|merlin_input_9_0_buf_38_address1  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_38|         array|
|merlin_input_9_0_buf_38_ce1       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_38|         array|
|merlin_input_9_0_buf_38_q1        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_38|         array|
|merlin_input_9_0_buf_39_address0  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_39|         array|
|merlin_input_9_0_buf_39_ce0       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_39|         array|
|merlin_input_9_0_buf_39_q0        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_39|         array|
|merlin_input_9_0_buf_39_address1  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_39|         array|
|merlin_input_9_0_buf_39_ce1       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_39|         array|
|merlin_input_9_0_buf_39_q1        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_39|         array|
|merlin_input_9_0_buf_40_address0  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_40|         array|
|merlin_input_9_0_buf_40_ce0       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_40|         array|
|merlin_input_9_0_buf_40_q0        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_40|         array|
|merlin_input_9_0_buf_40_address1  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_40|         array|
|merlin_input_9_0_buf_40_ce1       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_40|         array|
|merlin_input_9_0_buf_40_q1        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_40|         array|
|merlin_input_9_0_buf_41_address0  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_41|         array|
|merlin_input_9_0_buf_41_ce0       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_41|         array|
|merlin_input_9_0_buf_41_q0        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_41|         array|
|merlin_input_9_0_buf_41_address1  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_41|         array|
|merlin_input_9_0_buf_41_ce1       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_41|         array|
|merlin_input_9_0_buf_41_q1        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_41|         array|
|merlin_input_9_0_buf_42_address0  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_42|         array|
|merlin_input_9_0_buf_42_ce0       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_42|         array|
|merlin_input_9_0_buf_42_q0        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_42|         array|
|merlin_input_9_0_buf_42_address1  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_42|         array|
|merlin_input_9_0_buf_42_ce1       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_42|         array|
|merlin_input_9_0_buf_42_q1        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_42|         array|
|merlin_input_9_0_buf_43_address0  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_43|         array|
|merlin_input_9_0_buf_43_ce0       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_43|         array|
|merlin_input_9_0_buf_43_q0        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_43|         array|
|merlin_input_9_0_buf_43_address1  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_43|         array|
|merlin_input_9_0_buf_43_ce1       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_43|         array|
|merlin_input_9_0_buf_43_q1        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_43|         array|
|merlin_input_9_0_buf_44_address0  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_44|         array|
|merlin_input_9_0_buf_44_ce0       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_44|         array|
|merlin_input_9_0_buf_44_q0        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_44|         array|
|merlin_input_9_0_buf_44_address1  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_44|         array|
|merlin_input_9_0_buf_44_ce1       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_44|         array|
|merlin_input_9_0_buf_44_q1        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_44|         array|
|merlin_input_9_0_buf_45_address0  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_45|         array|
|merlin_input_9_0_buf_45_ce0       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_45|         array|
|merlin_input_9_0_buf_45_q0        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_45|         array|
|merlin_input_9_0_buf_45_address1  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_45|         array|
|merlin_input_9_0_buf_45_ce1       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_45|         array|
|merlin_input_9_0_buf_45_q1        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_45|         array|
|merlin_input_9_0_buf_46_address0  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_46|         array|
|merlin_input_9_0_buf_46_ce0       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_46|         array|
|merlin_input_9_0_buf_46_q0        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_46|         array|
|merlin_input_9_0_buf_46_address1  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_46|         array|
|merlin_input_9_0_buf_46_ce1       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_46|         array|
|merlin_input_9_0_buf_46_q1        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_46|         array|
|merlin_input_9_0_buf_47_address0  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_47|         array|
|merlin_input_9_0_buf_47_ce0       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_47|         array|
|merlin_input_9_0_buf_47_q0        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_47|         array|
|merlin_input_9_0_buf_47_address1  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_47|         array|
|merlin_input_9_0_buf_47_ce1       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_47|         array|
|merlin_input_9_0_buf_47_q1        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_47|         array|
|merlin_input_9_0_buf_48_address0  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_48|         array|
|merlin_input_9_0_buf_48_ce0       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_48|         array|
|merlin_input_9_0_buf_48_q0        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_48|         array|
|merlin_input_9_0_buf_48_address1  |  out|   12|   ap_memory|                                                  merlin_input_9_0_buf_48|         array|
|merlin_input_9_0_buf_48_ce1       |  out|    1|   ap_memory|                                                  merlin_input_9_0_buf_48|         array|
|merlin_input_9_0_buf_48_q1        |   in|   32|   ap_memory|                                                  merlin_input_9_0_buf_48|         array|
|weight_9_0_buf_0_0_0_load         |   in|   32|     ap_none|                                                weight_9_0_buf_0_0_0_load|        scalar|
|weight_9_0_buf_0_0_1_load         |   in|   32|     ap_none|                                                weight_9_0_buf_0_0_1_load|        scalar|
|weight_9_0_buf_0_0_2_load         |   in|   32|     ap_none|                                                weight_9_0_buf_0_0_2_load|        scalar|
|weight_9_0_buf_0_0_3_load         |   in|   32|     ap_none|                                                weight_9_0_buf_0_0_3_load|        scalar|
|weight_9_0_buf_0_0_4_load         |   in|   32|     ap_none|                                                weight_9_0_buf_0_0_4_load|        scalar|
|weight_9_0_buf_0_1_0_load         |   in|   32|     ap_none|                                                weight_9_0_buf_0_1_0_load|        scalar|
|weight_9_0_buf_0_1_1_load         |   in|   32|     ap_none|                                                weight_9_0_buf_0_1_1_load|        scalar|
|weight_9_0_buf_0_1_2_load         |   in|   32|     ap_none|                                                weight_9_0_buf_0_1_2_load|        scalar|
|weight_9_0_buf_0_1_3_load         |   in|   32|     ap_none|                                                weight_9_0_buf_0_1_3_load|        scalar|
|weight_9_0_buf_0_1_4_load         |   in|   32|     ap_none|                                                weight_9_0_buf_0_1_4_load|        scalar|
|weight_9_0_buf_0_2_0_load         |   in|   32|     ap_none|                                                weight_9_0_buf_0_2_0_load|        scalar|
|weight_9_0_buf_0_2_1_load         |   in|   32|     ap_none|                                                weight_9_0_buf_0_2_1_load|        scalar|
|weight_9_0_buf_0_2_2_load         |   in|   32|     ap_none|                                                weight_9_0_buf_0_2_2_load|        scalar|
|weight_9_0_buf_0_2_3_load         |   in|   32|     ap_none|                                                weight_9_0_buf_0_2_3_load|        scalar|
|weight_9_0_buf_0_2_4_load         |   in|   32|     ap_none|                                                weight_9_0_buf_0_2_4_load|        scalar|
|weight_9_0_buf_0_3_0_load         |   in|   32|     ap_none|                                                weight_9_0_buf_0_3_0_load|        scalar|
|weight_9_0_buf_0_3_1_load         |   in|   32|     ap_none|                                                weight_9_0_buf_0_3_1_load|        scalar|
|weight_9_0_buf_0_3_2_load         |   in|   32|     ap_none|                                                weight_9_0_buf_0_3_2_load|        scalar|
|weight_9_0_buf_0_3_3_load         |   in|   32|     ap_none|                                                weight_9_0_buf_0_3_3_load|        scalar|
|weight_9_0_buf_0_3_4_load         |   in|   32|     ap_none|                                                weight_9_0_buf_0_3_4_load|        scalar|
|weight_9_0_buf_0_4_0_load         |   in|   32|     ap_none|                                                weight_9_0_buf_0_4_0_load|        scalar|
|weight_9_0_buf_0_4_1_load         |   in|   32|     ap_none|                                                weight_9_0_buf_0_4_1_load|        scalar|
|weight_9_0_buf_0_4_2_load         |   in|   32|     ap_none|                                                weight_9_0_buf_0_4_2_load|        scalar|
|weight_9_0_buf_0_4_3_load         |   in|   32|     ap_none|                                                weight_9_0_buf_0_4_3_load|        scalar|
|weight_9_0_buf_0_4_4_load         |   in|   32|     ap_none|                                                weight_9_0_buf_0_4_4_load|        scalar|
+----------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

