

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config12_s'
================================================================
* Date:           Sun May  4 16:36:08 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  15.563 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       48|  60.000 ns|  1.440 us|    2|   48|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------------------------------+
        |                                                                                    |                                                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                  Pipeline                 |
        |                                      Instance                                      |                                  Module                                 |   min   |   max   |    min   |    max   | min | max |                    Type                   |
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------------------------------+
        |call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config12_s_fu_211         |shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config12_s                |        0|        0|      0 ns|      0 ns|    1|    1|                                        yes|
        |grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config12_mult_s_fu_335  |dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config12_mult_s  |       45|       46|  1.350 us|  1.380 us|   45|   45|  loop rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    505|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        1|   6|   1418|   1796|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     66|    -|
|Register         |        -|   -|    404|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        1|   6|   1822|   2367|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        1|   6|      4|     11|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                      Instance                                      |                                  Module                                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config12_mult_s_fu_335  |dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config12_mult_s  |        1|   6|  777|  1206|    0|
    |call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config12_s_fu_211         |shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config12_s                |        0|   0|  641|   590|    0|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                               |                                                                         |        1|   6| 1418|  1796|    0|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln303_fu_544_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln307_fu_591_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln313_fu_613_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln318_fu_561_p2              |         +|   0|  0|  39|          32|           1|
    |and_ln284_1_fu_497_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln284_fu_491_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_state3                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_condition_312                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_434                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op26_call_state3    |       and|   0|  0|   2|           1|           1|
    |icmp_ln284_1_fu_453_p2           |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln284_7_fu_469_p2           |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln284_8_fu_485_p2           |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln284_fu_435_p2             |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln303_fu_549_p2             |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln307_fu_596_p2             |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln313_fu_608_p2             |      icmp|   0|  0|  39|          32|           2|
    |select_ln313_fu_618_p3           |    select|   0|  0|  32|           1|           2|
    |select_ln318_fu_566_p3           |    select|   0|  0|  32|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 505|         359|          29|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  17|          4|    1|          4|
    |ap_phi_mux_storemerge_phi_fu_204_p4  |  13|          3|   32|         96|
    |layer12_out_blk_n                    |   9|          2|    1|          2|
    |pX                                   |   9|          2|   32|         64|
    |pY                                   |   9|          2|   32|         64|
    |sX                                   |   9|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  66|         15|  130|        294|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                               Name                                              | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln284_1_reg_656                                                                              |   1|   0|    1|          0|
    |ap_CS_fsm                                                                                        |   3|   0|    3|          0|
    |grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config12_mult_s_fu_335_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln284_reg_642                                                                               |   1|   0|    1|          0|
    |pX                                                                                               |  32|   0|   32|          0|
    |pY                                                                                               |  32|   0|   32|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9                |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1              |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_10             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_11             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_12             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_13             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_14             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_15             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_16             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_17             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_18             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_19             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_2              |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_20             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_21             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_22             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_23             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_24             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_25             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_26             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_27             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_28             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_29             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_3              |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_30             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_31             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_32             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_33             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_34             |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_4              |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_5              |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_6              |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_7              |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_8              |   6|   0|    6|          0|
    |p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_9              |   6|   0|    6|          0|
    |sX                                                                                               |  32|   0|   32|          0|
    |sY                                                                                               |  32|   0|   32|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig                        |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1                      |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2                      |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3                      |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4                      |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5                      |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6                      |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7                      |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8                      |   6|   0|    6|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9                      |   6|   0|    6|          0|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                            | 404|   0|  404|          0|
    +-------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config12>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config12>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config12>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config12>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config12>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config12>|  return value|
|p_read                      |   in|    6|     ap_none|                                                                   p_read|        scalar|
|p_read1                     |   in|    6|     ap_none|                                                                  p_read1|        scalar|
|p_read2                     |   in|    6|     ap_none|                                                                  p_read2|        scalar|
|p_read3                     |   in|    6|     ap_none|                                                                  p_read3|        scalar|
|p_read4                     |   in|    6|     ap_none|                                                                  p_read4|        scalar|
|layer12_out_din             |  out|  114|     ap_fifo|                                                              layer12_out|       pointer|
|layer12_out_full_n          |   in|    1|     ap_fifo|                                                              layer12_out|       pointer|
|layer12_out_write           |  out|    1|     ap_fifo|                                                              layer12_out|       pointer|
|layer12_out_num_data_valid  |   in|    5|     ap_fifo|                                                              layer12_out|       pointer|
|layer12_out_fifo_cap        |   in|    5|     ap_fifo|                                                              layer12_out|       pointer|
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

