// lphy_ss_top_ifft_blocktostream_DUT_0.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module lphy_ss_top_ifft_blocktostream_DUT_0 (
		input  wire        clk,                  //           clock.clk
		input  wire        areset,               //     clock_reset.reset
		input  wire        bus_clk,              //       bus_clock.clk
		input  wire        bus_areset,           // bus_clock_reset.reset
		input  wire [13:0] busIn_address,        //             bus.address
		input  wire [0:0]  busIn_read,           //                .read
		input  wire [0:0]  busIn_write,          //                .write
		input  wire [31:0] busIn_writedata,      //                .writedata
		output wire [31:0] busOut_readdata,      //                .readdata
		output wire [0:0]  busOut_readdatavalid, //                .readdatavalid
		output wire [0:0]  busOut_waitrequest,   //                .waitrequest
		input  wire [15:0] data1_im,             //             exp.data_data1_im
		input  wire [15:0] data1_re,             //                .data_data1_re
		input  wire [0:0]  valid1_s,             //                .valid_valid1_s
		input  wire [7:0]  channel1_s,           //                .channel_channel1_s
		input  wire [3:0]  size1_s,              //                .data_size1_s
		input  wire [10:0] cplen1_s,             //                .data_cplen1_s
		input  wire [11:0] nsc1_s,               //                .data_nsc1_s
		input  wire [15:0] ifft_gain_re_l1_s,    //                .data_ifft_gain_re_l1_s
		input  wire [15:0] ifft_gain_im_l1_s,    //                .data_ifft_gain_im_l1_s
		input  wire [3:0]  ifft_shift_l1_s,      //                .data_ifft_shift_l1_s
		input  wire [15:0] ifft_mux_const_l1_s,  //                .data_ifft_mux_const_l1_s
		input  wire [0:0]  muxsel_l1_s,          //                .data_muxsel_l1_s
		input  wire [0:0]  DC_SC_EN_s,           //                .data_DC_SC_EN_s
		input  wire [0:0]  CP_EN1_s,             //                .data_CP_EN1_s
		input  wire [0:0]  ripple_comp_en_s,     //                .data_ripple_comp_en_s
		input  wire [0:0]  rc_bw_sel_s,          //                .data_rc_bw_sel_s
		input  wire [63:0] timeref_in_s,         //                .data_timeref_in_s
		output wire [0:0]  vout2_s,              //                .data_vout2_s
		output wire [1:0]  cout2_s,              //                .data_cout2_s
		output wire [15:0] dout2_im,             //                .data_dout2_im
		output wire [15:0] dout2_re,             //                .data_dout2_re
		output wire [15:0] td_ifft_out_data_im,  //                .data_td_ifft_out_data_im
		output wire [15:0] td_ifft_out_data_re,  //                .data_td_ifft_out_data_re
		output wire [7:0]  td_ifft_out_ch_s,     //                .channel_td_ifft_out_ch_s
		output wire [0:0]  td_ifft_out_valid_s,  //                .valid_td_ifft_out_valid_s
		output wire [3:0]  ifft_size_out_s,      //                .data_ifft_size_out_s
		output wire [10:0] ifft_cp_out_s,        //                .data_ifft_cp_out_s
		output wire [0:0]  fd_data_v_s,          //                .valid_fd_data_v_s
		output wire [7:0]  fd_data_c_s,          //                .channel_fd_data_c_s
		output wire [15:0] fd_data_q_im,         //                .data_fd_data_q_im
		output wire [15:0] fd_data_q_re,         //                .data_fd_data_q_re
		output wire [63:0] fd_timeref_out_s      //                .data_fd_timeref_out_s
	);

	ifft_blocktostream_DUT ifft_blocktostream_dut_0 (
		.clk                  (clk),                  //   input,   width = 1,           clock.clk
		.areset               (areset),               //   input,   width = 1,     clock_reset.reset
		.bus_clk              (bus_clk),              //   input,   width = 1,       bus_clock.clk
		.bus_areset           (bus_areset),           //   input,   width = 1, bus_clock_reset.reset
		.busIn_address        (busIn_address),        //   input,  width = 14,             bus.address
		.busIn_read           (busIn_read),           //   input,   width = 1,                .read
		.busIn_write          (busIn_write),          //   input,   width = 1,                .write
		.busIn_writedata      (busIn_writedata),      //   input,  width = 32,                .writedata
		.busOut_readdata      (busOut_readdata),      //  output,  width = 32,                .readdata
		.busOut_readdatavalid (busOut_readdatavalid), //  output,   width = 1,                .readdatavalid
		.busOut_waitrequest   (busOut_waitrequest),   //  output,   width = 1,                .waitrequest
		.data1_im             (data1_im),             //   input,  width = 16,             exp.data_data1_im
		.data1_re             (data1_re),             //   input,  width = 16,                .data_data1_re
		.valid1_s             (valid1_s),             //   input,   width = 1,                .valid_valid1_s
		.channel1_s           (channel1_s),           //   input,   width = 8,                .channel_channel1_s
		.size1_s              (size1_s),              //   input,   width = 4,                .data_size1_s
		.cplen1_s             (cplen1_s),             //   input,  width = 11,                .data_cplen1_s
		.nsc1_s               (nsc1_s),               //   input,  width = 12,                .data_nsc1_s
		.ifft_gain_re_l1_s    (ifft_gain_re_l1_s),    //   input,  width = 16,                .data_ifft_gain_re_l1_s
		.ifft_gain_im_l1_s    (ifft_gain_im_l1_s),    //   input,  width = 16,                .data_ifft_gain_im_l1_s
		.ifft_shift_l1_s      (ifft_shift_l1_s),      //   input,   width = 4,                .data_ifft_shift_l1_s
		.ifft_mux_const_l1_s  (ifft_mux_const_l1_s),  //   input,  width = 16,                .data_ifft_mux_const_l1_s
		.muxsel_l1_s          (muxsel_l1_s),          //   input,   width = 1,                .data_muxsel_l1_s
		.DC_SC_EN_s           (DC_SC_EN_s),           //   input,   width = 1,                .data_DC_SC_EN_s
		.CP_EN1_s             (CP_EN1_s),             //   input,   width = 1,                .data_CP_EN1_s
		.ripple_comp_en_s     (ripple_comp_en_s),     //   input,   width = 1,                .data_ripple_comp_en_s
		.rc_bw_sel_s          (rc_bw_sel_s),          //   input,   width = 1,                .data_rc_bw_sel_s
		.timeref_in_s         (timeref_in_s),         //   input,  width = 64,                .data_timeref_in_s
		.vout2_s              (vout2_s),              //  output,   width = 1,                .data_vout2_s
		.cout2_s              (cout2_s),              //  output,   width = 2,                .data_cout2_s
		.dout2_im             (dout2_im),             //  output,  width = 16,                .data_dout2_im
		.dout2_re             (dout2_re),             //  output,  width = 16,                .data_dout2_re
		.td_ifft_out_data_im  (td_ifft_out_data_im),  //  output,  width = 16,                .data_td_ifft_out_data_im
		.td_ifft_out_data_re  (td_ifft_out_data_re),  //  output,  width = 16,                .data_td_ifft_out_data_re
		.td_ifft_out_ch_s     (td_ifft_out_ch_s),     //  output,   width = 8,                .channel_td_ifft_out_ch_s
		.td_ifft_out_valid_s  (td_ifft_out_valid_s),  //  output,   width = 1,                .valid_td_ifft_out_valid_s
		.ifft_size_out_s      (ifft_size_out_s),      //  output,   width = 4,                .data_ifft_size_out_s
		.ifft_cp_out_s        (ifft_cp_out_s),        //  output,  width = 11,                .data_ifft_cp_out_s
		.fd_data_v_s          (fd_data_v_s),          //  output,   width = 1,                .valid_fd_data_v_s
		.fd_data_c_s          (fd_data_c_s),          //  output,   width = 8,                .channel_fd_data_c_s
		.fd_data_q_im         (fd_data_q_im),         //  output,  width = 16,                .data_fd_data_q_im
		.fd_data_q_re         (fd_data_q_re),         //  output,  width = 16,                .data_fd_data_q_re
		.fd_timeref_out_s     (fd_timeref_out_s)      //  output,  width = 64,                .data_fd_timeref_out_s
	);

endmodule
