// Seed: 429581570
module module_0 (
    output wire id_0,
    input  tri  id_1
);
  tri1 id_3 = -1;
  parameter id_4 = -1;
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
  id_5 :
  assert property (@(posedge -1) 1) id_0 = -1'b0;
endmodule
module module_1 (
    output tri  id_0,
    output wor  id_1,
    input  tri1 id_2
);
  id_4(
      -1'b0, id_2, 1'd0
  );
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_2
  );
  assign modCall_1.type_7 = 0;
  wire id_6;
endmodule
module module_2;
  assign id_1 = id_1;
  assign id_2 = 1;
endmodule
