$date
	Fri Oct 07 10:57:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ANdecoder_tb $end
$var wire 8 ! Nc [7:0] $end
$var reg 12 " ANe [11:0] $end
$scope module D0 $end
$var wire 12 # ANe [11:0] $end
$var wire 4 $ not_mod_tri [3:0] $end
$var wire 12 % not_error_bit [11:0] $end
$var wire 4 & mod_tri [3:0] $end
$var wire 12 ' error_bit [11:0] $end
$var wire 8 ( Nc [7:0] $end
$var wire 12 ) ANc [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110011001100 )
b11111100 (
b1 '
b1 &
b111111111110 %
b1110 $
b110011001101 #
b110011001101 "
b11111100 !
$end
#10
b111111111101 %
b1101 $
b10 '
b110011001100 )
b10 &
b110011001110 "
b110011001110 #
#20
b111111101111 %
b1100 $
b10000 '
b11111100 !
b11111100 (
b110011001100 )
b11 &
b110011011100 "
b110011011100 #
#30
b111111011111 %
b1001 $
b100000 '
b11111100 !
b11111100 (
b110011001100 )
b110 &
b110011101100 "
b110011101100 #
#40
b111011111111 %
b110 $
b100000000 '
b11111100 !
b11111100 (
b110011001100 )
b1001 &
b110111001100 "
b110111001100 #
#50
b110111111111 %
b1010 $
b1000000000 '
b11111100 !
b11111100 (
b110011001100 )
b101 &
b111011001100 "
b111011001100 #
#60
