{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 07 11:03:23 2023 " "Info: Processing started: Thu Sep 07 11:03:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off compteur3bcd -c compteur3bcd --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off compteur3bcd -c compteur3bcd --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "H " "Info: Assuming node \"H\" is an undefined clock" {  } { { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "H" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "H register iq\[0\] register iq\[3\] 299.13 MHz 3.343 ns Internal " "Info: Clock \"H\" has Internal fmax of 299.13 MHz between source register \"iq\[0\]\" and destination register \"iq\[3\]\" (period= 3.343 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.129 ns + Longest register register " "Info: + Longest register to register delay is 3.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns iq\[0\] 1 REG LCFF_X64_Y12_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y12_N19; Fanout = 5; REG Node = 'iq\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iq[0] } "NODE_NAME" } } { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.376 ns) 0.719 ns id~31 2 COMB LCCOMB_X64_Y12_N26 5 " "Info: 2: + IC(0.343 ns) + CELL(0.376 ns) = 0.719 ns; Loc. = LCCOMB_X64_Y12_N26; Fanout = 5; COMB Node = 'id~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { iq[0] id~31 } "NODE_NAME" } } { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 1.128 ns id~34 3 COMB LCCOMB_X64_Y12_N2 4 " "Info: 3: + IC(0.259 ns) + CELL(0.150 ns) = 1.128 ns; Loc. = LCCOMB_X64_Y12_N2; Fanout = 4; COMB Node = 'id~34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { id~31 id~34 } "NODE_NAME" } } { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.393 ns) 1.796 ns Add0~4 4 COMB LCCOMB_X64_Y12_N10 2 " "Info: 4: + IC(0.275 ns) + CELL(0.393 ns) = 1.796 ns; Loc. = LCCOMB_X64_Y12_N10; Fanout = 2; COMB Node = 'Add0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.668 ns" { id~34 Add0~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.867 ns Add0~6 5 COMB LCCOMB_X64_Y12_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.867 ns; Loc. = LCCOMB_X64_Y12_N12; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~4 Add0~6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.026 ns Add0~8 6 COMB LCCOMB_X64_Y12_N14 1 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 2.026 ns; Loc. = LCCOMB_X64_Y12_N14; Fanout = 1; COMB Node = 'Add0~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~6 Add0~8 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.436 ns Add0~9 7 COMB LCCOMB_X64_Y12_N16 1 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 2.436 ns; Loc. = LCCOMB_X64_Y12_N16; Fanout = 1; COMB Node = 'Add0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~8 Add0~9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.150 ns) 3.045 ns iq\[3\]~0 8 COMB LCCOMB_X64_Y12_N8 1 " "Info: 8: + IC(0.459 ns) + CELL(0.150 ns) = 3.045 ns; Loc. = LCCOMB_X64_Y12_N8; Fanout = 1; COMB Node = 'iq\[3\]~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { Add0~9 iq[3]~0 } "NODE_NAME" } } { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.129 ns iq\[3\] 9 REG LCFF_X64_Y12_N9 8 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 3.129 ns; Loc. = LCFF_X64_Y12_N9; Fanout = 8; REG Node = 'iq\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { iq[3]~0 iq[3] } "NODE_NAME" } } { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.793 ns ( 57.30 % ) " "Info: Total cell delay = 1.793 ns ( 57.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.336 ns ( 42.70 % ) " "Info: Total interconnect delay = 1.336 ns ( 42.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.129 ns" { iq[0] id~31 id~34 Add0~4 Add0~6 Add0~8 Add0~9 iq[3]~0 iq[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.129 ns" { iq[0] {} id~31 {} id~34 {} Add0~4 {} Add0~6 {} Add0~8 {} Add0~9 {} iq[3]~0 {} iq[3] {} } { 0.000ns 0.343ns 0.259ns 0.275ns 0.000ns 0.000ns 0.000ns 0.459ns 0.000ns } { 0.000ns 0.376ns 0.150ns 0.393ns 0.071ns 0.159ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "H destination 3.335 ns + Shortest register " "Info: + Shortest clock path from clock \"H\" to destination register is 3.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns H 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'H'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { H } "NODE_NAME" } } { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.537 ns) 3.335 ns iq\[3\] 2 REG LCFF_X64_Y12_N9 8 " "Info: 2: + IC(1.936 ns) + CELL(0.537 ns) = 3.335 ns; Loc. = LCFF_X64_Y12_N9; Fanout = 8; REG Node = 'iq\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { H iq[3] } "NODE_NAME" } } { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 41.95 % ) " "Info: Total cell delay = 1.399 ns ( 41.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.936 ns ( 58.05 % ) " "Info: Total interconnect delay = 1.936 ns ( 58.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { H iq[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { H {} H~combout {} iq[3] {} } { 0.000ns 0.000ns 1.936ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "H source 3.335 ns - Longest register " "Info: - Longest clock path from clock \"H\" to source register is 3.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns H 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'H'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { H } "NODE_NAME" } } { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.537 ns) 3.335 ns iq\[0\] 2 REG LCFF_X64_Y12_N19 5 " "Info: 2: + IC(1.936 ns) + CELL(0.537 ns) = 3.335 ns; Loc. = LCFF_X64_Y12_N19; Fanout = 5; REG Node = 'iq\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { H iq[0] } "NODE_NAME" } } { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 41.95 % ) " "Info: Total cell delay = 1.399 ns ( 41.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.936 ns ( 58.05 % ) " "Info: Total interconnect delay = 1.936 ns ( 58.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { H iq[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { H {} H~combout {} iq[0] {} } { 0.000ns 0.000ns 1.936ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { H iq[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { H {} H~combout {} iq[3] {} } { 0.000ns 0.000ns 1.936ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { H iq[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { H {} H~combout {} iq[0] {} } { 0.000ns 0.000ns 1.936ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.129 ns" { iq[0] id~31 id~34 Add0~4 Add0~6 Add0~8 Add0~9 iq[3]~0 iq[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.129 ns" { iq[0] {} id~31 {} id~34 {} Add0~4 {} Add0~6 {} Add0~8 {} Add0~9 {} iq[3]~0 {} iq[3] {} } { 0.000ns 0.343ns 0.259ns 0.275ns 0.000ns 0.000ns 0.000ns 0.459ns 0.000ns } { 0.000ns 0.376ns 0.150ns 0.393ns 0.071ns 0.159ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { H iq[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { H {} H~combout {} iq[3] {} } { 0.000ns 0.000ns 1.936ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { H iq[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { H {} H~combout {} iq[0] {} } { 0.000ns 0.000ns 1.936ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "iq\[3\] C H 5.980 ns register " "Info: tsu for register \"iq\[3\]\" (data pin = \"C\", clock pin = \"H\") is 5.980 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.351 ns + Longest pin register " "Info: + Longest pin to register delay is 9.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns C 1 PIN PIN_V1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 6; PIN Node = 'C'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.090 ns) + CELL(0.393 ns) 7.335 ns Add0~2 2 COMB LCCOMB_X64_Y12_N24 1 " "Info: 2: + IC(6.090 ns) + CELL(0.393 ns) = 7.335 ns; Loc. = LCCOMB_X64_Y12_N24; Fanout = 1; COMB Node = 'Add0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.483 ns" { C Add0~2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.414 ns) 8.018 ns Add0~4 3 COMB LCCOMB_X64_Y12_N10 2 " "Info: 3: + IC(0.269 ns) + CELL(0.414 ns) = 8.018 ns; Loc. = LCCOMB_X64_Y12_N10; Fanout = 2; COMB Node = 'Add0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { Add0~2 Add0~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.089 ns Add0~6 4 COMB LCCOMB_X64_Y12_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 8.089 ns; Loc. = LCCOMB_X64_Y12_N12; Fanout = 2; COMB Node = 'Add0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~4 Add0~6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.248 ns Add0~8 5 COMB LCCOMB_X64_Y12_N14 1 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 8.248 ns; Loc. = LCCOMB_X64_Y12_N14; Fanout = 1; COMB Node = 'Add0~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~6 Add0~8 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.658 ns Add0~9 6 COMB LCCOMB_X64_Y12_N16 1 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 8.658 ns; Loc. = LCCOMB_X64_Y12_N16; Fanout = 1; COMB Node = 'Add0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~8 Add0~9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.150 ns) 9.267 ns iq\[3\]~0 7 COMB LCCOMB_X64_Y12_N8 1 " "Info: 7: + IC(0.459 ns) + CELL(0.150 ns) = 9.267 ns; Loc. = LCCOMB_X64_Y12_N8; Fanout = 1; COMB Node = 'iq\[3\]~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { Add0~9 iq[3]~0 } "NODE_NAME" } } { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.351 ns iq\[3\] 8 REG LCFF_X64_Y12_N9 8 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 9.351 ns; Loc. = LCFF_X64_Y12_N9; Fanout = 8; REG Node = 'iq\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { iq[3]~0 iq[3] } "NODE_NAME" } } { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.533 ns ( 27.09 % ) " "Info: Total cell delay = 2.533 ns ( 27.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.818 ns ( 72.91 % ) " "Info: Total interconnect delay = 6.818 ns ( 72.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.351 ns" { C Add0~2 Add0~4 Add0~6 Add0~8 Add0~9 iq[3]~0 iq[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.351 ns" { C {} C~combout {} Add0~2 {} Add0~4 {} Add0~6 {} Add0~8 {} Add0~9 {} iq[3]~0 {} iq[3] {} } { 0.000ns 0.000ns 6.090ns 0.269ns 0.000ns 0.000ns 0.000ns 0.459ns 0.000ns } { 0.000ns 0.852ns 0.393ns 0.414ns 0.071ns 0.159ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "H destination 3.335 ns - Shortest register " "Info: - Shortest clock path from clock \"H\" to destination register is 3.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns H 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'H'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { H } "NODE_NAME" } } { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.537 ns) 3.335 ns iq\[3\] 2 REG LCFF_X64_Y12_N9 8 " "Info: 2: + IC(1.936 ns) + CELL(0.537 ns) = 3.335 ns; Loc. = LCFF_X64_Y12_N9; Fanout = 8; REG Node = 'iq\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { H iq[3] } "NODE_NAME" } } { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 41.95 % ) " "Info: Total cell delay = 1.399 ns ( 41.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.936 ns ( 58.05 % ) " "Info: Total interconnect delay = 1.936 ns ( 58.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { H iq[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { H {} H~combout {} iq[3] {} } { 0.000ns 0.000ns 1.936ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.351 ns" { C Add0~2 Add0~4 Add0~6 Add0~8 Add0~9 iq[3]~0 iq[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.351 ns" { C {} C~combout {} Add0~2 {} Add0~4 {} Add0~6 {} Add0~8 {} Add0~9 {} iq[3]~0 {} iq[3] {} } { 0.000ns 0.000ns 6.090ns 0.269ns 0.000ns 0.000ns 0.000ns 0.459ns 0.000ns } { 0.000ns 0.852ns 0.393ns 0.414ns 0.071ns 0.159ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { H iq[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { H {} H~combout {} iq[3] {} } { 0.000ns 0.000ns 1.936ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "H Q\[3\] iq\[3\] 7.905 ns register " "Info: tco from clock \"H\" to destination pin \"Q\[3\]\" through register \"iq\[3\]\" is 7.905 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "H source 3.335 ns + Longest register " "Info: + Longest clock path from clock \"H\" to source register is 3.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns H 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'H'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { H } "NODE_NAME" } } { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.537 ns) 3.335 ns iq\[3\] 2 REG LCFF_X64_Y12_N9 8 " "Info: 2: + IC(1.936 ns) + CELL(0.537 ns) = 3.335 ns; Loc. = LCFF_X64_Y12_N9; Fanout = 8; REG Node = 'iq\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { H iq[3] } "NODE_NAME" } } { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 41.95 % ) " "Info: Total cell delay = 1.399 ns ( 41.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.936 ns ( 58.05 % ) " "Info: Total interconnect delay = 1.936 ns ( 58.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { H iq[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { H {} H~combout {} iq[3] {} } { 0.000ns 0.000ns 1.936ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.320 ns + Longest register pin " "Info: + Longest register to pin delay is 4.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns iq\[3\] 1 REG LCFF_X64_Y12_N9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y12_N9; Fanout = 8; REG Node = 'iq\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { iq[3] } "NODE_NAME" } } { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(2.788 ns) 4.320 ns Q\[3\] 2 PIN PIN_AC22 0 " "Info: 2: + IC(1.532 ns) + CELL(2.788 ns) = 4.320 ns; Loc. = PIN_AC22; Fanout = 0; PIN Node = 'Q\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.320 ns" { iq[3] Q[3] } "NODE_NAME" } } { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 64.54 % ) " "Info: Total cell delay = 2.788 ns ( 64.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.532 ns ( 35.46 % ) " "Info: Total interconnect delay = 1.532 ns ( 35.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.320 ns" { iq[3] Q[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.320 ns" { iq[3] {} Q[3] {} } { 0.000ns 1.532ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { H iq[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { H {} H~combout {} iq[3] {} } { 0.000ns 0.000ns 1.936ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.320 ns" { iq[3] Q[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.320 ns" { iq[3] {} Q[3] {} } { 0.000ns 1.532ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "iq\[1\] data\[1\] H 1.251 ns register " "Info: th for register \"iq\[1\]\" (data pin = \"data\[1\]\", clock pin = \"H\") is 1.251 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "H destination 3.335 ns + Longest register " "Info: + Longest clock path from clock \"H\" to destination register is 3.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns H 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'H'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { H } "NODE_NAME" } } { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.537 ns) 3.335 ns iq\[1\] 2 REG LCFF_X64_Y12_N5 4 " "Info: 2: + IC(1.936 ns) + CELL(0.537 ns) = 3.335 ns; Loc. = LCFF_X64_Y12_N5; Fanout = 4; REG Node = 'iq\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { H iq[1] } "NODE_NAME" } } { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 41.95 % ) " "Info: Total cell delay = 1.399 ns ( 41.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.936 ns ( 58.05 % ) " "Info: Total interconnect delay = 1.936 ns ( 58.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { H iq[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { H {} H~combout {} iq[1] {} } { 0.000ns 0.000ns 1.936ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.350 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns data\[1\] 1 PIN PIN_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 2; PIN Node = 'data\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.275 ns) 2.266 ns id\[1\]~36 2 COMB LCCOMB_X64_Y12_N4 1 " "Info: 2: + IC(0.992 ns) + CELL(0.275 ns) = 2.266 ns; Loc. = LCCOMB_X64_Y12_N4; Fanout = 1; COMB Node = 'id\[1\]~36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { data[1] id[1]~36 } "NODE_NAME" } } { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.350 ns iq\[1\] 3 REG LCFF_X64_Y12_N5 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.350 ns; Loc. = LCFF_X64_Y12_N5; Fanout = 4; REG Node = 'iq\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { id[1]~36 iq[1] } "NODE_NAME" } } { "compteur3bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur3bcd/compteur3bcd.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.358 ns ( 57.79 % ) " "Info: Total cell delay = 1.358 ns ( 57.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 42.21 % ) " "Info: Total interconnect delay = 0.992 ns ( 42.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { data[1] id[1]~36 iq[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { data[1] {} data[1]~combout {} id[1]~36 {} iq[1] {} } { 0.000ns 0.000ns 0.992ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { H iq[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { H {} H~combout {} iq[1] {} } { 0.000ns 0.000ns 1.936ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { data[1] id[1]~36 iq[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.350 ns" { data[1] {} data[1]~combout {} id[1]~36 {} iq[1] {} } { 0.000ns 0.000ns 0.992ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 07 11:03:23 2023 " "Info: Processing ended: Thu Sep 07 11:03:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
