Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: TopLevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopLevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopLevel"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : TopLevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Chuky-master/Downloads/led_adm_vhdl/led_adm_vhdl/clk_div.vhd" in Library work.
Architecture behavioral of Entity clk_div is up to date.
Compiling vhdl file "C:/Users/Chuky-master/Downloads/led_adm_vhdl/led_adm_vhdl/counter_2b.vhd" in Library work.
Architecture behavioral of Entity counter_2b is up to date.
Compiling vhdl file "C:/Users/Chuky-master/Xilinxs/Proyecto1prueba/GeneradorHamming.vhd" in Library work.
Architecture behavioral of Entity generadorhamming is up to date.
Compiling vhdl file "C:/Users/Chuky-master/Xilinxs/Proyecto1prueba/GeneradorError.vhd" in Library work.
Architecture behavioral of Entity generadorerror is up to date.
Compiling vhdl file "C:/Users/Chuky-master/Xilinxs/Proyecto1prueba/DetectorCorrectorHamming.vhd" in Library work.
Architecture behavioral of Entity detectorcorrectorhamming is up to date.
Compiling vhdl file "C:/Users/Chuky-master/Downloads/led_adm_vhdl/led_adm_vhdl/led_adm.vhd" in Library work.
Architecture behavioral of Entity led_adm is up to date.
Compiling vhdl file "C:/Users/Chuky-master/Xilinxs/Proyecto1prueba/mux.vhd" in Library work.
Architecture bhv of Entity mux is up to date.
Compiling vhdl file "C:/Users/Chuky-master/Xilinxs/Proyecto1prueba/bcd_a_7_seg.vhd" in Library work.
Architecture behavioral of Entity bcd_a_7_seg is up to date.
Compiling vhdl file "C:/Users/Chuky-master/Xilinxs/Proyecto1prueba/decodificador.vhd" in Library work.
Architecture behavioral of Entity decodificador is up to date.
Compiling vhdl file "C:/Users/Chuky-master/Xilinxs/Proyecto1prueba/TopLevel.vhd" in Library work.
Entity <toplevel> compiled.
Entity <toplevel> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TopLevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <GeneradorHamming> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <GeneradorError> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DetectorCorrectorHamming> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <led_adm> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <bhv>).

Analyzing hierarchy for entity <bcd_a_7_seg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <decodificador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk_div> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counter_2b> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TopLevel> in library <work> (Architecture <behavioral>).
Entity <TopLevel> analyzed. Unit <TopLevel> generated.

Analyzing Entity <GeneradorHamming> in library <work> (Architecture <behavioral>).
Entity <GeneradorHamming> analyzed. Unit <GeneradorHamming> generated.

Analyzing Entity <GeneradorError> in library <work> (Architecture <behavioral>).
Entity <GeneradorError> analyzed. Unit <GeneradorError> generated.

Analyzing Entity <DetectorCorrectorHamming> in library <work> (Architecture <behavioral>).
Entity <DetectorCorrectorHamming> analyzed. Unit <DetectorCorrectorHamming> generated.

Analyzing Entity <led_adm> in library <work> (Architecture <behavioral>).
Entity <led_adm> analyzed. Unit <led_adm> generated.

Analyzing Entity <clk_div> in library <work> (Architecture <behavioral>).
Entity <clk_div> analyzed. Unit <clk_div> generated.

Analyzing Entity <counter_2b> in library <work> (Architecture <behavioral>).
Entity <counter_2b> analyzed. Unit <counter_2b> generated.

Analyzing Entity <mux> in library <work> (Architecture <bhv>).
Entity <mux> analyzed. Unit <mux> generated.

Analyzing Entity <bcd_a_7_seg> in library <work> (Architecture <behavioral>).
Entity <bcd_a_7_seg> analyzed. Unit <bcd_a_7_seg> generated.

Analyzing Entity <decodificador> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/Chuky-master/Xilinxs/Proyecto1prueba/decodificador.vhd" line 47: Mux is complete : default of case is discarded
Entity <decodificador> analyzed. Unit <decodificador> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <GeneradorHamming>.
    Related source file is "C:/Users/Chuky-master/Xilinxs/Proyecto1prueba/GeneradorHamming.vhd".
Unit <GeneradorHamming> synthesized.


Synthesizing Unit <GeneradorError>.
    Related source file is "C:/Users/Chuky-master/Xilinxs/Proyecto1prueba/GeneradorError.vhd".
    Found 2-bit adder for signal <cantErrores$addsub0001> created at line 72.
    Found 1-bit adder carry out for signal <cantErrores$addsub0003> created at line 67.
    Found 2-bit adder carry out for signal <cantErrores$addsub0004> created at line 77.
    Found 3-bit comparator greater for signal <dato_hamm_tx_error_0$cmp_gt0000> created at line 80.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <GeneradorError> synthesized.


Synthesizing Unit <DetectorCorrectorHamming>.
    Related source file is "C:/Users/Chuky-master/Xilinxs/Proyecto1prueba/DetectorCorrectorHamming.vhd".
    Found 2-bit adder for signal <cantDeUnosParidad1$addsub0000> created at line 74.
    Found 2-bit adder carry out for signal <cantDeUnosParidad1$addsub0002> created at line 77.
    Found 1-bit adder carry out for signal <cantDeUnosParidad2$addsub0001> created at line 86.
    Found 2-bit adder carry out for signal <cantDeUnosParidad2$addsub0002> created at line 92.
    Found 2-bit adder for signal <cantDeUnosParidad3$add0000> created at line 104.
    Found 2-bit adder carry out for signal <cantDeUnosParidad3$addsub0001> created at line 107.
    Summary:
	inferred   6 Adder/Subtractor(s).
Unit <DetectorCorrectorHamming> synthesized.


Synthesizing Unit <mux>.
    Related source file is "C:/Users/Chuky-master/Xilinxs/Proyecto1prueba/mux.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <Z>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <mux> synthesized.


Synthesizing Unit <bcd_a_7_seg>.
    Related source file is "C:/Users/Chuky-master/Xilinxs/Proyecto1prueba/bcd_a_7_seg.vhd".
Unit <bcd_a_7_seg> synthesized.


Synthesizing Unit <decodificador>.
    Related source file is "C:/Users/Chuky-master/Xilinxs/Proyecto1prueba/decodificador.vhd".
    Found 4x4-bit ROM for signal <display>.
    Summary:
	inferred   1 ROM(s).
Unit <decodificador> synthesized.


Synthesizing Unit <clk_div>.
    Related source file is "C:/Users/Chuky-master/Downloads/led_adm_vhdl/led_adm_vhdl/clk_div.vhd".
    Found 17-bit adder for signal <counter$addsub0000> created at line 53.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <clk_div> synthesized.


Synthesizing Unit <counter_2b>.
    Related source file is "C:/Users/Chuky-master/Downloads/led_adm_vhdl/led_adm_vhdl/counter_2b.vhd".
WARNING:Xst:737 - Found 2-bit latch for signal <tmp_count>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 2-bit adder for signal <tmp_count$add0000> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <counter_2b> synthesized.


Synthesizing Unit <led_adm>.
    Related source file is "C:/Users/Chuky-master/Downloads/led_adm_vhdl/led_adm_vhdl/led_adm.vhd".
Unit <led_adm> synthesized.


Synthesizing Unit <TopLevel>.
    Related source file is "C:/Users/Chuky-master/Xilinxs/Proyecto1prueba/TopLevel.vhd".
WARNING:Xst:1780 - Signal <display_a_mostrar> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dato_7_error_ingresado> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dato_7_dato_ingresado> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dato_7_dato_convertido_a_hamming_con_error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dato_7_corregido_hamming> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <TopLevel> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 11
 1-bit adder carry out                                 : 2
 17-bit adder                                          : 1
 2-bit adder                                           : 4
 2-bit adder carry out                                 : 4
# Latches                                              : 1
 2-bit latch                                           : 1
# Comparators                                          : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 11
 1-bit adder carry out                                 : 2
 17-bit adder                                          : 1
 2-bit adder                                           : 4
 2-bit adder carry out                                 : 4
# Latches                                              : 1
 2-bit latch                                           : 1
# Comparators                                          : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit clk_div : the following signal(s) form a combinatorial loop: temporal, counter<0>.

Optimizing unit <TopLevel> ...

Optimizing unit <GeneradorError> ...

Optimizing unit <mux> ...

Optimizing unit <clk_div> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopLevel, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TopLevel.ngr
Top Level Output File Name         : TopLevel
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 115
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 39
#      LUT3                        : 3
#      LUT4                        : 26
#      MUXCY                       : 21
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 2
#      LD                          : 2
# IO Buffers                       : 19
#      IBUF                        : 8
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       39  out of    960     4%  
 Number of Slice Flip Flops:              2  out of   1920     0%  
 Number of 4 input LUTs:                 71  out of   1920     3%  
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of     83    22%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------+--------------------------------------------------+-------+
Clock Signal                                                                 | Clock buffer(FF name)                            | Load  |
-----------------------------------------------------------------------------+--------------------------------------------------+-------+
Inst_led_adm/clk_ce(Inst_led_adm/Inst_clk_div/temporal_cmp_eq0000_wg_cy<4>:O)| NONE(*)(Inst_led_adm/Inst_counter_2b/tmp_count_0)| 2     |
-----------------------------------------------------------------------------+--------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.108ns (Maximum Frequency: 321.750MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 9.262ns
   Maximum combinational path delay: 11.123ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_led_adm/clk_ce'
  Clock period: 3.108ns (frequency: 321.750MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               3.108ns (Levels of Logic = 1)
  Source:            Inst_led_adm/Inst_counter_2b/tmp_count_0 (LATCH)
  Destination:       Inst_led_adm/Inst_counter_2b/tmp_count_0 (LATCH)
  Source Clock:      Inst_led_adm/clk_ce falling
  Destination Clock: Inst_led_adm/clk_ce falling

  Data Path: Inst_led_adm/Inst_counter_2b/tmp_count_0 to Inst_led_adm/Inst_counter_2b/tmp_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              14   0.676   1.000  Inst_led_adm/Inst_counter_2b/tmp_count_0 (Inst_led_adm/Inst_counter_2b/tmp_count_0)
     INV:I->O              1   0.704   0.420  Inst_led_adm/Inst_counter_2b/Madd_tmp_count_add0000_xor<0>11_INV_0 (Inst_led_adm/Inst_counter_2b/tmp_count_add0000<0>)
     LD:D                      0.308          Inst_led_adm/Inst_counter_2b/tmp_count_0
    ----------------------------------------
    Total                      3.108ns (1.688ns logic, 1.420ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_led_adm/clk_ce'
  Total number of paths / destination ports: 92 / 11
-------------------------------------------------------------------------
Offset:              9.262ns (Levels of Logic = 5)
  Source:            Inst_led_adm/Inst_counter_2b/tmp_count_0 (LATCH)
  Destination:       dato_display<2> (PAD)
  Source Clock:      Inst_led_adm/clk_ce falling

  Data Path: Inst_led_adm/Inst_counter_2b/tmp_count_0 to dato_display<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              14   0.676   1.079  Inst_led_adm/Inst_counter_2b/tmp_count_0 (Inst_led_adm/Inst_counter_2b/tmp_count_0)
     LUT4:I1->O            1   0.704   0.499  Inst_mux/Mmux_Z2_SW0 (N15)
     LUT4:I1->O            1   0.704   0.000  Inst_mux/Mmux_Z22 (Inst_mux/Mmux_Z21)
     MUXF5:I0->O           7   0.321   0.883  Inst_mux/Mmux_Z2_f5 (salida<3>)
     LUT4:I0->O            1   0.704   0.420  Inst_bcd_a_7_seg/e1 (dato_display_2_OBUF)
     OBUF:I->O                 3.272          dato_display_2_OBUF (dato_display<2>)
    ----------------------------------------
    Total                      9.262ns (6.381ns logic, 2.881ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 616 / 7
-------------------------------------------------------------------------
Delay:               11.123ns (Levels of Logic = 7)
  Source:            pos_error<1> (PAD)
  Destination:       dato_display<6> (PAD)

  Data Path: pos_error<1> to dato_display<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.932  pos_error_1_IBUF (pos_error_1_IBUF)
     LUT4:I0->O            4   0.704   0.762  Inst_DetectorCorrectorHamming/cantDeUnosParidad3_mux0001<0>1 (Inst_DetectorCorrectorHamming/cantDeUnosParidad3_mux0001<0>)
     LUT4:I0->O            1   0.704   0.499  Inst_mux/Mmux_Z2_SW0 (N15)
     LUT4:I1->O            1   0.704   0.000  Inst_mux/Mmux_Z22 (Inst_mux/Mmux_Z21)
     MUXF5:I0->O           7   0.321   0.883  Inst_mux/Mmux_Z2_f5 (salida<3>)
     LUT4:I0->O            1   0.704   0.420  Inst_bcd_a_7_seg/e1 (dato_display_2_OBUF)
     OBUF:I->O                 3.272          dato_display_2_OBUF (dato_display<2>)
    ----------------------------------------
    Total                     11.123ns (7.627ns logic, 3.496ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.11 secs
 
--> 

Total memory usage is 203924 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    2 (   0 filtered)

