<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Embedded-System-Library (LPC17xx): LPC17xx_System</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Embedded-System-Library (LPC17xx)
   &#160;<span id="projectnumber">2.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___l_p_c17xx___system.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">LPC17xx_System</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_c___type_def.html">LPC_SC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control (SC) register structure definition.  <a href="struct_l_p_c___s_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___p_i_n_c_o_n___type_def.html">LPC_PINCON_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin Connect Block (PINCON) register structure definition.  <a href="struct_l_p_c___p_i_n_c_o_n___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___g_p_i_o___type_def.html">LPC_GPIO_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose Input/Output (GPIO) register structure definition.  <a href="struct_l_p_c___g_p_i_o___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___g_p_i_o_i_n_t___type_def.html">LPC_GPIOINT_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose Input/Output interrupt (GPIOINT) register structure definition.  <a href="struct_l_p_c___g_p_i_o_i_n_t___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___t_i_m___type_def.html">LPC_TIM_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer (TIM) register structure definition.  <a href="struct_l_p_c___t_i_m___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___p_w_m___type_def.html">LPC_PWM_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pulse-Width Modulation (PWM) register structure definition.  <a href="struct_l_p_c___p_w_m___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_a_r_t___type_def.html">LPC_UART_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Asynchronous Receiver Transmitter (UART) register structure definition.  <a href="struct_l_p_c___u_a_r_t___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_a_r_t1___type_def.html">LPC_UART1_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Asynchronous Receiver Transmitter 1 (UART1) register structure definition.  <a href="struct_l_p_c___u_a_r_t1___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_p_i___type_def.html">LPC_SPI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Peripheral Interface (SPI) register structure definition.  <a href="struct_l_p_c___s_p_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___s_s_p___type_def.html">LPC_SSP_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronous Serial Communication (SSP) register structure definition.  <a href="struct_l_p_c___s_s_p___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___i2_c___type_def.html">LPC_I2C_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter-Integrated Circuit (I2C) register structure definition.  <a href="struct_l_p_c___i2_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___i2_s___type_def.html">LPC_I2S_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter IC Sound (I2S) register structure definition.  <a href="struct_l_p_c___i2_s___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___r_i_t___type_def.html">LPC_RIT_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Repetitive Interrupt Timer (RIT) register structure definition.  <a href="struct_l_p_c___r_i_t___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___r_t_c___type_def.html">LPC_RTC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Real-Time Clock (RTC) register structure definition.  <a href="struct_l_p_c___r_t_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___w_d_t___type_def.html">LPC_WDT_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog Timer (WDT) register structure definition.  <a href="struct_l_p_c___w_d_t___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___a_d_c___type_def.html">LPC_ADC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog-to-Digital Converter (ADC) register structure definition.  <a href="struct_l_p_c___a_d_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___d_a_c___type_def.html">LPC_DAC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Digital-to-Analog Converter (DAC) register structure definition.  <a href="struct_l_p_c___d_a_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___m_c_p_w_m___type_def.html">LPC_MCPWM_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Motor Control Pulse-Width Modulation (MCPWM) register structure definition.  <a href="struct_l_p_c___m_c_p_w_m___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___q_e_i___type_def.html">LPC_QEI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quadrature Encoder Interface (QEI) register structure definition.  <a href="struct_l_p_c___q_e_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_a_n_a_f___r_a_m___type_def.html">LPC_CANAF_RAM_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network Acceptance Filter RAM (CANAF_RAM)structure definition.  <a href="struct_l_p_c___c_a_n_a_f___r_a_m___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_a_n_a_f___type_def.html">LPC_CANAF_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network Acceptance Filter(CANAF) register structure definition.  <a href="struct_l_p_c___c_a_n_a_f___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_a_n_c_r___type_def.html">LPC_CANCR_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network Central (CANCR) register structure definition.  <a href="struct_l_p_c___c_a_n_c_r___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___c_a_n___type_def.html">LPC_CAN_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Area Network Controller (CAN) register structure definition.  <a href="struct_l_p_c___c_a_n___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___g_p_d_m_a___type_def.html">LPC_GPDMA_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose Direct Memory Access (GPDMA) register structure definition.  <a href="struct_l_p_c___g_p_d_m_a___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html">LPC_GPDMACH_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose Direct Memory Access Channel (GPDMACH) register structure definition.  <a href="struct_l_p_c___g_p_d_m_a_c_h___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___u_s_b___type_def.html">LPC_USB_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Serial Bus (USB) register structure definition.  <a href="struct_l_p_c___u_s_b___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_l_p_c___e_m_a_c___type_def.html">LPC_EMAC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet Media Access Controller (EMAC) register structure definition.  <a href="struct_l_p_c___e_m_a_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga4127d1b31aaf336fab3d7329d117f448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___system.html#ga4127d1b31aaf336fab3d7329d117f448">__MPU_PRESENT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4127d1b31aaf336fab3d7329d117f448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3fe3587d5100c787e02102ce3944460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___system.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gae3fe3587d5100c787e02102ce3944460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58771b4ec03f9bdddc84770f7c95c68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___system.html#gab58771b4ec03f9bdddc84770f7c95c68">__Vendor_SysTickConfig</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab58771b4ec03f9bdddc84770f7c95c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gac3af4a32370fb28c4ade8bf2add80251"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac3af4a32370fb28c4ade8bf2add80251"></a>
typedef enum <a class="el" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___system.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></td></tr>
<tr class="memdesc:gac3af4a32370fb28c4ade8bf2add80251"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ interrupt source definition. <br /></td></tr>
<tr class="separator:gac3af4a32370fb28c4ade8bf2add80251"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga93f514700ccf00d08dbdcff7f1224eb2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___system.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a> (void)</td></tr>
<tr class="memdesc:ga93f514700ccf00d08dbdcff7f1224eb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup the microcontroller system. Initialize the System.  <a href="#ga93f514700ccf00d08dbdcff7f1224eb2">More...</a><br /></td></tr>
<tr class="separator:ga93f514700ccf00d08dbdcff7f1224eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0c36a9591fe6e9c45ecb21a794f0f0f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___system.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> (void)</td></tr>
<tr class="memdesc:gae0c36a9591fe6e9c45ecb21a794f0f0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Updates the SystemCoreClock with current core Clock retrieved from cpu registers.  <a href="#gae0c36a9591fe6e9c45ecb21a794f0f0f">More...</a><br /></td></tr>
<tr class="separator:gae0c36a9591fe6e9c45ecb21a794f0f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gaa3cd3e43291e81e795d642b79b6088e6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___system.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></td></tr>
<tr class="separator:gaa3cd3e43291e81e795d642b79b6088e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga4127d1b31aaf336fab3d7329d117f448"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __MPU_PRESENT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MPU present or not </p>

<p>Definition at line <a class="el" href="_l_p_c17xx_8h_source.html#l00101">101</a> of file <a class="el" href="_l_p_c17xx_8h_source.html">LPC17xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae3fe3587d5100c787e02102ce3944460"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __NVIC_PRIO_BITS&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of Bits used for Priority Levels </p>

<p>Definition at line <a class="el" href="_l_p_c17xx_8h_source.html#l00102">102</a> of file <a class="el" href="_l_p_c17xx_8h_source.html">LPC17xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab58771b4ec03f9bdddc84770f7c95c68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __Vendor_SysTickConfig&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set to 1 if different SysTick Config is used </p>

<p>Definition at line <a class="el" href="_l_p_c17xx_8h_source.html#l00103">103</a> of file <a class="el" href="_l_p_c17xx_8h_source.html">LPC17xx.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga666eb0caeb12ec0e281415592ae89083"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IRQ interrupt source definition. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a50ad21f2fd0d54d04b390d5a9145889a"></a>Reset_IRQn&#160;</td><td class="fielddoc">
<p>1 Reset Vector, invoked on PowerUp and warm reset </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30"></a>NonMaskableInt_IRQn&#160;</td><td class="fielddoc">
<p>2 Non Maskable Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85"></a>HardFault_IRQn&#160;</td><td class="fielddoc">
<p>3 Hard Fault, all classes of Fault </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa"></a>MemoryManagement_IRQn&#160;</td><td class="fielddoc">
<p>4 Cortex-M3 Memory Management Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af"></a>BusFault_IRQn&#160;</td><td class="fielddoc">
<p>5 Cortex-M3 Bus Fault Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf"></a>UsageFault_IRQn&#160;</td><td class="fielddoc">
<p>6 Cortex-M3 Usage Fault Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237"></a>SVCall_IRQn&#160;</td><td class="fielddoc">
<p>11 Cortex-M3 SV Call Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c"></a>DebugMonitor_IRQn&#160;</td><td class="fielddoc">
<p>12 Cortex-M3 Debug Monitor Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2"></a>PendSV_IRQn&#160;</td><td class="fielddoc">
<p>14 Cortex-M3 Pend SV Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"></a>SysTick_IRQn&#160;</td><td class="fielddoc">
<p>15 Cortex-M3 System Tick Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12"></a>WDT_IRQn&#160;</td><td class="fielddoc">
<p>Watchdog Timer Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a2336220ce1e39507eb592958064a2b87"></a>TIMER0_IRQn&#160;</td><td class="fielddoc">
<p>Timer0 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a0b751a83bbf254701e0d5a1d863010d9"></a>TIMER1_IRQn&#160;</td><td class="fielddoc">
<p>Timer1 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083ad97a34027a8b1017d42d1d6320381e48"></a>TIMER2_IRQn&#160;</td><td class="fielddoc">
<p>Timer2 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a7d15b5c33e51350d11303db7d4bc3381"></a>TIMER3_IRQn&#160;</td><td class="fielddoc">
<p>Timer3 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74"></a>UART0_IRQn&#160;</td><td class="fielddoc">
<p>UART0 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4"></a>UART1_IRQn&#160;</td><td class="fielddoc">
<p>UART1 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5"></a>UART2_IRQn&#160;</td><td class="fielddoc">
<p>UART2 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358"></a>UART3_IRQn&#160;</td><td class="fielddoc">
<p>UART3 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a0cd5b403aa037bacf964fd1a60c3f08f"></a>PWM1_IRQn&#160;</td><td class="fielddoc">
<p>PWM1 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a"></a>I2C0_IRQn&#160;</td><td class="fielddoc">
<p>I2C0 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398"></a>I2C1_IRQn&#160;</td><td class="fielddoc">
<p>I2C1 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d"></a>I2C2_IRQn&#160;</td><td class="fielddoc">
<p>I2C2 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a8f5f99956cf9765f17bcba6865b93ce2"></a>SPI_IRQn&#160;</td><td class="fielddoc">
<p>SPI Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a6c8d6262fd7ecedc57b2fe9209be9765"></a>SSP0_IRQn&#160;</td><td class="fielddoc">
<p>SSP0 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083adcc0cfa46f0d13c2de0f3e826c10a789"></a>SSP1_IRQn&#160;</td><td class="fielddoc">
<p>SSP1 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a7726163ff47c899c26ce68f99eb937a9"></a>PLL0_IRQn&#160;</td><td class="fielddoc">
<p>PLL0 Lock (Main PLL) Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858"></a>RTC_IRQn&#160;</td><td class="fielddoc">
<p>Real Time Clock Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a0a3db3233549f012f8ecb88f0510adcf"></a>EINT0_IRQn&#160;</td><td class="fielddoc">
<p>External Interrupt 0 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083ad855ae101e21a04054a9844066900d7c"></a>EINT1_IRQn&#160;</td><td class="fielddoc">
<p>External Interrupt 1 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a40ab356422a691418668d6bbfd9f17b9"></a>EINT2_IRQn&#160;</td><td class="fielddoc">
<p>External Interrupt 2 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a14098dd2e0d0331c1e5f1f80dde14371"></a>EINT3_IRQn&#160;</td><td class="fielddoc">
<p>External Interrupt 3 Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3"></a>ADC_IRQn&#160;</td><td class="fielddoc">
<p>A/D Converter Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083ac2ee5960aed41ff349aa7a86c37e9ab2"></a>BOD_IRQn&#160;</td><td class="fielddoc">
<p>Brown-Out Detect Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a5078f46ddc47f29eae4aa40bd57d1692"></a>USB_IRQn&#160;</td><td class="fielddoc">
<p>USB Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a20d0bdfa1654b723493895e3ea617cdb"></a>CAN_IRQn&#160;</td><td class="fielddoc">
<p>CAN Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a4968eb85558b7cd25e0f0fa1b839f881"></a>DMA_IRQn&#160;</td><td class="fielddoc">
<p>General Purpose DMA Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a133fe4eabad3ed7b1959daddaace94b3"></a>I2S_IRQn&#160;</td><td class="fielddoc">
<p>I2S Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083af3a2a999d58e47ed39ed1bd9c877aee6"></a>ENET_IRQn&#160;</td><td class="fielddoc">
<p>Ethernet Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a075f80f900f31c166defe2a4aef99e77"></a>RIT_IRQn&#160;</td><td class="fielddoc">
<p>Repetitive Interrupt Timer Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a66a11398b7cc13d7c525945b0a86a2f0"></a>MCPWM_IRQn&#160;</td><td class="fielddoc">
<p>Motor Control PWM Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a82471ba65527ad3f3da8af38acb953bf"></a>QEI_IRQn&#160;</td><td class="fielddoc">
<p>Quadrature Encoder Interface Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a0f0e46a33c20be148ef16fe7ed4dcd4b"></a>PLL1_IRQn&#160;</td><td class="fielddoc">
<p>PLL1 Lock (USB PLL) Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083aa3c495fabd97a50818dc748f738c71e7"></a>USBActivity_IRQn&#160;</td><td class="fielddoc">
<p>USB Activity Interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga666eb0caeb12ec0e281415592ae89083a25ef61f3d4a0d5f2bcf0525702b872b7"></a>CANActivity_IRQn&#160;</td><td class="fielddoc">
<p>CAN Activity Interrupt </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="_l_p_c17xx_8h_source.html#l00041">41</a> of file <a class="el" href="_l_p_c17xx_8h_source.html">LPC17xx.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga93f514700ccf00d08dbdcff7f1224eb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SystemInit </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Setup the microcontroller system. Initialize the System. </p>
<p>Initialize the system</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none</dd></dl>
<p>Setup the microcontroller system. Initialize the System.</p>
<p>Low level system initialization.</p>
<p>Initialize the system</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

<p>Definition at line <a class="el" href="system___l_p_c17xx_8cpp_source.html#l00399">399</a> of file <a class="el" href="system___l_p_c17xx_8cpp_source.html">system_LPC17xx.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="gae0c36a9591fe6e9c45ecb21a794f0f0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SystemCoreClockUpdate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Updates the SystemCoreClock with current core Clock retrieved from cpu registers. </p>
<p>Update SystemCoreClock variable</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">none</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none </dd></dl>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="gaa3cd3e43291e81e795d642b79b6088e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SystemCoreClock</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Clock Frequency (Core Clock) </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 31 2020 16:02:46 for Embedded-System-Library (LPC17xx) by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
