<module HW_revision="" XML_version="1" description="Port 5/6" id="Port 5/6">
<register acronym="P5IN" description="Port 5 Input" id="P5IN" offset=" 0x0240" width="8">
<bitfield begin="0" description="P5IN0" end="0" id="P5IN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P5IN1" end="1" id="P5IN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P5IN2" end="2" id="P5IN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P5IN3" end="3" id="P5IN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P5IN4" end="4" id="P5IN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5IN5" end="5" id="P5IN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P5IN6" end="6" id="P5IN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P5IN7" end="7" id="P5IN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P5OUT" description="Port 5 Output" id="P5OUT" offset=" 0x0242" width="8">
<bitfield begin="0" description="P5OUT0" end="0" id="P5OUT0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P5OUT1" end="1" id="P5OUT1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P5OUT2" end="2" id="P5OUT2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P5OUT3" end="3" id="P5OUT3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P5OUT4" end="4" id="P5OUT4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5OUT5" end="5" id="P5OUT5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P5OUT6" end="6" id="P5OUT6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P5OUT7" end="7" id="P5OUT7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P5DIR" description="Port 5 Direction" id="P5DIR" offset=" 0x0244" width="8">
<bitfield begin="0" description="P5DIR0" end="0" id="P5DIR0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P5DIR1" end="1" id="P5DIR1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P5DIR2" end="2" id="P5DIR2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P5DIR3" end="3" id="P5DIR3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P5DIR4" end="4" id="P5DIR4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5DIR5" end="5" id="P5DIR5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P5DIR6" end="6" id="P5DIR6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P5DIR7" end="7" id="P5DIR7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P5REN" description="Port 5 Resistor Enable" id="P5REN" offset=" 0x0246" width="8">
<bitfield begin="0" description="P5REN0" end="0" id="P5REN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P5REN1" end="1" id="P5REN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P5REN2" end="2" id="P5REN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P5REN3" end="3" id="P5REN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P5REN4" end="4" id="P5REN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5REN5" end="5" id="P5REN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P5REN6" end="6" id="P5REN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P5REN7" end="7" id="P5REN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P5SEL0" description="Port 5 Selection 0" id="P5SEL0" offset=" 0x024A" width="8">
<bitfield begin="0" description="P5SEL0_0" end="0" id="P5SEL0_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P5SEL0_1" end="1" id="P5SEL0_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P5SEL0_2" end="2" id="P5SEL0_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P5SEL0_3" end="3" id="P5SEL0_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P5SEL0_4" end="4" id="P5SEL0_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5SEL0_5" end="5" id="P5SEL0_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P5SEL0_6" end="6" id="P5SEL0_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P5SEL0_7" end="7" id="P5SEL0_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P5SEL1" description="Port 5 Selection 1" id="P5SEL1" offset=" 0x024C" width="8">
<bitfield begin="0" description="P5SEL1_0" end="0" id="P5SEL1_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P5SEL1_1" end="1" id="P5SEL1_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P5SEL1_2" end="2" id="P5SEL1_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P5SEL1_3" end="3" id="P5SEL1_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P5SEL1_4" end="4" id="P5SEL1_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5SEL1_5" end="5" id="P5SEL1_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P5SEL1_6" end="6" id="P5SEL1_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P5SEL1_7" end="7" id="P5SEL1_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P5SELC" description="Port 5 Complement Selection" id="P5SELC" offset=" 0x0256" width="8">
<bitfield begin="0" description="P5SELC_0" end="0" id="P5SELC_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P5SELC_1" end="1" id="P5SELC_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P5SELC_2" end="2" id="P5SELC_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P5SELC_3" end="3" id="P5SELC_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P5SELC_4" end="4" id="P5SELC_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P5SELC_5" end="5" id="P5SELC_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P5SELC_6" end="6" id="P5SELC_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P5SELC_7" end="7" id="P5SELC_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P6IN" description="Port 6 Input" id="P6IN" offset=" 0x0241" width="8">
<bitfield begin="0" description="P6IN0" end="0" id="P6IN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P6IN1" end="1" id="P6IN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P6IN2" end="2" id="P6IN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P6IN3" end="3" id="P6IN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P6IN4" end="4" id="P6IN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P6IN5" end="5" id="P6IN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6IN6" end="6" id="P6IN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P6IN7" end="7" id="P6IN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P6OUT" description="Port 6 Output" id="P6OUT" offset=" 0x0243" width="8">
<bitfield begin="0" description="P6OUT0" end="0" id="P6OUT0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P6OUT1" end="1" id="P6OUT1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P6OUT2" end="2" id="P6OUT2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P6OUT3" end="3" id="P6OUT3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P6OUT4" end="4" id="P6OUT4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P6OUT5" end="5" id="P6OUT5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6OUT6" end="6" id="P6OUT6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P6OUT7" end="7" id="P6OUT7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P6DIR" description="Port 6 Direction" id="P6DIR" offset=" 0x0245" width="8">
<bitfield begin="0" description="P6DIR0" end="0" id="P6DIR0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P6DIR1" end="1" id="P6DIR1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P6DIR2" end="2" id="P6DIR2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P6DIR3" end="3" id="P6DIR3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P6DIR4" end="4" id="P6DIR4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P6DIR5" end="5" id="P6DIR5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6DIR6" end="6" id="P6DIR6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P6DIR7" end="7" id="P6DIR7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P6REN" description="Port 6 Resistor Enable" id="P6REN" offset=" 0x0247" width="8">
<bitfield begin="0" description="P6REN0" end="0" id="P6REN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P6REN1" end="1" id="P6REN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P6REN2" end="2" id="P6REN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P6REN3" end="3" id="P6REN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P6REN4" end="4" id="P6REN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P6REN5" end="5" id="P6REN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6REN6" end="6" id="P6REN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P6REN7" end="7" id="P6REN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P6SEL0" description="Port 6 Selection 0" id="P6SEL0" offset=" 0x024B" width="8">
<bitfield begin="0" description="P6SEL0_0" end="0" id="P6SEL0_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P6SEL0_1" end="1" id="P6SEL0_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P6SEL0_2" end="2" id="P6SEL0_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P6SEL0_3" end="3" id="P6SEL0_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P6SEL0_4" end="4" id="P6SEL0_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P6SEL0_5" end="5" id="P6SEL0_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6SEL0_6" end="6" id="P6SEL0_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P6SEL0_7" end="7" id="P6SEL0_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P6SEL1" description="Port 6 Selection 1" id="P6SEL1" offset=" 0x024D" width="8">
<bitfield begin="0" description="P6SEL1_0" end="0" id="P6SEL1_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P6SEL1_1" end="1" id="P6SEL1_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P6SEL1_2" end="2" id="P6SEL1_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P6SEL1_3" end="3" id="P6SEL1_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P6SEL1_4" end="4" id="P6SEL1_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P6SEL1_5" end="5" id="P6SEL1_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6SEL1_6" end="6" id="P6SEL1_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P6SEL1_7" end="7" id="P6SEL1_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P6SELC" description="Port 6 Complement Selection" id="P6SELC" offset=" 0x0257" width="8">
<bitfield begin="0" description="P6SELC_0" end="0" id="P6SELC_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P6SELC_1" end="1" id="P6SELC_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P6SELC_2" end="2" id="P6SELC_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P6SELC_3" end="3" id="P6SELC_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P6SELC_4" end="4" id="P6SELC_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P6SELC_5" end="5" id="P6SELC_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P6SELC_6" end="6" id="P6SELC_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P6SELC_7" end="7" id="P6SELC_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
</module>