--
-- Generated by VASY
--
ENTITY and2 IS
PORT(
  x	: IN BIT;
  y	: IN BIT;
  z	: OUT BIT;
  vdd	: IN BIT;
  vss	: IN BIT
);
END and2;

ARCHITECTURE VBE OF and2 IS

BEGIN

  z <= (x AND y);
END VBE;
