// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_D_drain_IO_L1_out_boundary_wrapper_1_x1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_din,
        fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n,
        fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_write,
        fifo_D_drain_PE_3_1_x1148_dout,
        fifo_D_drain_PE_3_1_x1148_empty_n,
        fifo_D_drain_PE_3_1_x1148_read
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_pp0_stage0 = 11'd4;
parameter    ap_ST_fsm_pp0_stage1 = 11'd8;
parameter    ap_ST_fsm_pp0_stage2 = 11'd16;
parameter    ap_ST_fsm_pp0_stage3 = 11'd32;
parameter    ap_ST_fsm_pp0_stage4 = 11'd64;
parameter    ap_ST_fsm_state10 = 11'd128;
parameter    ap_ST_fsm_pp1_stage0 = 11'd256;
parameter    ap_ST_fsm_pp1_stage1 = 11'd512;
parameter    ap_ST_fsm_state14 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [127:0] fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_din;
input   fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n;
output   fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_write;
input  [31:0] fifo_D_drain_PE_3_1_x1148_dout;
input   fifo_D_drain_PE_3_1_x1148_empty_n;
output   fifo_D_drain_PE_3_1_x1148_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[127:0] fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_din;
reg fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_write;
reg fifo_D_drain_PE_3_1_x1148_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_blk_n;
wire    ap_CS_fsm_pp1_stage1;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage1;
reg   [0:0] icmp_ln890_991_reg_526;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg    fifo_D_drain_PE_3_1_x1148_blk_n;
wire    ap_CS_fsm_pp0_stage3;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage3;
reg   [0:0] icmp_ln890_989_reg_471;
reg   [7:0] indvar_flatten_reg_218;
reg   [3:0] c7_V_reg_229;
reg   [4:0] c8_V_reg_240;
reg   [4:0] c5_V_reg_251;
wire   [4:0] add_ln890_69_fu_262_p2;
reg   [4:0] add_ln890_69_reg_457;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln890_fu_268_p2;
wire   [7:0] add_ln890_fu_274_p2;
reg   [7:0] add_ln890_reg_466;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state8_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln890_989_fu_280_p2;
reg   [0:0] icmp_ln890_989_reg_471_pp0_iter1_reg;
wire   [4:0] select_ln890_fu_298_p3;
reg   [4:0] select_ln890_reg_475;
wire   [3:0] select_ln890_37_fu_306_p3;
reg   [3:0] select_ln890_37_reg_480;
wire   [1:0] trunc_ln890_fu_322_p1;
reg   [1:0] trunc_ln890_reg_485;
reg   [4:0] local_D_V_addr_reg_490;
reg   [4:0] local_D_V_addr_reg_490_pp0_iter1_reg;
reg   [31:0] p_Result_2_reg_496;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state4_pp0_stage1_iter0;
wire    ap_block_state9_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] p_Result_3_reg_501;
wire   [4:0] add_ln691_1071_fu_379_p2;
reg   [4:0] add_ln691_1071_reg_506;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state7_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_11001;
wire   [31:0] data_split_V_q0;
reg   [31:0] v2_V_reg_511;
reg    ap_enable_reg_pp0_iter1;
wire   [31:0] data_split_V_q1;
reg   [31:0] v2_V_1851_reg_516;
wire   [4:0] add_ln691_1072_fu_395_p2;
reg   [4:0] add_ln691_1072_reg_521;
wire    ap_block_state11_pp1_stage0_iter0;
reg    ap_block_state13_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln890_991_fu_401_p2;
wire   [127:0] local_D_V_q0;
reg   [127:0] local_D_V_load_1_reg_540;
reg    ap_block_state12_pp1_stage1_iter0;
reg    ap_block_pp1_stage1_11001;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage1_subdone;
wire    ap_CS_fsm_state10;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state11;
reg    ap_block_pp1_stage1_subdone;
reg   [4:0] local_D_V_address0;
reg    local_D_V_ce0;
reg   [4:0] local_D_V_address1;
reg    local_D_V_ce1;
reg    local_D_V_we1;
wire   [127:0] local_D_V_d1;
wire   [127:0] local_D_V_q1;
reg   [1:0] data_split_V_address0;
reg    data_split_V_ce0;
reg    data_split_V_we0;
reg   [31:0] data_split_V_d0;
reg   [1:0] data_split_V_address1;
reg    data_split_V_ce1;
reg    data_split_V_we1;
reg   [31:0] data_split_V_d1;
reg   [4:0] indvar_flatten8_reg_207;
reg    ap_block_state1;
wire    ap_CS_fsm_state14;
reg   [7:0] ap_phi_mux_indvar_flatten_phi_fu_222_p4;
wire    ap_block_pp0_stage0;
reg   [3:0] ap_phi_mux_c7_V_phi_fu_233_p4;
reg   [4:0] ap_phi_mux_c8_V_phi_fu_244_p4;
reg   [4:0] ap_phi_mux_c5_V_phi_fu_255_p4;
wire   [63:0] zext_ln24984_fu_334_p1;
wire   [63:0] zext_ln890_fu_375_p1;
wire   [63:0] zext_ln25010_fu_415_p1;
wire   [63:0] tmp_87_fu_426_p3;
reg    ap_block_state6_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
reg    ap_block_pp1_stage1_01001;
reg    ap_block_pp1_stage0_01001;
wire    ap_block_pp0_stage1;
wire   [31:0] trunc_ln674_fu_339_p1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state5_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_11001;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage4;
wire   [0:0] icmp_ln890_990_fu_292_p2;
wire   [3:0] add_ln691_fu_286_p2;
wire   [0:0] tmp_435_fu_314_p3;
wire   [5:0] tmp_s_fu_326_p3;
wire   [5:0] tmp_fu_407_p3;
wire   [5:0] or_ln25010_fu_420_p2;
reg   [10:0] ap_NS_fsm;
wire    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_condition_334;
reg    ap_condition_339;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 11'd1;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

top_D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V #(
    .DataWidth( 128 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
local_D_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_D_V_address0),
    .ce0(local_D_V_ce0),
    .q0(local_D_V_q0),
    .address1(local_D_V_address1),
    .ce1(local_D_V_ce1),
    .we1(local_D_V_we1),
    .d1(local_D_V_d1),
    .q1(local_D_V_q1)
);

top_D_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
data_split_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_split_V_address0),
    .ce0(data_split_V_ce0),
    .we0(data_split_V_we0),
    .d0(data_split_V_d0),
    .q0(data_split_V_q0),
    .address1(data_split_V_address1),
    .ce1(data_split_V_ce1),
    .we1(data_split_V_we1),
    .d1(data_split_V_d1),
    .q1(data_split_V_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_268_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_268_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_268_p2 == 1'd0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state11))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        c5_V_reg_251 <= 5'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln890_991_reg_526 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        c5_V_reg_251 <= add_ln691_1072_reg_521;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_989_reg_471 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        c7_V_reg_229 <= select_ln890_37_reg_480;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_268_p2 == 1'd0))) begin
        c7_V_reg_229 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_989_reg_471 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        c8_V_reg_240 <= add_ln691_1071_reg_506;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_268_p2 == 1'd0))) begin
        c8_V_reg_240 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        indvar_flatten8_reg_207 <= add_ln890_69_reg_457;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten8_reg_207 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_989_reg_471 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        indvar_flatten_reg_218 <= add_ln890_reg_466;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_268_p2 == 1'd0))) begin
        indvar_flatten_reg_218 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_989_reg_471 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln691_1071_reg_506 <= add_ln691_1071_fu_379_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln691_1072_reg_521 <= add_ln691_1072_fu_395_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln890_69_reg_457 <= add_ln890_69_fu_262_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln890_reg_466 <= add_ln890_fu_274_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln890_989_reg_471 <= icmp_ln890_989_fu_280_p2;
        icmp_ln890_989_reg_471_pp0_iter1_reg <= icmp_ln890_989_reg_471;
        local_D_V_addr_reg_490_pp0_iter1_reg <= local_D_V_addr_reg_490;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln890_991_reg_526 <= icmp_ln890_991_fu_401_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln890_989_fu_280_p2 == 1'd0))) begin
        local_D_V_addr_reg_490 <= zext_ln24984_fu_334_p1;
        select_ln890_reg_475 <= select_ln890_fu_298_p3;
        trunc_ln890_reg_485 <= trunc_ln890_fu_322_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_991_reg_526 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        local_D_V_load_1_reg_540 <= local_D_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_989_reg_471 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_Result_2_reg_496 <= {{local_D_V_q0[95:64]}};
        p_Result_3_reg_501 <= {{local_D_V_q0[127:96]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln890_989_fu_280_p2 == 1'd0))) begin
        select_ln890_37_reg_480 <= select_ln890_37_fu_306_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_989_reg_471 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        v2_V_1851_reg_516 <= data_split_V_q1;
        v2_V_reg_511 <= data_split_V_q0;
    end
end

always @ (*) begin
    if ((icmp_ln890_989_fu_280_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln890_991_fu_401_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state11 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_268_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln890_991_reg_526 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_c5_V_phi_fu_255_p4 = add_ln691_1072_reg_521;
    end else begin
        ap_phi_mux_c5_V_phi_fu_255_p4 = c5_V_reg_251;
    end
end

always @ (*) begin
    if (((icmp_ln890_989_reg_471 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_c7_V_phi_fu_233_p4 = select_ln890_37_reg_480;
    end else begin
        ap_phi_mux_c7_V_phi_fu_233_p4 = c7_V_reg_229;
    end
end

always @ (*) begin
    if (((icmp_ln890_989_reg_471 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_c8_V_phi_fu_244_p4 = add_ln691_1071_reg_506;
    end else begin
        ap_phi_mux_c8_V_phi_fu_244_p4 = c8_V_reg_240;
    end
end

always @ (*) begin
    if (((icmp_ln890_989_reg_471 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_indvar_flatten_phi_fu_222_p4 = add_ln890_reg_466;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_222_p4 = indvar_flatten_reg_218;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_268_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        data_split_V_address0 = 64'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        data_split_V_address0 = zext_ln890_fu_375_p1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        data_split_V_address0 = 64'd3;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_split_V_address0 = 64'd1;
    end else begin
        data_split_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        data_split_V_address1 = 64'd1;
    end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        data_split_V_address1 = 64'd2;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_split_V_address1 = 64'd0;
    end else begin
        data_split_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        data_split_V_ce0 = 1'b1;
    end else begin
        data_split_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        data_split_V_ce1 = 1'b1;
    end else begin
        data_split_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            data_split_V_d0 = fifo_D_drain_PE_3_1_x1148_dout;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            data_split_V_d0 = p_Result_3_reg_501;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            data_split_V_d0 = {{local_D_V_q0[63:32]}};
        end else begin
            data_split_V_d0 = 'bx;
        end
    end else begin
        data_split_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            data_split_V_d1 = p_Result_2_reg_496;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            data_split_V_d1 = trunc_ln674_fu_339_p1;
        end else begin
            data_split_V_d1 = 'bx;
        end
    end else begin
        data_split_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln890_989_reg_471 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln890_989_reg_471 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln890_989_reg_471 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        data_split_V_we0 = 1'b1;
    end else begin
        data_split_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln890_989_reg_471 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln890_989_reg_471 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        data_split_V_we1 = 1'b1;
    end else begin
        data_split_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln890_991_reg_526 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln890_991_reg_526 == 1'd0) & (1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_blk_n = fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n;
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((icmp_ln890_991_reg_526 == 1'd0)) begin
        if ((1'b1 == ap_condition_339)) begin
            fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_din = local_D_V_load_1_reg_540;
        end else if ((1'b1 == ap_condition_334)) begin
            fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_din = local_D_V_q1;
        end else begin
            fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_din = 'bx;
        end
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln890_991_reg_526 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln890_991_reg_526 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_write = 1'b1;
    end else begin
        fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_989_reg_471 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        fifo_D_drain_PE_3_1_x1148_blk_n = fifo_D_drain_PE_3_1_x1148_empty_n;
    end else begin
        fifo_D_drain_PE_3_1_x1148_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln890_989_reg_471 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        fifo_D_drain_PE_3_1_x1148_read = 1'b1;
    end else begin
        fifo_D_drain_PE_3_1_x1148_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        local_D_V_address0 = tmp_87_fu_426_p3;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_D_V_address0 = zext_ln24984_fu_334_p1;
    end else begin
        local_D_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        local_D_V_address1 = zext_ln25010_fu_415_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        local_D_V_address1 = local_D_V_addr_reg_490_pp0_iter1_reg;
    end else begin
        local_D_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        local_D_V_ce0 = 1'b1;
    end else begin
        local_D_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        local_D_V_ce1 = 1'b1;
    end else begin
        local_D_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln890_989_reg_471_pp0_iter1_reg == 1'd0))) begin
        local_D_V_we1 = 1'b1;
    end else begin
        local_D_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_268_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln890_989_fu_280_p2 == 1'd1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln890_989_fu_280_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln890_991_fu_401_p2 == 1'd1)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln890_991_fu_401_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln691_1071_fu_379_p2 = (select_ln890_reg_475 + 5'd1);

assign add_ln691_1072_fu_395_p2 = (ap_phi_mux_c5_V_phi_fu_255_p4 + 5'd1);

assign add_ln691_fu_286_p2 = (ap_phi_mux_c7_V_phi_fu_233_p4 + 4'd1);

assign add_ln890_69_fu_262_p2 = (indvar_flatten8_reg_207 + 5'd1);

assign add_ln890_fu_274_p2 = (ap_phi_mux_indvar_flatten_phi_fu_222_p4 + 8'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((icmp_ln890_989_reg_471 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (fifo_D_drain_PE_3_1_x1148_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((icmp_ln890_989_reg_471 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (fifo_D_drain_PE_3_1_x1148_empty_n == 1'b0));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln890_991_reg_526 == 1'd0) & (fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln890_991_reg_526 == 1'd0) & (fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln890_991_reg_526 == 1'd0) & (fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n == 1'b0));
end

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage1_01001 = ((icmp_ln890_991_reg_526 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage1_11001 = ((icmp_ln890_991_reg_526 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage1_subdone = ((icmp_ln890_991_reg_526 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state11_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_pp1_stage1_iter0 = ((icmp_ln890_991_reg_526 == 1'd0) & (fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp1_stage0_iter1 = ((icmp_ln890_991_reg_526 == 1'd0) & (fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_full_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage3_iter0 = ((icmp_ln890_989_reg_471 == 1'd0) & (fifo_D_drain_PE_3_1_x1148_empty_n == 1'b0));
end

assign ap_block_state7_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_334 = ((1'b0 == ap_block_pp1_stage1_01001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1));
end

always @ (*) begin
    ap_condition_339 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_01001) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign icmp_ln890_989_fu_280_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_222_p4 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln890_990_fu_292_p2 = ((ap_phi_mux_c8_V_phi_fu_244_p4 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_991_fu_401_p2 = ((ap_phi_mux_c5_V_phi_fu_255_p4 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_268_p2 = ((indvar_flatten8_reg_207 == 5'd24) ? 1'b1 : 1'b0);

assign local_D_V_d1 = {{{{data_split_V_q0}, {data_split_V_q1}}, {v2_V_1851_reg_516}}, {v2_V_reg_511}};

assign or_ln25010_fu_420_p2 = (tmp_fu_407_p3 | 6'd1);

assign select_ln890_37_fu_306_p3 = ((icmp_ln890_990_fu_292_p2[0:0] == 1'b1) ? add_ln691_fu_286_p2 : ap_phi_mux_c7_V_phi_fu_233_p4);

assign select_ln890_fu_298_p3 = ((icmp_ln890_990_fu_292_p2[0:0] == 1'b1) ? 5'd0 : ap_phi_mux_c8_V_phi_fu_244_p4);

assign tmp_435_fu_314_p3 = select_ln890_37_fu_306_p3[32'd2];

assign tmp_87_fu_426_p3 = {{58'd0}, {or_ln25010_fu_420_p2}};

assign tmp_fu_407_p3 = {{ap_phi_mux_c5_V_phi_fu_255_p4}, {1'd0}};

assign tmp_s_fu_326_p3 = {{select_ln890_fu_298_p3}, {tmp_435_fu_314_p3}};

assign trunc_ln674_fu_339_p1 = local_D_V_q0[31:0];

assign trunc_ln890_fu_322_p1 = select_ln890_37_fu_306_p3[1:0];

assign zext_ln24984_fu_334_p1 = tmp_s_fu_326_p3;

assign zext_ln25010_fu_415_p1 = tmp_fu_407_p3;

assign zext_ln890_fu_375_p1 = trunc_ln890_reg_485;

endmodule //top_D_drain_IO_L1_out_boundary_wrapper_1_x1
