============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 24 2025  01:40:00 pm
  Module:                 otbn
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                                   Instance                                                                         Module                        Cell Count  Cell Area   Net Area   Total Area 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
otbn                                                                                                                                                                  174966 353685.372 153639.277   507324.649 
  u_otbn_core_u_otbn_rf_bignum_gen_rf_bignum_ff.u_otbn_rf_bignum_inner_u_we_err_flop                          prim_flop_Width1_ResetValue0_26140                           2      6.998      0.499        7.497 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[6].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_26186                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[7].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_26185                        64    220.916     15.960      236.876 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_loop_info_stack_u_stack_wr_ptr_gen_cnts[0].u_cnt_flop  prim_flop_Width4_ResetValue0                                12     36.392      3.990       40.382 
  u_otbn_core_u_otbn_controller_u_state_regs                                                                  prim_sparse_fsm_flop_Width5_StateEnumTtype_otbn_pk          10     34.525      2.494       37.019 
    u_state_flop                                                                                              prim_flop_Width5_ResetValue4                                10     34.525      2.494       37.019 
  u_otbn_core_u_otbn_rf_base_u_call_stack_u_stack_wr_ptr                                                      prim_count_Width4_1                                         93    160.497     62.358      222.854 
    gen_cnts[0].u_cnt_flop                                                                                    prim_flop_Width4_ResetValue0_26192                           8     27.294      1.995       29.289 
    gen_cnts[1].u_cnt_flop                                                                                    prim_flop_Width4_ResetValue15_26196                          8     27.994      1.995       29.989 
  u_otbn_scramble_ctrl_u_otp_key_req_sync_u_prim_sync_reqack_gen_nrz_hs_protocol.ack_sync                     prim_flop_2sync_Width1_26132                                 4     13.530      1.496       15.027 
    u_sync_1                                                                                                  prim_flop_Width1_ResetValue0_26146                           2      6.765      0.499        7.264 
    u_sync_2                                                                                                  prim_flop_Width1_ResetValue0_26153                           2      6.765      0.499        7.264 
  u_otbn_core_u_otbn_rf_bignum_gen_rf_bignum_ff.u_otbn_rf_bignum_inner_u_prim_onehot_check                    prim_onehot_check_AddrWidth5_OneHotWidth32_AddrChe          88    129.470     56.270      185.741 
  u_otbn_scramble_ctrl_u_otp_key_req_sync_u_prim_sync_reqack_gen_nrz_hs_protocol.req_sync                     prim_flop_2sync_Width1                                       4     13.530      1.496       15.027 
    u_sync_1                                                                                                  prim_flop_Width1_ResetValue0                                 2      6.765      0.499        7.264 
    u_sync_2                                                                                                  prim_flop_Width1_ResetValue0_26163                           2      6.765      0.499        7.264 
  gen_alert_tx[0].u_prim_alert_sender                                                                         prim_alert_sender_AsyncOn1_IsFatal1                        136    274.104     96.721      370.825 
    u_decode_ack_gen_async.i_sync_n                                                                           prim_flop_2sync_Width1_ResetValue1_26138                     4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue1_26171                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue1_26170                           2      6.765      0.499        7.264 
    u_decode_ack_gen_async.i_sync_p                                                                           prim_flop_2sync_Width1_ResetValue0_26135                     4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue0_26154                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue0_26145                           2      6.765      0.499        7.264 
    u_decode_ping                                                                                             prim_diff_decode_AsyncOn1                                   41     85.614     27.956      113.570 
      gen_async.i_sync_n                                                                                      prim_flop_2sync_Width1_ResetValue1                           4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue1_26169                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue1_26168                           2      6.765      0.499        7.264 
      gen_async.i_sync_p                                                                                      prim_flop_2sync_Width1_ResetValue0                           4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue0_26158                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue0_26155                           2      6.765      0.499        7.264 
    u_prim_flop_alert                                                                                         prim_sec_anchor_flop_Width2_ResetValue2                      4     13.530      0.998       14.528 
      u_secure_anchor_flop                                                                                    prim_flop_Width2_ResetValue2                                 4     13.530      0.998       14.528 
  gen_alert_tx[1].u_prim_alert_sender                                                                         prim_alert_sender_AsyncOn1_IsFatal0                        143    282.735    101.913      384.648 
    u_decode_ack_gen_async.i_sync_n                                                                           prim_flop_2sync_Width1_ResetValue1_26136                     4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue1_26165                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue1_26164                           2      6.765      0.499        7.264 
    u_decode_ack_gen_async.i_sync_p                                                                           prim_flop_2sync_Width1_ResetValue0_26133                     4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue0_26160                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue0_26157                           2      6.765      0.499        7.264 
    u_decode_ping                                                                                             prim_diff_decode_AsyncOn1_10888                             41     85.614     27.956      113.570 
      gen_async.i_sync_n                                                                                      prim_flop_2sync_Width1_ResetValue1_26137                     4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue1_26167                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue1_26166                           2      6.765      0.499        7.264 
      gen_async.i_sync_p                                                                                      prim_flop_2sync_Width1_ResetValue0_26134                     4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue0_26156                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue0_26159                           2      6.765      0.499        7.264 
    u_prim_flop_alert                                                                                         prim_sec_anchor_flop_Width2_ResetValue2_26218                4     13.530      0.998       14.528 
      u_secure_anchor_flop                                                                                    prim_flop_Width2_ResetValue2_26177                           4     13.530      0.998       14.528 
  u_dmem_u_addr_collision_flop                                                                                prim_flop_Width4_ResetValue9_26201                           8     27.060      1.995       29.056 
  u_dmem_u_rvalid_flop                                                                                        prim_flop_Width4_ResetValue9_26199                           3     12.830      0.499       13.329 
  u_imem_u_addr_collision_flop                                                                                prim_flop_Width4_ResetValue9_26205                           8     27.060      1.995       29.056 
  u_imem_u_write_en_flop                                                                                      prim_flop_Width4_ResetValue9                                 3     12.830      0.499       13.329 
  u_otbn_core_u_otbn_start_stop_control_u_state_regs                                                          prim_sparse_fsm_flop_Width7_StateEnumTtype_otbn_pk          14     47.589      3.491       51.080 
    u_state_flop                                                                                              prim_flop_Width7_ResetValue83                               14     47.589      3.491       51.080 
  u_otbn_core_u_otbn_start_stop_control_u_wipe_after_urnd_refresh_flop                                        prim_mubi4_sender_AsyncOn1_ResetValue9                       8     27.060      1.995       29.056 
    gen_flops.u_prim_flop                                                                                     prim_flop_Width4_ResetValue9_26197                           8     27.060      1.995       29.056 
  u_prim_edn_rnd_req                                                                                          prim_edn_req_OutWidth256_RepCheck1_EnRstChks1             1198   3218.797    896.703     4115.500 
    u_prim_packer_fifo                                                                                        prim_packer_fifo_InW32_OutW256_ClearOnRead0               1052   2843.217    798.166     3641.383 
    u_prim_sync_reqack_data_u_prim_sync_reqack_gen_nrz_hs_protocol.ack_sync                                   prim_flop_2sync_Width1_26130                                 4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue0_26150                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue0_26149                           2      6.765      0.499        7.264 
    u_prim_sync_reqack_data_u_prim_sync_reqack_gen_nrz_hs_protocol.req_sync                                   prim_flop_2sync_Width1_26131                                 4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue0_26152                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue0_26151                           2      6.765      0.499        7.264 
  u_prim_edn_urnd_req                                                                                         prim_edn_req_OutWidth256_EnRstChks1                       1078   2912.734    813.065     3725.799 
    u_prim_packer_fifo                                                                                        prim_packer_fifo_InW32_OutW256_ClearOnRead0_10984         1052   2843.217    798.166     3641.383 
    u_prim_sync_reqack_data                                                                                   prim_sync_reqack_data_Width33_EnRstChks1_DataSrc2D          24     67.884     12.917       80.801 
      u_prim_sync_reqack_gen_nrz_hs_protocol.ack_sync                                                         prim_flop_2sync_Width1_26128                                 4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue0_26162                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue0_26161                           2      6.765      0.499        7.264 
      u_prim_sync_reqack_gen_nrz_hs_protocol.req_sync                                                         prim_flop_2sync_Width1_26129                                 4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue0_26148                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue0_26147                           2      6.765      0.499        7.264 
  u_reg_u_fatal_alert_cause_bad_internal_state                                                                prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_26289                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_bus_intg_violation                                                                prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_26290                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_dmem_intg_violation                                                               prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_26292                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_fatal_software                                                                    prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_26286                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_illegal_bus_access                                                                prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_26288                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_imem_intg_violation                                                               prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0                      2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_lifecycle_escalation                                                              prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_26287                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_reg_intg_violation                                                                prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_26291                2      6.998      0.499        7.497 
  u_dmem_u_write_pending_flop                                                                                 prim_flop_Width4_ResetValue9_26200                           8     27.060      1.995       29.056 
  u_dmem_u_write_en_flop                                                                                      prim_flop_Width4_ResetValue9_26202                           3     12.830      0.499       13.329 
  u_imem_u_write_pending_flop                                                                                 prim_flop_Width4_ResetValue9_26204                           8     27.060      1.995       29.056 
  u_otbn_core_u_otbn_alu_bignum_u_kmac_cfg_secded_enc                                                         prim_secded_inv_39_32_enc_73_26246                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[0].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_73_26255                          75    157.464     37.074      194.538 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[1].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_73_26256                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[2].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_73_26257                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[3].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_73_26258                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[4].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_73_26259                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[5].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_73_26260                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[6].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_73_26261                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_digest_words[7].i_kmac_digest_secded_enc                               prim_secded_inv_39_32_enc_73_26262                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_u_kmac_msg_ctr                                                                prim_count_Width12_EnableAlertTriggerSVA0                  151    339.656     93.127      432.783 
    gen_cnts[0].u_cnt_flop                                                                                    prim_flop_Width12_ResetValue0                               24     81.181      5.985       87.167 
    gen_cnts[1].u_cnt_flop                                                                                    prim_flop_Width12_ResetValue4095                            24     81.181      5.985       87.167 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[0].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_73_26247                          76    159.564     37.087      196.651 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[1].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_73_26248                          77    161.663     37.343      199.006 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[2].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_73_26249                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[3].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_73_26250                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[4].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_73_26251                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[5].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_73_26252                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[6].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_73_26253                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_kmac_msg_words[7].i_kmac_msg_secded_enc                                     prim_secded_inv_39_32_enc_73_26254                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_u_kmac_status_secded_enc                                                      prim_secded_inv_39_32_enc_41                                 3      6.299      0.000        6.299 
  u_otbn_core_u_otbn_rf_base_u_wr_data_intg_enc                                                               prim_secded_inv_39_32_enc_73_26229                          75    157.464     37.074      194.538 
  u_tlul_adapter_sram_imem_u_sramreqfifo_gen_singleton_fifo.gen_secure.u_inv_full                             prim_flop_Width1_ResetValue1_26176                           2      6.765      0.499        7.264 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_loop_info_stack_u_stack_wr_ptr_gen_cnts[1].u_cnt_flop  prim_flop_Width4_ResetValue15                                8     27.060      1.995       29.056 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[7].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_26178                         64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[5].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_26180                         64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[4].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_26181                         64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[3].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_26182                         64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[2].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_26183                         64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[0].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0                               64    216.484     15.960      232.444 
  u_tlul_adapter_sram_dmem_u_err                                                                              tlul_err_11154                                              46     50.622     26.089       76.711 
  u_imem_u_rvalid_flop                                                                                        prim_flop_Width4_ResetValue9_26203                           3     12.830      0.499       13.329 
  u_reg_u_intr_state                                                                                          prim_subreg_DW1_SwAccess3_RESVAL0_Mubi0                      7     13.997      3.236       17.232 
    wr_en_data_arb                                                                                            prim_subreg_arb_DW1_SwAccess3_Mubi0                          4      5.832      0.998        6.830 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[0].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1                              64    220.450     15.960      236.410 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[1].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_26191                        64    221.149     15.960      237.110 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[2].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_26190                        64    218.350     15.960      234.310 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[3].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_26189                        64    217.884     15.960      233.844 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[4].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_26188                        64    218.117     15.960      234.077 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[5].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_26187                        64    217.417     15.960      233.377 
  u_otbn_core_u_otbn_start_stop_control_u_prim_mubi4_sender_rma_ack                                           prim_mubi4_sender_AsyncOn1_EnSecBuf1_ResetValue9             8     27.060      1.995       29.056 
    gen_flops.u_prim_flop                                                                                     prim_flop_Width4_ResetValue9_26198                           8     27.060      1.995       29.056 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_u_new_loop_addrs_intg_enc                              prim_secded_inv_39_32_enc_6                                 70    146.966     34.338      181.304 
  u_lc_rma_req_sync                                                                                           prim_lc_sync_NumCopies1                                     16     54.121      5.985       60.106 
    gen_flops.u_prim_flop_2sync                                                                               prim_flop_2sync_Width4_ResetValue10_26139                   16     54.121      5.985       60.106 
      u_sync_1                                                                                                prim_flop_Width4_ResetValue10_26194                          8     27.060      1.995       29.056 
      u_sync_2                                                                                                prim_flop_Width4_ResetValue10_26193                          8     27.060      1.995       29.056 
  u_otbn_core_u_otbn_rf_base_gen_rf_base_ff.u_otbn_rf_base_inner_u_prim_onehot_check                          prim_onehot_check_AddrWidth5_AddrCheck1_EnableChec          88    123.638     56.756      180.394 
  u_otbn_scramble_ctrl_u_state_regs                                                                           prim_sparse_fsm_flop_Width5_StateEnumTtype_otbn_pk          10     33.826      2.494       36.319 
    u_state_flop                                                                                              prim_flop_Width5_ResetValue19                               10     33.826      2.494       36.319 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[2].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26273                          76    175.193     37.330      212.523 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[2].i_secded_enc                                       prim_secded_inv_39_32_enc_73_26223                          77    161.663     37.343      199.006 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[2].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26240                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[2].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26265                          78    179.859     37.842      217.701 
  u_otbn_core_u_otbn_mac_bignum_g_acch_words[2].i_secdedh_enc                                                 prim_secded_inv_39_32_enc_73_26281                          75    157.464     37.074      194.538 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[3].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26274                          78    173.560     38.085      211.645 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[3].i_secded_enc                                       prim_secded_inv_39_32_enc_73_26224                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[1].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26272                          77    172.860     37.829      210.689 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[1].i_secded_enc                                       prim_secded_inv_39_32_enc_73_26222                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[0].i_secded_enc                                       prim_secded_inv_39_32_enc_73_26221                          78    163.763     37.842      201.604 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[0].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26271                          78    177.526     38.328      215.854 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[5].i_secded_enc                                       prim_secded_inv_39_32_enc_73_26226                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[5].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26276                          76    165.629     37.330      202.959 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[4].i_secded_enc                                       prim_secded_inv_39_32_enc_73_26225                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[4].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26275                          77    169.828     37.586      207.414 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[6].i_secded_enc                                       prim_secded_inv_39_32_enc_73_26227                          76    159.564     37.087      196.651 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[6].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26277                          77    171.228     37.586      208.813 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[7].i_secded_enc                                       prim_secded_inv_39_32_enc_73_26228                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[7].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26278                          78    174.960     38.085      213.045 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[0].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26238                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[1].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26239                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[3].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26241                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[7].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26245                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[6].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26244                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[5].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26243                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[4].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26242                          77    161.663     37.586      199.249 
  g_dmem_intg_check[3].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_19750                             96    197.588     50.771      248.359 
  g_dmem_intg_check[2].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_19749                             96    198.055     50.771      248.826 
  g_dmem_intg_check[1].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_19748                             92    196.188     49.019      245.207 
  g_dmem_intg_check[0].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_19747                             91    190.823     49.006      239.829 
  g_dmem_intg_check[7].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec                                   93    194.789     49.518      244.307 
  g_dmem_intg_check[6].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_19753                             95    200.388     49.786      250.174 
  g_dmem_intg_check[4].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_19751                             95    198.288     49.786      248.074 
  g_dmem_intg_check[5].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_19752                             93    194.089     49.518      243.607 
  u_reg_u_prim_reg_we_check                                                                                   prim_reg_we_check_OneHotWidth11                             12     17.029      7.187       24.217 
    u_prim_onehot_check                                                                                       prim_onehot_check_AddrWidth4_OneHotWidth11_AddrChe          12     17.029      7.187       24.217 
  u_reg_u_reg_if_u_err                                                                                        tlul_err_11153                                              45     51.322     25.590       76.912 
  u_otbn_core_u_otbn_rf_bignum_u_rf_ren_b_onehot_enc                                                          prim_onehot_enc_OneHotWidth32_26210                         56     66.718     34.568      101.286 
  u_otbn_core_u_otbn_rf_bignum_u_rf_we_onehot_enc                                                             prim_onehot_enc_OneHotWidth32_26209                         53     70.917     29.184      100.101 
  u_otbn_core_u_otbn_alu_bignum_u_expected_ispr_rd_en_enc                                                     prim_onehot_enc_OneHotWidth14_26207                         21     28.693     10.781       39.474 
  u_otbn_core_u_otbn_alu_bignum_u_expected_ispr_wr_en_enc                                                     prim_onehot_enc_OneHotWidth14_26206                         21     28.693     10.781       39.474 
  u_otbn_core_u_otbn_rf_bignum_u_rf_ren_a_onehot_enc                                                          prim_onehot_enc_OneHotWidth32_26211                         56     66.718     34.568      101.286 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[7].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26270                          78    187.557     38.328      225.885 
  u_otbn_core_u_otbn_mac_bignum_g_acch_words[7].i_secdedh_enc                                                 prim_secded_inv_39_32_enc_73                                76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[6].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26269                          77    188.490     37.343      225.833 
  u_otbn_core_u_otbn_mac_bignum_g_acch_words[6].i_secdedh_enc                                                 prim_secded_inv_39_32_enc_73_26285                          75    157.464     37.074      194.538 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[5].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26268                          76    163.063     37.330      200.393 
  u_otbn_core_u_otbn_mac_bignum_g_acch_words[5].i_secdedh_enc                                                 prim_secded_inv_39_32_enc_73_26284                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[4].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26267                          76    161.663     37.087      198.750 
  u_otbn_core_u_otbn_mac_bignum_g_acch_words[4].i_secdedh_enc                                                 prim_secded_inv_39_32_enc_73_26283                          75    157.464     37.074      194.538 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[3].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26266                          79    178.226     38.826      217.052 
  u_otbn_core_u_otbn_mac_bignum_g_acch_words[3].i_secdedh_enc                                                 prim_secded_inv_39_32_enc_73_26282                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[0].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26263                          75    157.464     36.831      194.295 
  u_otbn_core_u_otbn_mac_bignum_g_acch_words[0].i_secdedh_enc                                                 prim_secded_inv_39_32_enc_73_26279                          76    162.596     37.330      199.926 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[1].i_secded_enc                                                   prim_secded_inv_39_32_enc_73_26264                          76    163.063     37.573      200.636 
  u_otbn_core_u_otbn_mac_bignum_g_acch_words[1].i_secdedh_enc                                                 prim_secded_inv_39_32_enc_73_26280                          78    167.495     38.571      206.066 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[1].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_26184                         64    223.249     15.960      239.209 
  u_lc_escalate_en_sync                                                                                       prim_lc_sync_NumCopies2                                     16     54.121      5.985       60.106 
    gen_flops.u_prim_flop_2sync                                                                               prim_flop_2sync_Width4_ResetValue10                         16     54.121      5.985       60.106 
      u_sync_1                                                                                                prim_flop_Width4_ResetValue10                                8     27.060      1.995       29.056 
      u_sync_2                                                                                                prim_flop_Width4_ResetValue10_26195                          8     27.060      1.995       29.056 
  u_intr_hw_done                                                                                              prim_intr_hw_Width1                                          5     11.197      1.241       12.438 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_loop_info_stack_u_cnt_err_flop                         prim_flop_Width1_ResetValue0_26141                           2      6.765      0.499        7.264 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_u_loop_counter_err_flop                                prim_flop_Width8_ResetValue0                                16     54.121      3.990       58.111 
  u_otbn_core_u_otbn_controller_u_state_error_flop                                                            prim_flop_Width1_ResetValue0_26142                           2      6.765      0.499        7.264 
  u_otbn_core_u_otbn_instruction_fetch_u_alu_predec_bignum_flop                                               prim_flop_Width44_ResetValuex00000000000                   110    333.590     32.918      366.508 
  u_otbn_core_u_otbn_instruction_fetch_u_ctrl_flow_predec_flop                                                prim_flop_Width6_ResetValue0                                13     41.990      3.491       45.482 
  u_otbn_core_u_otbn_instruction_fetch_u_ctrl_flow_target_predec_flop                                         prim_flop_Width15_ResetValue0                               30    101.710      7.481      109.191 
  u_otbn_core_u_otbn_instruction_fetch_u_insn_fetch_resp_data_intg_flop                                       prim_flop_Width39_ResetValuex0000000000                     87    285.768     23.940      309.708 
  u_otbn_core_u_otbn_instruction_fetch_u_ispr_predec_bignum_flop                                              prim_flop_Width28_ResetValue0                               71    212.285     21.447      233.731 
  u_otbn_core_u_otbn_instruction_fetch_u_lsu_addr_en_predec_flop                                              prim_flop_Width1_ResetValue0_26144                           3      8.631      0.998        9.629 
  u_otbn_core_u_otbn_instruction_fetch_u_mac_predec_bignum_flop                                               prim_flop_Width2_ResetValue0                                 5     14.930      1.496       16.426 
  u_otbn_core_u_otbn_instruction_fetch_u_rf_predec_bignum_flop                                                prim_flop_Width96_ResetValuex000000000000000000000         232    711.504     67.831      779.335 
  u_otbn_core_u_otbn_rf_base_u_call_stack_u_cnt_err_flop                                                      prim_flop_Width1_ResetValue0_26143                           2      6.765      0.499        7.264 
  u_prim_mubi4_sender                                                                                         prim_mubi4_sender_ResetValue6                                3     12.830      0.499       13.329 
    gen_flops.u_prim_flop                                                                                     prim_flop_Width4_ResetValue6                                 3     12.830      0.499       13.329 
  u_reg_u_rsp_intg_gen                                                                                        tlul_rsp_intg_gen_EnableRspIntgGen1_EnableDataIntg           3      6.299      0.998        7.296 
    gen_rsp_intg.u_rsp_gen                                                                                    prim_secded_inv_64_57_enc                                    3      6.299      0.998        7.296 
  u_reg_u_chk                                                                                                 tlul_cmd_intg_chk                                          226    486.855    118.295      605.151 
    u_tlul_data_integ_dec                                                                                     tlul_data_integ_dec                                         93    196.422     47.101      243.522 
  ADD_UNS_CI_OP                                                                                               add_unsigned_carry_8996                                    126    188.957     69.148      258.105 
  u_otbn_core_u_otbn_alu_bignum_u_flags_q_mux_g_in_mux_outer[0].u_mux_bit_and                                 prim_and2_Width2                                             2      2.799      0.000        2.799 
  u_otbn_core_u_otbn_alu_bignum_u_flags_q_mux_g_in_mux_outer[3].u_mux_bit_and                                 prim_and2_Width2_26124                                       2      2.799      0.000        2.799 
  u_otbn_core_u_otbn_alu_bignum_u_flags_q_mux_g_in_mux_outer[2].u_mux_bit_and                                 prim_and2_Width2_26125                                       2      2.799      0.000        2.799 
  u_otbn_core_u_otbn_alu_bignum_u_flags_q_mux_g_in_mux_outer[1].u_mux_bit_and                                 prim_and2_Width2_26126                                       2      2.799      0.000        2.799 
  u_otbn_core_u_otbn_instruction_fetch_u_otbn_predecode_ispr_rd_en_onehot_enc                                 prim_onehot_enc_OneHotWidth14                               21     29.393      9.809       39.202 
  u_otbn_core_u_otbn_instruction_fetch_u_otbn_predecode_ispr_wr_en_onehot_enc                                 prim_onehot_enc_OneHotWidth14_26208                         21     29.393      9.809       39.202 
  u_otbn_core_u_otbn_controller_rf_bignum_rd_a_idirect_onehot__enc                                            prim_onehot_enc_OneHotWidth32_26214                         56     67.185     34.568      101.752 
  u_otbn_core_u_otbn_instruction_fetch_u_otbn_predecode_rf_ren_a_bignum_onehot_enc                            prim_onehot_enc_OneHotWidth32                               56     67.185     34.568      101.752 
  u_otbn_core_u_otbn_instruction_fetch_u_otbn_predecode_rf_ren_b_bignum_onehot_enc                            prim_onehot_enc_OneHotWidth32_26217                         56     66.718     34.568      101.286 
  u_otbn_core_u_otbn_controller_rf_bignum_rd_b_indirect_onehot_enc                                            prim_onehot_enc_OneHotWidth32_26213                         56     67.185     34.568      101.752 
  u_otbn_core_u_otbn_instruction_fetch_u_otbn_predecode_rf_we_bignum_onehot_enc                               prim_onehot_enc_OneHotWidth32_26216                         56     66.718     34.568      101.286 
  u_otbn_core_u_otbn_instruction_fetch_rf_we_bignum_sec_wipe_onehot_enc                                       prim_onehot_enc_OneHotWidth32_26215                         56     67.185     34.568      101.752 
  u_otbn_core_u_otbn_controller_rf_bignum_wr_indirect_onehot_enc                                              prim_onehot_enc_OneHotWidth32_26212                         56     67.185     34.568      101.752 
  u_otbn_core_u_otbn_alu_bignum_g_update_flag_groups[0].u_mac_z_flag_en_blanker                               prim_blanker_Width1                                          1      1.400      0.000        1.400 
    u_blank_and                                                                                               prim_and2_Width1                                             1      1.400      0.000        1.400 
  u_otbn_core_u_otbn_alu_bignum_g_update_flag_groups[1].u_mac_z_flag_en_blanker                               prim_blanker_Width1_26127                                    1      1.400      0.000        1.400 
    u_blank_and                                                                                               prim_and2_Width1_26123                                       1      1.400      0.000        1.400 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[0].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_73_26230                          76    161.896     37.330      199.226 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[1].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_73_26231                          78    168.428     38.085      206.513 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[2].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_73_26232                          80    174.960     39.568      214.528 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[3].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_73_26233                          79    180.092     39.069      219.162 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[4].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_73_26234                          80    171.461     39.325      210.786 
  u_tlul_adapter_sram_imem_u_rspfifo_gen_singleton_fifo.gen_secure.u_inv_full                                 prim_flop_Width1_ResetValue1_26172                           2      6.765      0.499        7.264 
  u_tlul_adapter_sram_imem_u_reqfifo_gen_singleton_fifo.gen_secure.u_inv_full                                 prim_flop_Width1_ResetValue1_26173                           2      6.765      0.499        7.264 
  u_tlul_adapter_sram_dmem_u_sramreqfifo_gen_singleton_fifo.gen_secure.u_inv_full                             prim_flop_Width1_ResetValue1_26174                           2      6.765      0.499        7.264 
  u_tlul_adapter_sram_dmem_u_rspfifo_gen_singleton_fifo.gen_secure.u_inv_full                                 prim_flop_Width1_ResetValue1_26175                           2      6.765      0.499        7.264 
  u_tlul_adapter_sram_dmem_u_reqfifo_gen_singleton_fifo.gen_secure.u_inv_full                                 prim_flop_Width1_ResetValue1                                 2      6.765      0.499        7.264 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[6].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_26179                         64    216.484     15.960      232.444 
  u_reg_u_status                                                                                              prim_subreg_DW8_SwAccess1_RESVAL4_Mubi0                      8     27.060      1.995       29.056 
  u_reg_u_reg_if_u_rsp_intg_gen                                                                               tlul_rsp_intg_gen_EnableRspIntgGen0_EnableDataIntg          76    159.564     37.330      196.894 
    gen_data_intg.u_tlul_data_integ_enc                                                                       tlul_data_integ_enc_5                                       76    159.564     37.330      196.894 
      u_data_gen                                                                                              prim_secded_inv_39_32_enc_73_26220                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[5].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_73_26235                          76    166.095     37.330      203.425 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[7].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_73_26237                          80    188.724     39.082      227.806 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[6].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_73_26236                          78    172.161     38.085      210.245 
  u_tlul_adapter_sram_imem_u_err                                                                              tlul_err                                                    50     53.421     28.813       82.234 
