Recitation 12

CMOS Noise Margin

6.012 Spring 2009 

Recitation 12: CMOS Noise Margin 

Yesterday we talked about a CMOS Inverter (Figure 1 part a). Compared with a NMOS
inverter(Figure 1 part b), the resistor R is replaced with a PMOS:

VDD

o

VDD

R

VIN

o

o

VOUT

o

VOUT

VIN

o

(a)

(b)

Figure 1: CMOS vs. N-MOS inverter

Today we will focus on the noise margin of a CMOS inverter. To consider the noise margin,
we ﬁrst need the transfer characteristic (i.e. Vout − Vin )

VDD

0

NML

VDD

NMH

Figure 2:

Vo,max = VDD this is our VOH
Vo,min = 0 this is our VOL
∴, NMH = VOH − VIH
= VDD − VIH can be seen on Figure 2
NML = VIL − VOL can be seen on Figure 2

To ﬁnd noise margin, or VIH or VIL , we will need voltage VM and the slope (gain) at VM .

1 

Recitation 12

CMOS Noise Margin

6.012 Spring 2009 

From simple geometry, one can derive:
NML = VM − VDD − VM
|AV |
NMH = VDD − VM − |AV |
VM
Note: AV at VM is negative, and |AV | is absolute value.

How to ﬁnd VM?
VM is the point when both NMOS and PMOS are in saturation:
IDn = −IDp
μnCox (VGSn − VTn )2 = wp
μpCox (VSGp + VTp )2
2Lp

wn
2Ln

We let

wn
kn =
μnCox
Ln
kp = wp μpCox
Lp

Note: Very useful for MOSFET circuit designer:

kn (VM − VTn )2 =

1
2

VM =

w
L

and for the process engineer: μn , Cox and μp
(cid:2)
kp (VDD − VM + VTp )2
1
2
(cid:2)
VTn + kp (VDD + VTp )
kn
1 + kp
kn

Usually, VTn , VTp are known, if we have VM , we can ﬁnd kp , or vice versa.
kn
How to ﬁnd |AV (VM )|?
Last time, for n-MOS inverter, we did not have much time to look at the gain either. We 
can look at the gain of the NMOS inverter, which is easier. 
Take the circuit of Figure 1 part(b), ﬁrst replace the N-MOS with its small-signal model: 

2 

Recitation 12

CMOS Noise Margin

6.012 Spring 2009 

3 

Recitation 12

Then: 

AV =

=

CMOS Noise Margin
(cid:3)
Vout (cid:3)
(cid:3)
(cid:4) (cid:5)(cid:6) (cid:7)
Vin VM
current
gmVgs ·(ro ||R)
vgs


−

= −gm

6.012 Spring 2009 

(ro ||R)

Small Signal Model of CMOS Inverter

To get the small signal model of CMOS inverter, take the circuit of Figure 1 part (a),

so flip the 
PMOS Source
 Part

4 

Recitation 12

CMOS Noise Margin

6.012 Spring 2009 

Av

·

gmn

= 

= 

= 

(cid:3)(cid:3)(cid:3) 
(cid:3)(cid:3)(cid:3) 
Vin = Vgs = Vsgp
in · (ro ||rop )
(gmn + gmp )V
= − 
Vout
V
Vin VM
VM
in
(cid:8)
−(gmn + gmp
) = − gmn + gmp
(ron ||rop
(cid:3)(cid:3)(cid:3) 
)
+ gop
gon
wn μnCox (VM − VTn ) =
2wn
δ iDn
(cid:3)(cid:3)(cid:3)
Ln
δVGS
Ln
VM
wp μpCox (VDD − VM + VTp ) =
δ iDp
(cid:3)(cid:3)(cid:3) 
δVSG
Lp
VM
(cid:3)(cid:3)(cid:3) 
δ iDn
δVDS VM
−δ iDp
δVSD VM

= λn IDn
= λp (−IDp )

gon =

gop =

gmp

= 

= 

= 

(cid:9) 
2kn

(cid:10)
μnCox IDn

= 

2wp
Lp

μp

Cox IDp = 

(cid:2) 
ID
2kp (−IDp )

Exercise

CMOS inverter design speciﬁcation: VM = 2.5 V, VDD = 5 V.
IDn = −IDp = 200 μA at VIN = VM
NML = NMH ≥ 2.25 V
Find speciﬁc maximum λ that can be tolerated to meet design speciﬁcations (in terms of 
NM or noise margin). Assume λn = λp . 
Device data: 

μnCox = 2μpCox = 50 μA/V2
VTn = −VTp = 1 V

Because noise margin ≥ 2.25 V,
−
NML = VM − VDD|A
V |VM ≥ 2.25
−
VM ≤ VM − 2.25 − 0.25 V
VDD
|
|
A
V
|AV | ≥
2.5 V
= 10
0.25 V
(cid:9)
(cid:9) 
|AV | =
gmn + gmp
gop + gon
gmn =
2kn ID gmp = 2kp ID
gon = λn ID
gop = λp ID
ID = | − IDp | = |IDn |

5

Recitation 12

CMOS Noise Margin

6.012 Spring 2009 

(cid:10)
We have information of ID , we need to ﬁnd kn , kp then we ﬁnd λn , λp .

kn
kp

= 1 or kn = kp

∵ VTn = −VTp , VM = VDD
2 , symmetric :
2 kn (VM − VTn )2 = IDn = 200 μA
1
400 μA × 2
(cid:9)
(cid:9)
(2.5 − 1)2 , V2 = 355 μA/V2 = kp
kn =
gmp = 2kn ID = 2 × 355 μA/V2 × 200 μA = 376.8 μA/V = 0.376 ms
≥ 10 =⇒ λn or λp ≤ 2 × 0.376 ms
gmn + gmp
= 0.376 V−1
10 × 200 μA
λn ID + λp ID

gmn
|AV |

=

=

6 

MIT OpenCourseWare
http://ocw.mit.edu 

6.012 Microelectronic Devices and Circuits
Spring 2009
 
 
 
For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms . 

