=====
SETUP
0.472
17.491
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/n3366_s4
7.578
8.031
u_z80/u_cz80/u_mcode/mcycles_d_2_s6
9.071
9.626
u_z80/u_cz80/n1084_s11
10.329
10.700
u_z80/n279_s12
11.895
12.357
u_z80/n279_s7
12.530
12.992
u_z80/n279_s4
13.164
13.681
u_z80/d_Z_3_s
14.944
15.397
w_sdram_d_3_s0
16.921
17.491
u_sdram/ff_wdata_3_s0
17.491
=====
SETUP
0.624
17.339
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/n3366_s4
7.578
8.031
u_z80/u_cz80/u_mcode/mcycles_d_2_s6
9.071
9.626
u_z80/u_cz80/n1084_s11
10.329
10.700
u_z80/n279_s12
11.895
12.357
u_z80/n279_s7
12.530
12.992
u_z80/n279_s4
13.164
13.681
u_z80/d_Z_6_s
15.001
15.372
w_sdram_d_6_s0
16.877
17.339
u_sdram/ff_wdata_6_s0
17.339
=====
SETUP
0.681
17.282
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/n3366_s4
7.578
8.031
u_z80/u_cz80/u_mcode/mcycles_d_2_s6
9.071
9.626
u_z80/u_cz80/n1084_s11
10.329
10.700
u_z80/n279_s12
11.895
12.357
u_z80/n279_s7
12.530
12.992
u_z80/n279_s4
13.164
13.681
u_z80/d_Z_1_s
14.929
15.484
w_sdram_d_1_s0
16.733
17.282
u_sdram/ff_wdata_1_s0
17.282
=====
SETUP
0.865
17.098
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/n3366_s4
7.578
8.031
u_z80/u_cz80/u_mcode/mcycles_d_2_s6
9.071
9.626
u_z80/u_cz80/n1084_s11
10.329
10.700
u_z80/n279_s12
11.895
12.357
u_z80/n279_s7
12.530
12.992
u_z80/n279_s4
13.164
13.681
u_z80/d_Z_5_s
14.944
15.397
w_sdram_d_5_s0
16.727
17.098
u_sdram/ff_wdata_5_s0
17.098
=====
SETUP
1.145
16.818
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/n3366_s4
7.578
8.031
u_z80/u_cz80/u_mcode/mcycles_d_2_s6
9.071
9.626
u_z80/u_cz80/n1084_s11
10.329
10.700
u_z80/n279_s12
11.895
12.357
u_z80/n279_s7
12.530
12.992
u_z80/n279_s4
13.164
13.681
u_z80/d_Z_1_s
14.929
15.484
u_ppi/u_ppi_0/ff_port_c_1_s0
16.818
=====
SETUP
1.322
16.640
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/n3366_s4
7.578
8.031
u_z80/u_cz80/u_mcode/mcycles_d_2_s6
9.071
9.626
u_z80/u_cz80/n1084_s11
10.329
10.700
u_z80/n279_s12
11.895
12.357
u_z80/n279_s7
12.530
12.992
u_z80/n279_s4
13.164
13.681
u_z80/d_Z_3_s
14.944
15.397
u_ppi/u_ppi_0/ff_port_c_3_s0
16.640
=====
SETUP
1.338
16.624
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/n3366_s4
7.578
8.031
u_z80/u_cz80/u_mcode/mcycles_d_2_s6
9.071
9.626
u_z80/u_cz80/n1084_s11
10.329
10.700
u_z80/n279_s12
11.895
12.357
u_z80/n279_s7
12.530
12.992
u_z80/n279_s4
13.164
13.681
u_z80/d_Z_5_s
14.944
15.397
u_ppi/u_ppi_0/ff_port_c_5_s0
16.624
=====
SETUP
1.406
16.557
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/n3366_s4
7.578
8.031
u_z80/u_cz80/u_mcode/mcycles_d_2_s6
9.071
9.626
u_z80/u_cz80/n1084_s11
10.329
10.700
u_z80/n279_s12
11.895
12.357
u_z80/n279_s7
12.530
12.992
u_z80/n279_s4
13.164
13.681
u_z80/d_Z_1_s
14.929
15.484
u_ppi/u_ppi_0/ff_port_a_1_s0
16.557
=====
SETUP
1.425
16.538
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/n3366_s4
7.578
8.031
u_z80/u_cz80/u_mcode/mcycles_d_2_s6
9.071
9.626
u_z80/u_cz80/n1084_s11
10.329
10.700
u_z80/n279_s12
11.895
12.357
u_z80/n279_s7
12.530
12.992
u_z80/n279_s4
13.164
13.681
u_z80/d_Z_2_s
14.549
14.920
w_sdram_d_2_s0
16.076
16.538
u_sdram/ff_wdata_2_s0
16.538
=====
SETUP
1.447
16.516
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/n3366_s4
7.578
8.031
u_z80/u_cz80/u_mcode/mcycles_d_2_s6
9.071
9.626
u_z80/u_cz80/n1084_s11
10.329
10.700
u_z80/n279_s12
11.895
12.357
u_z80/n279_s7
12.530
12.992
u_z80/n279_s4
13.164
13.681
u_z80/d_Z_0_s
14.217
14.734
w_sdram_d_0_s0
15.967
16.516
u_sdram/ff_wdata_0_s0
16.516
=====
SETUP
1.456
16.506
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/n3366_s4
7.578
8.031
u_z80/u_cz80/u_mcode/mcycles_d_2_s6
9.071
9.626
u_z80/u_cz80/n1084_s11
10.329
10.700
u_z80/n279_s12
11.895
12.357
u_z80/n279_s7
12.530
12.992
u_z80/n279_s4
13.164
13.681
u_z80/d_Z_7_s
14.577
15.030
w_sdram_d_7_s0
15.957
16.506
u_sdram/ff_wdata_7_s0
16.506
=====
SETUP
1.558
16.405
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/n3366_s4
7.578
8.031
u_z80/u_cz80/u_mcode/mcycles_d_2_s6
9.071
9.626
u_z80/u_cz80/n1084_s11
10.329
10.700
u_z80/n279_s12
11.895
12.357
u_z80/n279_s7
12.530
12.992
u_z80/n279_s4
13.164
13.681
u_z80/d_Z_7_s
14.577
15.030
u_ppi/u_ppi_0/ff_port_a_7_s0
16.405
=====
SETUP
1.565
16.398
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/n3366_s4
7.578
8.031
u_z80/u_cz80/u_mcode/mcycles_d_2_s6
9.071
9.626
u_z80/u_cz80/n1084_s11
10.329
10.700
u_z80/n279_s12
11.895
12.357
u_z80/n279_s7
12.530
12.992
u_z80/n279_s4
13.164
13.681
u_z80/d_Z_3_s
14.944
15.397
u_ppi/u_ppi_0/ff_port_a_3_s0
16.398
=====
SETUP
1.576
16.386
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/n3366_s4
7.578
8.031
u_z80/u_cz80/u_mcode/mcycles_d_2_s6
9.071
9.626
u_z80/u_cz80/n1084_s11
10.329
10.700
u_z80/n279_s12
11.895
12.357
u_z80/n279_s7
12.530
12.992
u_z80/n279_s4
13.164
13.681
u_z80/d_Z_6_s
15.001
15.372
u_ppi/u_ppi_0/ff_port_a_6_s0
16.386
=====
SETUP
1.581
16.382
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/n3366_s4
7.578
8.031
u_z80/u_cz80/u_mcode/mcycles_d_2_s6
9.071
9.626
u_z80/u_cz80/n1084_s11
10.329
10.700
u_z80/n279_s12
11.895
12.357
u_z80/n279_s7
12.530
12.992
u_z80/n279_s4
13.164
13.681
u_z80/d_Z_6_s
15.001
15.372
u_ppi/u_ppi_0/ff_port_c_6_s0
16.382
=====
SETUP
1.592
16.370
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/n3366_s4
7.578
8.031
u_z80/u_cz80/u_mcode/mcycles_d_2_s6
9.071
9.626
u_z80/u_cz80/n1084_s11
10.329
10.700
u_z80/n279_s12
11.895
12.357
u_z80/n279_s7
12.530
12.992
u_z80/n279_s4
13.164
13.681
u_z80/d_Z_7_s
14.577
15.030
u_ppi/u_ppi_0/ff_port_c_7_s0
16.370
=====
SETUP
1.649
16.313
17.963
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/n3366_s4
7.578
8.031
u_z80/u_cz80/u_mcode/mcycles_d_2_s6
9.071
9.626
u_z80/u_cz80/n1084_s11
10.329
10.700
u_z80/n279_s12
11.895
12.357
u_z80/n279_s7
12.530
12.992
u_z80/n279_s4
13.164
13.681
u_z80/d_Z_5_s
14.944
15.397
u_ppi/u_ppi_0/ff_port_a_5_s0
16.313
=====
SETUP
1.017
16.968
17.985
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/n3366_s4
7.578
8.031
u_z80/u_cz80/u_mcode/mcycles_d_2_s6
9.071
9.626
u_z80/u_cz80/n1084_s11
10.329
10.700
u_z80/n279_s12
11.895
12.357
u_z80/n279_s7
12.530
12.992
u_z80/n279_s4
13.164
13.681
u_z80/d_Z_6_s
15.001
15.372
u_z80/ff_dinst_6_s0
16.968
=====
SETUP
1.113
16.872
17.985
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/n3366_s4
7.578
8.031
u_z80/u_cz80/u_mcode/mcycles_d_2_s6
9.071
9.626
u_z80/u_cz80/n1084_s11
10.329
10.700
u_z80/n279_s12
11.895
12.357
u_z80/n279_s7
12.530
12.992
u_z80/n279_s4
13.164
13.681
u_z80/d_Z_6_s
15.001
15.372
u_z80/ff_di_reg_6_s0
16.872
=====
SETUP
1.170
16.814
17.985
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/n3366_s4
7.578
8.031
u_z80/u_cz80/u_mcode/mcycles_d_2_s6
9.071
9.626
u_z80/u_cz80/n1084_s11
10.329
10.700
u_z80/n279_s12
11.895
12.357
u_z80/n279_s7
12.530
12.992
u_z80/n279_s4
13.164
13.681
u_z80/d_Z_1_s
14.929
15.484
u_z80/ff_dinst_1_s0
16.814
=====
SETUP
1.180
16.805
17.985
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/n3366_s4
7.578
8.031
u_z80/u_cz80/u_mcode/mcycles_d_2_s6
9.071
9.626
u_z80/u_cz80/n1084_s11
10.329
10.700
u_z80/n279_s12
11.895
12.357
u_z80/n279_s7
12.530
12.992
u_z80/n279_s4
13.164
13.681
u_z80/d_Z_1_s
14.929
15.484
u_z80/ff_di_reg_1_s0
16.805
=====
SETUP
1.226
16.759
17.985
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/n3366_s4
7.578
8.031
u_z80/u_cz80/u_mcode/mcycles_d_2_s6
9.071
9.626
u_z80/u_cz80/n1084_s11
10.329
10.700
u_z80/n279_s12
11.895
12.357
u_z80/n279_s7
12.530
12.992
u_z80/n279_s4
13.164
13.681
u_z80/d_Z_5_s
14.944
15.397
u_z80/ff_di_reg_5_s0
16.759
=====
SETUP
1.235
16.750
17.985
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/n3366_s4
7.578
8.031
u_z80/u_cz80/u_mcode/mcycles_d_2_s6
9.071
9.626
u_z80/u_cz80/n1084_s11
10.329
10.700
u_z80/n279_s12
11.895
12.357
u_z80/n279_s7
12.530
12.992
u_z80/n279_s4
13.164
13.681
u_z80/d_Z_3_s
14.944
15.397
u_z80/ff_dinst_3_s0
16.750
=====
SETUP
1.240
16.745
17.985
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/n3366_s4
7.578
8.031
u_z80/u_cz80/u_mcode/mcycles_d_2_s6
9.071
9.626
u_z80/u_cz80/n1084_s11
10.329
10.700
u_z80/n279_s12
11.895
12.357
u_z80/n279_s7
12.530
12.992
u_z80/n279_s4
13.164
13.681
u_z80/d_Z_5_s
14.944
15.397
u_z80/ff_dinst_5_s0
16.745
=====
SETUP
1.401
16.584
17.985
u_z80/u_cz80/ir_6_s0
6.375
6.607
u_z80/u_cz80/n3366_s4
7.578
8.031
u_z80/u_cz80/u_mcode/mcycles_d_2_s6
9.071
9.626
u_z80/u_cz80/n1084_s11
10.329
10.700
u_z80/n279_s12
11.895
12.357
u_z80/n279_s7
12.530
12.992
u_z80/n279_s4
13.164
13.681
u_z80/d_Z_3_s
14.944
15.397
u_z80/ff_di_reg_3_s0
16.584
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_7_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_6_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_5_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_3_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_2_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_1_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.077
5.941
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_13_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.941
=====
HOLD
0.082
5.945
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_14_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.945
=====
HOLD
0.203
6.067
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_3_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.067
=====
HOLD
0.208
6.071
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_14_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.071
=====
HOLD
0.215
6.078
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_9_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.078
=====
HOLD
0.215
6.078
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_12_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.078
=====
HOLD
0.227
6.090
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_12_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.090
=====
HOLD
0.228
6.091
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_5_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.091
=====
HOLD
0.228
6.091
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_4_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.091
=====
HOLD
0.228
6.091
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_5_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.091
=====
HOLD
0.228
6.091
5.864
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_4_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.091
=====
HOLD
0.319
5.945
5.626
u_vram/ff_rdata_en_s0
5.615
5.817
ff_vram_rdata_1_s0
5.945
=====
HOLD
0.319
5.945
5.626
u_vram/ff_rdata_en_s0
5.615
5.817
ff_vram_rdata_3_s0
5.945
