INFO: [VRFC 10-2263] Analyzing Verilog file "/home/megamind/Xilinx/LFSR/LFSR.srcs/sources_1/new/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [/home/megamind/Xilinx/LFSR/LFSR.srcs/sources_1/new/lfsr.v:27]
