digraph "CFG for 'rpl_mbrtoc32' function" {
	label="CFG for 'rpl_mbrtoc32' function";

	Node0x12b0150 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = alloca i64, align 8\l  %6 = alloca i32*, align 8\l  %7 = alloca i8*, align 8\l  %8 = alloca i64, align 8\l  %9 = alloca %struct.__mbstate_t*, align 8\l  %10 = alloca i64, align 8\l  %11 = alloca i32, align 4\l  store i32* %0, i32** %6, align 8, !tbaa !748\l  call void @llvm.dbg.declare(metadata i32** %6, metadata !743, metadata\l... !DIExpression()), !dbg !752\l  store i8* %1, i8** %7, align 8, !tbaa !748\l  call void @llvm.dbg.declare(metadata i8** %7, metadata !744, metadata\l... !DIExpression()), !dbg !753\l  store i64 %2, i64* %8, align 8, !tbaa !754\l  call void @llvm.dbg.declare(metadata i64* %8, metadata !745, metadata\l... !DIExpression()), !dbg !756\l  store %struct.__mbstate_t* %3, %struct.__mbstate_t** %9, align 8, !tbaa !748\l  call void @llvm.dbg.declare(metadata %struct.__mbstate_t** %9, metadata\l... !746, metadata !DIExpression()), !dbg !757\l  %12 = load i8*, i8** %7, align 8, !dbg !758, !tbaa !748\l  %13 = icmp eq i8* %12, null, !dbg !760\l  br i1 %13, label %14, label %15, !dbg !761\l|{<s0>T|<s1>F}}"];
	Node0x12b0150:s0 -> Node0x12b1690;
	Node0x12b0150:s1 -> Node0x12b16e0;
	Node0x12b1690 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2907270",label="{%14:\l14:                                               \l  store i32* null, i32** %6, align 8, !dbg !762, !tbaa !748\l  store i8* getelementptr inbounds ([1 x i8], [1 x i8]* @.str.229, i64 0, i64\l... 0), i8** %7, align 8, !dbg !764, !tbaa !748\l  store i64 1, i64* %8, align 8, !dbg !765, !tbaa !754\l  br label %15, !dbg !766\l}"];
	Node0x12b1690 -> Node0x12b16e0;
	Node0x12b16e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%15:\l15:                                               \l  %16 = load %struct.__mbstate_t*, %struct.__mbstate_t** %9, align 8, !dbg\l... !767, !tbaa !748\l  %17 = icmp eq %struct.__mbstate_t* %16, null, !dbg !769\l  br i1 %17, label %18, label %19, !dbg !770\l|{<s0>T|<s1>F}}"];
	Node0x12b16e0:s0 -> Node0x12b1730;
	Node0x12b16e0:s1 -> Node0x12b1780;
	Node0x12b1730 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2907270",label="{%18:\l18:                                               \l  store %struct.__mbstate_t* @internal_state, %struct.__mbstate_t** %9, align\l... 8, !dbg !771, !tbaa !748\l  br label %19, !dbg !772\l}"];
	Node0x12b1730 -> Node0x12b1780;
	Node0x12b1780 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%19:\l19:                                               \l  %20 = bitcast i64* %10 to i8*, !dbg !773\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %20) #21, !dbg !773\l  call void @llvm.dbg.declare(metadata i64* %10, metadata !747, metadata\l... !DIExpression()), !dbg !774\l  %21 = load i32*, i32** %6, align 8, !dbg !775, !tbaa !748\l  %22 = load i8*, i8** %7, align 8, !dbg !776, !tbaa !748\l  %23 = load i64, i64* %8, align 8, !dbg !777, !tbaa !754\l  %24 = load %struct.__mbstate_t*, %struct.__mbstate_t** %9, align 8, !dbg\l... !778, !tbaa !748\l  %25 = call i64 @mbrtoc32(i32* noundef %21, i8* noundef %22, i64 noundef %23,\l... %struct.__mbstate_t* noundef %24) #21, !dbg !779\l  store i64 %25, i64* %10, align 8, !dbg !774, !tbaa !754\l  %26 = load i64, i64* %10, align 8, !dbg !780, !tbaa !754\l  %27 = icmp ule i64 -2, %26, !dbg !782\l  br i1 %27, label %28, label %42, !dbg !783\l|{<s0>T|<s1>F}}"];
	Node0x12b1780:s0 -> Node0x12b17d0;
	Node0x12b1780:s1 -> Node0x12b1960;
	Node0x12b17d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%28:\l28:                                               \l  %29 = load i64, i64* %8, align 8, !dbg !784, !tbaa !754\l  %30 = icmp ne i64 %29, 0, !dbg !785\l  br i1 %30, label %31, label %42, !dbg !786\l|{<s0>T|<s1>F}}"];
	Node0x12b17d0:s0 -> Node0x12b1820;
	Node0x12b17d0:s1 -> Node0x12b1960;
	Node0x12b1820 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5a08170",label="{%31:\l31:                                               \l  %32 = call zeroext i1 @hard_locale(i32 noundef 0), !dbg !787\l  br i1 %32, label %42, label %33, !dbg !788\l|{<s0>T|<s1>F}}"];
	Node0x12b1820:s0 -> Node0x12b1960;
	Node0x12b1820:s1 -> Node0x12b1870;
	Node0x12b1870 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ecd3c570",label="{%33:\l33:                                               \l  %34 = load i32*, i32** %6, align 8, !dbg !789, !tbaa !748\l  %35 = icmp ne i32* %34, null, !dbg !792\l  br i1 %35, label %36, label %41, !dbg !793\l|{<s0>T|<s1>F}}"];
	Node0x12b1870:s0 -> Node0x12b18c0;
	Node0x12b1870:s1 -> Node0x12b1910;
	Node0x12b18c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d6dce470",label="{%36:\l36:                                               \l  %37 = load i8*, i8** %7, align 8, !dbg !794, !tbaa !748\l  %38 = load i8, i8* %37, align 1, !dbg !795, !tbaa !796\l  %39 = zext i8 %38 to i32, !dbg !797\l  %40 = load i32*, i32** %6, align 8, !dbg !798, !tbaa !748\l  store i32 %39, i32* %40, align 4, !dbg !799, !tbaa !800\l  br label %41, !dbg !802\l}"];
	Node0x12b18c0 -> Node0x12b1910;
	Node0x12b1910 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ecd3c570",label="{%41:\l41:                                               \l  store i64 1, i64* %5, align 8, !dbg !803\l  store i32 1, i32* %11, align 4\l  br label %44, !dbg !803\l}"];
	Node0x12b1910 -> Node0x12b19b0;
	Node0x12b1960 [shape=record,color="#b70d28ff", style=filled, fillcolor="#c5333470",label="{%42:\l42:                                               \l  %43 = load i64, i64* %10, align 8, !dbg !804, !tbaa !754\l  store i64 %43, i64* %5, align 8, !dbg !805\l  store i32 1, i32* %11, align 4\l  br label %44, !dbg !805\l}"];
	Node0x12b1960 -> Node0x12b19b0;
	Node0x12b19b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%44:\l44:                                               \l  %45 = bitcast i64* %10 to i8*, !dbg !806\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %45) #21, !dbg !806\l  %46 = load i64, i64* %5, align 8, !dbg !806\l  ret i64 %46, !dbg !806\l}"];
}
