// Seed: 4271227342
macromodule module_0 (
    input tri0 id_0
);
  assign id_2[1] = id_2;
endmodule
module module_1 (
    output tri0 void id_0,
    output wor id_1,
    output supply1 id_2,
    input wor id_3
    , id_31 = 1 & "",
    output supply0 id_4,
    output supply0 id_5,
    input supply0 id_6,
    input tri id_7,
    output tri1 id_8,
    output tri1 id_9,
    input supply1 id_10,
    output uwire id_11
    , id_32,
    input tri1 id_12,
    input supply1 id_13,
    output tri1 id_14,
    output tri1 id_15,
    input wor id_16,
    input wor id_17,
    input wire id_18,
    output tri0 id_19,
    output wand id_20,
    input wor id_21,
    input tri0 id_22,
    input tri0 id_23,
    input tri0 id_24,
    input wand id_25,
    output uwire id_26,
    input wire id_27,
    output logic id_28,
    output tri id_29
);
  initial id_29 = 1;
  wire id_33;
  assign id_4 = 1;
  final id_28 <= 1;
  wire id_34, id_35, id_36;
  wire id_37;
  module_0(
      id_18
  );
endmodule
