{
  "module_name": "qcom,dispcc-sm8150.h",
  "hash_id": "7ced17b04ddabb1277a21c8db18c056a8a38cfe344269abc6e29ab5c1ccceeee",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/qcom,dispcc-sm8150.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_QCOM_DISP_CC_SM8250_H\n#define _DT_BINDINGS_CLK_QCOM_DISP_CC_SM8250_H\n\n \n#define DISP_CC_MDSS_AHB_CLK\t\t\t0\n#define DISP_CC_MDSS_AHB_CLK_SRC\t\t1\n#define DISP_CC_MDSS_BYTE0_CLK\t\t\t2\n#define DISP_CC_MDSS_BYTE0_CLK_SRC\t\t3\n#define DISP_CC_MDSS_BYTE0_DIV_CLK_SRC\t\t4\n#define DISP_CC_MDSS_BYTE0_INTF_CLK\t\t5\n#define DISP_CC_MDSS_BYTE1_CLK\t\t\t6\n#define DISP_CC_MDSS_BYTE1_CLK_SRC\t\t7\n#define DISP_CC_MDSS_BYTE1_DIV_CLK_SRC\t\t8\n#define DISP_CC_MDSS_BYTE1_INTF_CLK\t\t9\n#define DISP_CC_MDSS_DP_AUX1_CLK\t\t10\n#define DISP_CC_MDSS_DP_AUX1_CLK_SRC\t\t11\n#define DISP_CC_MDSS_DP_AUX_CLK\t\t\t12\n#define DISP_CC_MDSS_DP_AUX_CLK_SRC\t\t13\n#define DISP_CC_MDSS_DP_LINK1_CLK\t\t14\n#define DISP_CC_MDSS_DP_LINK1_CLK_SRC\t\t15\n#define DISP_CC_MDSS_DP_LINK1_DIV_CLK_SRC\t16\n#define DISP_CC_MDSS_DP_LINK1_INTF_CLK\t\t17\n#define DISP_CC_MDSS_DP_LINK_CLK\t\t18\n#define DISP_CC_MDSS_DP_LINK_CLK_SRC\t\t19\n#define DISP_CC_MDSS_DP_LINK_DIV_CLK_SRC\t20\n#define DISP_CC_MDSS_DP_LINK_INTF_CLK\t\t21\n#define DISP_CC_MDSS_DP_PIXEL1_CLK\t\t22\n#define DISP_CC_MDSS_DP_PIXEL1_CLK_SRC\t\t23\n#define DISP_CC_MDSS_DP_PIXEL2_CLK\t\t24\n#define DISP_CC_MDSS_DP_PIXEL2_CLK_SRC\t\t25\n#define DISP_CC_MDSS_DP_PIXEL_CLK\t\t26\n#define DISP_CC_MDSS_DP_PIXEL_CLK_SRC\t\t27\n#define DISP_CC_MDSS_ESC0_CLK\t\t\t28\n#define DISP_CC_MDSS_ESC0_CLK_SRC\t\t29\n#define DISP_CC_MDSS_ESC1_CLK\t\t\t30\n#define DISP_CC_MDSS_ESC1_CLK_SRC\t\t31\n#define DISP_CC_MDSS_MDP_CLK\t\t\t32\n#define DISP_CC_MDSS_MDP_CLK_SRC\t\t33\n#define DISP_CC_MDSS_MDP_LUT_CLK\t\t34\n#define DISP_CC_MDSS_NON_GDSC_AHB_CLK\t\t35\n#define DISP_CC_MDSS_PCLK0_CLK\t\t\t36\n#define DISP_CC_MDSS_PCLK0_CLK_SRC\t\t37\n#define DISP_CC_MDSS_PCLK1_CLK\t\t\t38\n#define DISP_CC_MDSS_PCLK1_CLK_SRC\t\t39\n#define DISP_CC_MDSS_ROT_CLK\t\t\t40\n#define DISP_CC_MDSS_ROT_CLK_SRC\t\t41\n#define DISP_CC_MDSS_RSCC_AHB_CLK\t\t42\n#define DISP_CC_MDSS_RSCC_VSYNC_CLK\t\t43\n#define DISP_CC_MDSS_VSYNC_CLK\t\t\t44\n#define DISP_CC_MDSS_VSYNC_CLK_SRC\t\t45\n#define DISP_CC_PLL0\t\t\t\t46\n#define DISP_CC_PLL1\t\t\t\t47\n#define DISP_CC_MDSS_EDP_AUX_CLK\t\t48\n#define DISP_CC_MDSS_EDP_AUX_CLK_SRC\t\t49\n#define DISP_CC_MDSS_EDP_GTC_CLK\t\t50\n#define DISP_CC_MDSS_EDP_GTC_CLK_SRC\t\t51\n#define DISP_CC_MDSS_EDP_LINK_CLK\t\t52\n#define DISP_CC_MDSS_EDP_LINK_CLK_SRC\t\t53\n#define DISP_CC_MDSS_EDP_LINK_INTF_CLK\t\t54\n#define DISP_CC_MDSS_EDP_PIXEL_CLK\t\t55\n#define DISP_CC_MDSS_EDP_PIXEL_CLK_SRC\t\t56\n#define DISP_CC_MDSS_EDP_LINK_DIV_CLK_SRC\t57\n\n \n#define DISP_CC_MDSS_CORE_BCR\t\t\t0\n#define DISP_CC_MDSS_RSCC_BCR\t\t\t1\n\n \n#define MDSS_GDSC\t\t\t\t0\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}