// Seed: 3452037783
module module_0 (
    input supply0 id_0,
    input wand id_1,
    input wor id_2,
    input tri0 id_3,
    output tri id_4,
    output tri1 id_5,
    input wand id_6,
    input wand id_7,
    input tri1 id_8
    , id_11,
    input uwire id_9
    , id_12
);
  logic id_13;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_14 = 32'd4
) (
    output tri1 id_0,
    input tri id_1,
    output wand id_2,
    input wor id_3,
    output wire id_4,
    output supply1 id_5,
    input tri1 id_6,
    input wire id_7,
    input tri1 id_8,
    output uwire id_9[-1  |  -1  ==  -1 : (  -1  &  1  +  1  )],
    input wand id_10,
    input tri1 void id_11,
    input wand id_12,
    input wor id_13,
    output tri1 _id_14,
    output wire id_15,
    output tri1 id_16,
    output supply0 id_17
);
  assign id_17 = id_1;
  assign id_16 = 1;
  logic id_19;
  ;
  wire id_20;
  if (1) tri0 id_21, id_22;
  assign id_22 = 1;
  wire id_23;
  xnor primCall (
      id_0,
      id_24,
      id_23,
      id_12,
      id_8,
      id_21,
      id_25,
      id_26,
      id_11,
      id_1,
      id_3,
      id_26.id_24,
      id_10,
      id_22,
      id_13,
      id_7,
      id_20,
      id_6,
      id_19
  );
  struct packed {id_24 id_25;} [id_14 : ""] id_26;
  ;
  assign id_22 = id_22;
  assign #1 id_26.id_24 = 1'b0;
  module_0 modCall_1 (
      id_12,
      id_10,
      id_8,
      id_7,
      id_5,
      id_2,
      id_11,
      id_8,
      id_10,
      id_12
  );
endmodule
