The collection of documents is a part of a youtube series called 100 days of Verification Challenge 
This collection contains all the questions and answers in the challenege which help build skills in Design Verification field

Day	Topic
1  	Filp Flop & Latches
2	  Logic Gates
3	  Encoders & Decoders
4	  Counters & Timers
5	  MUX & DEMUX
6	  FSM
7  	Sequence Detectors
8	  Combinational Circuits
9	  Sequential Circuits
10	Number System and Digital Codes
11	Miscellaneous
12	Optimization in Digital Circuits
13	Processor Pipelining
14	Pipelining Hazrads
15	Memories
16	Types of Computer Architecture
17	Instructions and Buses
18	Microprocessors & Microcontrollers
19	DMA, Synchronization & paging
20	Cache memories
21	Cache replacement algorithms
22	Cache coherency
23	RAM & ROM
24	Memory Elements
25	STA basics
26	STA terminologies
27	STA FAQs
28	STA numerical
29	MOSFET & CMOS
30	Design FAQs
31	Verilog Basics
32	Verilog Datatypes
33	System Tasks
34	Basic Verilog codes
35	Procedural blocks
36	Operators
37	Case statements
38	Behavioral modelling
39	Tasks and Functions
40	Parameters
41	Advances Verilog Concepts
42	Advanced Verilog Codes
43	Verilog FAQs
44	Verilog Ports
45	RTL Design
46	Storage Elements, Flow control
47	FSM & memory design
48	RTL Design considerations
49	Optimization techniques in RTL
50	DFT considerations in RTL Design
51	Power Optimization Techniques
52	BFM, Bus monitor
53	Messaging, BFMs
54	Common Mistakes in Verilog
55	Verilog Trick codes
56	APB Protocol
57	AHB Protocol
58	AXI Protocol
59	I3C Protocol
60	Ethernet Protocol
61	SV Data types
62	SV Data types FAQs
63	SV Data types
64	SV regions,modport,variables
65	Procedural blocks
66	Functions & Fork join
67	SV OOPs
68	OOPs
69	Randomization
70	Constraint randomization
71	Randomization Trick codes
72	Coverage
73	Coverage FAQs
74	SVA
75	SVA FAQs
76	Interface
77	Testbench
78	Verification
79	Verification FAQs
80	SV FAQs
81	SV FAQs
82	SV
83	FSM Design & Verif
84	Memory Design & Verif
85	Up Down Counter
86	SV codes
87	UVM basics
88	UVM classes & factory
89	UVM phases
90	UVM Sequences & Sequencers
91	UVM driver & monitor
92	UVM agent & config_db
93	UVM scoreboard
94	UVM reporting
95	UVM testbench architecture
96	UVM testbench to DUT connections
97	UVM analysis components, predictors
98	UVM objection
99	UVM transaction
100	UVM RAL
101	UVM FAQs
102	UVM miscellaneous
103	UVM miscellaneous
104	UVM miscellaneous
105	TCL Basics
106	TCL Coding
107	TCL FAQs
108	TCL trick codes
109	Puzzles
110	Puzzles
111	Puzzles
