\doxysubsubsection{RCC\+\_\+\+Private\+\_\+\+Functions}
\hypertarget{group___r_c_c___private___functions}{}\label{group___r_c_c___private___functions}\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga413f6422be11b1334abe60b3bff2e062}{RCC\+\_\+\+De\+Init}} (void)
\begin{DoxyCompactList}\small\item\em Resets the RCC clock configuration to the default reset state. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga432b3281546d23345642d55f8670a93d}{RCC\+\_\+\+HSEConfig}} (uint32\+\_\+t RCC\+\_\+\+HSE)
\begin{DoxyCompactList}\small\item\em Configures the External High Speed oscillator (HSE). \end{DoxyCompactList}\item 
Error\+Status \mbox{\hyperlink{group___r_c_c___private___functions_gae0f15692614dd048ee4110a056f001dc}{RCC\+\_\+\+Wait\+For\+HSEStart\+Up}} (void)
\begin{DoxyCompactList}\small\item\em Waits for HSE start-\/up. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_gaa2d6a35f5c2e0f86317c3beb222677fc}{RCC\+\_\+\+Adjust\+HSICalibration\+Value}} (uint8\+\_\+t HSICalibration\+Value)
\begin{DoxyCompactList}\small\item\em Adjusts the Internal High Speed oscillator (HSI) calibration value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga0c6772a1e43765909495f57815ef69e2}{RCC\+\_\+\+HSICmd}} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Internal High Speed oscillator (HSI). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga0f67634cbe721f2c42f022d2a93229c8}{RCC\+\_\+\+PLLConfig}} (uint32\+\_\+t RCC\+\_\+\+PLLSource, uint32\+\_\+t RCC\+\_\+\+PLLMul)
\begin{DoxyCompactList}\small\item\em Configures the PLL clock source and multiplication factor. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga84dee53c75e58fdb53571716593c2272}{RCC\+\_\+\+PLLCmd}} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the PLL. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga3551a36a8f0a3dc96a74d6b939048337}{RCC\+\_\+\+SYSCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+SYSCLKSource)
\begin{DoxyCompactList}\small\item\em Configures the system clock (SYSCLK). \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group___r_c_c___private___functions_gaaeb32311c208b2a980841c9c884a41ea}{RCC\+\_\+\+Get\+SYSCLKSource}} (void)
\begin{DoxyCompactList}\small\item\em Returns the clock source used as system clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga9d0aec72e236c6cdf3a3a82dfb525491}{RCC\+\_\+\+HCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+SYSCLK)
\begin{DoxyCompactList}\small\item\em Configures the AHB clock (HCLK). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga448137346d4292985d4e7a61dd1a824f}{RCC\+\_\+\+PCLK1\+Config}} (uint32\+\_\+t RCC\+\_\+\+HCLK)
\begin{DoxyCompactList}\small\item\em Configures the Low Speed APB clock (PCLK1). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga09f9c010a4adca9e036da42c2ca6126a}{RCC\+\_\+\+PCLK2\+Config}} (uint32\+\_\+t RCC\+\_\+\+HCLK)
\begin{DoxyCompactList}\small\item\em Configures the High Speed APB clock (PCLK2). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_gaa953aa226e9ce45300d535941e4dfe2f}{RCC\+\_\+\+ITConfig}} (uint8\+\_\+t RCC\+\_\+\+IT, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified RCC interrupts. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga895b3ff3d143c990f1cd0146aa260081}{RCC\+\_\+\+USBCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+USBCLKSource)
\begin{DoxyCompactList}\small\item\em Configures the USB clock (USBCLK). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_gadda89cdb838bf49e5fa10f3f774530a4}{RCC\+\_\+\+ADCCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+PCLK2)
\begin{DoxyCompactList}\small\item\em Configures the ADC clock (ADCCLK). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga65209ab5c3589b249c7d70f978735ca6}{RCC\+\_\+\+LSEConfig}} (uint8\+\_\+t RCC\+\_\+\+LSE)
\begin{DoxyCompactList}\small\item\em Configures the External Low Speed oscillator (LSE). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga81e3ca29fd154ac2019bba6936d6d5ed}{RCC\+\_\+\+LSICmd}} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Internal Low Speed oscillator (LSI). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga1473d8a5a020642966359611c44181b0}{RCC\+\_\+\+RTCCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+RTCCLKSource)
\begin{DoxyCompactList}\small\item\em Configures the RTC clock (RTCCLK). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga9802f84846df2cea8e369234ed13b159}{RCC\+\_\+\+RTCCLKCmd}} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the RTC clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga3e9944fd1ed734275222bbb3e3f29993}{RCC\+\_\+\+Get\+Clocks\+Freq}} (\mbox{\hyperlink{struct_r_c_c___clocks_type_def}{RCC\+\_\+\+Clocks\+Type\+Def}} \texorpdfstring{$\ast$}{*}RCC\+\_\+\+Clocks)
\begin{DoxyCompactList}\small\item\em Returns the frequencies of different on chip clocks. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_gae0b30d8598b8393bdba9c3fefba3a968}{RCC\+\_\+\+AHBPeriph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHBPeriph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga56ff55caf8d835351916b40dd030bc87}{RCC\+\_\+\+APB2\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB2\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the High Speed APB (APB2) peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_gaee7cc5d73af7fe1986fceff8afd3973e}{RCC\+\_\+\+APB1\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB1\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Low Speed APB (APB1) peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_gad94553850ac07106a27ee85fec37efdf}{RCC\+\_\+\+APB2\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB2\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases High Speed APB (APB2) peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_gab197ae4369c10b92640a733b40ed2801}{RCC\+\_\+\+APB1\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB1\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases Low Speed APB (APB1) peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga636c3b72f35391e67f12a551b15fa54a}{RCC\+\_\+\+Backup\+Reset\+Cmd}} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases the Backup domain reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga0ff1fd7b9a8a49cdda11b7d7261c3494}{RCC\+\_\+\+Clock\+Security\+System\+Cmd}} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Clock Security System. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga8f62b86c6ca8ae6585ba1cec79431fe5}{RCC\+\_\+\+MCOConfig}} (uint8\+\_\+t RCC\+\_\+\+MCO)
\begin{DoxyCompactList}\small\item\em Selects the clock source to output on MCO pin. \end{DoxyCompactList}\item 
Flag\+Status \mbox{\hyperlink{group___r_c_c___private___functions_ga2897bdc52f272031c44fb1f72205d295}{RCC\+\_\+\+Get\+Flag\+Status}} (uint8\+\_\+t RCC\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified RCC flag is set or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga53f909dbb15a54124419084ebda97d72}{RCC\+\_\+\+Clear\+Flag}} (void)
\begin{DoxyCompactList}\small\item\em Clears the RCC reset flags. \end{DoxyCompactList}\item 
ITStatus \mbox{\hyperlink{group___r_c_c___private___functions_ga6126c99f398ee4be410ad76ae3aee18f}{RCC\+\_\+\+Get\+ITStatus}} (uint8\+\_\+t RCC\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified RCC interrupt has occurred or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga529842d165910f8f87e26115da36089b}{RCC\+\_\+\+Clear\+ITPending\+Bit}} (uint8\+\_\+t RCC\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the RCC\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}


\doxysubsubsubsection{Function Documentation}
\Hypertarget{group___r_c_c___private___functions_gadda89cdb838bf49e5fa10f3f774530a4}\label{group___r_c_c___private___functions_gadda89cdb838bf49e5fa10f3f774530a4} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_ADCCLKConfig@{RCC\_ADCCLKConfig}}
\index{RCC\_ADCCLKConfig@{RCC\_ADCCLKConfig}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_ADCCLKConfig()}{RCC\_ADCCLKConfig()}}
{\footnotesize\ttfamily void RCC\+\_\+\+ADCCLKConfig (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+PCLK2 }\end{DoxyParamCaption})}



Configures the ADC clock (ADCCLK). 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+PCLK2} & defines the ADC clock divider. This clock is derived from the APB2 clock (PCLK2). This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+PCLK2\+\_\+\+Div2\+: ADC clock = PCLK2/2 \item RCC\+\_\+\+PCLK2\+\_\+\+Div4\+: ADC clock = PCLK2/4 \item RCC\+\_\+\+PCLK2\+\_\+\+Div6\+: ADC clock = PCLK2/6 \item RCC\+\_\+\+PCLK2\+\_\+\+Div8\+: ADC clock = PCLK2/8 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_gaa2d6a35f5c2e0f86317c3beb222677fc}\label{group___r_c_c___private___functions_gaa2d6a35f5c2e0f86317c3beb222677fc} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_AdjustHSICalibrationValue@{RCC\_AdjustHSICalibrationValue}}
\index{RCC\_AdjustHSICalibrationValue@{RCC\_AdjustHSICalibrationValue}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_AdjustHSICalibrationValue()}{RCC\_AdjustHSICalibrationValue()}}
{\footnotesize\ttfamily void RCC\+\_\+\+Adjust\+HSICalibration\+Value (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{HSICalibration\+Value }\end{DoxyParamCaption})}



Adjusts the Internal High Speed oscillator (HSI) calibration value. 


\begin{DoxyParams}{Parameters}
{\em HSICalibration\+Value} & specifies the calibration trimming value. This parameter must be a number between 0 and 0x1F. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_gae0b30d8598b8393bdba9c3fefba3a968}\label{group___r_c_c___private___functions_gae0b30d8598b8393bdba9c3fefba3a968} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_AHBPeriphClockCmd@{RCC\_AHBPeriphClockCmd}}
\index{RCC\_AHBPeriphClockCmd@{RCC\_AHBPeriphClockCmd}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_AHBPeriphClockCmd()}{RCC\_AHBPeriphClockCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+AHBPeriph\+Clock\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+AHBPeriph,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the AHB peripheral clock. 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+AHBPeriph} & specifies the AHB peripheral to gates its clock.\\
\hline
\end{DoxyParams}
For {\bfseries{STM32\+\_\+\+Connectivity\+\_\+line\+\_\+devices}}, this parameter can be any combination of the following values\+: ~\newline
 \begin{DoxyItemize}
\item RCC\+\_\+\+AHBPeriph\+\_\+\+DMA1 \item RCC\+\_\+\+AHBPeriph\+\_\+\+DMA2 \item RCC\+\_\+\+AHBPeriph\+\_\+\+SRAM \item RCC\+\_\+\+AHBPeriph\+\_\+\+FLITF \item RCC\+\_\+\+AHBPeriph\+\_\+\+CRC \item RCC\+\_\+\+AHBPeriph\+\_\+\+OTG\+\_\+\+FS ~\newline
 \item RCC\+\_\+\+AHBPeriph\+\_\+\+ETH\+\_\+\+MAC ~\newline
 \item RCC\+\_\+\+AHBPeriph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+Tx \item RCC\+\_\+\+AHBPeriph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+Rx\end{DoxyItemize}
For {\bfseries{other\+\_\+\+STM32\+\_\+devices}}, this parameter can be any combination of the following values\+: ~\newline
 \begin{DoxyItemize}
\item RCC\+\_\+\+AHBPeriph\+\_\+\+DMA1 \item RCC\+\_\+\+AHBPeriph\+\_\+\+DMA2 \item RCC\+\_\+\+AHBPeriph\+\_\+\+SRAM \item RCC\+\_\+\+AHBPeriph\+\_\+\+FLITF \item RCC\+\_\+\+AHBPeriph\+\_\+\+CRC \item RCC\+\_\+\+AHBPeriph\+\_\+\+FSMC \item RCC\+\_\+\+AHBPeriph\+\_\+\+SDIO\end{DoxyItemize}
\begin{DoxyNote}{Note}
SRAM and FLITF clock can be disabled only during sleep mode. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_gaee7cc5d73af7fe1986fceff8afd3973e}\label{group___r_c_c___private___functions_gaee7cc5d73af7fe1986fceff8afd3973e} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_APB1PeriphClockCmd@{RCC\_APB1PeriphClockCmd}}
\index{RCC\_APB1PeriphClockCmd@{RCC\_APB1PeriphClockCmd}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_APB1PeriphClockCmd()}{RCC\_APB1PeriphClockCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+APB1\+Periph\+Clock\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+APB1\+Periph,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the Low Speed APB (APB1) peripheral clock. 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+APB1\+Periph} & specifies the APB1 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM2, RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM3, RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM4, RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM5, RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM6, RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM7, RCC\+\_\+\+APB1\+Periph\+\_\+\+WWDG, RCC\+\_\+\+APB1\+Periph\+\_\+\+SPI2, RCC\+\_\+\+APB1\+Periph\+\_\+\+SPI3, RCC\+\_\+\+APB1\+Periph\+\_\+\+USART2, RCC\+\_\+\+APB1\+Periph\+\_\+\+USART3, RCC\+\_\+\+APB1\+Periph\+\_\+\+USART4, RCC\+\_\+\+APB1\+Periph\+\_\+\+USART5, RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C1, RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C2, RCC\+\_\+\+APB1\+Periph\+\_\+\+USB, RCC\+\_\+\+APB1\+Periph\+\_\+\+CAN1, RCC\+\_\+\+APB1\+Periph\+\_\+\+BKP, RCC\+\_\+\+APB1\+Periph\+\_\+\+PWR, RCC\+\_\+\+APB1\+Periph\+\_\+\+DAC, RCC\+\_\+\+APB1\+Periph\+\_\+\+CEC, RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM12, RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM13, RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM14 \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_gab197ae4369c10b92640a733b40ed2801}\label{group___r_c_c___private___functions_gab197ae4369c10b92640a733b40ed2801} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_APB1PeriphResetCmd@{RCC\_APB1PeriphResetCmd}}
\index{RCC\_APB1PeriphResetCmd@{RCC\_APB1PeriphResetCmd}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_APB1PeriphResetCmd()}{RCC\_APB1PeriphResetCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+APB1\+Periph\+Reset\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+APB1\+Periph,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Forces or releases Low Speed APB (APB1) peripheral reset. 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+APB1\+Periph} & specifies the APB1 peripheral to reset. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM2, RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM3, RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM4, RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM5, RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM6, RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM7, RCC\+\_\+\+APB1\+Periph\+\_\+\+WWDG, RCC\+\_\+\+APB1\+Periph\+\_\+\+SPI2, RCC\+\_\+\+APB1\+Periph\+\_\+\+SPI3, RCC\+\_\+\+APB1\+Periph\+\_\+\+USART2, RCC\+\_\+\+APB1\+Periph\+\_\+\+USART3, RCC\+\_\+\+APB1\+Periph\+\_\+\+USART4, RCC\+\_\+\+APB1\+Periph\+\_\+\+USART5, RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C1, RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C2, RCC\+\_\+\+APB1\+Periph\+\_\+\+USB, RCC\+\_\+\+APB1\+Periph\+\_\+\+CAN1, RCC\+\_\+\+APB1\+Periph\+\_\+\+BKP, RCC\+\_\+\+APB1\+Periph\+\_\+\+PWR, RCC\+\_\+\+APB1\+Periph\+\_\+\+DAC, RCC\+\_\+\+APB1\+Periph\+\_\+\+CEC, RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM12, RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM13, RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM14 ~\newline
 \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_ga56ff55caf8d835351916b40dd030bc87}\label{group___r_c_c___private___functions_ga56ff55caf8d835351916b40dd030bc87} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_APB2PeriphClockCmd@{RCC\_APB2PeriphClockCmd}}
\index{RCC\_APB2PeriphClockCmd@{RCC\_APB2PeriphClockCmd}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_APB2PeriphClockCmd()}{RCC\_APB2PeriphClockCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+APB2\+Periph\+Clock\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+APB2\+Periph,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the High Speed APB (APB2) peripheral clock. 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+APB2\+Periph} & specifies the APB2 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+APB2\+Periph\+\_\+\+AFIO, RCC\+\_\+\+APB2\+Periph\+\_\+\+GPIOA, RCC\+\_\+\+APB2\+Periph\+\_\+\+GPIOB, RCC\+\_\+\+APB2\+Periph\+\_\+\+GPIOC, RCC\+\_\+\+APB2\+Periph\+\_\+\+GPIOD, RCC\+\_\+\+APB2\+Periph\+\_\+\+GPIOE, RCC\+\_\+\+APB2\+Periph\+\_\+\+GPIOF, RCC\+\_\+\+APB2\+Periph\+\_\+\+GPIOG, RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC1, RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC2, RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM1, RCC\+\_\+\+APB2\+Periph\+\_\+\+SPI1, RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM8, RCC\+\_\+\+APB2\+Periph\+\_\+\+USART1, RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC3, RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM15, RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM16, RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM17, RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM9, RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM10, RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM11 ~\newline
 \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_gad94553850ac07106a27ee85fec37efdf}\label{group___r_c_c___private___functions_gad94553850ac07106a27ee85fec37efdf} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_APB2PeriphResetCmd@{RCC\_APB2PeriphResetCmd}}
\index{RCC\_APB2PeriphResetCmd@{RCC\_APB2PeriphResetCmd}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_APB2PeriphResetCmd()}{RCC\_APB2PeriphResetCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+APB2\+Periph\+Reset\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+APB2\+Periph,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Forces or releases High Speed APB (APB2) peripheral reset. 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+APB2\+Periph} & specifies the APB2 peripheral to reset. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+APB2\+Periph\+\_\+\+AFIO, RCC\+\_\+\+APB2\+Periph\+\_\+\+GPIOA, RCC\+\_\+\+APB2\+Periph\+\_\+\+GPIOB, RCC\+\_\+\+APB2\+Periph\+\_\+\+GPIOC, RCC\+\_\+\+APB2\+Periph\+\_\+\+GPIOD, RCC\+\_\+\+APB2\+Periph\+\_\+\+GPIOE, RCC\+\_\+\+APB2\+Periph\+\_\+\+GPIOF, RCC\+\_\+\+APB2\+Periph\+\_\+\+GPIOG, RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC1, RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC2, RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM1, RCC\+\_\+\+APB2\+Periph\+\_\+\+SPI1, RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM8, RCC\+\_\+\+APB2\+Periph\+\_\+\+USART1, RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC3, RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM15, RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM16, RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM17, RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM9, RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM10, RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM11 ~\newline
 \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral reset. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_ga636c3b72f35391e67f12a551b15fa54a}\label{group___r_c_c___private___functions_ga636c3b72f35391e67f12a551b15fa54a} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_BackupResetCmd@{RCC\_BackupResetCmd}}
\index{RCC\_BackupResetCmd@{RCC\_BackupResetCmd}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_BackupResetCmd()}{RCC\_BackupResetCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+Backup\+Reset\+Cmd (\begin{DoxyParamCaption}\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Forces or releases the Backup domain reset. 


\begin{DoxyParams}{Parameters}
{\em New\+State} & new state of the Backup domain reset. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_ga53f909dbb15a54124419084ebda97d72}\label{group___r_c_c___private___functions_ga53f909dbb15a54124419084ebda97d72} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_ClearFlag@{RCC\_ClearFlag}}
\index{RCC\_ClearFlag@{RCC\_ClearFlag}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_ClearFlag()}{RCC\_ClearFlag()}}
{\footnotesize\ttfamily void RCC\+\_\+\+Clear\+Flag (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Clears the RCC reset flags. 

\begin{DoxyNote}{Note}
The reset flags are\+: RCC\+\_\+\+FLAG\+\_\+\+PINRST, RCC\+\_\+\+FLAG\+\_\+\+PORRST, RCC\+\_\+\+FLAG\+\_\+\+SFTRST, RCC\+\_\+\+FLAG\+\_\+\+IWDGRST, RCC\+\_\+\+FLAG\+\_\+\+WWDGRST, RCC\+\_\+\+FLAG\+\_\+\+LPWRRST 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em None} & \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_ga529842d165910f8f87e26115da36089b}\label{group___r_c_c___private___functions_ga529842d165910f8f87e26115da36089b} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_ClearITPendingBit@{RCC\_ClearITPendingBit}}
\index{RCC\_ClearITPendingBit@{RCC\_ClearITPendingBit}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_ClearITPendingBit()}{RCC\_ClearITPendingBit()}}
{\footnotesize\ttfamily void RCC\+\_\+\+Clear\+ITPending\+Bit (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{RCC\+\_\+\+IT }\end{DoxyParamCaption})}



Clears the RCC\textquotesingle{}s interrupt pending bits. 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+IT} & specifies the interrupt pending bit to clear.\\
\hline
\end{DoxyParams}
For {\bfseries{STM32\+\_\+\+Connectivity\+\_\+line\+\_\+devices}}, this parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+IT\+\_\+\+LSIRDY\+: LSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+LSERDY\+: LSE ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSIRDY\+: HSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSERDY\+: HSE ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLLRDY\+: PLL ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLL2\+RDY\+: PLL2 ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLL3\+RDY\+: PLL3 ready interrupt ~\newline
 \item RCC\+\_\+\+IT\+\_\+\+CSS\+: Clock Security System interrupt\end{DoxyItemize}
For {\bfseries{other\+\_\+\+STM32\+\_\+devices}}, this parameter can be any combination of the following values\+: ~\newline
 \begin{DoxyItemize}
\item RCC\+\_\+\+IT\+\_\+\+LSIRDY\+: LSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+LSERDY\+: LSE ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSIRDY\+: HSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSERDY\+: HSE ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLLRDY\+: PLL ready interrupt\end{DoxyItemize}
\begin{DoxyItemize}
\item RCC\+\_\+\+IT\+\_\+\+CSS\+: Clock Security System interrupt 
\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\end{DoxyItemize}
\Hypertarget{group___r_c_c___private___functions_ga0ff1fd7b9a8a49cdda11b7d7261c3494}\label{group___r_c_c___private___functions_ga0ff1fd7b9a8a49cdda11b7d7261c3494} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_ClockSecuritySystemCmd@{RCC\_ClockSecuritySystemCmd}}
\index{RCC\_ClockSecuritySystemCmd@{RCC\_ClockSecuritySystemCmd}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_ClockSecuritySystemCmd()}{RCC\_ClockSecuritySystemCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+Clock\+Security\+System\+Cmd (\begin{DoxyParamCaption}\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the Clock Security System. 


\begin{DoxyParams}{Parameters}
{\em New\+State} & new state of the Clock Security System.. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_ga413f6422be11b1334abe60b3bff2e062}\label{group___r_c_c___private___functions_ga413f6422be11b1334abe60b3bff2e062} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_DeInit@{RCC\_DeInit}}
\index{RCC\_DeInit@{RCC\_DeInit}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_DeInit()}{RCC\_DeInit()}}
{\footnotesize\ttfamily void RCC\+\_\+\+De\+Init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Resets the RCC clock configuration to the default reset state. 


\begin{DoxyParams}{Parameters}
{\em None} & \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_ga3e9944fd1ed734275222bbb3e3f29993}\label{group___r_c_c___private___functions_ga3e9944fd1ed734275222bbb3e3f29993} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_GetClocksFreq@{RCC\_GetClocksFreq}}
\index{RCC\_GetClocksFreq@{RCC\_GetClocksFreq}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_GetClocksFreq()}{RCC\_GetClocksFreq()}}
{\footnotesize\ttfamily void RCC\+\_\+\+Get\+Clocks\+Freq (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{struct_r_c_c___clocks_type_def}{RCC\+\_\+\+Clocks\+Type\+Def}} \texorpdfstring{$\ast$}{*}}]{RCC\+\_\+\+Clocks }\end{DoxyParamCaption})}



Returns the frequencies of different on chip clocks. 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+Clocks} & pointer to a \doxylink{struct_r_c_c___clocks_type_def}{RCC\+\_\+\+Clocks\+Type\+Def} structure which will hold the clocks frequencies. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
The result of this function could be not correct when using fractional value for HSE crystal. ~\newline
 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_ga2897bdc52f272031c44fb1f72205d295}\label{group___r_c_c___private___functions_ga2897bdc52f272031c44fb1f72205d295} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_GetFlagStatus@{RCC\_GetFlagStatus}}
\index{RCC\_GetFlagStatus@{RCC\_GetFlagStatus}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_GetFlagStatus()}{RCC\_GetFlagStatus()}}
{\footnotesize\ttfamily Flag\+Status RCC\+\_\+\+Get\+Flag\+Status (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{RCC\+\_\+\+FLAG }\end{DoxyParamCaption})}



Checks whether the specified RCC flag is set or not. 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+FLAG} & specifies the flag to check.\\
\hline
\end{DoxyParams}
For {\bfseries{STM32\+\_\+\+Connectivity\+\_\+line\+\_\+devices}}, this parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+FLAG\+\_\+\+HSIRDY\+: HSI oscillator clock ready \item RCC\+\_\+\+FLAG\+\_\+\+HSERDY\+: HSE oscillator clock ready \item RCC\+\_\+\+FLAG\+\_\+\+PLLRDY\+: PLL clock ready \item RCC\+\_\+\+FLAG\+\_\+\+PLL2\+RDY\+: PLL2 clock ready ~\newline
 \item RCC\+\_\+\+FLAG\+\_\+\+PLL3\+RDY\+: PLL3 clock ready ~\newline
 \item RCC\+\_\+\+FLAG\+\_\+\+LSERDY\+: LSE oscillator clock ready \item RCC\+\_\+\+FLAG\+\_\+\+LSIRDY\+: LSI oscillator clock ready \item RCC\+\_\+\+FLAG\+\_\+\+PINRST\+: Pin reset \item RCC\+\_\+\+FLAG\+\_\+\+PORRST\+: POR/\+PDR reset \item RCC\+\_\+\+FLAG\+\_\+\+SFTRST\+: Software reset \item RCC\+\_\+\+FLAG\+\_\+\+IWDGRST\+: Independent Watchdog reset \item RCC\+\_\+\+FLAG\+\_\+\+WWDGRST\+: Window Watchdog reset \item RCC\+\_\+\+FLAG\+\_\+\+LPWRRST\+: Low Power reset\end{DoxyItemize}
For {\bfseries{other\+\_\+\+STM32\+\_\+devices}}, this parameter can be one of the following values\+: ~\newline
 \begin{DoxyItemize}
\item RCC\+\_\+\+FLAG\+\_\+\+HSIRDY\+: HSI oscillator clock ready \item RCC\+\_\+\+FLAG\+\_\+\+HSERDY\+: HSE oscillator clock ready \item RCC\+\_\+\+FLAG\+\_\+\+PLLRDY\+: PLL clock ready \item RCC\+\_\+\+FLAG\+\_\+\+LSERDY\+: LSE oscillator clock ready \item RCC\+\_\+\+FLAG\+\_\+\+LSIRDY\+: LSI oscillator clock ready \item RCC\+\_\+\+FLAG\+\_\+\+PINRST\+: Pin reset \item RCC\+\_\+\+FLAG\+\_\+\+PORRST\+: POR/\+PDR reset \item RCC\+\_\+\+FLAG\+\_\+\+SFTRST\+: Software reset \item RCC\+\_\+\+FLAG\+\_\+\+IWDGRST\+: Independent Watchdog reset \item RCC\+\_\+\+FLAG\+\_\+\+WWDGRST\+: Window Watchdog reset \item RCC\+\_\+\+FLAG\+\_\+\+LPWRRST\+: Low Power reset\end{DoxyItemize}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of RCC\+\_\+\+FLAG (SET or RESET). \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_ga6126c99f398ee4be410ad76ae3aee18f}\label{group___r_c_c___private___functions_ga6126c99f398ee4be410ad76ae3aee18f} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_GetITStatus@{RCC\_GetITStatus}}
\index{RCC\_GetITStatus@{RCC\_GetITStatus}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_GetITStatus()}{RCC\_GetITStatus()}}
{\footnotesize\ttfamily ITStatus RCC\+\_\+\+Get\+ITStatus (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{RCC\+\_\+\+IT }\end{DoxyParamCaption})}



Checks whether the specified RCC interrupt has occurred or not. 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+IT} & specifies the RCC interrupt source to check.\\
\hline
\end{DoxyParams}
For {\bfseries{STM32\+\_\+\+Connectivity\+\_\+line\+\_\+devices}}, this parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+IT\+\_\+\+LSIRDY\+: LSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+LSERDY\+: LSE ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSIRDY\+: HSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSERDY\+: HSE ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLLRDY\+: PLL ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLL2\+RDY\+: PLL2 ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLL3\+RDY\+: PLL3 ready interrupt ~\newline
 \item RCC\+\_\+\+IT\+\_\+\+CSS\+: Clock Security System interrupt\end{DoxyItemize}
For {\bfseries{other\+\_\+\+STM32\+\_\+devices}}, this parameter can be one of the following values\+: ~\newline
 \begin{DoxyItemize}
\item RCC\+\_\+\+IT\+\_\+\+LSIRDY\+: LSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+LSERDY\+: LSE ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSIRDY\+: HSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSERDY\+: HSE ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLLRDY\+: PLL ready interrupt \item RCC\+\_\+\+IT\+\_\+\+CSS\+: Clock Security System interrupt\end{DoxyItemize}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of RCC\+\_\+\+IT (SET or RESET). \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_gaaeb32311c208b2a980841c9c884a41ea}\label{group___r_c_c___private___functions_gaaeb32311c208b2a980841c9c884a41ea} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_GetSYSCLKSource@{RCC\_GetSYSCLKSource}}
\index{RCC\_GetSYSCLKSource@{RCC\_GetSYSCLKSource}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_GetSYSCLKSource()}{RCC\_GetSYSCLKSource()}}
{\footnotesize\ttfamily uint8\+\_\+t RCC\+\_\+\+Get\+SYSCLKSource (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Returns the clock source used as system clock. 


\begin{DoxyParams}{Parameters}
{\em None} & \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & clock source used as system clock. The returned value can be one of the following\+:
\begin{DoxyItemize}
\item 0x00\+: HSI used as system clock
\item 0x04\+: HSE used as system clock
\item 0x08\+: PLL used as system clock 
\end{DoxyItemize}\\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_ga9d0aec72e236c6cdf3a3a82dfb525491}\label{group___r_c_c___private___functions_ga9d0aec72e236c6cdf3a3a82dfb525491} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_HCLKConfig@{RCC\_HCLKConfig}}
\index{RCC\_HCLKConfig@{RCC\_HCLKConfig}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_HCLKConfig()}{RCC\_HCLKConfig()}}
{\footnotesize\ttfamily void RCC\+\_\+\+HCLKConfig (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+SYSCLK }\end{DoxyParamCaption})}



Configures the AHB clock (HCLK). 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+SYSCLK} & defines the AHB clock divider. This clock is derived from the system clock (SYSCLK). This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+SYSCLK\+\_\+\+Div1\+: AHB clock = SYSCLK \item RCC\+\_\+\+SYSCLK\+\_\+\+Div2\+: AHB clock = SYSCLK/2 \item RCC\+\_\+\+SYSCLK\+\_\+\+Div4\+: AHB clock = SYSCLK/4 \item RCC\+\_\+\+SYSCLK\+\_\+\+Div8\+: AHB clock = SYSCLK/8 \item RCC\+\_\+\+SYSCLK\+\_\+\+Div16\+: AHB clock = SYSCLK/16 \item RCC\+\_\+\+SYSCLK\+\_\+\+Div64\+: AHB clock = SYSCLK/64 \item RCC\+\_\+\+SYSCLK\+\_\+\+Div128\+: AHB clock = SYSCLK/128 \item RCC\+\_\+\+SYSCLK\+\_\+\+Div256\+: AHB clock = SYSCLK/256 \item RCC\+\_\+\+SYSCLK\+\_\+\+Div512\+: AHB clock = SYSCLK/512 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_ga432b3281546d23345642d55f8670a93d}\label{group___r_c_c___private___functions_ga432b3281546d23345642d55f8670a93d} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_HSEConfig@{RCC\_HSEConfig}}
\index{RCC\_HSEConfig@{RCC\_HSEConfig}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_HSEConfig()}{RCC\_HSEConfig()}}
{\footnotesize\ttfamily void RCC\+\_\+\+HSEConfig (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+HSE }\end{DoxyParamCaption})}



Configures the External High Speed oscillator (HSE). 

\begin{DoxyNote}{Note}
HSE can not be stopped if it is used directly or through the PLL as system clock. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+HSE} & specifies the new state of the HSE. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+HSE\+\_\+\+OFF\+: HSE oscillator OFF \item RCC\+\_\+\+HSE\+\_\+\+ON\+: HSE oscillator ON \item RCC\+\_\+\+HSE\+\_\+\+Bypass\+: HSE oscillator bypassed with external clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_ga0c6772a1e43765909495f57815ef69e2}\label{group___r_c_c___private___functions_ga0c6772a1e43765909495f57815ef69e2} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_HSICmd@{RCC\_HSICmd}}
\index{RCC\_HSICmd@{RCC\_HSICmd}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_HSICmd()}{RCC\_HSICmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+HSICmd (\begin{DoxyParamCaption}\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the Internal High Speed oscillator (HSI). 

\begin{DoxyNote}{Note}
HSI can not be stopped if it is used directly or through the PLL as system clock. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em New\+State} & new state of the HSI. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_gaa953aa226e9ce45300d535941e4dfe2f}\label{group___r_c_c___private___functions_gaa953aa226e9ce45300d535941e4dfe2f} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_ITConfig@{RCC\_ITConfig}}
\index{RCC\_ITConfig@{RCC\_ITConfig}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_ITConfig()}{RCC\_ITConfig()}}
{\footnotesize\ttfamily void RCC\+\_\+\+ITConfig (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{RCC\+\_\+\+IT,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the specified RCC interrupts. 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+IT} & specifies the RCC interrupt sources to be enabled or disabled.\\
\hline
\end{DoxyParams}
For {\bfseries{STM32\+\_\+\+Connectivity\+\_\+line\+\_\+devices}}, this parameter can be any combination of the following values ~\newline
 \begin{DoxyItemize}
\item RCC\+\_\+\+IT\+\_\+\+LSIRDY\+: LSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+LSERDY\+: LSE ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSIRDY\+: HSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSERDY\+: HSE ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLLRDY\+: PLL ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLL2\+RDY\+: PLL2 ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLL3\+RDY\+: PLL3 ready interrupt\end{DoxyItemize}
For {\bfseries{other\+\_\+\+STM32\+\_\+devices}}, this parameter can be any combination of the following values ~\newline
 \begin{DoxyItemize}
\item RCC\+\_\+\+IT\+\_\+\+LSIRDY\+: LSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+LSERDY\+: LSE ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSIRDY\+: HSI ready interrupt \item RCC\+\_\+\+IT\+\_\+\+HSERDY\+: HSE ready interrupt \item RCC\+\_\+\+IT\+\_\+\+PLLRDY\+: PLL ready interrupt\end{DoxyItemize}

\begin{DoxyParams}{Parameters}
{\em New\+State} & new state of the specified RCC interrupts. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_ga65209ab5c3589b249c7d70f978735ca6}\label{group___r_c_c___private___functions_ga65209ab5c3589b249c7d70f978735ca6} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_LSEConfig@{RCC\_LSEConfig}}
\index{RCC\_LSEConfig@{RCC\_LSEConfig}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_LSEConfig()}{RCC\_LSEConfig()}}
{\footnotesize\ttfamily void RCC\+\_\+\+LSEConfig (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{RCC\+\_\+\+LSE }\end{DoxyParamCaption})}



Configures the External Low Speed oscillator (LSE). 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+LSE} & specifies the new state of the LSE. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+LSE\+\_\+\+OFF\+: LSE oscillator OFF \item RCC\+\_\+\+LSE\+\_\+\+ON\+: LSE oscillator ON \item RCC\+\_\+\+LSE\+\_\+\+Bypass\+: LSE oscillator bypassed with external clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_ga81e3ca29fd154ac2019bba6936d6d5ed}\label{group___r_c_c___private___functions_ga81e3ca29fd154ac2019bba6936d6d5ed} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_LSICmd@{RCC\_LSICmd}}
\index{RCC\_LSICmd@{RCC\_LSICmd}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_LSICmd()}{RCC\_LSICmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+LSICmd (\begin{DoxyParamCaption}\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the Internal Low Speed oscillator (LSI). 

\begin{DoxyNote}{Note}
LSI can not be disabled if the IWDG is running. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em New\+State} & new state of the LSI. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_ga8f62b86c6ca8ae6585ba1cec79431fe5}\label{group___r_c_c___private___functions_ga8f62b86c6ca8ae6585ba1cec79431fe5} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_MCOConfig@{RCC\_MCOConfig}}
\index{RCC\_MCOConfig@{RCC\_MCOConfig}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_MCOConfig()}{RCC\_MCOConfig()}}
{\footnotesize\ttfamily void RCC\+\_\+\+MCOConfig (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{RCC\+\_\+\+MCO }\end{DoxyParamCaption})}



Selects the clock source to output on MCO pin. 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+MCO} & specifies the clock source to output.\\
\hline
\end{DoxyParams}
For {\bfseries{STM32\+\_\+\+Connectivity\+\_\+line\+\_\+devices}}, this parameter can be one of the following values\+: ~\newline
 \begin{DoxyItemize}
\item RCC\+\_\+\+MCO\+\_\+\+No\+Clock\+: No clock selected \item RCC\+\_\+\+MCO\+\_\+\+SYSCLK\+: System clock selected \item RCC\+\_\+\+MCO\+\_\+\+HSI\+: HSI oscillator clock selected \item RCC\+\_\+\+MCO\+\_\+\+HSE\+: HSE oscillator clock selected \item RCC\+\_\+\+MCO\+\_\+\+PLLCLK\+\_\+\+Div2\+: PLL clock divided by 2 selected \item RCC\+\_\+\+MCO\+\_\+\+PLL2\+CLK\+: PLL2 clock selected ~\newline
 \item RCC\+\_\+\+MCO\+\_\+\+PLL3\+CLK\+\_\+\+Div2\+: PLL3 clock divided by 2 selected ~\newline
 \item RCC\+\_\+\+MCO\+\_\+\+XT1\+: External 3-\/25 MHz oscillator clock selected ~\newline
 \item RCC\+\_\+\+MCO\+\_\+\+PLL3\+CLK\+: PLL3 clock selected\end{DoxyItemize}
For {\bfseries{other\+\_\+\+STM32\+\_\+devices}}, this parameter can be one of the following values\+: ~\newline
 \begin{DoxyItemize}
\item RCC\+\_\+\+MCO\+\_\+\+No\+Clock\+: No clock selected \item RCC\+\_\+\+MCO\+\_\+\+SYSCLK\+: System clock selected \item RCC\+\_\+\+MCO\+\_\+\+HSI\+: HSI oscillator clock selected \item RCC\+\_\+\+MCO\+\_\+\+HSE\+: HSE oscillator clock selected \item RCC\+\_\+\+MCO\+\_\+\+PLLCLK\+\_\+\+Div2\+: PLL clock divided by 2 selected\end{DoxyItemize}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_ga448137346d4292985d4e7a61dd1a824f}\label{group___r_c_c___private___functions_ga448137346d4292985d4e7a61dd1a824f} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_PCLK1Config@{RCC\_PCLK1Config}}
\index{RCC\_PCLK1Config@{RCC\_PCLK1Config}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_PCLK1Config()}{RCC\_PCLK1Config()}}
{\footnotesize\ttfamily void RCC\+\_\+\+PCLK1\+Config (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+HCLK }\end{DoxyParamCaption})}



Configures the Low Speed APB clock (PCLK1). 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+HCLK} & defines the APB1 clock divider. This clock is derived from the AHB clock (HCLK). This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+HCLK\+\_\+\+Div1\+: APB1 clock = HCLK \item RCC\+\_\+\+HCLK\+\_\+\+Div2\+: APB1 clock = HCLK/2 \item RCC\+\_\+\+HCLK\+\_\+\+Div4\+: APB1 clock = HCLK/4 \item RCC\+\_\+\+HCLK\+\_\+\+Div8\+: APB1 clock = HCLK/8 \item RCC\+\_\+\+HCLK\+\_\+\+Div16\+: APB1 clock = HCLK/16 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_ga09f9c010a4adca9e036da42c2ca6126a}\label{group___r_c_c___private___functions_ga09f9c010a4adca9e036da42c2ca6126a} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_PCLK2Config@{RCC\_PCLK2Config}}
\index{RCC\_PCLK2Config@{RCC\_PCLK2Config}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_PCLK2Config()}{RCC\_PCLK2Config()}}
{\footnotesize\ttfamily void RCC\+\_\+\+PCLK2\+Config (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+HCLK }\end{DoxyParamCaption})}



Configures the High Speed APB clock (PCLK2). 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+HCLK} & defines the APB2 clock divider. This clock is derived from the AHB clock (HCLK). This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+HCLK\+\_\+\+Div1\+: APB2 clock = HCLK \item RCC\+\_\+\+HCLK\+\_\+\+Div2\+: APB2 clock = HCLK/2 \item RCC\+\_\+\+HCLK\+\_\+\+Div4\+: APB2 clock = HCLK/4 \item RCC\+\_\+\+HCLK\+\_\+\+Div8\+: APB2 clock = HCLK/8 \item RCC\+\_\+\+HCLK\+\_\+\+Div16\+: APB2 clock = HCLK/16 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_ga84dee53c75e58fdb53571716593c2272}\label{group___r_c_c___private___functions_ga84dee53c75e58fdb53571716593c2272} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_PLLCmd@{RCC\_PLLCmd}}
\index{RCC\_PLLCmd@{RCC\_PLLCmd}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_PLLCmd()}{RCC\_PLLCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+PLLCmd (\begin{DoxyParamCaption}\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the PLL. 

\begin{DoxyNote}{Note}
The PLL can not be disabled if it is used as system clock. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em New\+State} & new state of the PLL. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_ga0f67634cbe721f2c42f022d2a93229c8}\label{group___r_c_c___private___functions_ga0f67634cbe721f2c42f022d2a93229c8} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_PLLConfig@{RCC\_PLLConfig}}
\index{RCC\_PLLConfig@{RCC\_PLLConfig}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_PLLConfig()}{RCC\_PLLConfig()}}
{\footnotesize\ttfamily void RCC\+\_\+\+PLLConfig (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+PLLSource,  }\item[{uint32\+\_\+t}]{RCC\+\_\+\+PLLMul }\end{DoxyParamCaption})}



Configures the PLL clock source and multiplication factor. 

\begin{DoxyNote}{Note}
This function must be used only when the PLL is disabled. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+PLLSource} & specifies the PLL entry clock source. For {\bfseries{STM32\+\_\+\+Connectivity\+\_\+line\+\_\+devices}} or {\bfseries{STM32\+\_\+\+Value\+\_\+line\+\_\+devices}}, this parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+PLLSource\+\_\+\+HSI\+\_\+\+Div2\+: HSI oscillator clock divided by 2 selected as PLL clock entry \item RCC\+\_\+\+PLLSource\+\_\+\+PREDIV1\+: PREDIV1 clock selected as PLL clock entry For {\bfseries{other\+\_\+\+STM32\+\_\+devices}}, this parameter can be one of the following values\+: \item RCC\+\_\+\+PLLSource\+\_\+\+HSI\+\_\+\+Div2\+: HSI oscillator clock divided by 2 selected as PLL clock entry \item RCC\+\_\+\+PLLSource\+\_\+\+HSE\+\_\+\+Div1\+: HSE oscillator clock selected as PLL clock entry \item RCC\+\_\+\+PLLSource\+\_\+\+HSE\+\_\+\+Div2\+: HSE oscillator clock divided by 2 selected as PLL clock entry \end{DoxyItemize}
\\
\hline
{\em RCC\+\_\+\+PLLMul} & specifies the PLL multiplication factor. For {\bfseries{STM32\+\_\+\+Connectivity\+\_\+line\+\_\+devices}}, this parameter can be RCC\+\_\+\+PLLMul\+\_\+x where x\+:\{\mbox{[}4,9\mbox{]}, 6\+\_\+5\} For {\bfseries{other\+\_\+\+STM32\+\_\+devices}}, this parameter can be RCC\+\_\+\+PLLMul\+\_\+x where x\+:\mbox{[}2,16\mbox{]} ~\newline
 \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_ga9802f84846df2cea8e369234ed13b159}\label{group___r_c_c___private___functions_ga9802f84846df2cea8e369234ed13b159} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_RTCCLKCmd@{RCC\_RTCCLKCmd}}
\index{RCC\_RTCCLKCmd@{RCC\_RTCCLKCmd}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_RTCCLKCmd()}{RCC\_RTCCLKCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+RTCCLKCmd (\begin{DoxyParamCaption}\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the RTC clock. 

\begin{DoxyNote}{Note}
This function must be used only after the RTC clock was selected using the RCC\+\_\+\+RTCCLKConfig function. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em New\+State} & new state of the RTC clock. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_ga1473d8a5a020642966359611c44181b0}\label{group___r_c_c___private___functions_ga1473d8a5a020642966359611c44181b0} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_RTCCLKConfig@{RCC\_RTCCLKConfig}}
\index{RCC\_RTCCLKConfig@{RCC\_RTCCLKConfig}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_RTCCLKConfig()}{RCC\_RTCCLKConfig()}}
{\footnotesize\ttfamily void RCC\+\_\+\+RTCCLKConfig (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+RTCCLKSource }\end{DoxyParamCaption})}



Configures the RTC clock (RTCCLK). 

\begin{DoxyNote}{Note}
Once the RTC clock is selected it can\textquotesingle{}t be changed unless the Backup domain is reset. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+RTCCLKSource} & specifies the RTC clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+RTCCLKSource\+\_\+\+LSE\+: LSE selected as RTC clock \item RCC\+\_\+\+RTCCLKSource\+\_\+\+LSI\+: LSI selected as RTC clock \item RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div128\+: HSE clock divided by 128 selected as RTC clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_ga3551a36a8f0a3dc96a74d6b939048337}\label{group___r_c_c___private___functions_ga3551a36a8f0a3dc96a74d6b939048337} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_SYSCLKConfig@{RCC\_SYSCLKConfig}}
\index{RCC\_SYSCLKConfig@{RCC\_SYSCLKConfig}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_SYSCLKConfig()}{RCC\_SYSCLKConfig()}}
{\footnotesize\ttfamily void RCC\+\_\+\+SYSCLKConfig (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+SYSCLKSource }\end{DoxyParamCaption})}



Configures the system clock (SYSCLK). 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+SYSCLKSource} & specifies the clock source used as system clock. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+SYSCLKSource\+\_\+\+HSI\+: HSI selected as system clock \item RCC\+\_\+\+SYSCLKSource\+\_\+\+HSE\+: HSE selected as system clock \item RCC\+\_\+\+SYSCLKSource\+\_\+\+PLLCLK\+: PLL selected as system clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_ga895b3ff3d143c990f1cd0146aa260081}\label{group___r_c_c___private___functions_ga895b3ff3d143c990f1cd0146aa260081} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_USBCLKConfig@{RCC\_USBCLKConfig}}
\index{RCC\_USBCLKConfig@{RCC\_USBCLKConfig}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_USBCLKConfig()}{RCC\_USBCLKConfig()}}
{\footnotesize\ttfamily void RCC\+\_\+\+USBCLKConfig (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+USBCLKSource }\end{DoxyParamCaption})}



Configures the USB clock (USBCLK). 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+USBCLKSource} & specifies the USB clock source. This clock is derived from the PLL output. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+USBCLKSource\+\_\+\+PLLCLK\+\_\+1\+Div5\+: PLL clock divided by 1,5 selected as USB clock source \item RCC\+\_\+\+USBCLKSource\+\_\+\+PLLCLK\+\_\+\+Div1\+: PLL clock selected as USB clock source \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___private___functions_gae0f15692614dd048ee4110a056f001dc}\label{group___r_c_c___private___functions_gae0f15692614dd048ee4110a056f001dc} 
\index{RCC\_Private\_Functions@{RCC\_Private\_Functions}!RCC\_WaitForHSEStartUp@{RCC\_WaitForHSEStartUp}}
\index{RCC\_WaitForHSEStartUp@{RCC\_WaitForHSEStartUp}!RCC\_Private\_Functions@{RCC\_Private\_Functions}}
\doxysubsubsubsubsection{\texorpdfstring{RCC\_WaitForHSEStartUp()}{RCC\_WaitForHSEStartUp()}}
{\footnotesize\ttfamily Error\+Status RCC\+\_\+\+Wait\+For\+HSEStart\+Up (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Waits for HSE start-\/up. 


\begin{DoxyParams}{Parameters}
{\em None} & \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em An} & Error\+Status enumuration value\+:
\begin{DoxyItemize}
\item SUCCESS\+: HSE oscillator is stable and ready to use
\item ERROR\+: HSE oscillator not yet ready 
\end{DoxyItemize}\\
\hline
\end{DoxyRetVals}
