// Seed: 3384775937
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    output logic id_3,
    input logic id_4,
    input id_5
);
  type_10(
      1, 1, 1
  );
endmodule
module module_1 (
    input logic id_0,
    input id_1,
    output id_2,
    output logic id_3
);
  assign id_2 = 1 ? id_1 : 1;
  logic id_6 = id_0;
  logic id_7;
  logic id_8;
  logic id_9;
  always @(posedge !id_6 or posedge id_9)
    #1 begin
      id_2 <= id_5;
    end
endmodule
