;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; BLU
BLU__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
BLU__0__MASK EQU 0x20
BLU__0__PC EQU CYREG_PRT3_PC5
BLU__0__PORT EQU 3
BLU__0__SHIFT EQU 5
BLU__AG EQU CYREG_PRT3_AG
BLU__AMUX EQU CYREG_PRT3_AMUX
BLU__BIE EQU CYREG_PRT3_BIE
BLU__BIT_MASK EQU CYREG_PRT3_BIT_MASK
BLU__BYP EQU CYREG_PRT3_BYP
BLU__CTL EQU CYREG_PRT3_CTL
BLU__DM0 EQU CYREG_PRT3_DM0
BLU__DM1 EQU CYREG_PRT3_DM1
BLU__DM2 EQU CYREG_PRT3_DM2
BLU__DR EQU CYREG_PRT3_DR
BLU__INP_DIS EQU CYREG_PRT3_INP_DIS
BLU__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
BLU__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
BLU__LCD_EN EQU CYREG_PRT3_LCD_EN
BLU__MASK EQU 0x20
BLU__PORT EQU 3
BLU__PRT EQU CYREG_PRT3_PRT
BLU__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
BLU__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
BLU__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
BLU__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
BLU__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
BLU__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
BLU__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
BLU__PS EQU CYREG_PRT3_PS
BLU__SHIFT EQU 5
BLU__SLW EQU CYREG_PRT3_SLW

; RED
RED__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
RED__0__MASK EQU 0x80
RED__0__PC EQU CYREG_PRT3_PC7
RED__0__PORT EQU 3
RED__0__SHIFT EQU 7
RED__AG EQU CYREG_PRT3_AG
RED__AMUX EQU CYREG_PRT3_AMUX
RED__BIE EQU CYREG_PRT3_BIE
RED__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RED__BYP EQU CYREG_PRT3_BYP
RED__CTL EQU CYREG_PRT3_CTL
RED__DM0 EQU CYREG_PRT3_DM0
RED__DM1 EQU CYREG_PRT3_DM1
RED__DM2 EQU CYREG_PRT3_DM2
RED__DR EQU CYREG_PRT3_DR
RED__INP_DIS EQU CYREG_PRT3_INP_DIS
RED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
RED__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RED__LCD_EN EQU CYREG_PRT3_LCD_EN
RED__MASK EQU 0x80
RED__PORT EQU 3
RED__PRT EQU CYREG_PRT3_PRT
RED__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RED__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RED__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RED__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RED__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RED__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RED__PS EQU CYREG_PRT3_PS
RED__SHIFT EQU 7
RED__SLW EQU CYREG_PRT3_SLW

; CS_1
CS_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
CS_1__0__MASK EQU 0x80
CS_1__0__PC EQU CYREG_PRT1_PC7
CS_1__0__PORT EQU 1
CS_1__0__SHIFT EQU 7
CS_1__AG EQU CYREG_PRT1_AG
CS_1__AMUX EQU CYREG_PRT1_AMUX
CS_1__BIE EQU CYREG_PRT1_BIE
CS_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
CS_1__BYP EQU CYREG_PRT1_BYP
CS_1__CTL EQU CYREG_PRT1_CTL
CS_1__DM0 EQU CYREG_PRT1_DM0
CS_1__DM1 EQU CYREG_PRT1_DM1
CS_1__DM2 EQU CYREG_PRT1_DM2
CS_1__DR EQU CYREG_PRT1_DR
CS_1__INP_DIS EQU CYREG_PRT1_INP_DIS
CS_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
CS_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
CS_1__LCD_EN EQU CYREG_PRT1_LCD_EN
CS_1__MASK EQU 0x80
CS_1__PORT EQU 1
CS_1__PRT EQU CYREG_PRT1_PRT
CS_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
CS_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
CS_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
CS_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
CS_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
CS_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
CS_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
CS_1__PS EQU CYREG_PRT1_PS
CS_1__SHIFT EQU 7
CS_1__SLW EQU CYREG_PRT1_SLW

; CS_2
CS_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
CS_2__0__MASK EQU 0x10
CS_2__0__PC EQU CYREG_PRT2_PC4
CS_2__0__PORT EQU 2
CS_2__0__SHIFT EQU 4
CS_2__AG EQU CYREG_PRT2_AG
CS_2__AMUX EQU CYREG_PRT2_AMUX
CS_2__BIE EQU CYREG_PRT2_BIE
CS_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CS_2__BYP EQU CYREG_PRT2_BYP
CS_2__CTL EQU CYREG_PRT2_CTL
CS_2__DM0 EQU CYREG_PRT2_DM0
CS_2__DM1 EQU CYREG_PRT2_DM1
CS_2__DM2 EQU CYREG_PRT2_DM2
CS_2__DR EQU CYREG_PRT2_DR
CS_2__INP_DIS EQU CYREG_PRT2_INP_DIS
CS_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CS_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CS_2__LCD_EN EQU CYREG_PRT2_LCD_EN
CS_2__MASK EQU 0x10
CS_2__PORT EQU 2
CS_2__PRT EQU CYREG_PRT2_PRT
CS_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CS_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CS_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CS_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CS_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CS_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CS_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CS_2__PS EQU CYREG_PRT2_PS
CS_2__SHIFT EQU 4
CS_2__SLW EQU CYREG_PRT2_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; GREEN
GREEN__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
GREEN__0__MASK EQU 0x40
GREEN__0__PC EQU CYREG_PRT3_PC6
GREEN__0__PORT EQU 3
GREEN__0__SHIFT EQU 6
GREEN__AG EQU CYREG_PRT3_AG
GREEN__AMUX EQU CYREG_PRT3_AMUX
GREEN__BIE EQU CYREG_PRT3_BIE
GREEN__BIT_MASK EQU CYREG_PRT3_BIT_MASK
GREEN__BYP EQU CYREG_PRT3_BYP
GREEN__CTL EQU CYREG_PRT3_CTL
GREEN__DM0 EQU CYREG_PRT3_DM0
GREEN__DM1 EQU CYREG_PRT3_DM1
GREEN__DM2 EQU CYREG_PRT3_DM2
GREEN__DR EQU CYREG_PRT3_DR
GREEN__INP_DIS EQU CYREG_PRT3_INP_DIS
GREEN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
GREEN__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
GREEN__LCD_EN EQU CYREG_PRT3_LCD_EN
GREEN__MASK EQU 0x40
GREEN__PORT EQU 3
GREEN__PRT EQU CYREG_PRT3_PRT
GREEN__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
GREEN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
GREEN__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
GREEN__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
GREEN__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
GREEN__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
GREEN__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
GREEN__PS EQU CYREG_PRT3_PS
GREEN__SHIFT EQU 6
GREEN__SLW EQU CYREG_PRT3_SLW

; PWM_B
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_B_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_B_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_B_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_B_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_B_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_B_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_B_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_B_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_B_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
PWM_B_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_B_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_B_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_B_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
PWM_B_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_B_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_B_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_B_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_B_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_B_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
PWM_B_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_B_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_B_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_B_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_B_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_B_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
PWM_B_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
PWM_B_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
PWM_B_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
PWM_B_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
PWM_B_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
PWM_B_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
PWM_B_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
PWM_B_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_B_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
PWM_B_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
PWM_B_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1

; MISO_1
MISO_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
MISO_1__0__MASK EQU 0x40
MISO_1__0__PC EQU CYREG_PRT1_PC6
MISO_1__0__PORT EQU 1
MISO_1__0__SHIFT EQU 6
MISO_1__AG EQU CYREG_PRT1_AG
MISO_1__AMUX EQU CYREG_PRT1_AMUX
MISO_1__BIE EQU CYREG_PRT1_BIE
MISO_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MISO_1__BYP EQU CYREG_PRT1_BYP
MISO_1__CTL EQU CYREG_PRT1_CTL
MISO_1__DM0 EQU CYREG_PRT1_DM0
MISO_1__DM1 EQU CYREG_PRT1_DM1
MISO_1__DM2 EQU CYREG_PRT1_DM2
MISO_1__DR EQU CYREG_PRT1_DR
MISO_1__INP_DIS EQU CYREG_PRT1_INP_DIS
MISO_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MISO_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MISO_1__LCD_EN EQU CYREG_PRT1_LCD_EN
MISO_1__MASK EQU 0x40
MISO_1__PORT EQU 1
MISO_1__PRT EQU CYREG_PRT1_PRT
MISO_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MISO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MISO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MISO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MISO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MISO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MISO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MISO_1__PS EQU CYREG_PRT1_PS
MISO_1__SHIFT EQU 6
MISO_1__SLW EQU CYREG_PRT1_SLW

; MISO_2
MISO_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
MISO_2__0__MASK EQU 0x01
MISO_2__0__PC EQU CYREG_PRT2_PC0
MISO_2__0__PORT EQU 2
MISO_2__0__SHIFT EQU 0
MISO_2__AG EQU CYREG_PRT2_AG
MISO_2__AMUX EQU CYREG_PRT2_AMUX
MISO_2__BIE EQU CYREG_PRT2_BIE
MISO_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MISO_2__BYP EQU CYREG_PRT2_BYP
MISO_2__CTL EQU CYREG_PRT2_CTL
MISO_2__DM0 EQU CYREG_PRT2_DM0
MISO_2__DM1 EQU CYREG_PRT2_DM1
MISO_2__DM2 EQU CYREG_PRT2_DM2
MISO_2__DR EQU CYREG_PRT2_DR
MISO_2__INP_DIS EQU CYREG_PRT2_INP_DIS
MISO_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MISO_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MISO_2__LCD_EN EQU CYREG_PRT2_LCD_EN
MISO_2__MASK EQU 0x01
MISO_2__PORT EQU 2
MISO_2__PRT EQU CYREG_PRT2_PRT
MISO_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MISO_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MISO_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MISO_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MISO_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MISO_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MISO_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MISO_2__PS EQU CYREG_PRT2_PS
MISO_2__SHIFT EQU 0
MISO_2__SLW EQU CYREG_PRT2_SLW

; MOSI_1
MOSI_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
MOSI_1__0__MASK EQU 0x08
MOSI_1__0__PC EQU CYREG_PRT12_PC3
MOSI_1__0__PORT EQU 12
MOSI_1__0__SHIFT EQU 3
MOSI_1__AG EQU CYREG_PRT12_AG
MOSI_1__BIE EQU CYREG_PRT12_BIE
MOSI_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MOSI_1__BYP EQU CYREG_PRT12_BYP
MOSI_1__DM0 EQU CYREG_PRT12_DM0
MOSI_1__DM1 EQU CYREG_PRT12_DM1
MOSI_1__DM2 EQU CYREG_PRT12_DM2
MOSI_1__DR EQU CYREG_PRT12_DR
MOSI_1__INP_DIS EQU CYREG_PRT12_INP_DIS
MOSI_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MOSI_1__MASK EQU 0x08
MOSI_1__PORT EQU 12
MOSI_1__PRT EQU CYREG_PRT12_PRT
MOSI_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MOSI_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MOSI_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MOSI_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MOSI_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MOSI_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MOSI_1__PS EQU CYREG_PRT12_PS
MOSI_1__SHIFT EQU 3
MOSI_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MOSI_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MOSI_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MOSI_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MOSI_1__SLW EQU CYREG_PRT12_SLW

; MOSI_2
MOSI_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
MOSI_2__0__MASK EQU 0x40
MOSI_2__0__PC EQU CYREG_PRT0_PC6
MOSI_2__0__PORT EQU 0
MOSI_2__0__SHIFT EQU 6
MOSI_2__AG EQU CYREG_PRT0_AG
MOSI_2__AMUX EQU CYREG_PRT0_AMUX
MOSI_2__BIE EQU CYREG_PRT0_BIE
MOSI_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MOSI_2__BYP EQU CYREG_PRT0_BYP
MOSI_2__CTL EQU CYREG_PRT0_CTL
MOSI_2__DM0 EQU CYREG_PRT0_DM0
MOSI_2__DM1 EQU CYREG_PRT0_DM1
MOSI_2__DM2 EQU CYREG_PRT0_DM2
MOSI_2__DR EQU CYREG_PRT0_DR
MOSI_2__INP_DIS EQU CYREG_PRT0_INP_DIS
MOSI_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MOSI_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MOSI_2__LCD_EN EQU CYREG_PRT0_LCD_EN
MOSI_2__MASK EQU 0x40
MOSI_2__PORT EQU 0
MOSI_2__PRT EQU CYREG_PRT0_PRT
MOSI_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MOSI_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MOSI_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MOSI_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MOSI_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MOSI_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MOSI_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MOSI_2__PS EQU CYREG_PRT0_PS
MOSI_2__SHIFT EQU 6
MOSI_2__SLW EQU CYREG_PRT0_SLW

; PWM_RG
PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
PWM_RG_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
PWM_RG_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_RG_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_RG_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_RG_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
PWM_RG_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_RG_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB06_CTL
PWM_RG_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
PWM_RG_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_RG_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_RG_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
PWM_RG_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
PWM_RG_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_RG_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_RG_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_RG_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_RG_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_RG_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
PWM_RG_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_RG_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_RG_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_RG_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_RG_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_RG_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
PWM_RG_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_RG_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_RG_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_RG_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_RG_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_RG_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
PWM_RG_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
PWM_RG_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
PWM_RG_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB05_A0
PWM_RG_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB05_A1
PWM_RG_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
PWM_RG_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB05_D0
PWM_RG_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB05_D1
PWM_RG_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_RG_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
PWM_RG_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB05_F0
PWM_RG_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB05_F1

; SCKL_2
SCKL_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
SCKL_2__0__MASK EQU 0x20
SCKL_2__0__PC EQU CYREG_PRT0_PC5
SCKL_2__0__PORT EQU 0
SCKL_2__0__SHIFT EQU 5
SCKL_2__AG EQU CYREG_PRT0_AG
SCKL_2__AMUX EQU CYREG_PRT0_AMUX
SCKL_2__BIE EQU CYREG_PRT0_BIE
SCKL_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SCKL_2__BYP EQU CYREG_PRT0_BYP
SCKL_2__CTL EQU CYREG_PRT0_CTL
SCKL_2__DM0 EQU CYREG_PRT0_DM0
SCKL_2__DM1 EQU CYREG_PRT0_DM1
SCKL_2__DM2 EQU CYREG_PRT0_DM2
SCKL_2__DR EQU CYREG_PRT0_DR
SCKL_2__INP_DIS EQU CYREG_PRT0_INP_DIS
SCKL_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SCKL_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SCKL_2__LCD_EN EQU CYREG_PRT0_LCD_EN
SCKL_2__MASK EQU 0x20
SCKL_2__PORT EQU 0
SCKL_2__PRT EQU CYREG_PRT0_PRT
SCKL_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SCKL_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SCKL_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SCKL_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SCKL_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SCKL_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SCKL_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SCKL_2__PS EQU CYREG_PRT0_PS
SCKL_2__SHIFT EQU 5
SCKL_2__SLW EQU CYREG_PRT0_SLW

; SCLK_1
SCLK_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
SCLK_1__0__MASK EQU 0x04
SCLK_1__0__PC EQU CYREG_PRT12_PC2
SCLK_1__0__PORT EQU 12
SCLK_1__0__SHIFT EQU 2
SCLK_1__AG EQU CYREG_PRT12_AG
SCLK_1__BIE EQU CYREG_PRT12_BIE
SCLK_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCLK_1__BYP EQU CYREG_PRT12_BYP
SCLK_1__DM0 EQU CYREG_PRT12_DM0
SCLK_1__DM1 EQU CYREG_PRT12_DM1
SCLK_1__DM2 EQU CYREG_PRT12_DM2
SCLK_1__DR EQU CYREG_PRT12_DR
SCLK_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCLK_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCLK_1__MASK EQU 0x04
SCLK_1__PORT EQU 12
SCLK_1__PRT EQU CYREG_PRT12_PRT
SCLK_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCLK_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCLK_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCLK_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCLK_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCLK_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCLK_1__PS EQU CYREG_PRT12_PS
SCLK_1__SHIFT EQU 2
SCLK_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCLK_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCLK_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCLK_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCLK_1__SLW EQU CYREG_PRT12_SLW

; SPIM_1
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPIM_1_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB04_CTL
SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
SPIM_1_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB04_CTL
SPIM_1_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB04_MSK
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
SPIM_1_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB04_MSK
SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB04_ST
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
SPIM_1_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_RxStsReg__4__POS EQU 4
SPIM_1_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_1_BSPIM_RxStsReg__5__POS EQU 5
SPIM_1_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_1_BSPIM_RxStsReg__6__POS EQU 6
SPIM_1_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_1_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB04_MSK
SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SPIM_1_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB04_ST
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
SPIM_1_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB07_A0
SPIM_1_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB07_A1
SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
SPIM_1_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB07_D0
SPIM_1_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB07_D1
SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
SPIM_1_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB07_F0
SPIM_1_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB07_F1
SPIM_1_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_1_BSPIM_TxStsReg__0__POS EQU 0
SPIM_1_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_1_BSPIM_TxStsReg__1__POS EQU 1
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
SPIM_1_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_1_BSPIM_TxStsReg__2__POS EQU 2
SPIM_1_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_1_BSPIM_TxStsReg__3__POS EQU 3
SPIM_1_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_TxStsReg__4__POS EQU 4
SPIM_1_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_1_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB07_MSK
SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPIM_1_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB07_ST
SPIM_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SPIM_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SPIM_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SPIM_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_1_IntClock__INDEX EQU 0x01
SPIM_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_1_IntClock__PM_ACT_MSK EQU 0x02
SPIM_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_1_IntClock__PM_STBY_MSK EQU 0x02
SPIM_1_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPIM_1_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPIM_1_RxInternalInterrupt__INTC_MASK EQU 0x01
SPIM_1_RxInternalInterrupt__INTC_NUMBER EQU 0
SPIM_1_RxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPIM_1_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
SPIM_1_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPIM_1_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
SPIM_1_TxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPIM_1_TxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPIM_1_TxInternalInterrupt__INTC_MASK EQU 0x02
SPIM_1_TxInternalInterrupt__INTC_NUMBER EQU 1
SPIM_1_TxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPIM_1_TxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
SPIM_1_TxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPIM_1_TxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SPIM_2
SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
SPIM_2_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
SPIM_2_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
SPIM_2_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
SPIM_2_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
SPIM_2_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
SPIM_2_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
SPIM_2_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
SPIM_2_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
SPIM_2_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB00_CTL
SPIM_2_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
SPIM_2_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB00_CTL
SPIM_2_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
SPIM_2_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_2_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_2_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB00_MSK
SPIM_2_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
SPIM_2_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
SPIM_2_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB00_MSK
SPIM_2_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_2_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_2_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
SPIM_2_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
SPIM_2_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
SPIM_2_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB00_ST
SPIM_2_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
SPIM_2_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
SPIM_2_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_2_BSPIM_RxStsReg__4__POS EQU 4
SPIM_2_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_2_BSPIM_RxStsReg__5__POS EQU 5
SPIM_2_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_2_BSPIM_RxStsReg__6__POS EQU 6
SPIM_2_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_2_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB03_MSK
SPIM_2_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
SPIM_2_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB03_ST
SPIM_2_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
SPIM_2_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
SPIM_2_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
SPIM_2_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
SPIM_2_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
SPIM_2_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
SPIM_2_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
SPIM_2_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
SPIM_2_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB00_A0
SPIM_2_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB00_A1
SPIM_2_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
SPIM_2_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB00_D0
SPIM_2_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB00_D1
SPIM_2_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
SPIM_2_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
SPIM_2_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB00_F0
SPIM_2_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB00_F1
SPIM_2_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_2_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SPIM_2_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_2_BSPIM_TxStsReg__0__POS EQU 0
SPIM_2_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_2_BSPIM_TxStsReg__1__POS EQU 1
SPIM_2_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
SPIM_2_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
SPIM_2_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_2_BSPIM_TxStsReg__2__POS EQU 2
SPIM_2_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_2_BSPIM_TxStsReg__3__POS EQU 3
SPIM_2_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_2_BSPIM_TxStsReg__4__POS EQU 4
SPIM_2_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_2_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB01_MSK
SPIM_2_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
SPIM_2_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB01_ST
SPIM_2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
SPIM_2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
SPIM_2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
SPIM_2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_2_IntClock__INDEX EQU 0x02
SPIM_2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_2_IntClock__PM_ACT_MSK EQU 0x04
SPIM_2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_2_IntClock__PM_STBY_MSK EQU 0x04
SPIM_2_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPIM_2_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPIM_2_RxInternalInterrupt__INTC_MASK EQU 0x04
SPIM_2_RxInternalInterrupt__INTC_NUMBER EQU 2
SPIM_2_RxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPIM_2_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
SPIM_2_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPIM_2_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
SPIM_2_TxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SPIM_2_TxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SPIM_2_TxInternalInterrupt__INTC_MASK EQU 0x08
SPIM_2_TxInternalInterrupt__INTC_NUMBER EQU 3
SPIM_2_TxInternalInterrupt__INTC_PRIOR_NUM EQU 7
SPIM_2_TxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
SPIM_2_TxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SPIM_2_TxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; UART_1
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB05_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB05_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB05_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB05_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB05_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB06_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB06_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB06_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB06_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB06_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB06_F1
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB06_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB06_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB04_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB04_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB04_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB04_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB04_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB04_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x03
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x08
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x08

; Pin_ISR
Pin_ISR__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Pin_ISR__0__MASK EQU 0x10
Pin_ISR__0__PC EQU CYREG_PRT12_PC4
Pin_ISR__0__PORT EQU 12
Pin_ISR__0__SHIFT EQU 4
Pin_ISR__AG EQU CYREG_PRT12_AG
Pin_ISR__BIE EQU CYREG_PRT12_BIE
Pin_ISR__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_ISR__BYP EQU CYREG_PRT12_BYP
Pin_ISR__DM0 EQU CYREG_PRT12_DM0
Pin_ISR__DM1 EQU CYREG_PRT12_DM1
Pin_ISR__DM2 EQU CYREG_PRT12_DM2
Pin_ISR__DR EQU CYREG_PRT12_DR
Pin_ISR__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_ISR__INTSTAT EQU CYREG_PICU12_INTSTAT
Pin_ISR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_ISR__MASK EQU 0x10
Pin_ISR__PORT EQU 12
Pin_ISR__PRT EQU CYREG_PRT12_PRT
Pin_ISR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_ISR__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_ISR__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_ISR__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_ISR__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_ISR__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_ISR__PS EQU CYREG_PRT12_PS
Pin_ISR__SHIFT EQU 4
Pin_ISR__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_ISR__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_ISR__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_ISR__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_ISR__SLW EQU CYREG_PRT12_SLW
Pin_ISR__SNAP EQU CYREG_PICU12_SNAP

; Pin_POT
Pin_POT__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Pin_POT__0__MASK EQU 0x08
Pin_POT__0__PC EQU CYREG_PRT3_PC3
Pin_POT__0__PORT EQU 3
Pin_POT__0__SHIFT EQU 3
Pin_POT__AG EQU CYREG_PRT3_AG
Pin_POT__AMUX EQU CYREG_PRT3_AMUX
Pin_POT__BIE EQU CYREG_PRT3_BIE
Pin_POT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_POT__BYP EQU CYREG_PRT3_BYP
Pin_POT__CTL EQU CYREG_PRT3_CTL
Pin_POT__DM0 EQU CYREG_PRT3_DM0
Pin_POT__DM1 EQU CYREG_PRT3_DM1
Pin_POT__DM2 EQU CYREG_PRT3_DM2
Pin_POT__DR EQU CYREG_PRT3_DR
Pin_POT__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_POT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_POT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_POT__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_POT__MASK EQU 0x08
Pin_POT__PORT EQU 3
Pin_POT__PRT EQU CYREG_PRT3_PRT
Pin_POT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_POT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_POT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_POT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_POT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_POT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_POT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_POT__PS EQU CYREG_PRT3_PS
Pin_POT__SHIFT EQU 3
Pin_POT__SLW EQU CYREG_PRT3_SLW

; isr_ACC
isr_ACC__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_ACC__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_ACC__INTC_MASK EQU 0x800
isr_ACC__INTC_NUMBER EQU 11
isr_ACC__INTC_PRIOR_NUM EQU 7
isr_ACC__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_11
isr_ACC__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_ACC__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PWM_Clock
PWM_Clock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
PWM_Clock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
PWM_Clock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
PWM_Clock__CFG2_SRC_SEL_MASK EQU 0x07
PWM_Clock__INDEX EQU 0x04
PWM_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWM_Clock__PM_ACT_MSK EQU 0x10
PWM_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWM_Clock__PM_STBY_MSK EQU 0x10

; SWITCH_IN
SWITCH_IN__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
SWITCH_IN__0__MASK EQU 0x04
SWITCH_IN__0__PC EQU CYREG_PRT2_PC2
SWITCH_IN__0__PORT EQU 2
SWITCH_IN__0__SHIFT EQU 2
SWITCH_IN__AG EQU CYREG_PRT2_AG
SWITCH_IN__AMUX EQU CYREG_PRT2_AMUX
SWITCH_IN__BIE EQU CYREG_PRT2_BIE
SWITCH_IN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SWITCH_IN__BYP EQU CYREG_PRT2_BYP
SWITCH_IN__CTL EQU CYREG_PRT2_CTL
SWITCH_IN__DM0 EQU CYREG_PRT2_DM0
SWITCH_IN__DM1 EQU CYREG_PRT2_DM1
SWITCH_IN__DM2 EQU CYREG_PRT2_DM2
SWITCH_IN__DR EQU CYREG_PRT2_DR
SWITCH_IN__INP_DIS EQU CYREG_PRT2_INP_DIS
SWITCH_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SWITCH_IN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SWITCH_IN__LCD_EN EQU CYREG_PRT2_LCD_EN
SWITCH_IN__MASK EQU 0x04
SWITCH_IN__PORT EQU 2
SWITCH_IN__PRT EQU CYREG_PRT2_PRT
SWITCH_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SWITCH_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SWITCH_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SWITCH_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SWITCH_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SWITCH_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SWITCH_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SWITCH_IN__PS EQU CYREG_PRT2_PS
SWITCH_IN__SHIFT EQU 2
SWITCH_IN__SLW EQU CYREG_PRT2_SLW

; isr_TIMER
isr_TIMER__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_TIMER__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_TIMER__INTC_MASK EQU 0x20000
isr_TIMER__INTC_NUMBER EQU 17
isr_TIMER__INTC_PRIOR_NUM EQU 7
isr_TIMER__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
isr_TIMER__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_TIMER__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_DelSig
ADC_DelSig_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DelSig_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_DelSig_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_DelSig_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_DelSig_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_theACLK__INDEX EQU 0x00
ADC_DelSig_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_theACLK__PM_STBY_MSK EQU 0x01

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x05
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x20
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x20
timer_clock_2__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
timer_clock_2__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
timer_clock_2__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
timer_clock_2__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock_2__INDEX EQU 0x06
timer_clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock_2__PM_ACT_MSK EQU 0x40
timer_clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock_2__PM_STBY_MSK EQU 0x40

; Pin_Led_Blue
Pin_Led_Blue__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Pin_Led_Blue__0__MASK EQU 0x02
Pin_Led_Blue__0__PC EQU CYREG_PRT2_PC1
Pin_Led_Blue__0__PORT EQU 2
Pin_Led_Blue__0__SHIFT EQU 1
Pin_Led_Blue__AG EQU CYREG_PRT2_AG
Pin_Led_Blue__AMUX EQU CYREG_PRT2_AMUX
Pin_Led_Blue__BIE EQU CYREG_PRT2_BIE
Pin_Led_Blue__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Led_Blue__BYP EQU CYREG_PRT2_BYP
Pin_Led_Blue__CTL EQU CYREG_PRT2_CTL
Pin_Led_Blue__DM0 EQU CYREG_PRT2_DM0
Pin_Led_Blue__DM1 EQU CYREG_PRT2_DM1
Pin_Led_Blue__DM2 EQU CYREG_PRT2_DM2
Pin_Led_Blue__DR EQU CYREG_PRT2_DR
Pin_Led_Blue__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Led_Blue__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Led_Blue__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Led_Blue__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Led_Blue__MASK EQU 0x02
Pin_Led_Blue__PORT EQU 2
Pin_Led_Blue__PRT EQU CYREG_PRT2_PRT
Pin_Led_Blue__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Led_Blue__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Led_Blue__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Led_Blue__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Led_Blue__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Led_Blue__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Led_Blue__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Led_Blue__PS EQU CYREG_PRT2_PS
Pin_Led_Blue__SHIFT EQU 1
Pin_Led_Blue__SLW EQU CYREG_PRT2_SLW

; TIMER_button
TIMER_button_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
TIMER_button_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
TIMER_button_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
TIMER_button_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
TIMER_button_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
TIMER_button_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
TIMER_button_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
TIMER_button_TimerHW__PER0 EQU CYREG_TMR0_PER0
TIMER_button_TimerHW__PER1 EQU CYREG_TMR0_PER1
TIMER_button_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
TIMER_button_TimerHW__PM_ACT_MSK EQU 0x01
TIMER_button_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
TIMER_button_TimerHW__PM_STBY_MSK EQU 0x01
TIMER_button_TimerHW__RT0 EQU CYREG_TMR0_RT0
TIMER_button_TimerHW__RT1 EQU CYREG_TMR0_RT1
TIMER_button_TimerHW__SR0 EQU CYREG_TMR0_SR0

; isr_BLINKING
isr_BLINKING__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_BLINKING__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_BLINKING__INTC_MASK EQU 0x40000
isr_BLINKING__INTC_NUMBER EQU 18
isr_BLINKING__INTC_PRIOR_NUM EQU 7
isr_BLINKING__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_18
isr_BLINKING__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_BLINKING__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_positive
isr_positive__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_positive__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_positive__INTC_MASK EQU 0x20
isr_positive__INTC_NUMBER EQU 5
isr_positive__INTC_PRIOR_NUM EQU 7
isr_positive__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_positive__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_positive__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_DEBOUNCER
isr_DEBOUNCER__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_DEBOUNCER__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_DEBOUNCER__INTC_MASK EQU 0x10
isr_DEBOUNCER__INTC_NUMBER EQU 4
isr_DEBOUNCER__INTC_PRIOR_NUM EQU 7
isr_DEBOUNCER__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_DEBOUNCER__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_DEBOUNCER__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Timer_Blinking
Timer_Blinking_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
Timer_Blinking_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
Timer_Blinking_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
Timer_Blinking_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
Timer_Blinking_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
Timer_Blinking_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Timer_Blinking_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Timer_Blinking_TimerHW__PER0 EQU CYREG_TMR1_PER0
Timer_Blinking_TimerHW__PER1 EQU CYREG_TMR1_PER1
Timer_Blinking_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_Blinking_TimerHW__PM_ACT_MSK EQU 0x02
Timer_Blinking_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_Blinking_TimerHW__PM_STBY_MSK EQU 0x02
Timer_Blinking_TimerHW__RT0 EQU CYREG_TMR1_RT0
Timer_Blinking_TimerHW__RT1 EQU CYREG_TMR1_RT1
Timer_Blinking_TimerHW__SR0 EQU CYREG_TMR1_SR0

; Clock_debouncer
Clock_debouncer__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
Clock_debouncer__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
Clock_debouncer__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
Clock_debouncer__CFG2_SRC_SEL_MASK EQU 0x07
Clock_debouncer__INDEX EQU 0x07
Clock_debouncer__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_debouncer__PM_ACT_MSK EQU 0x80
Clock_debouncer__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_debouncer__PM_STBY_MSK EQU 0x80

; Pin_EnableDisable
Pin_EnableDisable__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Pin_EnableDisable__0__MASK EQU 0x04
Pin_EnableDisable__0__PC EQU CYREG_PRT3_PC2
Pin_EnableDisable__0__PORT EQU 3
Pin_EnableDisable__0__SHIFT EQU 2
Pin_EnableDisable__AG EQU CYREG_PRT3_AG
Pin_EnableDisable__AMUX EQU CYREG_PRT3_AMUX
Pin_EnableDisable__BIE EQU CYREG_PRT3_BIE
Pin_EnableDisable__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_EnableDisable__BYP EQU CYREG_PRT3_BYP
Pin_EnableDisable__CTL EQU CYREG_PRT3_CTL
Pin_EnableDisable__DM0 EQU CYREG_PRT3_DM0
Pin_EnableDisable__DM1 EQU CYREG_PRT3_DM1
Pin_EnableDisable__DM2 EQU CYREG_PRT3_DM2
Pin_EnableDisable__DR EQU CYREG_PRT3_DR
Pin_EnableDisable__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_EnableDisable__INTSTAT EQU CYREG_PICU3_INTSTAT
Pin_EnableDisable__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_EnableDisable__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_EnableDisable__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_EnableDisable__MASK EQU 0x04
Pin_EnableDisable__PORT EQU 3
Pin_EnableDisable__PRT EQU CYREG_PRT3_PRT
Pin_EnableDisable__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_EnableDisable__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_EnableDisable__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_EnableDisable__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_EnableDisable__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_EnableDisable__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_EnableDisable__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_EnableDisable__PS EQU CYREG_PRT3_PS
Pin_EnableDisable__SHIFT EQU 2
Pin_EnableDisable__SLW EQU CYREG_PRT3_SLW
Pin_EnableDisable__SNAP EQU CYREG_PICU3_SNAP

; isr_EnableDisable
isr_EnableDisable__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_EnableDisable__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_EnableDisable__INTC_MASK EQU 0x80
isr_EnableDisable__INTC_NUMBER EQU 7
isr_EnableDisable__INTC_PRIOR_NUM EQU 7
isr_EnableDisable__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_EnableDisable__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_EnableDisable__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Pin_RED_UARTVerboseFlag
Pin_RED_UARTVerboseFlag__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Pin_RED_UARTVerboseFlag__0__MASK EQU 0x80
Pin_RED_UARTVerboseFlag__0__PC EQU CYREG_PRT0_PC7
Pin_RED_UARTVerboseFlag__0__PORT EQU 0
Pin_RED_UARTVerboseFlag__0__SHIFT EQU 7
Pin_RED_UARTVerboseFlag__AG EQU CYREG_PRT0_AG
Pin_RED_UARTVerboseFlag__AMUX EQU CYREG_PRT0_AMUX
Pin_RED_UARTVerboseFlag__BIE EQU CYREG_PRT0_BIE
Pin_RED_UARTVerboseFlag__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_RED_UARTVerboseFlag__BYP EQU CYREG_PRT0_BYP
Pin_RED_UARTVerboseFlag__CTL EQU CYREG_PRT0_CTL
Pin_RED_UARTVerboseFlag__DM0 EQU CYREG_PRT0_DM0
Pin_RED_UARTVerboseFlag__DM1 EQU CYREG_PRT0_DM1
Pin_RED_UARTVerboseFlag__DM2 EQU CYREG_PRT0_DM2
Pin_RED_UARTVerboseFlag__DR EQU CYREG_PRT0_DR
Pin_RED_UARTVerboseFlag__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_RED_UARTVerboseFlag__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_RED_UARTVerboseFlag__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_RED_UARTVerboseFlag__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_RED_UARTVerboseFlag__MASK EQU 0x80
Pin_RED_UARTVerboseFlag__PORT EQU 0
Pin_RED_UARTVerboseFlag__PRT EQU CYREG_PRT0_PRT
Pin_RED_UARTVerboseFlag__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_RED_UARTVerboseFlag__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_RED_UARTVerboseFlag__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_RED_UARTVerboseFlag__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_RED_UARTVerboseFlag__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_RED_UARTVerboseFlag__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_RED_UARTVerboseFlag__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_RED_UARTVerboseFlag__PS EQU CYREG_PRT0_PS
Pin_RED_UARTVerboseFlag__SHIFT EQU 7
Pin_RED_UARTVerboseFlag__SLW EQU CYREG_PRT0_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000003F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
