# Verification

The Verification flow for the 5 stage In order Processor design is explained using System Verilog and UVM. Adding the Formal verification, Coverage Analysis of the RTL design. 






