

================================================================
== Vitis HLS Report for 'bf_mult_2'
================================================================
* Date:           Thu Dec 26 18:43:08 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HardwareAcceleratedECC-PointMultiplication
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.956 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      650|    55406|  6.500 us|  0.554 ms|  650|  55406|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_bf_mult_2_Pipeline_VITIS_LOOP_33_1_fu_62   |bf_mult_2_Pipeline_VITIS_LOOP_33_1   |      168|      168|  1.680 us|  1.680 us|  168|  168|       no|
        |grp_bf_mult_2_Pipeline_VITIS_LOOP_33_15_fu_68  |bf_mult_2_Pipeline_VITIS_LOOP_33_15  |      168|      168|  1.680 us|  1.680 us|  168|  168|       no|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_1  |      649|    55405|   4 ~ 342|          -|          -|   162|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 7 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.86>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_01 = alloca i32 1"   --->   Operation 8 'alloca' 'i_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_V_1_in_in = alloca i32 1"   --->   Operation 9 'alloca' 'tmp_V_1_in_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_V_1 = alloca i32 1"   --->   Operation 10 'alloca' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%z_V_write_assign = alloca i32 1"   --->   Operation 11 'alloca' 'z_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_V_read_1 = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %x_V_read"   --->   Operation 12 'read' 'x_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_6_loc = alloca i64 1"   --->   Operation 13 'alloca' 'p_Val2_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i166 %x_V_read_1" [gf2_arithmetic.cpp:46]   --->   Operation 14 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = trunc i166 %x_V_read_1" [gf2_arithmetic.cpp:46]   --->   Operation 15 'trunc' 'trunc_ln46_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.27ns)   --->   "%tmp_V = select i1 %trunc_ln46_1, i166 %x_V_read_1, i166 0" [gf2_arithmetic.cpp:50]   --->   Operation 16 'select' 'tmp_V' <Predicate = true> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln56 = store i166 %tmp_V, i166 %z_V_write_assign" [gf2_arithmetic.cpp:56]   --->   Operation 17 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln56 = store i166 %tmp_V, i166 %tmp_V_1" [gf2_arithmetic.cpp:56]   --->   Operation 18 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln56 = store i166 %x_V_read_1, i166 %tmp_V_1_in_in" [gf2_arithmetic.cpp:56]   --->   Operation 19 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln56 = store i8 1, i8 %i_01" [gf2_arithmetic.cpp:56]   --->   Operation 20 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln56 = br void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit" [gf2_arithmetic.cpp:56]   --->   Operation 21 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_V_1_in_in_load = load i166 %tmp_V_1_in_in" [gf2_arithmetic.cpp:49]   --->   Operation 22 'load' 'tmp_V_1_in_in_load' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.13>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i = load i8 %i_01" [gf2_arithmetic.cpp:56]   --->   Operation 23 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.55ns)   --->   "%icmp_ln56 = icmp_eq  i8 %i, i8 163" [gf2_arithmetic.cpp:56]   --->   Operation 24 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 162, i64 162, i64 162"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.split, void" [gf2_arithmetic.cpp:56]   --->   Operation 26 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [gf2_arithmetic.cpp:49]   --->   Operation 27 'specloopname' 'specloopname_ln49' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_V_3 = shl i166 %tmp_V_1_in_in_load, i166 1"   --->   Operation 28 'shl' 'tmp_V_3' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i166.i32, i166 %tmp_V_1_in_in_load, i32 162"   --->   Operation 29 'bitselect' 'tmp' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %tmp, void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.split._Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit_crit_edge, void %.preheader3.preheader" [gf2_arithmetic.cpp:58]   --->   Operation 30 'br' 'br_ln58' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln58 = store i166 %tmp_V_3, i166 %tmp_V_1_in_in" [gf2_arithmetic.cpp:58]   --->   Operation 31 'store' 'store_ln58' <Predicate = (!icmp_ln56 & !tmp)> <Delay = 1.58>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln58 = br void %_Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit" [gf2_arithmetic.cpp:58]   --->   Operation 32 'br' 'br_ln58' <Predicate = (!icmp_ln56 & !tmp)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (1.58ns)   --->   "%call_ln1026 = call void @bf_mult.2_Pipeline_VITIS_LOOP_33_1, i166 %tmp_V_3, i166 %tmp_V_1_in_in"   --->   Operation 33 'call' 'call_ln1026' <Predicate = (!icmp_ln56 & tmp)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%z_V_write_assign_load = load i166 %z_V_write_assign" [gf2_arithmetic.cpp:66]   --->   Operation 34 'load' 'z_V_write_assign_load' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln66 = ret i166 %z_V_write_assign_load" [gf2_arithmetic.cpp:66]   --->   Operation 35 'ret' 'ret_ln66' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.79>
ST_4 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln1026 = call void @bf_mult.2_Pipeline_VITIS_LOOP_33_1, i166 %tmp_V_3, i166 %tmp_V_1_in_in"   --->   Operation 36 'call' 'call_ln1026' <Predicate = (tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit"   --->   Operation 37 'br' 'br_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln820 = zext i8 %i"   --->   Operation 38 'zext' 'zext_ln820' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%shl_ln820 = shl i163 1, i163 %zext_ln820"   --->   Operation 39 'shl' 'shl_ln820' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln820 = and i163 %shl_ln820, i163 %trunc_ln46"   --->   Operation 40 'and' 'and_ln820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (3.79ns) (out node of the LUT)   --->   "%p_Result_s = icmp_eq  i163 %and_ln820, i163 0"   --->   Operation 41 'icmp' 'p_Result_s' <Predicate = true> <Delay = 3.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %p_Result_s, void %.preheader.preheader, void %_Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit13" [gf2_arithmetic.cpp:61]   --->   Operation 42 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.58>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_V_1_in_in_load_1 = load i166 %tmp_V_1_in_in"   --->   Operation 43 'load' 'tmp_V_1_in_in_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_V_1_load = load i166 %tmp_V_1"   --->   Operation 44 'load' 'tmp_V_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [2/2] (1.58ns)   --->   "%call_ln0 = call void @bf_mult.2_Pipeline_VITIS_LOOP_33_15, i166 %tmp_V_1_load, i166 %tmp_V_1_in_in_load_1, i166 %p_Val2_6_loc"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.55>
ST_6 : Operation 46 [1/2] (1.55ns)   --->   "%call_ln0 = call void @bf_mult.2_Pipeline_VITIS_LOOP_33_15, i166 %tmp_V_1_load, i166 %tmp_V_1_in_in_load_1, i166 %p_Val2_6_loc"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.50>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%p_Val2_6_loc_load = load i166 %p_Val2_6_loc"   --->   Operation 47 'load' 'p_Val2_6_loc_load' <Predicate = (!p_Result_s)> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln0 = store i166 %p_Val2_6_loc_load, i166 %z_V_write_assign"   --->   Operation 48 'store' 'store_ln0' <Predicate = (!p_Result_s)> <Delay = 1.58>
ST_7 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i166 %p_Val2_6_loc_load, i166 %tmp_V_1"   --->   Operation 49 'store' 'store_ln0' <Predicate = (!p_Result_s)> <Delay = 1.58>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z6bf_addR6ap_intILi166EERKS0_S3_.3.42.65.137.155.173.252.254.279.283.319.exit13"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!p_Result_s)> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (1.91ns)   --->   "%i_15 = add i8 %i, i8 1" [gf2_arithmetic.cpp:56]   --->   Operation 51 'add' 'i_15' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln56 = store i8 %i_15, i8 %i_01" [gf2_arithmetic.cpp:56]   --->   Operation 52 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_01                  (alloca           ) [ 01111111]
tmp_V_1_in_in         (alloca           ) [ 01111111]
tmp_V_1               (alloca           ) [ 01111111]
z_V_write_assign      (alloca           ) [ 01111111]
x_V_read_1            (read             ) [ 00000000]
p_Val2_6_loc          (alloca           ) [ 00111111]
trunc_ln46            (trunc            ) [ 00111111]
trunc_ln46_1          (trunc            ) [ 00000000]
tmp_V                 (select           ) [ 00000000]
store_ln56            (store            ) [ 00000000]
store_ln56            (store            ) [ 00000000]
store_ln56            (store            ) [ 00000000]
store_ln56            (store            ) [ 00000000]
br_ln56               (br               ) [ 00000000]
tmp_V_1_in_in_load    (load             ) [ 00010000]
i                     (load             ) [ 00001111]
icmp_ln56             (icmp             ) [ 00111111]
empty                 (speclooptripcount) [ 00000000]
br_ln56               (br               ) [ 00000000]
specloopname_ln49     (specloopname     ) [ 00000000]
tmp_V_3               (shl              ) [ 00001000]
tmp                   (bitselect        ) [ 00111111]
br_ln58               (br               ) [ 00000000]
store_ln58            (store            ) [ 00000000]
br_ln58               (br               ) [ 00000000]
z_V_write_assign_load (load             ) [ 00000000]
ret_ln66              (ret              ) [ 00000000]
call_ln1026           (call             ) [ 00000000]
br_ln0                (br               ) [ 00000000]
zext_ln820            (zext             ) [ 00000000]
shl_ln820             (shl              ) [ 00000000]
and_ln820             (and              ) [ 00000000]
p_Result_s            (icmp             ) [ 00111111]
br_ln61               (br               ) [ 00000000]
tmp_V_1_in_in_load_1  (load             ) [ 00000010]
tmp_V_1_load          (load             ) [ 00000010]
call_ln0              (call             ) [ 00000000]
p_Val2_6_loc_load     (load             ) [ 00000000]
store_ln0             (store            ) [ 00000000]
store_ln0             (store            ) [ 00000000]
br_ln0                (br               ) [ 00000000]
i_15                  (add              ) [ 00000000]
store_ln56            (store            ) [ 00000000]
br_ln0                (br               ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i166"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i166.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bf_mult.2_Pipeline_VITIS_LOOP_33_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bf_mult.2_Pipeline_VITIS_LOOP_33_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_01_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_01/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="tmp_V_1_in_in_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_1_in_in/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="tmp_V_1_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="z_V_write_assign_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z_V_write_assign/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_Val2_6_loc_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="166" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_6_loc/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="x_V_read_1_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="166" slack="0"/>
<pin id="58" dir="0" index="1" bw="166" slack="0"/>
<pin id="59" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_bf_mult_2_Pipeline_VITIS_LOOP_33_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="166" slack="0"/>
<pin id="65" dir="0" index="2" bw="166" slack="2"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1026/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_bf_mult_2_Pipeline_VITIS_LOOP_33_15_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="166" slack="0"/>
<pin id="71" dir="0" index="2" bw="166" slack="0"/>
<pin id="72" dir="0" index="3" bw="166" slack="4"/>
<pin id="73" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_load_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="166" slack="1"/>
<pin id="77" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_1_in_in_load/2 tmp_V_1_in_in_load_1/5 "/>
</bind>
</comp>

<comp id="79" class="1005" name="reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="166" slack="1"/>
<pin id="81" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1_in_in_load tmp_V_1_in_in_load_1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="trunc_ln46_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="166" slack="0"/>
<pin id="86" dir="1" index="1" bw="163" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="trunc_ln46_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="166" slack="0"/>
<pin id="90" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_V_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="166" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln56_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="166" slack="0"/>
<pin id="102" dir="0" index="1" bw="166" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln56_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="166" slack="0"/>
<pin id="107" dir="0" index="1" bw="166" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln56_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="166" slack="0"/>
<pin id="112" dir="0" index="1" bw="166" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln56_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="2"/>
<pin id="122" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln56_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_V_3_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="166" slack="1"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_V_3/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="166" slack="1"/>
<pin id="139" dir="0" index="2" bw="9" slack="0"/>
<pin id="140" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln58_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="166" slack="0"/>
<pin id="146" dir="0" index="1" bw="166" slack="2"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="z_V_write_assign_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="166" slack="2"/>
<pin id="151" dir="1" index="1" bw="166" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_V_write_assign_load/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln820_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="154" dir="1" index="1" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln820/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="shl_ln820_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="0"/>
<pin id="158" dir="1" index="2" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln820/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="and_ln820_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="163" slack="0"/>
<pin id="163" dir="0" index="1" bw="163" slack="3"/>
<pin id="164" dir="1" index="2" bw="163" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln820/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_Result_s_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="163" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_V_1_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="166" slack="4"/>
<pin id="174" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_1_load/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_Val2_6_loc_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="166" slack="6"/>
<pin id="178" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_6_loc_load/7 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln0_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="166" slack="0"/>
<pin id="181" dir="0" index="1" bw="166" slack="6"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/7 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln0_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="166" slack="0"/>
<pin id="186" dir="0" index="1" bw="166" slack="6"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/7 "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_15_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_15/7 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln56_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="6"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/7 "/>
</bind>
</comp>

<comp id="199" class="1005" name="i_01_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_01 "/>
</bind>
</comp>

<comp id="206" class="1005" name="tmp_V_1_in_in_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="166" slack="0"/>
<pin id="208" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_1_in_in "/>
</bind>
</comp>

<comp id="214" class="1005" name="tmp_V_1_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="166" slack="0"/>
<pin id="216" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="221" class="1005" name="z_V_write_assign_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="166" slack="0"/>
<pin id="223" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="z_V_write_assign "/>
</bind>
</comp>

<comp id="228" class="1005" name="p_Val2_6_loc_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="166" slack="4"/>
<pin id="230" dir="1" index="1" bw="166" slack="4"/>
</pin_list>
<bind>
<opset="p_Val2_6_loc "/>
</bind>
</comp>

<comp id="234" class="1005" name="trunc_ln46_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="163" slack="3"/>
<pin id="236" dir="1" index="1" bw="163" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln46 "/>
</bind>
</comp>

<comp id="245" class="1005" name="tmp_V_3_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="166" slack="1"/>
<pin id="247" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_3 "/>
</bind>
</comp>

<comp id="250" class="1005" name="tmp_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="254" class="1005" name="p_Result_s_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="3"/>
<pin id="256" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="2" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="28" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="74"><net_src comp="34" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="75" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="82"><net_src comp="75" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="83"><net_src comp="79" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="87"><net_src comp="56" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="56" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="56" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="92" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="56" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="127"><net_src comp="120" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="79" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="135"><net_src comp="129" pin="2"/><net_sink comp="62" pin=1"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="79" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="148"><net_src comp="129" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="152" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="161" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="172" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="183"><net_src comp="176" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="176" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="189" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="36" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="205"><net_src comp="199" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="209"><net_src comp="40" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="212"><net_src comp="206" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="213"><net_src comp="206" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="217"><net_src comp="44" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="220"><net_src comp="214" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="224"><net_src comp="48" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="227"><net_src comp="221" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="231"><net_src comp="52" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="68" pin=3"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="237"><net_src comp="84" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="248"><net_src comp="129" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="253"><net_src comp="136" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="166" pin="2"/><net_sink comp="254" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: bf_mult.2 : x_V_read | {1 }
  - Chain level:
	State 1
		tmp_V : 1
		store_ln56 : 2
		store_ln56 : 2
		store_ln56 : 1
	State 2
	State 3
		icmp_ln56 : 1
		br_ln56 : 2
		br_ln58 : 1
		ret_ln66 : 1
	State 4
		shl_ln820 : 1
		and_ln820 : 2
		p_Result_s : 2
		br_ln61 : 3
	State 5
		call_ln0 : 1
	State 6
	State 7
		store_ln0 : 1
		store_ln0 : 1
		store_ln56 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|
| Operation|                Functional Unit                |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|
|   call   |  grp_bf_mult_2_Pipeline_VITIS_LOOP_33_1_fu_62 |    17   |   107   |
|          | grp_bf_mult_2_Pipeline_VITIS_LOOP_33_15_fu_68 |   340   |    28   |
|----------|-----------------------------------------------|---------|---------|
|  select  |                  tmp_V_fu_92                  |    0    |   166   |
|----------|-----------------------------------------------|---------|---------|
|    and   |                and_ln820_fu_161               |    0    |   163   |
|----------|-----------------------------------------------|---------|---------|
|   icmp   |                icmp_ln56_fu_123               |    0    |    11   |
|          |               p_Result_s_fu_166               |    0    |    61   |
|----------|-----------------------------------------------|---------|---------|
|    shl   |                 tmp_V_3_fu_129                |    0    |    0    |
|          |                shl_ln820_fu_155               |    0    |    17   |
|----------|-----------------------------------------------|---------|---------|
|    add   |                  i_15_fu_189                  |    0    |    15   |
|----------|-----------------------------------------------|---------|---------|
|   read   |             x_V_read_1_read_fu_56             |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|
|   trunc  |                trunc_ln46_fu_84               |    0    |    0    |
|          |               trunc_ln46_1_fu_88              |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|
| bitselect|                   tmp_fu_136                  |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|
|   zext   |               zext_ln820_fu_152               |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|
|   Total  |                                               |   357   |   568   |
|----------|-----------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      i_01_reg_199      |    8   |
|   p_Result_s_reg_254   |    1   |
|  p_Val2_6_loc_reg_228  |   166  |
|         reg_79         |   166  |
|  tmp_V_1_in_in_reg_206 |   166  |
|     tmp_V_1_reg_214    |   166  |
|     tmp_V_3_reg_245    |   166  |
|       tmp_reg_250      |    1   |
|   trunc_ln46_reg_234   |   163  |
|z_V_write_assign_reg_221|   166  |
+------------------------+--------+
|          Total         |  1169  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|  grp_bf_mult_2_Pipeline_VITIS_LOOP_33_1_fu_62 |  p1  |   2  |  166 |   332  ||    9    |
| grp_bf_mult_2_Pipeline_VITIS_LOOP_33_15_fu_68 |  p2  |   2  |  166 |   332  ||    9    |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                     |      |      |      |   664  ||  3.176  ||    18   |
|-----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   357  |   568  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |  1169  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  1526  |   586  |
+-----------+--------+--------+--------+
