{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498097441124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498097441124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 20:10:40 2017 " "Processing started: Wed Jun 21 20:10:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498097441124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1498097441124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyecto2 -c proyecto2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto2 -c proyecto2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1498097441125 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1498097442006 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1498097442006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fsm_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fsm_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_FSM_SPI " "Found entity 1: tb_FSM_SPI" {  } { { "tb_FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_FSM_SPI.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498097460618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498097460618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fifo " "Found entity 1: tb_fifo" {  } { { "tb_fifo.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_fifo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498097460624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498097460624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyecto2.v 1 1 " "Found 1 design units, including 1 entities, in source file proyecto2.v" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto2 " "Found entity 1: proyecto2" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498097460630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498097460630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498097460636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498097460636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_tx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file pre_tx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 pre_tx_module " "Found entity 1: pre_tx_module" {  } { { "pre_tx_module.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/pre_tx_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498097460643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498097460643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_proyecto2.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_proyecto2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_proyecto2 " "Found entity 1: tb_proyecto2" {  } { { "tb_proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_proyecto2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498097460651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498097460651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pre_tx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_pre_tx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_pre_tx_module " "Found entity 1: tb_pre_tx_module" {  } { { "tb_pre_tx_module.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_pre_tx_module.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498097460659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498097460659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498097460668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498097460668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_shift_register " "Found entity 1: tb_shift_register" {  } { { "tb_shift_register.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_shift_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498097460675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498097460675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_mod " "Found entity 1: clk_div_mod" {  } { { "clk_div_mod.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/clk_div_mod.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498097460682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498097460682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sel " "Found entity 1: mux_sel" {  } { { "mux_sel.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/mux_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498097460692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498097460692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_mux_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mux_sel " "Found entity 1: tb_mux_sel" {  } { { "tb_mux_sel.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_mux_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498097460702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498097460702 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM_SPI.v(53) " "Verilog HDL information at FSM_SPI.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1498097460708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_SPI " "Found entity 1: FSM_SPI" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498097460709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498097460709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_rx_read tb_FSM_SPI.v(14) " "Verilog HDL Implicit Net warning at tb_FSM_SPI.v(14): created implicit net for \"fifo_rx_read\"" {  } { { "tb_FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_FSM_SPI.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1498097460709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reg_Rx_Read_Req proyecto2.v(44) " "Verilog HDL Implicit Net warning at proyecto2.v(44): created implicit net for \"Reg_Rx_Read_Req\"" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1498097460709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_wrreq tb_pre_tx_module.v(9) " "Verilog HDL Implicit Net warning at tb_pre_tx_module.v(9): created implicit net for \"fifo_wrreq\"" {  } { { "tb_pre_tx_module.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_pre_tx_module.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1498097460709 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proyecto2 " "Elaborating entity \"proyecto2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1498097460854 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdreq proyecto2.v(24) " "Verilog HDL or VHDL warning at proyecto2.v(24): object \"rdreq\" assigned a value but never read" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1498097460857 "|proyecto2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BUS_OUT proyecto2.v(10) " "Output port \"BUS_OUT\" at proyecto2.v(10) has no driver" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1498097460857 "|proyecto2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SPI_clk proyecto2.v(7) " "Output port \"SPI_clk\" at proyecto2.v(7) has no driver" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1498097460857 "|proyecto2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SPI_CS proyecto2.v(8) " "Output port \"SPI_CS\" at proyecto2.v(8) has no driver" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1498097460857 "|proyecto2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pre_tx_module pre_tx_module:U0 " "Elaborating entity \"pre_tx_module\" for hierarchy \"pre_tx_module:U0\"" {  } { { "proyecto2.v" "U0" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498097460860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:U1 " "Elaborating entity \"fifo\" for hierarchy \"fifo:U1\"" {  } { { "proyecto2.v" "U1" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498097460894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo:U1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\"" {  } { { "fifo.v" "scfifo_component" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498097461255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:U1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo:U1\|scfifo:scfifo_component\"" {  } { { "fifo.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1498097461257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:U1\|scfifo:scfifo_component " "Instantiated megafunction \"fifo:U1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498097461257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 15 " "Parameter \"almost_full_value\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498097461257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498097461257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=MLAB " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498097461257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498097461257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498097461257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498097461257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498097461257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498097461257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498097461257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498097461257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498097461257 ""}  } { { "fifo.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1498097461257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_k4i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_k4i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_k4i1 " "Found entity 1: scfifo_k4i1" {  } { { "db/scfifo_k4i1.tdf" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/scfifo_k4i1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498097461340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498097461340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_k4i1 fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated " "Elaborating entity \"scfifo_k4i1\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498097461340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_smc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_smc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_smc1 " "Found entity 1: a_dpfifo_smc1" {  } { { "db/a_dpfifo_smc1.tdf" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_dpfifo_smc1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498097461375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498097461375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_smc1 fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo " "Elaborating entity \"a_dpfifo_smc1\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\"" {  } { { "db/scfifo_k4i1.tdf" "dpfifo" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/scfifo_k4i1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498097461376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_66f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_66f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_66f " "Found entity 1: a_fefifo_66f" {  } { { "db/a_fefifo_66f.tdf" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_fefifo_66f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498097461408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498097461408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_66f fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|a_fefifo_66f:fifo_state " "Elaborating entity \"a_fefifo_66f\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|a_fefifo_66f:fifo_state\"" {  } { { "db/a_dpfifo_smc1.tdf" "fifo_state" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_dpfifo_smc1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498097461408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tg7 " "Found entity 1: cntr_tg7" {  } { { "db/cntr_tg7.tdf" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/cntr_tg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498097461491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498097461491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tg7 fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|a_fefifo_66f:fifo_state\|cntr_tg7:count_usedw " "Elaborating entity \"cntr_tg7\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|a_fefifo_66f:fifo_state\|cntr_tg7:count_usedw\"" {  } { { "db/a_fefifo_66f.tdf" "count_usedw" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_fefifo_66f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498097461492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ou1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ou1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ou1 " "Found entity 1: altsyncram_0ou1" {  } { { "db/altsyncram_0ou1.tdf" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/altsyncram_0ou1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498097461580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498097461580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ou1 fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram " "Elaborating entity \"altsyncram_0ou1\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\"" {  } { { "db/a_dpfifo_smc1.tdf" "FIFOram" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_dpfifo_smc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498097461580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/cntr_hgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498097461666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498097461666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|cntr_hgb:rd_ptr_count " "Elaborating entity \"cntr_hgb\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|cntr_hgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_smc1.tdf" "rd_ptr_count" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_dpfifo_smc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498097461667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_SPI FSM_SPI:U2 " "Elaborating entity \"FSM_SPI\" for hierarchy \"FSM_SPI:U2\"" {  } { { "proyecto2.v" "U2" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498097461672 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "csa_old FSM_SPI.v(89) " "Verilog HDL Always Construct warning at FSM_SPI.v(89): variable \"csa_old\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498097461674 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CSI_CLK FSM_SPI.v(89) " "Verilog HDL Always Construct warning at FSM_SPI.v(89): variable \"CSI_CLK\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498097461674 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "csa_changes FSM_SPI.v(90) " "Verilog HDL Always Construct warning at FSM_SPI.v(90): variable \"csa_changes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498097461674 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM_SPI.v(90) " "Verilog HDL assignment warning at FSM_SPI.v(90): truncated value with size 32 to match size of target (4)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498097461674 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "csa_changes FSM_SPI.v(91) " "Verilog HDL Always Construct warning at FSM_SPI.v(91): variable \"csa_changes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498097461674 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CSI_CLK FSM_SPI.v(104) " "Verilog HDL Always Construct warning at FSM_SPI.v(104): variable \"CSI_CLK\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498097461674 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "csa_old FSM_SPI.v(121) " "Verilog HDL Always Construct warning at FSM_SPI.v(121): variable \"csa_old\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498097461674 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CSI_CLK FSM_SPI.v(121) " "Verilog HDL Always Construct warning at FSM_SPI.v(121): variable \"CSI_CLK\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498097461674 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "csa_old FSM_SPI.v(132) " "Verilog HDL Always Construct warning at FSM_SPI.v(132): variable \"csa_old\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498097461675 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CSI_CLK FSM_SPI.v(132) " "Verilog HDL Always Construct warning at FSM_SPI.v(132): variable \"CSI_CLK\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498097461675 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "csa_changes FSM_SPI.v(133) " "Verilog HDL Always Construct warning at FSM_SPI.v(133): variable \"csa_changes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498097461675 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM_SPI.v(133) " "Verilog HDL assignment warning at FSM_SPI.v(133): truncated value with size 32 to match size of target (4)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498097461675 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "csa_changes FSM_SPI.v(134) " "Verilog HDL Always Construct warning at FSM_SPI.v(134): variable \"csa_changes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498097461675 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csa_changes FSM_SPI.v(53) " "Verilog HDL Always Construct warning at FSM_SPI.v(53): inferring latch(es) for variable \"csa_changes\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498097461675 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csa_old FSM_SPI.v(53) " "Verilog HDL Always Construct warning at FSM_SPI.v(53): inferring latch(es) for variable \"csa_old\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498097461675 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_old FSM_SPI.v(53) " "Inferred latch for \"csa_old\" at FSM_SPI.v(53)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498097461675 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_changes\[0\] FSM_SPI.v(63) " "Inferred latch for \"csa_changes\[0\]\" at FSM_SPI.v(63)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498097461675 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_changes\[1\] FSM_SPI.v(63) " "Inferred latch for \"csa_changes\[1\]\" at FSM_SPI.v(63)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498097461675 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_changes\[2\] FSM_SPI.v(63) " "Inferred latch for \"csa_changes\[2\]\" at FSM_SPI.v(63)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498097461675 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_changes\[3\] FSM_SPI.v(63) " "Inferred latch for \"csa_changes\[3\]\" at FSM_SPI.v(63)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498097461675 "|proyecto2|FSM_SPI:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sel mux_sel:U5 " "Elaborating entity \"mux_sel\" for hierarchy \"mux_sel:U5\"" {  } { { "proyecto2.v" "U5" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498097461678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_mod clk_div_mod:U4 " "Elaborating entity \"clk_div_mod\" for hierarchy \"clk_div_mod:U4\"" {  } { { "proyecto2.v" "U4" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498097461681 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 clk_div_mod.v(17) " "Verilog HDL assignment warning at clk_div_mod.v(17): truncated value with size 32 to match size of target (12)" {  } { { "clk_div_mod.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/clk_div_mod.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498097461682 "|proyecto2|clk_div_mod:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register shift_register:U3 " "Elaborating entity \"shift_register\" for hierarchy \"shift_register:U3\"" {  } { { "proyecto2.v" "U3" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498097461684 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/output_files/proyecto2.map.smsg " "Generated suppressed messages file C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/output_files/proyecto2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1498097461976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "673 " "Peak virtual memory: 673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498097462009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 20:11:02 2017 " "Processing ended: Wed Jun 21 20:11:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498097462009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498097462009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498097462009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1498097462009 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 24 s " "Quartus Prime Flow was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1498097462828 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498097464050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498097464071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 20:11:03 2017 " "Processing started: Wed Jun 21 20:11:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498097464071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1498097464071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/16.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim proyecto2 proyecto2 " "Command: quartus_sh -t c:/intelfpga_lite/16.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim proyecto2 proyecto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1498097464071 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim proyecto2 proyecto2 " "Quartus(args): --rtl_sim proyecto2 proyecto2" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1498097464071 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1498097464794 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1498097465140 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1498097465144 ""}
{ "Warning" "0" "" "Warning: File proyecto2_run_msim_rtl_verilog.do already exists - backing up current file as proyecto2_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File proyecto2_run_msim_rtl_verilog.do already exists - backing up current file as proyecto2_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1498097465305 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/simulation/modelsim/proyecto2_run_msim_rtl_verilog.do" {  } { { "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/simulation/modelsim/proyecto2_run_msim_rtl_verilog.do" "0" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/simulation/modelsim/proyecto2_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/simulation/modelsim/proyecto2_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1498097465416 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1498097465419 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1498097465434 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/16.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/16.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1498097465435 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 1  1  Quartus Prime " "Quartus Prime Shell was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "645 " "Peak virtual memory: 645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498097465435 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 21 20:11:05 2017 " "Processing ended: Wed Jun 21 20:11:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498097465435 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498097465435 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498097465435 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1498097465435 ""}
{ "Error" "EFLOW_ABNORMAL_EXIT" "quartus_sh " "Current module quartus_sh ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Intel FPGA website (http://dl.altera.com/requirements/)." {  } {  } 0 293007 "Current module %1!s! ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Intel FPGA website (http://dl.altera.com/requirements/)." 0 0 "Shell" 0 -1 1498097491256 ""}
