{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 01:35:26 2020 " "Info: Processing started: Thu Nov 26 01:35:26 2020" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab15_5_3 -c lab15_5_3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab15_5_3 -c lab15_5_3" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab15_5_3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lab15_5_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab15_5_3-behav " "Info: Found design unit 1: lab15_5_3-behav" {  } { { "lab15_5_3.vhd" "" { Text "Z:/lab15/Quartus/lab15_5_3.vhd" 14 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lab15_5_3 " "Info: Found entity 1: lab15_5_3" {  } { { "lab15_5_3.vhd" "" { Text "Z:/lab15/Quartus/lab15_5_3.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab15_5_3 " "Info: Elaborating entity \"lab15_5_3\" for the top level hierarchy" {  } {  } 0}
{ "Info" "IVRFX_VRFC_OBJECT_DECLARED_NOT_USED" "sint lab15_5_3.vhd(15) " "Info: (10035) Verilog HDL or VHDL information at lab15_5_3.vhd(15): object \"sint\" declared but not used" {  } { { "lab15_5_3.vhd" "" { Text "Z:/lab15/Quartus/lab15_5_3.vhd" 15 0 0 } }  } 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d lab15_5_3.vhd(22) " "Warning: VHDL Process Statement warning at lab15_5_3.vhd(22): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "lab15_5_3.vhd" "" { Text "Z:/lab15/Quartus/lab15_5_3.vhd" 22 0 0 } }  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "36 " "Info: Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "9 " "Info: Implemented 9 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 01:35:27 2020 " "Info: Processing ended: Thu Nov 26 01:35:27 2020" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
