
*** Running vivado
    with args -log Nexys4_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Nexys4_top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Nexys4_top.tcl -notrace
Command: synth_design -top Nexys4_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11552 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 304.773 ; gain = 97.102
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nexys4_top' [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/sources_1/new/Nexys4_top.v:9]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/sources_1/imports/sources_1/debounce.v:14]
	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer 
	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer 
	Parameter CNTR_WIDTH bound to: 32 - type: integer 
	Parameter pb_in bound to: 4'b0001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/sources_1/imports/sources_1/debounce.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/sources_1/imports/sources_1/debounce.v:62]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/sources_1/imports/sources_1/debounce.v:14]
INFO: [Synth 8-638] synthesizing module 'HC_SR04_interface' [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/sources_1/new/HC_SR04_interface.v:17]
INFO: [Synth 8-256] done synthesizing module 'HC_SR04_interface' (2#1) [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/sources_1/new/HC_SR04_interface.v:17]
INFO: [Synth 8-638] synthesizing module 'BCD_converter' [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/sources_1/imports/new/BCD_converter.v:36]
INFO: [Synth 8-256] done synthesizing module 'BCD_converter' (3#1) [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/sources_1/imports/new/BCD_converter.v:36]
INFO: [Synth 8-638] synthesizing module 'sevensegment' [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/sources_1/imports/sources_1/sevensegment.v:26]
	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter REFRESH_FREQUENCY_HZ bound to: 500 - type: integer 
	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer 
	Parameter CNTR_WIDTH bound to: 32 - type: integer 
	Parameter SIMULATE bound to: 0 - type: integer 
	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer 
	Parameter digit1 bound to: 8'b11111110 
	Parameter digit2 bound to: 8'b11111101 
	Parameter digit3 bound to: 8'b11111011 
	Parameter digit4 bound to: 8'b11110111 
	Parameter digit5 bound to: 8'b11101111 
	Parameter digit6 bound to: 8'b11011111 
	Parameter digit7 bound to: 8'b10111111 
	Parameter digit8 bound to: 8'b01111111 
INFO: [Synth 8-638] synthesizing module 'Digit' [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/sources_1/imports/sources_1/sevensegment.v:143]
	Parameter zero bound to: 7'b1000000 
	Parameter one bound to: 7'b1111001 
	Parameter two bound to: 7'b0100100 
	Parameter three bound to: 7'b0110000 
	Parameter four bound to: 7'b0011001 
	Parameter five bound to: 7'b0010010 
	Parameter six bound to: 7'b0000010 
	Parameter seven bound to: 7'b1111000 
	Parameter eight bound to: 7'b0000000 
	Parameter nine bound to: 7'b0010000 
	Parameter A bound to: 7'b0001000 
	Parameter B bound to: 7'b0000011 
	Parameter C bound to: 7'b1000110 
	Parameter D bound to: 7'b0100001 
	Parameter E bound to: 7'b0000110 
	Parameter F bound to: 7'b0001110 
	Parameter seg_a bound to: 7'b1111110 
	Parameter seg_b bound to: 7'b1111101 
	Parameter seg_c bound to: 7'b1111011 
	Parameter seg_d bound to: 7'b1110111 
	Parameter seg_e bound to: 7'b1101111 
	Parameter seg_f bound to: 7'b1011111 
	Parameter seg_g bound to: 7'b0111111 
	Parameter upH bound to: 7'b0001001 
	Parameter upL bound to: 7'b1000111 
	Parameter upR bound to: 7'b0001000 
	Parameter lol bound to: 7'b1001111 
	Parameter lor bound to: 7'b0101111 
	Parameter blank bound to: 7'b1111111 
INFO: [Synth 8-256] done synthesizing module 'Digit' (4#1) [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/sources_1/imports/sources_1/sevensegment.v:143]
INFO: [Synth 8-256] done synthesizing module 'sevensegment' (5#1) [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/sources_1/imports/sources_1/sevensegment.v:26]
INFO: [Synth 8-256] done synthesizing module 'Nexys4_top' (6#1) [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/sources_1/new/Nexys4_top.v:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 342.215 ; gain = 134.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 342.215 ; gain = 134.543
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/constrs_1/imports/project1_release/n4DDRfpga_withvideo.xdc]
Finished Parsing XDC File [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/constrs_1/imports/project1_release/n4DDRfpga_withvideo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/constrs_1/imports/project1_release/n4DDRfpga_withvideo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Nexys4_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Nexys4_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 649.293 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 649.293 ; gain = 441.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 649.293 ; gain = 441.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 649.293 ; gain = 441.621
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "db_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "shift_pb" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "pbtn_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sw_db" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'an_reg' in module 'sevensegment'
INFO: [Synth 8-5545] ROM "clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "an" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "an" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  digit1 |                              000 |                         11111110
                  digit2 |                              001 |                         11111101
                  digit3 |                              010 |                         11111011
                  digit4 |                              011 |                         11110111
                  digit5 |                              100 |                         11101111
                  digit6 |                              101 |                         11011111
                  digit7 |                              110 |                         10111111
                  digit8 |                              111 |                         01111111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'an_reg' using encoding 'sequential' in module 'sevensegment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 649.293 ; gain = 441.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 63    
+---Registers : 
	               32 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 51    
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Nexys4_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module HC_SR04_interface 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module BCD_converter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 63    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 51    
Module Digit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module sevensegment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 649.293 ; gain = 441.621
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "DB/db_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "DB/shift_pb" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SSB/clk_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SSB/an" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 649.293 ; gain = 441.621
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 649.293 ; gain = 441.621

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'SSB/Digit7/seg_reg[7]' (FD) to 'SSB/Digit6/seg_reg[7]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit6/seg_reg[7]' (FD) to 'SSB/Digit6/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit5/seg_reg[7]' (FD) to 'SSB/Digit6/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit4/seg_reg[7]' (FD) to 'SSB/Digit6/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit3/seg_reg[7]' (FD) to 'SSB/Digit6/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit2/seg_reg[7]' (FD) to 'SSB/Digit6/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit1/seg_reg[7]' (FD) to 'SSB/Digit6/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit0/seg_reg[7]' (FD) to 'SSB/Digit6/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit7/seg_reg[0]' (FD) to 'SSB/Digit6/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit6/seg_reg[0]' (FD) to 'SSB/Digit6/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit7/seg_reg[1]' (FD) to 'SSB/Digit6/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit6/seg_reg[1]' (FD) to 'SSB/Digit6/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit7/seg_reg[2]' (FD) to 'SSB/Digit6/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit6/seg_reg[2]' (FD) to 'SSB/Digit6/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit7/seg_reg[3]' (FD) to 'SSB/Digit6/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit6/seg_reg[3]' (FD) to 'SSB/Digit6/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit7/seg_reg[4]' (FD) to 'SSB/Digit6/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit6/seg_reg[4]' (FD) to 'SSB/Digit6/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit7/seg_reg[5]' (FD) to 'SSB/Digit6/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit6/seg_reg[5]' (FD) to 'SSB/Digit6/seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'SSB/Digit7/seg_reg[6]' (FD) to 'SSB/Digit6/seg_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\SSB/Digit6/seg_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\SSB/seg_reg[7] )
WARNING: [Synth 8-3332] Sequential element (DB/shift_sw_reg[3]) is unused and will be removed from module Nexys4_top.
WARNING: [Synth 8-3332] Sequential element (DB/shift_sw_reg[2]) is unused and will be removed from module Nexys4_top.
WARNING: [Synth 8-3332] Sequential element (DB/shift_sw_reg[1]) is unused and will be removed from module Nexys4_top.
WARNING: [Synth 8-3332] Sequential element (DB/shift_sw_reg[0]) is unused and will be removed from module Nexys4_top.
WARNING: [Synth 8-3332] Sequential element (SSB/seg_reg[7]) is unused and will be removed from module Nexys4_top.
WARNING: [Synth 8-3332] Sequential element (SSB/Digit6/seg_reg[7]) is unused and will be removed from module Nexys4_top.
WARNING: [Synth 8-3332] Sequential element (SSB/Digit7/seg_reg[7]) is unused and will be removed from module Nexys4_top.
WARNING: [Synth 8-3332] Sequential element (SSB/Digit6/seg_reg[6]) is unused and will be removed from module Nexys4_top.
WARNING: [Synth 8-3332] Sequential element (SSB/Digit5/seg_reg[7]) is unused and will be removed from module Nexys4_top.
WARNING: [Synth 8-3332] Sequential element (SSB/Digit4/seg_reg[7]) is unused and will be removed from module Nexys4_top.
WARNING: [Synth 8-3332] Sequential element (SSB/Digit3/seg_reg[7]) is unused and will be removed from module Nexys4_top.
WARNING: [Synth 8-3332] Sequential element (SSB/Digit2/seg_reg[7]) is unused and will be removed from module Nexys4_top.
WARNING: [Synth 8-3332] Sequential element (SSB/Digit1/seg_reg[7]) is unused and will be removed from module Nexys4_top.
WARNING: [Synth 8-3332] Sequential element (SSB/Digit0/seg_reg[7]) is unused and will be removed from module Nexys4_top.
WARNING: [Synth 8-3332] Sequential element (SSB/Digit7/seg_reg[0]) is unused and will be removed from module Nexys4_top.
WARNING: [Synth 8-3332] Sequential element (SSB/Digit6/seg_reg[0]) is unused and will be removed from module Nexys4_top.
WARNING: [Synth 8-3332] Sequential element (SSB/Digit7/seg_reg[1]) is unused and will be removed from module Nexys4_top.
WARNING: [Synth 8-3332] Sequential element (SSB/Digit6/seg_reg[1]) is unused and will be removed from module Nexys4_top.
WARNING: [Synth 8-3332] Sequential element (SSB/Digit7/seg_reg[2]) is unused and will be removed from module Nexys4_top.
WARNING: [Synth 8-3332] Sequential element (SSB/Digit6/seg_reg[2]) is unused and will be removed from module Nexys4_top.
WARNING: [Synth 8-3332] Sequential element (SSB/Digit7/seg_reg[3]) is unused and will be removed from module Nexys4_top.
WARNING: [Synth 8-3332] Sequential element (SSB/Digit6/seg_reg[3]) is unused and will be removed from module Nexys4_top.
WARNING: [Synth 8-3332] Sequential element (SSB/Digit7/seg_reg[4]) is unused and will be removed from module Nexys4_top.
WARNING: [Synth 8-3332] Sequential element (SSB/Digit6/seg_reg[4]) is unused and will be removed from module Nexys4_top.
WARNING: [Synth 8-3332] Sequential element (SSB/Digit7/seg_reg[5]) is unused and will be removed from module Nexys4_top.
WARNING: [Synth 8-3332] Sequential element (SSB/Digit6/seg_reg[5]) is unused and will be removed from module Nexys4_top.
WARNING: [Synth 8-3332] Sequential element (SSB/Digit7/seg_reg[6]) is unused and will be removed from module Nexys4_top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 649.293 ; gain = 441.621
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 649.293 ; gain = 441.621

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 649.293 ; gain = 441.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 649.293 ; gain = 441.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 683.250 ; gain = 475.578
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 683.250 ; gain = 475.578

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 683.250 ; gain = 475.578
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 683.250 ; gain = 475.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 683.250 ; gain = 475.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 683.250 ; gain = 475.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 683.250 ; gain = 475.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 683.250 ; gain = 475.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 683.250 ; gain = 475.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    26|
|3     |LUT1   |    67|
|4     |LUT2   |    34|
|5     |LUT3   |    70|
|6     |LUT4   |    40|
|7     |LUT5   |    40|
|8     |LUT6   |   101|
|9     |FDCE   |    76|
|10    |FDRE   |   125|
|11    |IBUF   |     4|
|12    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+-----------+------------------+------+
|      |Instance   |Module            |Cells |
+------+-----------+------------------+------+
|1     |top        |                  |   617|
|2     |  DB       |debounce          |    91|
|3     |  HCSR04   |HC_SR04_interface |   297|
|4     |  SSB      |sevensegment      |   189|
|5     |    Digit0 |Digit             |     7|
|6     |    Digit1 |Digit_0           |     7|
|7     |    Digit2 |Digit_1           |     7|
|8     |    Digit3 |Digit_2           |    14|
|9     |    Digit4 |Digit_3           |    14|
|10    |    Digit5 |Digit_4           |     7|
+------+-----------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 683.250 ; gain = 475.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 683.250 ; gain = 148.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 683.250 ; gain = 475.578
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 683.250 ; gain = 458.680
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 683.250 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 07 21:49:58 2018...
