
MODULE89.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f51c  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  0800f7b4  0800f7b4  0001f7b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800f7f4  0800f7f4  0001f7f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800f7fc  0800f7fc  0001f7fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800f800  0800f800  0001f800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000010  24000000  0800f804  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  24000010  0800f814  00020010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  24000070  0800f874  00020070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000eac  240000d0  0800f8d4  000200d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24000f7c  0800f8d4  00020f7c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00035753  00000000  00000000  000200fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000499a  00000000  00000000  00055851  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b90  00000000  00000000  0005a1f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001a28  00000000  00000000  0005bd80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003c384  00000000  00000000  0005d7a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023dbd  00000000  00000000  00099b2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00184b3d  00000000  00000000  000bd8e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00242426  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000778c  00000000  00000000  0024247c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240000d0 	.word	0x240000d0
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800f79c 	.word	0x0800f79c

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240000d4 	.word	0x240000d4
 80002d4:	0800f79c 	.word	0x0800f79c

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b96e 	b.w	80005cc <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	4604      	mov	r4, r0
 8000310:	468c      	mov	ip, r1
 8000312:	2b00      	cmp	r3, #0
 8000314:	f040 8083 	bne.w	800041e <__udivmoddi4+0x116>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d947      	bls.n	80003ae <__udivmoddi4+0xa6>
 800031e:	fab2 f282 	clz	r2, r2
 8000322:	b142      	cbz	r2, 8000336 <__udivmoddi4+0x2e>
 8000324:	f1c2 0020 	rsb	r0, r2, #32
 8000328:	fa24 f000 	lsr.w	r0, r4, r0
 800032c:	4091      	lsls	r1, r2
 800032e:	4097      	lsls	r7, r2
 8000330:	ea40 0c01 	orr.w	ip, r0, r1
 8000334:	4094      	lsls	r4, r2
 8000336:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800033a:	0c23      	lsrs	r3, r4, #16
 800033c:	fbbc f6f8 	udiv	r6, ip, r8
 8000340:	fa1f fe87 	uxth.w	lr, r7
 8000344:	fb08 c116 	mls	r1, r8, r6, ip
 8000348:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034c:	fb06 f10e 	mul.w	r1, r6, lr
 8000350:	4299      	cmp	r1, r3
 8000352:	d909      	bls.n	8000368 <__udivmoddi4+0x60>
 8000354:	18fb      	adds	r3, r7, r3
 8000356:	f106 30ff 	add.w	r0, r6, #4294967295
 800035a:	f080 8119 	bcs.w	8000590 <__udivmoddi4+0x288>
 800035e:	4299      	cmp	r1, r3
 8000360:	f240 8116 	bls.w	8000590 <__udivmoddi4+0x288>
 8000364:	3e02      	subs	r6, #2
 8000366:	443b      	add	r3, r7
 8000368:	1a5b      	subs	r3, r3, r1
 800036a:	b2a4      	uxth	r4, r4
 800036c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000370:	fb08 3310 	mls	r3, r8, r0, r3
 8000374:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000378:	fb00 fe0e 	mul.w	lr, r0, lr
 800037c:	45a6      	cmp	lr, r4
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x8c>
 8000380:	193c      	adds	r4, r7, r4
 8000382:	f100 33ff 	add.w	r3, r0, #4294967295
 8000386:	f080 8105 	bcs.w	8000594 <__udivmoddi4+0x28c>
 800038a:	45a6      	cmp	lr, r4
 800038c:	f240 8102 	bls.w	8000594 <__udivmoddi4+0x28c>
 8000390:	3802      	subs	r0, #2
 8000392:	443c      	add	r4, r7
 8000394:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	2600      	movs	r6, #0
 800039e:	b11d      	cbz	r5, 80003a8 <__udivmoddi4+0xa0>
 80003a0:	40d4      	lsrs	r4, r2
 80003a2:	2300      	movs	r3, #0
 80003a4:	e9c5 4300 	strd	r4, r3, [r5]
 80003a8:	4631      	mov	r1, r6
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	b902      	cbnz	r2, 80003b2 <__udivmoddi4+0xaa>
 80003b0:	deff      	udf	#255	; 0xff
 80003b2:	fab2 f282 	clz	r2, r2
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d150      	bne.n	800045c <__udivmoddi4+0x154>
 80003ba:	1bcb      	subs	r3, r1, r7
 80003bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c0:	fa1f f887 	uxth.w	r8, r7
 80003c4:	2601      	movs	r6, #1
 80003c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80003ca:	0c21      	lsrs	r1, r4, #16
 80003cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80003d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003d4:	fb08 f30c 	mul.w	r3, r8, ip
 80003d8:	428b      	cmp	r3, r1
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0xe4>
 80003dc:	1879      	adds	r1, r7, r1
 80003de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0xe2>
 80003e4:	428b      	cmp	r3, r1
 80003e6:	f200 80e9 	bhi.w	80005bc <__udivmoddi4+0x2b4>
 80003ea:	4684      	mov	ip, r0
 80003ec:	1ac9      	subs	r1, r1, r3
 80003ee:	b2a3      	uxth	r3, r4
 80003f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80003f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80003f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003fc:	fb08 f800 	mul.w	r8, r8, r0
 8000400:	45a0      	cmp	r8, r4
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x10c>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f100 33ff 	add.w	r3, r0, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x10a>
 800040c:	45a0      	cmp	r8, r4
 800040e:	f200 80d9 	bhi.w	80005c4 <__udivmoddi4+0x2bc>
 8000412:	4618      	mov	r0, r3
 8000414:	eba4 0408 	sub.w	r4, r4, r8
 8000418:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800041c:	e7bf      	b.n	800039e <__udivmoddi4+0x96>
 800041e:	428b      	cmp	r3, r1
 8000420:	d909      	bls.n	8000436 <__udivmoddi4+0x12e>
 8000422:	2d00      	cmp	r5, #0
 8000424:	f000 80b1 	beq.w	800058a <__udivmoddi4+0x282>
 8000428:	2600      	movs	r6, #0
 800042a:	e9c5 0100 	strd	r0, r1, [r5]
 800042e:	4630      	mov	r0, r6
 8000430:	4631      	mov	r1, r6
 8000432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000436:	fab3 f683 	clz	r6, r3
 800043a:	2e00      	cmp	r6, #0
 800043c:	d14a      	bne.n	80004d4 <__udivmoddi4+0x1cc>
 800043e:	428b      	cmp	r3, r1
 8000440:	d302      	bcc.n	8000448 <__udivmoddi4+0x140>
 8000442:	4282      	cmp	r2, r0
 8000444:	f200 80b8 	bhi.w	80005b8 <__udivmoddi4+0x2b0>
 8000448:	1a84      	subs	r4, r0, r2
 800044a:	eb61 0103 	sbc.w	r1, r1, r3
 800044e:	2001      	movs	r0, #1
 8000450:	468c      	mov	ip, r1
 8000452:	2d00      	cmp	r5, #0
 8000454:	d0a8      	beq.n	80003a8 <__udivmoddi4+0xa0>
 8000456:	e9c5 4c00 	strd	r4, ip, [r5]
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0xa0>
 800045c:	f1c2 0320 	rsb	r3, r2, #32
 8000460:	fa20 f603 	lsr.w	r6, r0, r3
 8000464:	4097      	lsls	r7, r2
 8000466:	fa01 f002 	lsl.w	r0, r1, r2
 800046a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800046e:	40d9      	lsrs	r1, r3
 8000470:	4330      	orrs	r0, r6
 8000472:	0c03      	lsrs	r3, r0, #16
 8000474:	fbb1 f6fe 	udiv	r6, r1, lr
 8000478:	fa1f f887 	uxth.w	r8, r7
 800047c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000480:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000484:	fb06 f108 	mul.w	r1, r6, r8
 8000488:	4299      	cmp	r1, r3
 800048a:	fa04 f402 	lsl.w	r4, r4, r2
 800048e:	d909      	bls.n	80004a4 <__udivmoddi4+0x19c>
 8000490:	18fb      	adds	r3, r7, r3
 8000492:	f106 3cff 	add.w	ip, r6, #4294967295
 8000496:	f080 808d 	bcs.w	80005b4 <__udivmoddi4+0x2ac>
 800049a:	4299      	cmp	r1, r3
 800049c:	f240 808a 	bls.w	80005b4 <__udivmoddi4+0x2ac>
 80004a0:	3e02      	subs	r6, #2
 80004a2:	443b      	add	r3, r7
 80004a4:	1a5b      	subs	r3, r3, r1
 80004a6:	b281      	uxth	r1, r0
 80004a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80004ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80004b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b4:	fb00 f308 	mul.w	r3, r0, r8
 80004b8:	428b      	cmp	r3, r1
 80004ba:	d907      	bls.n	80004cc <__udivmoddi4+0x1c4>
 80004bc:	1879      	adds	r1, r7, r1
 80004be:	f100 3cff 	add.w	ip, r0, #4294967295
 80004c2:	d273      	bcs.n	80005ac <__udivmoddi4+0x2a4>
 80004c4:	428b      	cmp	r3, r1
 80004c6:	d971      	bls.n	80005ac <__udivmoddi4+0x2a4>
 80004c8:	3802      	subs	r0, #2
 80004ca:	4439      	add	r1, r7
 80004cc:	1acb      	subs	r3, r1, r3
 80004ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004d2:	e778      	b.n	80003c6 <__udivmoddi4+0xbe>
 80004d4:	f1c6 0c20 	rsb	ip, r6, #32
 80004d8:	fa03 f406 	lsl.w	r4, r3, r6
 80004dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80004e0:	431c      	orrs	r4, r3
 80004e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80004e6:	fa01 f306 	lsl.w	r3, r1, r6
 80004ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80004f2:	431f      	orrs	r7, r3
 80004f4:	0c3b      	lsrs	r3, r7, #16
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fa1f f884 	uxth.w	r8, r4
 80004fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000502:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000506:	fb09 fa08 	mul.w	sl, r9, r8
 800050a:	458a      	cmp	sl, r1
 800050c:	fa02 f206 	lsl.w	r2, r2, r6
 8000510:	fa00 f306 	lsl.w	r3, r0, r6
 8000514:	d908      	bls.n	8000528 <__udivmoddi4+0x220>
 8000516:	1861      	adds	r1, r4, r1
 8000518:	f109 30ff 	add.w	r0, r9, #4294967295
 800051c:	d248      	bcs.n	80005b0 <__udivmoddi4+0x2a8>
 800051e:	458a      	cmp	sl, r1
 8000520:	d946      	bls.n	80005b0 <__udivmoddi4+0x2a8>
 8000522:	f1a9 0902 	sub.w	r9, r9, #2
 8000526:	4421      	add	r1, r4
 8000528:	eba1 010a 	sub.w	r1, r1, sl
 800052c:	b2bf      	uxth	r7, r7
 800052e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000532:	fb0e 1110 	mls	r1, lr, r0, r1
 8000536:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800053a:	fb00 f808 	mul.w	r8, r0, r8
 800053e:	45b8      	cmp	r8, r7
 8000540:	d907      	bls.n	8000552 <__udivmoddi4+0x24a>
 8000542:	19e7      	adds	r7, r4, r7
 8000544:	f100 31ff 	add.w	r1, r0, #4294967295
 8000548:	d22e      	bcs.n	80005a8 <__udivmoddi4+0x2a0>
 800054a:	45b8      	cmp	r8, r7
 800054c:	d92c      	bls.n	80005a8 <__udivmoddi4+0x2a0>
 800054e:	3802      	subs	r0, #2
 8000550:	4427      	add	r7, r4
 8000552:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000556:	eba7 0708 	sub.w	r7, r7, r8
 800055a:	fba0 8902 	umull	r8, r9, r0, r2
 800055e:	454f      	cmp	r7, r9
 8000560:	46c6      	mov	lr, r8
 8000562:	4649      	mov	r1, r9
 8000564:	d31a      	bcc.n	800059c <__udivmoddi4+0x294>
 8000566:	d017      	beq.n	8000598 <__udivmoddi4+0x290>
 8000568:	b15d      	cbz	r5, 8000582 <__udivmoddi4+0x27a>
 800056a:	ebb3 020e 	subs.w	r2, r3, lr
 800056e:	eb67 0701 	sbc.w	r7, r7, r1
 8000572:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000576:	40f2      	lsrs	r2, r6
 8000578:	ea4c 0202 	orr.w	r2, ip, r2
 800057c:	40f7      	lsrs	r7, r6
 800057e:	e9c5 2700 	strd	r2, r7, [r5]
 8000582:	2600      	movs	r6, #0
 8000584:	4631      	mov	r1, r6
 8000586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800058a:	462e      	mov	r6, r5
 800058c:	4628      	mov	r0, r5
 800058e:	e70b      	b.n	80003a8 <__udivmoddi4+0xa0>
 8000590:	4606      	mov	r6, r0
 8000592:	e6e9      	b.n	8000368 <__udivmoddi4+0x60>
 8000594:	4618      	mov	r0, r3
 8000596:	e6fd      	b.n	8000394 <__udivmoddi4+0x8c>
 8000598:	4543      	cmp	r3, r8
 800059a:	d2e5      	bcs.n	8000568 <__udivmoddi4+0x260>
 800059c:	ebb8 0e02 	subs.w	lr, r8, r2
 80005a0:	eb69 0104 	sbc.w	r1, r9, r4
 80005a4:	3801      	subs	r0, #1
 80005a6:	e7df      	b.n	8000568 <__udivmoddi4+0x260>
 80005a8:	4608      	mov	r0, r1
 80005aa:	e7d2      	b.n	8000552 <__udivmoddi4+0x24a>
 80005ac:	4660      	mov	r0, ip
 80005ae:	e78d      	b.n	80004cc <__udivmoddi4+0x1c4>
 80005b0:	4681      	mov	r9, r0
 80005b2:	e7b9      	b.n	8000528 <__udivmoddi4+0x220>
 80005b4:	4666      	mov	r6, ip
 80005b6:	e775      	b.n	80004a4 <__udivmoddi4+0x19c>
 80005b8:	4630      	mov	r0, r6
 80005ba:	e74a      	b.n	8000452 <__udivmoddi4+0x14a>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	4439      	add	r1, r7
 80005c2:	e713      	b.n	80003ec <__udivmoddi4+0xe4>
 80005c4:	3802      	subs	r0, #2
 80005c6:	443c      	add	r4, r7
 80005c8:	e724      	b.n	8000414 <__udivmoddi4+0x10c>
 80005ca:	bf00      	nop

080005cc <__aeabi_idiv0>:
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop

080005d0 <setupPID>:

#include "PID.h"

static pid_state pids[NUM_PID];

void setupPID(int num, float dt, float vmin, float vmax, float kp, float ki, float kd){
 80005d0:	b480      	push	{r7}
 80005d2:	b08b      	sub	sp, #44	; 0x2c
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	61f8      	str	r0, [r7, #28]
 80005d8:	ed87 0a06 	vstr	s0, [r7, #24]
 80005dc:	edc7 0a05 	vstr	s1, [r7, #20]
 80005e0:	ed87 1a04 	vstr	s2, [r7, #16]
 80005e4:	edc7 1a03 	vstr	s3, [r7, #12]
 80005e8:	ed87 2a02 	vstr	s4, [r7, #8]
 80005ec:	edc7 2a01 	vstr	s5, [r7, #4]
	pid_state * pid = &pids[num];
 80005f0:	69fb      	ldr	r3, [r7, #28]
 80005f2:	222c      	movs	r2, #44	; 0x2c
 80005f4:	fb02 f303 	mul.w	r3, r2, r3
 80005f8:	4a0e      	ldr	r2, [pc, #56]	; (8000634 <setupPID+0x64>)
 80005fa:	4413      	add	r3, r2
 80005fc:	627b      	str	r3, [r7, #36]	; 0x24
	pid->number = num;
 80005fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000600:	69fa      	ldr	r2, [r7, #28]
 8000602:	601a      	str	r2, [r3, #0]
	pid->Dt = dt;
 8000604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000606:	69ba      	ldr	r2, [r7, #24]
 8000608:	605a      	str	r2, [r3, #4]
	pid->Vmax = vmax;
 800060a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800060c:	693a      	ldr	r2, [r7, #16]
 800060e:	615a      	str	r2, [r3, #20]
	pid->Vmin = vmin;
 8000610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000612:	697a      	ldr	r2, [r7, #20]
 8000614:	619a      	str	r2, [r3, #24]
	pid->Kp = kp;
 8000616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000618:	68fa      	ldr	r2, [r7, #12]
 800061a:	609a      	str	r2, [r3, #8]
	pid->Ki = ki;
 800061c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800061e:	68ba      	ldr	r2, [r7, #8]
 8000620:	60da      	str	r2, [r3, #12]
	pid->Kd = kd;
 8000622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000624:	687a      	ldr	r2, [r7, #4]
 8000626:	611a      	str	r2, [r3, #16]
}
 8000628:	bf00      	nop
 800062a:	372c      	adds	r7, #44	; 0x2c
 800062c:	46bd      	mov	sp, r7
 800062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000632:	4770      	bx	lr
 8000634:	240000ec 	.word	0x240000ec

08000638 <calculator>:


float calculator(int num, int input, float setpoint){
 8000638:	b480      	push	{r7}
 800063a:	b08b      	sub	sp, #44	; 0x2c
 800063c:	af00      	add	r7, sp, #0
 800063e:	60f8      	str	r0, [r7, #12]
 8000640:	60b9      	str	r1, [r7, #8]
 8000642:	ed87 0a01 	vstr	s0, [r7, #4]
	pid_state * pid = &pids[num];
 8000646:	68fb      	ldr	r3, [r7, #12]
 8000648:	222c      	movs	r2, #44	; 0x2c
 800064a:	fb02 f303 	mul.w	r3, r2, r3
 800064e:	4a50      	ldr	r2, [pc, #320]	; (8000790 <calculator+0x158>)
 8000650:	4413      	add	r3, r2
 8000652:	627b      	str	r3, [r7, #36]	; 0x24
	// Calculate error
	pid->error = setpoint - input;
 8000654:	68bb      	ldr	r3, [r7, #8]
 8000656:	ee07 3a90 	vmov	s15, r3
 800065a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800065e:	ed97 7a01 	vldr	s14, [r7, #4]
 8000662:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000668:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

	// Proportional term
	float Pout = pid->Kp * pid->error;
 800066c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800066e:	ed93 7a02 	vldr	s14, [r3, #8]
 8000672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000674:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8000678:	ee67 7a27 	vmul.f32	s15, s14, s15
 800067c:	edc7 7a08 	vstr	s15, [r7, #32]

	// Integral term
	pid->integral += pid->error * pid->Dt;
 8000680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000682:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8000686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000688:	edd3 7a01 	vldr	s15, [r3, #4]
 800068c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000692:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8000696:	ee77 7a27 	vadd.f32	s15, s14, s15
 800069a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800069c:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
	float Iout = pid->Ki * pid->integral;
 80006a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006a2:	ed93 7a03 	vldr	s14, [r3, #12]
 80006a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006a8:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80006ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80006b0:	edc7 7a07 	vstr	s15, [r7, #28]
	if (pid->integral > 4095) {
 80006b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006b6:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80006ba:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8000794 <calculator+0x15c>
 80006be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80006c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006c6:	dd02      	ble.n	80006ce <calculator+0x96>
		pid->integral = 4095;
 80006c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006ca:	4a33      	ldr	r2, [pc, #204]	; (8000798 <calculator+0x160>)
 80006cc:	629a      	str	r2, [r3, #40]	; 0x28
	}
	if (pid->integral < -4095) {
 80006ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006d0:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80006d4:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800079c <calculator+0x164>
 80006d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80006dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006e0:	d502      	bpl.n	80006e8 <calculator+0xb0>
		pid->integral = -4095;
 80006e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006e4:	4a2e      	ldr	r2, [pc, #184]	; (80007a0 <calculator+0x168>)
 80006e6:	629a      	str	r2, [r3, #40]	; 0x28
	}
	// Derivative term
	float derivative = (pid->error - pid->error_pre) / pid->Dt;
 80006e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006ea:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80006ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006f0:	edd3 7a08 	vldr	s15, [r3, #32]
 80006f4:	ee77 6a67 	vsub.f32	s13, s14, s15
 80006f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006fa:	ed93 7a01 	vldr	s14, [r3, #4]
 80006fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000702:	edc7 7a06 	vstr	s15, [r7, #24]
	float Dout = pid->Kd * derivative;
 8000706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000708:	edd3 7a04 	vldr	s15, [r3, #16]
 800070c:	ed97 7a06 	vldr	s14, [r7, #24]
 8000710:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000714:	edc7 7a05 	vstr	s15, [r7, #20]

	// Calculate total output
	pid->output = Pout + Iout + Dout;
 8000718:	ed97 7a08 	vldr	s14, [r7, #32]
 800071c:	edd7 7a07 	vldr	s15, [r7, #28]
 8000720:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000724:	edd7 7a05 	vldr	s15, [r7, #20]
 8000728:	ee77 7a27 	vadd.f32	s15, s14, s15
 800072c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800072e:	edc3 7a07 	vstr	s15, [r3, #28]

	// Restrict to max/min
	if( pid->output > pid->Vmax){
 8000732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000734:	ed93 7a07 	vldr	s14, [r3, #28]
 8000738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800073a:	edd3 7a05 	vldr	s15, [r3, #20]
 800073e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000746:	dd04      	ble.n	8000752 <calculator+0x11a>
		pid->output = pid->Vmax;}
 8000748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800074a:	695a      	ldr	r2, [r3, #20]
 800074c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800074e:	61da      	str	r2, [r3, #28]
 8000750:	e00e      	b.n	8000770 <calculator+0x138>
	else if( pid->output < pid->Vmin){
 8000752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000754:	ed93 7a07 	vldr	s14, [r3, #28]
 8000758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800075a:	edd3 7a06 	vldr	s15, [r3, #24]
 800075e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000766:	d503      	bpl.n	8000770 <calculator+0x138>
		pid->output = pid->Vmin;}
 8000768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800076a:	699a      	ldr	r2, [r3, #24]
 800076c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800076e:	61da      	str	r2, [r3, #28]

	// Save error to previous error
	pid->error_pre = pid->error;
 8000770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000772:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000776:	621a      	str	r2, [r3, #32]

	return pid->output;
 8000778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800077a:	69db      	ldr	r3, [r3, #28]
 800077c:	ee07 3a90 	vmov	s15, r3
}
 8000780:	eeb0 0a67 	vmov.f32	s0, s15
 8000784:	372c      	adds	r7, #44	; 0x2c
 8000786:	46bd      	mov	sp, r7
 8000788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078c:	4770      	bx	lr
 800078e:	bf00      	nop
 8000790:	240000ec 	.word	0x240000ec
 8000794:	457ff000 	.word	0x457ff000
 8000798:	457ff000 	.word	0x457ff000
 800079c:	c57ff000 	.word	0xc57ff000
 80007a0:	c57ff000 	.word	0xc57ff000

080007a4 <enable_Encoder_OE>:
//Encoder TIM4 use for Joint 3
//TIM2 is Spare

static encoder_state encoders[NUM_ENCODER];

void enable_Encoder_OE(){
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 1);
 80007a8:	2201      	movs	r2, #1
 80007aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007ae:	4802      	ldr	r0, [pc, #8]	; (80007b8 <enable_Encoder_OE+0x14>)
 80007b0:	f007 fc2a 	bl	8008008 <HAL_GPIO_WritePin>
}
 80007b4:	bf00      	nop
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	58020400 	.word	0x58020400

080007bc <Encoder_Start>:

void disable_Encoder_OE(){
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 0);
}

void Encoder_Start(int num, TIM_HandleTypeDef * qeiTimer, uint32_t qeiChannel){ //Start All Encoder
 80007bc:	b580      	push	{r7, lr}
 80007be:	b086      	sub	sp, #24
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	60f8      	str	r0, [r7, #12]
 80007c4:	60b9      	str	r1, [r7, #8]
 80007c6:	607a      	str	r2, [r7, #4]
	encoder_state * encoder = &encoders[num];
 80007c8:	68fa      	ldr	r2, [r7, #12]
 80007ca:	4613      	mov	r3, r2
 80007cc:	005b      	lsls	r3, r3, #1
 80007ce:	4413      	add	r3, r2
 80007d0:	009b      	lsls	r3, r3, #2
 80007d2:	4a0c      	ldr	r2, [pc, #48]	; (8000804 <Encoder_Start+0x48>)
 80007d4:	4413      	add	r3, r2
 80007d6:	617b      	str	r3, [r7, #20]
	HAL_TIM_Encoder_Start(qeiTimer, qeiChannel);
 80007d8:	6879      	ldr	r1, [r7, #4]
 80007da:	68b8      	ldr	r0, [r7, #8]
 80007dc:	f00b fbb4 	bl	800bf48 <HAL_TIM_Encoder_Start>
	encoder->number = num;
 80007e0:	697b      	ldr	r3, [r7, #20]
 80007e2:	68fa      	ldr	r2, [r7, #12]
 80007e4:	601a      	str	r2, [r3, #0]
	encoder->QEI_TIMER = qeiTimer;
 80007e6:	697b      	ldr	r3, [r7, #20]
 80007e8:	68ba      	ldr	r2, [r7, #8]
 80007ea:	605a      	str	r2, [r3, #4]
	encoder->QEI_CHANNEL = qeiChannel;
 80007ec:	697b      	ldr	r3, [r7, #20]
 80007ee:	687a      	ldr	r2, [r7, #4]
 80007f0:	609a      	str	r2, [r3, #8]
	enable_Encoder_OE();
 80007f2:	f7ff ffd7 	bl	80007a4 <enable_Encoder_OE>
	Set_Encoder_Zero(num);
 80007f6:	68f8      	ldr	r0, [r7, #12]
 80007f8:	f000 f824 	bl	8000844 <Set_Encoder_Zero>
}
 80007fc:	bf00      	nop
 80007fe:	3718      	adds	r7, #24
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	240001c8 	.word	0x240001c8

08000808 <Get_Value_Encoder>:

uint16_t Get_Value_Encoder(int num){ //Read Encoder Select by input num
 8000808:	b480      	push	{r7}
 800080a:	b085      	sub	sp, #20
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
	encoder_state * encoder = &encoders[num];
 8000810:	687a      	ldr	r2, [r7, #4]
 8000812:	4613      	mov	r3, r2
 8000814:	005b      	lsls	r3, r3, #1
 8000816:	4413      	add	r3, r2
 8000818:	009b      	lsls	r3, r3, #2
 800081a:	4a09      	ldr	r2, [pc, #36]	; (8000840 <Get_Value_Encoder+0x38>)
 800081c:	4413      	add	r3, r2
 800081e:	60fb      	str	r3, [r7, #12]
	if(__HAL_TIM_GET_COUNTER(encoder->QEI_TIMER) >= 0){
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	685b      	ldr	r3, [r3, #4]
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
		return __HAL_TIM_GET_COUNTER(encoder->QEI_TIMER); //return value to use
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	685b      	ldr	r3, [r3, #4]
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000830:	b29b      	uxth	r3, r3
	}
}
 8000832:	4618      	mov	r0, r3
 8000834:	3714      	adds	r7, #20
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop
 8000840:	240001c8 	.word	0x240001c8

08000844 <Set_Encoder_Zero>:

void Set_Encoder_Zero(int num){
 8000844:	b480      	push	{r7}
 8000846:	b085      	sub	sp, #20
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
	encoder_state * encoder = &encoders[num];
 800084c:	687a      	ldr	r2, [r7, #4]
 800084e:	4613      	mov	r3, r2
 8000850:	005b      	lsls	r3, r3, #1
 8000852:	4413      	add	r3, r2
 8000854:	009b      	lsls	r3, r3, #2
 8000856:	4a07      	ldr	r2, [pc, #28]	; (8000874 <Set_Encoder_Zero+0x30>)
 8000858:	4413      	add	r3, r2
 800085a:	60fb      	str	r3, [r7, #12]
	__HAL_TIM_SET_COUNTER(encoder->QEI_TIMER, OFFSET);
 800085c:	68fb      	ldr	r3, [r7, #12]
 800085e:	685b      	ldr	r3, [r3, #4]
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	f643 2298 	movw	r2, #15000	; 0x3a98
 8000866:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000868:	bf00      	nop
 800086a:	3714      	adds	r7, #20
 800086c:	46bd      	mov	sp, r7
 800086e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000872:	4770      	bx	lr
 8000874:	240001c8 	.word	0x240001c8

08000878 <Stepper_Setup>:
#include "PID.h"

static stepper_state steppers[NUM_STEPPER];

//Setup variable to use in stepper
stepper_error Stepper_Setup(int num, TIM_HandleTypeDef * stepTimer, uint32_t stepChannel, GPIO_TypeDef * dirGPIO, uint16_t dirPIN, stepper_mode mode){
 8000878:	b480      	push	{r7}
 800087a:	b087      	sub	sp, #28
 800087c:	af00      	add	r7, sp, #0
 800087e:	60f8      	str	r0, [r7, #12]
 8000880:	60b9      	str	r1, [r7, #8]
 8000882:	607a      	str	r2, [r7, #4]
 8000884:	603b      	str	r3, [r7, #0]
	stepper_state * stepper = &steppers[num];
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	224c      	movs	r2, #76	; 0x4c
 800088a:	fb02 f303 	mul.w	r3, r2, r3
 800088e:	4a0f      	ldr	r2, [pc, #60]	; (80008cc <Stepper_Setup+0x54>)
 8000890:	4413      	add	r3, r2
 8000892:	617b      	str	r3, [r7, #20]
	stepper->number = num;
 8000894:	697b      	ldr	r3, [r7, #20]
 8000896:	68fa      	ldr	r2, [r7, #12]
 8000898:	601a      	str	r2, [r3, #0]
	stepper->STEP_TIMER = stepTimer;
 800089a:	697b      	ldr	r3, [r7, #20]
 800089c:	68ba      	ldr	r2, [r7, #8]
 800089e:	605a      	str	r2, [r3, #4]
	stepper->STEP_CHANNEL = stepChannel;
 80008a0:	697b      	ldr	r3, [r7, #20]
 80008a2:	687a      	ldr	r2, [r7, #4]
 80008a4:	609a      	str	r2, [r3, #8]
	stepper->DIR_GPIO = dirGPIO;
 80008a6:	697b      	ldr	r3, [r7, #20]
 80008a8:	683a      	ldr	r2, [r7, #0]
 80008aa:	60da      	str	r2, [r3, #12]
	stepper->DIR_PIN = dirPIN;
 80008ac:	697b      	ldr	r3, [r7, #20]
 80008ae:	8c3a      	ldrh	r2, [r7, #32]
 80008b0:	821a      	strh	r2, [r3, #16]
	stepper->modeStepper = mode;
 80008b2:	697b      	ldr	r3, [r7, #20]
 80008b4:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80008b8:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	return SERR_OK;
 80008bc:	2300      	movs	r3, #0
}
 80008be:	4618      	mov	r0, r3
 80008c0:	371c      	adds	r7, #28
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr
 80008ca:	bf00      	nop
 80008cc:	24000204 	.word	0x24000204

080008d0 <Stepper_SetStepTimer>:

//Update Frequency PWM and set duty 50%
void Stepper_SetStepTimer(stepper_state * stepper){
 80008d0:	b480      	push	{r7}
 80008d2:	b085      	sub	sp, #20
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
	if (stepper -> STEP_TIMER != NULL && stepper -> STEP_TIMER -> Instance != NULL){
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	685b      	ldr	r3, [r3, #4]
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d02d      	beq.n	800093c <Stepper_SetStepTimer+0x6c>
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	685b      	ldr	r3, [r3, #4]
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d028      	beq.n	800093c <Stepper_SetStepTimer+0x6c>
		//    TIM_TypeDef * timer = stepper -> STEP_TIMER -> Instance;
		uint32_t prescaler = 0;
 80008ea:	2300      	movs	r3, #0
 80008ec:	60fb      	str	r3, [r7, #12]
		uint32_t timerTicks = STEP_TIMER_CLOCK / stepper -> currentSpeed;
 80008ee:	4b16      	ldr	r3, [pc, #88]	; (8000948 <Stepper_SetStepTimer+0x78>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	687a      	ldr	r2, [r7, #4]
 80008f4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80008f6:	fbb3 f3f2 	udiv	r3, r3, r2
 80008fa:	60bb      	str	r3, [r7, #8]

		if (timerTicks > 0xFFFF) {
 80008fc:	68bb      	ldr	r3, [r7, #8]
 80008fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000902:	d30b      	bcc.n	800091c <Stepper_SetStepTimer+0x4c>
			// calculate the minimum prescaler
			prescaler = timerTicks/0xFFFF;
 8000904:	68bb      	ldr	r3, [r7, #8]
 8000906:	4a11      	ldr	r2, [pc, #68]	; (800094c <Stepper_SetStepTimer+0x7c>)
 8000908:	fba2 2303 	umull	r2, r3, r2, r3
 800090c:	0bdb      	lsrs	r3, r3, #15
 800090e:	60fb      	str	r3, [r7, #12]
			timerTicks /= (prescaler + 1);
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	3301      	adds	r3, #1
 8000914:	68ba      	ldr	r2, [r7, #8]
 8000916:	fbb2 f3f3 	udiv	r3, r2, r3
 800091a:	60bb      	str	r3, [r7, #8]
		}
		stepper -> STEP_TIMER -> Instance -> PSC = prescaler;
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	685b      	ldr	r3, [r3, #4]
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	68fa      	ldr	r2, [r7, #12]
 8000924:	629a      	str	r2, [r3, #40]	; 0x28
		stepper -> STEP_TIMER -> Instance -> ARR = timerTicks;
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	685b      	ldr	r3, [r3, #4]
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	68ba      	ldr	r2, [r7, #8]
 800092e:	62da      	str	r2, [r3, #44]	; 0x2c
		stepper -> STEP_TIMER -> Instance -> CCR1 = timerTicks/2;
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	685b      	ldr	r3, [r3, #4]
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	68ba      	ldr	r2, [r7, #8]
 8000938:	0852      	lsrs	r2, r2, #1
 800093a:	635a      	str	r2, [r3, #52]	; 0x34
	}
}
 800093c:	bf00      	nop
 800093e:	3714      	adds	r7, #20
 8000940:	46bd      	mov	sp, r7
 8000942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000946:	4770      	bx	lr
 8000948:	24000ce4 	.word	0x24000ce4
 800094c:	80008001 	.word	0x80008001

08000950 <Stepper_DefaultState>:

stepper_error Stepper_DefaultState(int num){
 8000950:	b580      	push	{r7, lr}
 8000952:	b084      	sub	sp, #16
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
	stepper_state * stepper = &steppers[num];
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	224c      	movs	r2, #76	; 0x4c
 800095c:	fb02 f303 	mul.w	r3, r2, r3
 8000960:	4a13      	ldr	r2, [pc, #76]	; (80009b0 <Stepper_DefaultState+0x60>)
 8000962:	4413      	add	r3, r2
 8000964:	60fb      	str	r3, [r7, #12]
	stepper -> status = SS_STOPPED;
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	2280      	movs	r2, #128	; 0x80
 800096a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	stepper -> minSpeed = DEFAULT_MIN_SPEED;
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	2201      	movs	r2, #1
 8000972:	619a      	str	r2, [r3, #24]
	stepper -> maxSpeed = DEFAULT_MAX_SPEED;
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	4a0f      	ldr	r2, [pc, #60]	; (80009b4 <Stepper_DefaultState+0x64>)
 8000978:	61da      	str	r2, [r3, #28]
	stepper -> currentSpeed = stepper -> minSpeed;
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	699a      	ldr	r2, [r3, #24]
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	62da      	str	r2, [r3, #44]	; 0x2c

	stepper -> targetPosition = OFFSET;
 8000982:	68fb      	ldr	r3, [r7, #12]
 8000984:	f643 2298 	movw	r2, #15000	; 0x3a98
 8000988:	635a      	str	r2, [r3, #52]	; 0x34
//	stepper -> currentPosition = 0;

	Stepper_SetStepTimer(stepper);
 800098a:	68f8      	ldr	r0, [r7, #12]
 800098c:	f7ff ffa0 	bl	80008d0 <Stepper_SetStepTimer>
	HAL_TIM_PWM_Start(stepper->STEP_TIMER, stepper->STEP_CHANNEL);
 8000990:	68fb      	ldr	r3, [r7, #12]
 8000992:	685a      	ldr	r2, [r3, #4]
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	689b      	ldr	r3, [r3, #8]
 8000998:	4619      	mov	r1, r3
 800099a:	4610      	mov	r0, r2
 800099c:	f00b f88a 	bl	800bab4 <HAL_TIM_PWM_Start>
	enable_Stepper_OE();
 80009a0:	f000 f938 	bl	8000c14 <enable_Stepper_OE>

	return SERR_OK;
 80009a4:	2300      	movs	r3, #0
}
 80009a6:	4618      	mov	r0, r3
 80009a8:	3710      	adds	r7, #16
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	24000204 	.word	0x24000204
 80009b4:	00061a80 	.word	0x00061a80

080009b8 <Stepper_SetMinPosition>:

stepper_error Stepper_SetMinPosition(int num, uint16_t value){
 80009b8:	b480      	push	{r7}
 80009ba:	b085      	sub	sp, #20
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
 80009c0:	460b      	mov	r3, r1
 80009c2:	807b      	strh	r3, [r7, #2]
	stepper_state * stepper = &steppers[num];
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	224c      	movs	r2, #76	; 0x4c
 80009c8:	fb02 f303 	mul.w	r3, r2, r3
 80009cc:	4a06      	ldr	r2, [pc, #24]	; (80009e8 <Stepper_SetMinPosition+0x30>)
 80009ce:	4413      	add	r3, r2
 80009d0:	60fb      	str	r3, [r7, #12]
	stepper->minPosition = value;
 80009d2:	887a      	ldrh	r2, [r7, #2]
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	621a      	str	r2, [r3, #32]
}
 80009d8:	bf00      	nop
 80009da:	4618      	mov	r0, r3
 80009dc:	3714      	adds	r7, #20
 80009de:	46bd      	mov	sp, r7
 80009e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop
 80009e8:	24000204 	.word	0x24000204

080009ec <Stepper_SetMaxPosition>:

stepper_error Stepper_SetMaxPosition(int num, uint16_t value){
 80009ec:	b480      	push	{r7}
 80009ee:	b085      	sub	sp, #20
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
 80009f4:	460b      	mov	r3, r1
 80009f6:	807b      	strh	r3, [r7, #2]
	stepper_state * stepper = &steppers[num];
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	224c      	movs	r2, #76	; 0x4c
 80009fc:	fb02 f303 	mul.w	r3, r2, r3
 8000a00:	4a06      	ldr	r2, [pc, #24]	; (8000a1c <Stepper_SetMaxPosition+0x30>)
 8000a02:	4413      	add	r3, r2
 8000a04:	60fb      	str	r3, [r7, #12]
	stepper->maxPosition = value;
 8000a06:	887a      	ldrh	r2, [r7, #2]
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000a0c:	bf00      	nop
 8000a0e:	4618      	mov	r0, r3
 8000a10:	3714      	adds	r7, #20
 8000a12:	46bd      	mov	sp, r7
 8000a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop
 8000a1c:	24000204 	.word	0x24000204

08000a20 <Stepper_SetMinSpeed>:

stepper_error Stepper_SetMinSpeed(int num, uint16_t value){
 8000a20:	b480      	push	{r7}
 8000a22:	b085      	sub	sp, #20
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	460b      	mov	r3, r1
 8000a2a:	807b      	strh	r3, [r7, #2]
	stepper_state * stepper = &steppers[num];
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	224c      	movs	r2, #76	; 0x4c
 8000a30:	fb02 f303 	mul.w	r3, r2, r3
 8000a34:	4a06      	ldr	r2, [pc, #24]	; (8000a50 <Stepper_SetMinSpeed+0x30>)
 8000a36:	4413      	add	r3, r2
 8000a38:	60fb      	str	r3, [r7, #12]
	stepper->minSpeed = value;
 8000a3a:	887a      	ldrh	r2, [r7, #2]
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	619a      	str	r2, [r3, #24]
}
 8000a40:	bf00      	nop
 8000a42:	4618      	mov	r0, r3
 8000a44:	3714      	adds	r7, #20
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop
 8000a50:	24000204 	.word	0x24000204

08000a54 <Stepper_SetMaxSpeed>:

stepper_error Stepper_SetMaxSpeed(int num, uint16_t value){
 8000a54:	b480      	push	{r7}
 8000a56:	b085      	sub	sp, #20
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
 8000a5c:	460b      	mov	r3, r1
 8000a5e:	807b      	strh	r3, [r7, #2]
	stepper_state * stepper = &steppers[num];
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	224c      	movs	r2, #76	; 0x4c
 8000a64:	fb02 f303 	mul.w	r3, r2, r3
 8000a68:	4a06      	ldr	r2, [pc, #24]	; (8000a84 <Stepper_SetMaxSpeed+0x30>)
 8000a6a:	4413      	add	r3, r2
 8000a6c:	60fb      	str	r3, [r7, #12]
	stepper->maxSpeed = value;
 8000a6e:	887a      	ldrh	r2, [r7, #2]
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	61da      	str	r2, [r3, #28]
}
 8000a74:	bf00      	nop
 8000a76:	4618      	mov	r0, r3
 8000a78:	3714      	adds	r7, #20
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	24000204 	.word	0x24000204

08000a88 <Stepper_SetTraget>:

stepper_error Stepper_SetTraget(int num, uint16_t value){
 8000a88:	b480      	push	{r7}
 8000a8a:	b085      	sub	sp, #20
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
 8000a90:	460b      	mov	r3, r1
 8000a92:	807b      	strh	r3, [r7, #2]
	stepper_state * stepper = &steppers[num];
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	224c      	movs	r2, #76	; 0x4c
 8000a98:	fb02 f303 	mul.w	r3, r2, r3
 8000a9c:	4a21      	ldr	r2, [pc, #132]	; (8000b24 <Stepper_SetTraget+0x9c>)
 8000a9e:	4413      	add	r3, r2
 8000aa0:	60fb      	str	r3, [r7, #12]
	if(stepper->status != SS_STOPPED){
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8000aa8:	b2db      	uxtb	r3, r3
 8000aaa:	2b80      	cmp	r3, #128	; 0x80
 8000aac:	d032      	beq.n	8000b14 <Stepper_SetTraget+0x8c>
		if(value<stepper->minPosition){
 8000aae:	887a      	ldrh	r2, [r7, #2]
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	6a1b      	ldr	r3, [r3, #32]
 8000ab4:	429a      	cmp	r2, r3
 8000ab6:	da01      	bge.n	8000abc <Stepper_SetTraget+0x34>
			return SERR_LIMIT;
 8000ab8:	2304      	movs	r3, #4
 8000aba:	e02c      	b.n	8000b16 <Stepper_SetTraget+0x8e>
		}
		else if (value>stepper->maxPosition) {
 8000abc:	887a      	ldrh	r2, [r7, #2]
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ac2:	429a      	cmp	r2, r3
 8000ac4:	dd01      	ble.n	8000aca <Stepper_SetTraget+0x42>
			return SERR_LIMIT;
 8000ac6:	2304      	movs	r3, #4
 8000ac8:	e025      	b.n	8000b16 <Stepper_SetTraget+0x8e>
		}
		else {
			if(stepper->modeStepper == M_ANGLE){
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8000ad0:	b2db      	uxtb	r3, r3
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d10d      	bne.n	8000af2 <Stepper_SetTraget+0x6a>
				stepper->targetPosition = value*ANGLE_TO_ENCODER + OFFSET;
 8000ad6:	887b      	ldrh	r3, [r7, #2]
 8000ad8:	035b      	lsls	r3, r3, #13
 8000ada:	4a13      	ldr	r2, [pc, #76]	; (8000b28 <Stepper_SetTraget+0xa0>)
 8000adc:	fb82 1203 	smull	r1, r2, r2, r3
 8000ae0:	1392      	asrs	r2, r2, #14
 8000ae2:	17db      	asrs	r3, r3, #31
 8000ae4:	1ad2      	subs	r2, r2, r3
 8000ae6:	f643 2398 	movw	r3, #15000	; 0x3a98
 8000aea:	4413      	add	r3, r2
 8000aec:	68fa      	ldr	r2, [r7, #12]
 8000aee:	6353      	str	r3, [r2, #52]	; 0x34
 8000af0:	e00c      	b.n	8000b0c <Stepper_SetTraget+0x84>
			}
			else {
				stepper->targetPosition = value*SCALAR_TO_ENCODER + OFFSET;
 8000af2:	887b      	ldrh	r3, [r7, #2]
 8000af4:	035b      	lsls	r3, r3, #13
 8000af6:	4a0d      	ldr	r2, [pc, #52]	; (8000b2c <Stepper_SetTraget+0xa4>)
 8000af8:	fb82 1203 	smull	r1, r2, r2, r3
 8000afc:	1152      	asrs	r2, r2, #5
 8000afe:	17db      	asrs	r3, r3, #31
 8000b00:	1ad2      	subs	r2, r2, r3
 8000b02:	f643 2398 	movw	r3, #15000	; 0x3a98
 8000b06:	4413      	add	r3, r2
 8000b08:	68fa      	ldr	r2, [r7, #12]
 8000b0a:	6353      	str	r3, [r2, #52]	; 0x34
			}
			stepper->status = SS_STARTING;
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	2204      	movs	r2, #4
 8000b10:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
		}
	}
	return SERR_OK;
 8000b14:	2300      	movs	r3, #0
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	3714      	adds	r7, #20
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	24000204 	.word	0x24000204
 8000b28:	7482296b 	.word	0x7482296b
 8000b2c:	51eb851f 	.word	0x51eb851f

08000b30 <Stepper_SetSpeed>:

stepper_error Stepper_SetSpeed(int num, int32_t value){
 8000b30:	b480      	push	{r7}
 8000b32:	b085      	sub	sp, #20
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
 8000b38:	6039      	str	r1, [r7, #0]
	stepper_state * stepper = &steppers[num];
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	224c      	movs	r2, #76	; 0x4c
 8000b3e:	fb02 f303 	mul.w	r3, r2, r3
 8000b42:	4a10      	ldr	r2, [pc, #64]	; (8000b84 <Stepper_SetSpeed+0x54>)
 8000b44:	4413      	add	r3, r2
 8000b46:	60fb      	str	r3, [r7, #12]
	if(value<stepper->minSpeed){
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	699b      	ldr	r3, [r3, #24]
 8000b4c:	683a      	ldr	r2, [r7, #0]
 8000b4e:	429a      	cmp	r2, r3
 8000b50:	da04      	bge.n	8000b5c <Stepper_SetSpeed+0x2c>
		stepper->currentSpeed = stepper->minSpeed;
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	699a      	ldr	r2, [r3, #24]
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	62da      	str	r2, [r3, #44]	; 0x2c
 8000b5a:	e00c      	b.n	8000b76 <Stepper_SetSpeed+0x46>
	}
	else if (value>stepper->maxSpeed) {
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	69db      	ldr	r3, [r3, #28]
 8000b60:	683a      	ldr	r2, [r7, #0]
 8000b62:	429a      	cmp	r2, r3
 8000b64:	dd04      	ble.n	8000b70 <Stepper_SetSpeed+0x40>
		stepper->currentSpeed = stepper->maxSpeed;
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	69da      	ldr	r2, [r3, #28]
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	62da      	str	r2, [r3, #44]	; 0x2c
 8000b6e:	e002      	b.n	8000b76 <Stepper_SetSpeed+0x46>
	}
	else{
		stepper->currentSpeed = value;
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	683a      	ldr	r2, [r7, #0]
 8000b74:	62da      	str	r2, [r3, #44]	; 0x2c
	}
}
 8000b76:	bf00      	nop
 8000b78:	4618      	mov	r0, r3
 8000b7a:	3714      	adds	r7, #20
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr
 8000b84:	24000204 	.word	0x24000204

08000b88 <Stepper_Direction>:

void Stepper_Direction(stepper_state * stepper){
 8000b88:	b590      	push	{r4, r7, lr}
 8000b8a:	b085      	sub	sp, #20
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
	int32_t input = calculator(stepper->number, Get_Value_Encoder(stepper->number), stepper->targetPosition);
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681c      	ldr	r4, [r3, #0]
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f7ff fe35 	bl	8000808 <Get_Value_Encoder>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	461a      	mov	r2, r3
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ba6:	ee07 3a90 	vmov	s15, r3
 8000baa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000bae:	eeb0 0a67 	vmov.f32	s0, s15
 8000bb2:	4611      	mov	r1, r2
 8000bb4:	4620      	mov	r0, r4
 8000bb6:	f7ff fd3f 	bl	8000638 <calculator>
 8000bba:	eef0 7a40 	vmov.f32	s15, s0
 8000bbe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000bc2:	ee17 3a90 	vmov	r3, s15
 8000bc6:	60fb      	str	r3, [r7, #12]
	Stepper_SetSpeed(stepper->number, abs(input));
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	681a      	ldr	r2, [r3, #0]
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	bfb8      	it	lt
 8000bd2:	425b      	neglt	r3, r3
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	4610      	mov	r0, r2
 8000bd8:	f7ff ffaa 	bl	8000b30 <Stepper_SetSpeed>
	if(input<0){
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	da0b      	bge.n	8000bfa <Stepper_Direction+0x72>
		stepper->status = SS_RUNNING_FORWARD;
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	2202      	movs	r2, #2
 8000be6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
		stepper->DIR_GPIO->BSRR = (uint32_t)stepper->DIR_PIN << (16U); //BSRR change pin to set/reset
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	8a1b      	ldrh	r3, [r3, #16]
 8000bee:	461a      	mov	r2, r3
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	68db      	ldr	r3, [r3, #12]
 8000bf4:	0412      	lsls	r2, r2, #16
 8000bf6:	619a      	str	r2, [r3, #24]
	}
	else {
		stepper->status = SS_RUNNING_BACKWARD;
		stepper->DIR_GPIO->BSRR = stepper->DIR_PIN; //BSRR change pin to set/reset
	}
}
 8000bf8:	e008      	b.n	8000c0c <Stepper_Direction+0x84>
		stepper->status = SS_RUNNING_BACKWARD;
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
		stepper->DIR_GPIO->BSRR = stepper->DIR_PIN; //BSRR change pin to set/reset
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	8a1a      	ldrh	r2, [r3, #16]
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	68db      	ldr	r3, [r3, #12]
 8000c0a:	619a      	str	r2, [r3, #24]
}
 8000c0c:	bf00      	nop
 8000c0e:	3714      	adds	r7, #20
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd90      	pop	{r4, r7, pc}

08000c14 <enable_Stepper_OE>:

void enable_Stepper_OE(){
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, 1);
 8000c18:	2201      	movs	r2, #1
 8000c1a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c1e:	4802      	ldr	r0, [pc, #8]	; (8000c28 <enable_Stepper_OE+0x14>)
 8000c20:	f007 f9f2 	bl	8008008 <HAL_GPIO_WritePin>
}
 8000c24:	bf00      	nop
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	58020400 	.word	0x58020400

08000c2c <Stepper_runStep>:

void disable_Stepper_OE(){
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, 0);
}

void Stepper_runStep(int num){
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b084      	sub	sp, #16
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
	stepper_state * stepper = &steppers[num];
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	224c      	movs	r2, #76	; 0x4c
 8000c38:	fb02 f303 	mul.w	r3, r2, r3
 8000c3c:	4a14      	ldr	r2, [pc, #80]	; (8000c90 <Stepper_runStep+0x64>)
 8000c3e:	4413      	add	r3, r2
 8000c40:	60fb      	str	r3, [r7, #12]
	if(stepper->status != SS_STOPPED){
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8000c48:	b2db      	uxtb	r3, r3
 8000c4a:	2b80      	cmp	r3, #128	; 0x80
 8000c4c:	d014      	beq.n	8000c78 <Stepper_runStep+0x4c>
//		enable_Stepper_OE();
		HAL_TIM_PWM_Start(stepper->STEP_TIMER, stepper->STEP_CHANNEL);
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	685a      	ldr	r2, [r3, #4]
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	689b      	ldr	r3, [r3, #8]
 8000c56:	4619      	mov	r1, r3
 8000c58:	4610      	mov	r0, r2
 8000c5a:	f00a ff2b 	bl	800bab4 <HAL_TIM_PWM_Start>
		if(stepper->home_status){
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8000c64:	b25b      	sxtb	r3, r3
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d00e      	beq.n	8000c88 <Stepper_runStep+0x5c>
			Stepper_Direction(stepper);
 8000c6a:	68f8      	ldr	r0, [r7, #12]
 8000c6c:	f7ff ff8c 	bl	8000b88 <Stepper_Direction>
			Stepper_SetStepTimer(stepper);
 8000c70:	68f8      	ldr	r0, [r7, #12]
 8000c72:	f7ff fe2d 	bl	80008d0 <Stepper_SetStepTimer>
	}
	else{
		HAL_TIM_PWM_Stop(stepper->STEP_TIMER, stepper->STEP_CHANNEL);
//		disable_Stepper_OE();
	}
}
 8000c76:	e007      	b.n	8000c88 <Stepper_runStep+0x5c>
		HAL_TIM_PWM_Stop(stepper->STEP_TIMER, stepper->STEP_CHANNEL);
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	685a      	ldr	r2, [r3, #4]
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	689b      	ldr	r3, [r3, #8]
 8000c80:	4619      	mov	r1, r3
 8000c82:	4610      	mov	r0, r2
 8000c84:	f00b f824 	bl	800bcd0 <HAL_TIM_PWM_Stop>
}
 8000c88:	bf00      	nop
 8000c8a:	3710      	adds	r7, #16
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	24000204 	.word	0x24000204

08000c94 <Stepper_StartStop>:

void Stepper_StartStop(int num, uint8_t j){
 8000c94:	b480      	push	{r7}
 8000c96:	b085      	sub	sp, #20
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
 8000c9c:	460b      	mov	r3, r1
 8000c9e:	70fb      	strb	r3, [r7, #3]
	stepper_state * stepper = &steppers[num];
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	224c      	movs	r2, #76	; 0x4c
 8000ca4:	fb02 f303 	mul.w	r3, r2, r3
 8000ca8:	4a0a      	ldr	r2, [pc, #40]	; (8000cd4 <Stepper_StartStop+0x40>)
 8000caa:	4413      	add	r3, r2
 8000cac:	60fb      	str	r3, [r7, #12]
	if(j == 1){
 8000cae:	78fb      	ldrb	r3, [r7, #3]
 8000cb0:	2b01      	cmp	r3, #1
 8000cb2:	d104      	bne.n	8000cbe <Stepper_StartStop+0x2a>
		stepper->status = SS_STARTING;
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	2204      	movs	r2, #4
 8000cb8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	}
	else {
		stepper->status = SS_STOPPED;
	}
}
 8000cbc:	e003      	b.n	8000cc6 <Stepper_StartStop+0x32>
		stepper->status = SS_STOPPED;
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	2280      	movs	r2, #128	; 0x80
 8000cc2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
}
 8000cc6:	bf00      	nop
 8000cc8:	3714      	adds	r7, #20
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	24000204 	.word	0x24000204

08000cd8 <Stepper_updateHome>:

void Stepper_updateHome(int num, int value){
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b084      	sub	sp, #16
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
 8000ce0:	6039      	str	r1, [r7, #0]
	stepper_state * stepper = &steppers[num];
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	224c      	movs	r2, #76	; 0x4c
 8000ce6:	fb02 f303 	mul.w	r3, r2, r3
 8000cea:	4a0e      	ldr	r2, [pc, #56]	; (8000d24 <Stepper_updateHome+0x4c>)
 8000cec:	4413      	add	r3, r2
 8000cee:	60fb      	str	r3, [r7, #12]
	if(stepper->home_status == 0){
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8000cf6:	b25b      	sxtb	r3, r3
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d10e      	bne.n	8000d1a <Stepper_updateHome+0x42>
		Set_Encoder_Zero(num);
 8000cfc:	6878      	ldr	r0, [r7, #4]
 8000cfe:	f7ff fda1 	bl	8000844 <Set_Encoder_Zero>
		stepper->home_status = value;
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	b25a      	sxtb	r2, r3
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
		Stepper_DefaultState(num);
 8000d0c:	6878      	ldr	r0, [r7, #4]
 8000d0e:	f7ff fe1f 	bl	8000950 <Stepper_DefaultState>
		stepper -> status = SS_STARTING;
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	2204      	movs	r2, #4
 8000d16:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	}
}
 8000d1a:	bf00      	nop
 8000d1c:	3710      	adds	r7, #16
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	24000204 	.word	0x24000204

08000d28 <Stepper_SetHome>:
int8_t Stepper_Checkhome(int num){
	stepper_state * stepper = &steppers[num];
	return stepper->home_status;
}

void Stepper_SetHome(int num, int dir, int on){
 8000d28:	b480      	push	{r7}
 8000d2a:	b087      	sub	sp, #28
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	60f8      	str	r0, [r7, #12]
 8000d30:	60b9      	str	r1, [r7, #8]
 8000d32:	607a      	str	r2, [r7, #4]
	stepper_state * stepper = &steppers[num];
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	224c      	movs	r2, #76	; 0x4c
 8000d38:	fb02 f303 	mul.w	r3, r2, r3
 8000d3c:	4a12      	ldr	r2, [pc, #72]	; (8000d88 <Stepper_SetHome+0x60>)
 8000d3e:	4413      	add	r3, r2
 8000d40:	617b      	str	r3, [r7, #20]
	if(on){
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d019      	beq.n	8000d7c <Stepper_SetHome+0x54>
		stepper->home_status = 0;
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
		stepper->DIR_GPIO->BSRR = stepper->DIR_PIN; //BSRR change pin to set/reset
 8000d50:	697b      	ldr	r3, [r7, #20]
 8000d52:	8a1a      	ldrh	r2, [r3, #16]
 8000d54:	697b      	ldr	r3, [r7, #20]
 8000d56:	68db      	ldr	r3, [r3, #12]
 8000d58:	619a      	str	r2, [r3, #24]
		stepper -> STEP_TIMER -> Instance -> PSC = 5;
 8000d5a:	697b      	ldr	r3, [r7, #20]
 8000d5c:	685b      	ldr	r3, [r3, #4]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	2205      	movs	r2, #5
 8000d62:	629a      	str	r2, [r3, #40]	; 0x28
		stepper -> STEP_TIMER -> Instance -> ARR = 25000;
 8000d64:	697b      	ldr	r3, [r7, #20]
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8000d6e:	62da      	str	r2, [r3, #44]	; 0x2c
		stepper -> STEP_TIMER -> Instance -> CCR1 = 25000/2;
 8000d70:	697b      	ldr	r3, [r7, #20]
 8000d72:	685b      	ldr	r3, [r3, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f243 02d4 	movw	r2, #12500	; 0x30d4
 8000d7a:	635a      	str	r2, [r3, #52]	; 0x34
	}
}
 8000d7c:	bf00      	nop
 8000d7e:	371c      	adds	r7, #28
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr
 8000d88:	24000204 	.word	0x24000204

08000d8c <Serial_Setup>:
#include "Serial.h"
#include "STEPPER.h"

serial_state Serials[NUM_SERIAL];

void Serial_Setup(int num, UART_HandleTypeDef *uart){
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b084      	sub	sp, #16
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
 8000d94:	6039      	str	r1, [r7, #0]
	serial_state * serial = &Serials[num];
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	2258      	movs	r2, #88	; 0x58
 8000d9a:	fb02 f303 	mul.w	r3, r2, r3
 8000d9e:	4a0a      	ldr	r2, [pc, #40]	; (8000dc8 <Serial_Setup+0x3c>)
 8000da0:	4413      	add	r3, r2
 8000da2:	60fb      	str	r3, [r7, #12]
	serial->number = num;
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	687a      	ldr	r2, [r7, #4]
 8000da8:	601a      	str	r2, [r3, #0]
	serial->UART_NAME = uart;
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	683a      	ldr	r2, [r7, #0]
 8000dae:	605a      	str	r2, [r3, #4]
	HAL_UART_Receive_DMA(serial->UART_NAME, &serial->rPacket, 14);
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	6858      	ldr	r0, [r3, #4]
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	3335      	adds	r3, #53	; 0x35
 8000db8:	220e      	movs	r2, #14
 8000dba:	4619      	mov	r1, r3
 8000dbc:	f00c faea 	bl	800d394 <HAL_UART_Receive_DMA>
}
 8000dc0:	bf00      	nop
 8000dc2:	3710      	adds	r7, #16
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	24000384 	.word	0x24000384

08000dcc <Cal_sum>:

uint8_t Cal_sum(serial_state * serial){
 8000dcc:	b480      	push	{r7}
 8000dce:	b085      	sub	sp, #20
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
	uint16_t sum = 0;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	81fb      	strh	r3, [r7, #14]
	for(int i = 0;i<serial->length+5;i++){
 8000dd8:	2300      	movs	r3, #0
 8000dda:	60bb      	str	r3, [r7, #8]
 8000ddc:	e00b      	b.n	8000df6 <Cal_sum+0x2a>
		sum += serial->iPacket[i];
 8000dde:	687a      	ldr	r2, [r7, #4]
 8000de0:	68bb      	ldr	r3, [r7, #8]
 8000de2:	4413      	add	r3, r2
 8000de4:	3326      	adds	r3, #38	; 0x26
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	b29a      	uxth	r2, r3
 8000dea:	89fb      	ldrh	r3, [r7, #14]
 8000dec:	4413      	add	r3, r2
 8000dee:	81fb      	strh	r3, [r7, #14]
	for(int i = 0;i<serial->length+5;i++){
 8000df0:	68bb      	ldr	r3, [r7, #8]
 8000df2:	3301      	adds	r3, #1
 8000df4:	60bb      	str	r3, [r7, #8]
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8000dfc:	3304      	adds	r3, #4
 8000dfe:	68ba      	ldr	r2, [r7, #8]
 8000e00:	429a      	cmp	r2, r3
 8000e02:	ddec      	ble.n	8000dde <Cal_sum+0x12>
	}
	return ~(sum & 0xFF);
 8000e04:	89fb      	ldrh	r3, [r7, #14]
 8000e06:	b2db      	uxtb	r3, r3
 8000e08:	43db      	mvns	r3, r3
 8000e0a:	b2db      	uxtb	r3, r3
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	3714      	adds	r7, #20
 8000e10:	46bd      	mov	sp, r7
 8000e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e16:	4770      	bx	lr

08000e18 <SHIFT_TO_LSB>:

uint8_t SHIFT_TO_LSB(uint16_t w){
 8000e18:	b480      	push	{r7}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	4603      	mov	r3, r0
 8000e20:	80fb      	strh	r3, [r7, #6]
	return w & 0x00ff;
 8000e22:	88fb      	ldrh	r3, [r7, #6]
 8000e24:	b2db      	uxtb	r3, r3
}
 8000e26:	4618      	mov	r0, r3
 8000e28:	370c      	adds	r7, #12
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e30:	4770      	bx	lr

08000e32 <SHIFT_TO_MSB>:

uint8_t SHIFT_TO_MSB(uint16_t w){
 8000e32:	b480      	push	{r7}
 8000e34:	b083      	sub	sp, #12
 8000e36:	af00      	add	r7, sp, #0
 8000e38:	4603      	mov	r3, r0
 8000e3a:	80fb      	strh	r3, [r7, #6]
	return (w >> 8) & 0x00ff;
 8000e3c:	88fb      	ldrh	r3, [r7, #6]
 8000e3e:	0a1b      	lsrs	r3, r3, #8
 8000e40:	b29b      	uxth	r3, r3
 8000e42:	b2db      	uxtb	r3, r3
}
 8000e44:	4618      	mov	r0, r3
 8000e46:	370c      	adds	r7, #12
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr

08000e50 <Servo_gripperChess>:

void Servo_gripperChess(int num, uint8_t value){
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b084      	sub	sp, #16
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
 8000e58:	460b      	mov	r3, r1
 8000e5a:	70fb      	strb	r3, [r7, #3]
	serial_state * serial = &Serials[num];
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	2258      	movs	r2, #88	; 0x58
 8000e60:	fb02 f303 	mul.w	r3, r2, r3
 8000e64:	4a16      	ldr	r2, [pc, #88]	; (8000ec0 <Servo_gripperChess+0x70>)
 8000e66:	4413      	add	r3, r2
 8000e68:	60fb      	str	r3, [r7, #12]
	serial->length = 2;
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	2202      	movs	r2, #2
 8000e6e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
	serial->instruction = WRITE_DATA;
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	2202      	movs	r2, #2
 8000e76:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
	serial->address = GRIP_CHESS;
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	2214      	movs	r2, #20
 8000e7e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	serial->parameter[0] = SHIFT_TO_LSB(value);
 8000e82:	78fb      	ldrb	r3, [r7, #3]
 8000e84:	b29b      	uxth	r3, r3
 8000e86:	4618      	mov	r0, r3
 8000e88:	f7ff ffc6 	bl	8000e18 <SHIFT_TO_LSB>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	461a      	mov	r2, r3
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	serial->parameter[1] = SHIFT_TO_MSB(value);
 8000e96:	78fb      	ldrb	r3, [r7, #3]
 8000e98:	b29b      	uxth	r3, r3
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f7ff ffc9 	bl	8000e32 <SHIFT_TO_MSB>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	461a      	mov	r2, r3
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	iWrite(serial);
 8000eaa:	68f8      	ldr	r0, [r7, #12]
 8000eac:	f000 f87a 	bl	8000fa4 <iWrite>
	sendIPacket(serial);
 8000eb0:	68f8      	ldr	r0, [r7, #12]
 8000eb2:	f000 f8c6 	bl	8001042 <sendIPacket>
}
 8000eb6:	bf00      	nop
 8000eb8:	3710      	adds	r7, #16
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	24000384 	.word	0x24000384

08000ec4 <Servo_tragetPos>:

void Servo_tragetPos(int num, uint16_t pos){
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
 8000ecc:	460b      	mov	r3, r1
 8000ece:	807b      	strh	r3, [r7, #2]
	serial_state * serial = &Serials[num];
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	2258      	movs	r2, #88	; 0x58
 8000ed4:	fb02 f303 	mul.w	r3, r2, r3
 8000ed8:	4a15      	ldr	r2, [pc, #84]	; (8000f30 <Servo_tragetPos+0x6c>)
 8000eda:	4413      	add	r3, r2
 8000edc:	60fb      	str	r3, [r7, #12]
	serial->length = 2;
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	2202      	movs	r2, #2
 8000ee2:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
	serial->instruction = WRITE_DATA;
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	2202      	movs	r2, #2
 8000eea:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
	serial->address = SERVO_JOINT;
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	2220      	movs	r2, #32
 8000ef2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	serial->parameter[0] = SHIFT_TO_LSB(pos);
 8000ef6:	887b      	ldrh	r3, [r7, #2]
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f7ff ff8d 	bl	8000e18 <SHIFT_TO_LSB>
 8000efe:	4603      	mov	r3, r0
 8000f00:	461a      	mov	r2, r3
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	serial->parameter[1] = SHIFT_TO_MSB(pos);
 8000f08:	887b      	ldrh	r3, [r7, #2]
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f7ff ff91 	bl	8000e32 <SHIFT_TO_MSB>
 8000f10:	4603      	mov	r3, r0
 8000f12:	461a      	mov	r2, r3
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	iWrite(serial);
 8000f1a:	68f8      	ldr	r0, [r7, #12]
 8000f1c:	f000 f842 	bl	8000fa4 <iWrite>
	sendIPacket(serial);
 8000f20:	68f8      	ldr	r0, [r7, #12]
 8000f22:	f000 f88e 	bl	8001042 <sendIPacket>
}
 8000f26:	bf00      	nop
 8000f28:	3710      	adds	r7, #16
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	24000384 	.word	0x24000384

08000f34 <Servo_StartStop>:

void Servo_StartStop(int num, uint16_t value){
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
 8000f3c:	460b      	mov	r3, r1
 8000f3e:	807b      	strh	r3, [r7, #2]
	serial_state * serial = &Serials[num];
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2258      	movs	r2, #88	; 0x58
 8000f44:	fb02 f303 	mul.w	r3, r2, r3
 8000f48:	4a15      	ldr	r2, [pc, #84]	; (8000fa0 <Servo_StartStop+0x6c>)
 8000f4a:	4413      	add	r3, r2
 8000f4c:	60fb      	str	r3, [r7, #12]
	serial->length = 2;
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	2202      	movs	r2, #2
 8000f52:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
	serial->instruction = WRITE_DATA;
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	2202      	movs	r2, #2
 8000f5a:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
	serial->address = START_STOP_MOVE;
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	2211      	movs	r2, #17
 8000f62:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	serial->parameter[0] = SHIFT_TO_LSB(value);
 8000f66:	887b      	ldrh	r3, [r7, #2]
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f7ff ff55 	bl	8000e18 <SHIFT_TO_LSB>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	461a      	mov	r2, r3
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	serial->parameter[1] = SHIFT_TO_MSB(value);
 8000f78:	887b      	ldrh	r3, [r7, #2]
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f7ff ff59 	bl	8000e32 <SHIFT_TO_MSB>
 8000f80:	4603      	mov	r3, r0
 8000f82:	461a      	mov	r2, r3
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	iWrite(serial);
 8000f8a:	68f8      	ldr	r0, [r7, #12]
 8000f8c:	f000 f80a 	bl	8000fa4 <iWrite>
	sendIPacket(serial);
 8000f90:	68f8      	ldr	r0, [r7, #12]
 8000f92:	f000 f856 	bl	8001042 <sendIPacket>
}
 8000f96:	bf00      	nop
 8000f98:	3710      	adds	r7, #16
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	24000384 	.word	0x24000384

08000fa4 <iWrite>:
	serial->iPacket[7] = Cal_sum(serial);

	serial->iPacketLength = 8;
}

void iWrite(serial_state * serial){
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b084      	sub	sp, #16
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
	int i;
	serial->iPacket[0] = HEADER1;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	22ff      	movs	r2, #255	; 0xff
 8000fb0:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	serial->iPacket[1] = HEADER2;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	22fd      	movs	r2, #253	; 0xfd
 8000fb8:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	serial->iPacket[2] = 3+serial->length;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8000fc2:	3303      	adds	r3, #3
 8000fc4:	b2da      	uxtb	r2, r3
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	serial->iPacket[3] = serial->instruction;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	f893 2055 	ldrb.w	r2, [r3, #85]	; 0x55
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	serial->iPacket[4] = serial->address;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	for(i = 5; i < 5+serial->length ; i++)
 8000fe4:	2305      	movs	r3, #5
 8000fe6:	60fb      	str	r3, [r7, #12]
 8000fe8:	e00e      	b.n	8001008 <iWrite+0x64>
	{
		serial->iPacket[i] = serial->parameter[i-5]; //Instruction Packet's parameter field 2 and so on (write data n-th byte)
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	3b05      	subs	r3, #5
 8000fee:	687a      	ldr	r2, [r7, #4]
 8000ff0:	4413      	add	r3, r2
 8000ff2:	f893 1044 	ldrb.w	r1, [r3, #68]	; 0x44
 8000ff6:	687a      	ldr	r2, [r7, #4]
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	4413      	add	r3, r2
 8000ffc:	3326      	adds	r3, #38	; 0x26
 8000ffe:	460a      	mov	r2, r1
 8001000:	701a      	strb	r2, [r3, #0]
	for(i = 5; i < 5+serial->length ; i++)
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	3301      	adds	r3, #1
 8001006:	60fb      	str	r3, [r7, #12]
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800100e:	3304      	adds	r3, #4
 8001010:	68fa      	ldr	r2, [r7, #12]
 8001012:	429a      	cmp	r2, r3
 8001014:	dde9      	ble.n	8000fea <iWrite+0x46>
	}
	serial->iPacket[i] = Cal_sum(serial);
 8001016:	6878      	ldr	r0, [r7, #4]
 8001018:	f7ff fed8 	bl	8000dcc <Cal_sum>
 800101c:	4603      	mov	r3, r0
 800101e:	4619      	mov	r1, r3
 8001020:	687a      	ldr	r2, [r7, #4]
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	4413      	add	r3, r2
 8001026:	3326      	adds	r3, #38	; 0x26
 8001028:	460a      	mov	r2, r1
 800102a:	701a      	strb	r2, [r3, #0]

	serial->iPacketLength = i+1;
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	b2db      	uxtb	r3, r3
 8001030:	3301      	adds	r3, #1
 8001032:	b2da      	uxtb	r2, r3
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
}
 800103a:	bf00      	nop
 800103c:	3710      	adds	r7, #16
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}

08001042 <sendIPacket>:

void sendIPacket(serial_state * serial){
 8001042:	b580      	push	{r7, lr}
 8001044:	b082      	sub	sp, #8
 8001046:	af00      	add	r7, sp, #0
 8001048:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(serial->UART_NAME, &serial->iPacket, serial->iPacketLength, 10);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6858      	ldr	r0, [r3, #4]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	f103 0126 	add.w	r1, r3, #38	; 0x26
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 800105a:	b29a      	uxth	r2, r3
 800105c:	230a      	movs	r3, #10
 800105e:	f00c f903 	bl	800d268 <HAL_UART_Transmit>
}
 8001062:	bf00      	nop
 8001064:	3708      	adds	r7, #8
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
	...

0800106c <data_in>:
//void getRPacket(int num){
//	serial_state * serial = &Serials[num];
//	HAL_UART_Transmit(serial->UART_NAME, &serial->rPacket, 14, 5);
//}

void data_in(int num){
 800106c:	b480      	push	{r7}
 800106e:	b085      	sub	sp, #20
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
	serial_state * serial = &Serials[num];
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2258      	movs	r2, #88	; 0x58
 8001078:	fb02 f303 	mul.w	r3, r2, r3
 800107c:	4a06      	ldr	r2, [pc, #24]	; (8001098 <data_in+0x2c>)
 800107e:	4413      	add	r3, r2
 8001080:	60fb      	str	r3, [r7, #12]
	serial->state = 1;
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	2201      	movs	r2, #1
 8001086:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
}
 800108a:	bf00      	nop
 800108c:	3714      	adds	r7, #20
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop
 8001098:	24000384 	.word	0x24000384

0800109c <selectPacket>:

void selectPacket(int num){
 800109c:	b580      	push	{r7, lr}
 800109e:	b084      	sub	sp, #16
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
	serial_state * serial = &Serials[num];
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2258      	movs	r2, #88	; 0x58
 80010a8:	fb02 f303 	mul.w	r3, r2, r3
 80010ac:	4ab6      	ldr	r2, [pc, #728]	; (8001388 <selectPacket+0x2ec>)
 80010ae:	4413      	add	r3, r2
 80010b0:	60fb      	str	r3, [r7, #12]
	if(serial->state){
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	f893 3057 	ldrb.w	r3, [r3, #87]	; 0x57
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	f000 81bb 	beq.w	8001434 <selectPacket+0x398>
		if(serial->rPacket[0] == HEADER1 && serial->rPacket[1] == HEADER2){
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80010c4:	2bff      	cmp	r3, #255	; 0xff
 80010c6:	f040 81ac 	bne.w	8001422 <selectPacket+0x386>
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80010d0:	2bfd      	cmp	r3, #253	; 0xfd
 80010d2:	f040 81a6 	bne.w	8001422 <selectPacket+0x386>
			switch (serial->rPacket[3]) {
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80010dc:	2b03      	cmp	r3, #3
 80010de:	f000 81a2 	beq.w	8001426 <selectPacket+0x38a>
 80010e2:	2b03      	cmp	r3, #3
 80010e4:	f300 81a1 	bgt.w	800142a <selectPacket+0x38e>
 80010e8:	2b01      	cmp	r3, #1
 80010ea:	d002      	beq.n	80010f2 <selectPacket+0x56>
 80010ec:	2b02      	cmp	r3, #2
 80010ee:	d009      	beq.n	8001104 <selectPacket+0x68>
					break;
					case FACTORY_RESET:

						break;
					default:
						break;
 80010f0:	e19b      	b.n	800142a <selectPacket+0x38e>
				switch (serial->rPacket[4]) {
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80010f8:	2b15      	cmp	r3, #21
 80010fa:	d001      	beq.n	8001100 <selectPacket+0x64>
 80010fc:	2b16      	cmp	r3, #22
					break;
 80010fe:	e000      	b.n	8001102 <selectPacket+0x66>
					break;
 8001100:	bf00      	nop
				break;
 8001102:	e193      	b.n	800142c <selectPacket+0x390>
					switch (serial->rPacket[4]) {
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800110a:	3b02      	subs	r3, #2
 800110c:	2b12      	cmp	r3, #18
 800110e:	f200 8186 	bhi.w	800141e <selectPacket+0x382>
 8001112:	a201      	add	r2, pc, #4	; (adr r2, 8001118 <selectPacket+0x7c>)
 8001114:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001118:	0800141f 	.word	0x0800141f
 800111c:	08001165 	.word	0x08001165
 8001120:	080011c7 	.word	0x080011c7
 8001124:	08001229 	.word	0x08001229
 8001128:	0800128b 	.word	0x0800128b
 800112c:	0800141f 	.word	0x0800141f
 8001130:	0800141f 	.word	0x0800141f
 8001134:	0800141f 	.word	0x0800141f
 8001138:	0800141f 	.word	0x0800141f
 800113c:	0800141f 	.word	0x0800141f
 8001140:	0800141f 	.word	0x0800141f
 8001144:	0800141f 	.word	0x0800141f
 8001148:	0800141f 	.word	0x0800141f
 800114c:	0800141f 	.word	0x0800141f
 8001150:	080012ed 	.word	0x080012ed
 8001154:	0800133d 	.word	0x0800133d
 8001158:	0800138d 	.word	0x0800138d
 800115c:	0800141f 	.word	0x0800141f
 8001160:	0800140f 	.word	0x0800140f
						Stepper_SetMinPosition(1, (serial->rPacket[6]<<8) + serial->rPacket[5]);
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 800116a:	b29b      	uxth	r3, r3
 800116c:	021b      	lsls	r3, r3, #8
 800116e:	b29a      	uxth	r2, r3
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001176:	b29b      	uxth	r3, r3
 8001178:	4413      	add	r3, r2
 800117a:	b29b      	uxth	r3, r3
 800117c:	4619      	mov	r1, r3
 800117e:	2001      	movs	r0, #1
 8001180:	f7ff fc1a 	bl	80009b8 <Stepper_SetMinPosition>
						Stepper_SetMinPosition(2, (serial->rPacket[8]<<8) + serial->rPacket[7]);
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800118a:	b29b      	uxth	r3, r3
 800118c:	021b      	lsls	r3, r3, #8
 800118e:	b29a      	uxth	r2, r3
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001196:	b29b      	uxth	r3, r3
 8001198:	4413      	add	r3, r2
 800119a:	b29b      	uxth	r3, r3
 800119c:	4619      	mov	r1, r3
 800119e:	2002      	movs	r0, #2
 80011a0:	f7ff fc0a 	bl	80009b8 <Stepper_SetMinPosition>
						Stepper_SetMinPosition(3, (serial->rPacket[10]<<8) + serial->rPacket[9]);
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80011aa:	b29b      	uxth	r3, r3
 80011ac:	021b      	lsls	r3, r3, #8
 80011ae:	b29a      	uxth	r2, r3
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80011b6:	b29b      	uxth	r3, r3
 80011b8:	4413      	add	r3, r2
 80011ba:	b29b      	uxth	r3, r3
 80011bc:	4619      	mov	r1, r3
 80011be:	2003      	movs	r0, #3
 80011c0:	f7ff fbfa 	bl	80009b8 <Stepper_SetMinPosition>
						break;
 80011c4:	e12c      	b.n	8001420 <selectPacket+0x384>
						Stepper_SetMaxPosition(1, (serial->rPacket[6]<<8) + serial->rPacket[5]);
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 80011cc:	b29b      	uxth	r3, r3
 80011ce:	021b      	lsls	r3, r3, #8
 80011d0:	b29a      	uxth	r2, r3
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80011d8:	b29b      	uxth	r3, r3
 80011da:	4413      	add	r3, r2
 80011dc:	b29b      	uxth	r3, r3
 80011de:	4619      	mov	r1, r3
 80011e0:	2001      	movs	r0, #1
 80011e2:	f7ff fc03 	bl	80009ec <Stepper_SetMaxPosition>
						Stepper_SetMaxPosition(2, (serial->rPacket[8]<<8) + serial->rPacket[7]);
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80011ec:	b29b      	uxth	r3, r3
 80011ee:	021b      	lsls	r3, r3, #8
 80011f0:	b29a      	uxth	r2, r3
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80011f8:	b29b      	uxth	r3, r3
 80011fa:	4413      	add	r3, r2
 80011fc:	b29b      	uxth	r3, r3
 80011fe:	4619      	mov	r1, r3
 8001200:	2002      	movs	r0, #2
 8001202:	f7ff fbf3 	bl	80009ec <Stepper_SetMaxPosition>
						Stepper_SetMaxPosition(3, (serial->rPacket[10]<<8) + serial->rPacket[9]);
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800120c:	b29b      	uxth	r3, r3
 800120e:	021b      	lsls	r3, r3, #8
 8001210:	b29a      	uxth	r2, r3
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001218:	b29b      	uxth	r3, r3
 800121a:	4413      	add	r3, r2
 800121c:	b29b      	uxth	r3, r3
 800121e:	4619      	mov	r1, r3
 8001220:	2003      	movs	r0, #3
 8001222:	f7ff fbe3 	bl	80009ec <Stepper_SetMaxPosition>
						break;
 8001226:	e0fb      	b.n	8001420 <selectPacket+0x384>
						Stepper_SetMinSpeed(1, (serial->rPacket[6]<<8) + serial->rPacket[5]);
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 800122e:	b29b      	uxth	r3, r3
 8001230:	021b      	lsls	r3, r3, #8
 8001232:	b29a      	uxth	r2, r3
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800123a:	b29b      	uxth	r3, r3
 800123c:	4413      	add	r3, r2
 800123e:	b29b      	uxth	r3, r3
 8001240:	4619      	mov	r1, r3
 8001242:	2001      	movs	r0, #1
 8001244:	f7ff fbec 	bl	8000a20 <Stepper_SetMinSpeed>
						Stepper_SetMinSpeed(2, (serial->rPacket[8]<<8) + serial->rPacket[7]);
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800124e:	b29b      	uxth	r3, r3
 8001250:	021b      	lsls	r3, r3, #8
 8001252:	b29a      	uxth	r2, r3
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800125a:	b29b      	uxth	r3, r3
 800125c:	4413      	add	r3, r2
 800125e:	b29b      	uxth	r3, r3
 8001260:	4619      	mov	r1, r3
 8001262:	2002      	movs	r0, #2
 8001264:	f7ff fbdc 	bl	8000a20 <Stepper_SetMinSpeed>
						Stepper_SetMinSpeed(3, (serial->rPacket[10]<<8) + serial->rPacket[9]);
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800126e:	b29b      	uxth	r3, r3
 8001270:	021b      	lsls	r3, r3, #8
 8001272:	b29a      	uxth	r2, r3
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800127a:	b29b      	uxth	r3, r3
 800127c:	4413      	add	r3, r2
 800127e:	b29b      	uxth	r3, r3
 8001280:	4619      	mov	r1, r3
 8001282:	2003      	movs	r0, #3
 8001284:	f7ff fbcc 	bl	8000a20 <Stepper_SetMinSpeed>
						break;
 8001288:	e0ca      	b.n	8001420 <selectPacket+0x384>
						Stepper_SetMaxSpeed(1, (serial->rPacket[6]<<8) + serial->rPacket[5]);
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 8001290:	b29b      	uxth	r3, r3
 8001292:	021b      	lsls	r3, r3, #8
 8001294:	b29a      	uxth	r2, r3
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800129c:	b29b      	uxth	r3, r3
 800129e:	4413      	add	r3, r2
 80012a0:	b29b      	uxth	r3, r3
 80012a2:	4619      	mov	r1, r3
 80012a4:	2001      	movs	r0, #1
 80012a6:	f7ff fbd5 	bl	8000a54 <Stepper_SetMaxSpeed>
						Stepper_SetMaxSpeed(2, (serial->rPacket[8]<<8) + serial->rPacket[7]);
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80012b0:	b29b      	uxth	r3, r3
 80012b2:	021b      	lsls	r3, r3, #8
 80012b4:	b29a      	uxth	r2, r3
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80012bc:	b29b      	uxth	r3, r3
 80012be:	4413      	add	r3, r2
 80012c0:	b29b      	uxth	r3, r3
 80012c2:	4619      	mov	r1, r3
 80012c4:	2002      	movs	r0, #2
 80012c6:	f7ff fbc5 	bl	8000a54 <Stepper_SetMaxSpeed>
						Stepper_SetMaxSpeed(3, (serial->rPacket[10]<<8) + serial->rPacket[9]);
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80012d0:	b29b      	uxth	r3, r3
 80012d2:	021b      	lsls	r3, r3, #8
 80012d4:	b29a      	uxth	r2, r3
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80012dc:	b29b      	uxth	r3, r3
 80012de:	4413      	add	r3, r2
 80012e0:	b29b      	uxth	r3, r3
 80012e2:	4619      	mov	r1, r3
 80012e4:	2003      	movs	r0, #3
 80012e6:	f7ff fbb5 	bl	8000a54 <Stepper_SetMaxSpeed>
						break;
 80012ea:	e099      	b.n	8001420 <selectPacket+0x384>
						Stepper_SetHome(1, 0, (serial->rPacket[6]<<8) + serial->rPacket[5]);
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 80012f2:	021b      	lsls	r3, r3, #8
 80012f4:	68fa      	ldr	r2, [r7, #12]
 80012f6:	f892 203a 	ldrb.w	r2, [r2, #58]	; 0x3a
 80012fa:	4413      	add	r3, r2
 80012fc:	461a      	mov	r2, r3
 80012fe:	2100      	movs	r1, #0
 8001300:	2001      	movs	r0, #1
 8001302:	f7ff fd11 	bl	8000d28 <Stepper_SetHome>
						Stepper_SetHome(2, 0, (serial->rPacket[8]<<8) + serial->rPacket[7]);
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800130c:	021b      	lsls	r3, r3, #8
 800130e:	68fa      	ldr	r2, [r7, #12]
 8001310:	f892 203c 	ldrb.w	r2, [r2, #60]	; 0x3c
 8001314:	4413      	add	r3, r2
 8001316:	461a      	mov	r2, r3
 8001318:	2100      	movs	r1, #0
 800131a:	2002      	movs	r0, #2
 800131c:	f7ff fd04 	bl	8000d28 <Stepper_SetHome>
						Stepper_SetHome(3, 0, (serial->rPacket[10]<<8) + serial->rPacket[9]);
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001326:	021b      	lsls	r3, r3, #8
 8001328:	68fa      	ldr	r2, [r7, #12]
 800132a:	f892 203e 	ldrb.w	r2, [r2, #62]	; 0x3e
 800132e:	4413      	add	r3, r2
 8001330:	461a      	mov	r2, r3
 8001332:	2100      	movs	r1, #0
 8001334:	2003      	movs	r0, #3
 8001336:	f7ff fcf7 	bl	8000d28 <Stepper_SetHome>
						break;
 800133a:	e071      	b.n	8001420 <selectPacket+0x384>
						Stepper_StartStop(1, (serial->rPacket[6]<<8) + serial->rPacket[5]);
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001342:	4619      	mov	r1, r3
 8001344:	2001      	movs	r0, #1
 8001346:	f7ff fca5 	bl	8000c94 <Stepper_StartStop>
						Stepper_StartStop(2, (serial->rPacket[8]<<8) + serial->rPacket[7]);
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001350:	4619      	mov	r1, r3
 8001352:	2002      	movs	r0, #2
 8001354:	f7ff fc9e 	bl	8000c94 <Stepper_StartStop>
						Stepper_StartStop(3, (serial->rPacket[10]<<8) + serial->rPacket[9]);
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800135e:	4619      	mov	r1, r3
 8001360:	2003      	movs	r0, #3
 8001362:	f7ff fc97 	bl	8000c94 <Stepper_StartStop>
						Servo_StartStop(2, (serial->rPacket[12]<<8) + serial->rPacket[11]);
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800136c:	b29b      	uxth	r3, r3
 800136e:	021b      	lsls	r3, r3, #8
 8001370:	b29a      	uxth	r2, r3
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001378:	b29b      	uxth	r3, r3
 800137a:	4413      	add	r3, r2
 800137c:	b29b      	uxth	r3, r3
 800137e:	4619      	mov	r1, r3
 8001380:	2002      	movs	r0, #2
 8001382:	f7ff fdd7 	bl	8000f34 <Servo_StartStop>
						break;
 8001386:	e04b      	b.n	8001420 <selectPacket+0x384>
 8001388:	24000384 	.word	0x24000384
						Stepper_SetTraget(1, (serial->rPacket[6]<<8) + serial->rPacket[5]);
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 8001392:	b29b      	uxth	r3, r3
 8001394:	021b      	lsls	r3, r3, #8
 8001396:	b29a      	uxth	r2, r3
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800139e:	b29b      	uxth	r3, r3
 80013a0:	4413      	add	r3, r2
 80013a2:	b29b      	uxth	r3, r3
 80013a4:	4619      	mov	r1, r3
 80013a6:	2001      	movs	r0, #1
 80013a8:	f7ff fb6e 	bl	8000a88 <Stepper_SetTraget>
						Stepper_SetTraget(2, (serial->rPacket[8]<<8) + serial->rPacket[7]);
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80013b2:	b29b      	uxth	r3, r3
 80013b4:	021b      	lsls	r3, r3, #8
 80013b6:	b29a      	uxth	r2, r3
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80013be:	b29b      	uxth	r3, r3
 80013c0:	4413      	add	r3, r2
 80013c2:	b29b      	uxth	r3, r3
 80013c4:	4619      	mov	r1, r3
 80013c6:	2002      	movs	r0, #2
 80013c8:	f7ff fb5e 	bl	8000a88 <Stepper_SetTraget>
						Stepper_SetTraget(3, (serial->rPacket[10]<<8) + serial->rPacket[9]);
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80013d2:	b29b      	uxth	r3, r3
 80013d4:	021b      	lsls	r3, r3, #8
 80013d6:	b29a      	uxth	r2, r3
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80013de:	b29b      	uxth	r3, r3
 80013e0:	4413      	add	r3, r2
 80013e2:	b29b      	uxth	r3, r3
 80013e4:	4619      	mov	r1, r3
 80013e6:	2003      	movs	r0, #3
 80013e8:	f7ff fb4e 	bl	8000a88 <Stepper_SetTraget>
						Servo_tragetPos(2, (serial->rPacket[12]<<8) + serial->rPacket[11]);
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	021b      	lsls	r3, r3, #8
 80013f6:	b29a      	uxth	r2, r3
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80013fe:	b29b      	uxth	r3, r3
 8001400:	4413      	add	r3, r2
 8001402:	b29b      	uxth	r3, r3
 8001404:	4619      	mov	r1, r3
 8001406:	2002      	movs	r0, #2
 8001408:	f7ff fd5c 	bl	8000ec4 <Servo_tragetPos>
						break;
 800140c:	e008      	b.n	8001420 <selectPacket+0x384>
						Servo_gripperChess(2, (serial->rPacket[12]<<8) + serial->rPacket[11]);
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001414:	4619      	mov	r1, r3
 8001416:	2002      	movs	r0, #2
 8001418:	f7ff fd1a 	bl	8000e50 <Servo_gripperChess>
						break;
 800141c:	e000      	b.n	8001420 <selectPacket+0x384>
						break;
 800141e:	bf00      	nop
					break;
 8001420:	e004      	b.n	800142c <selectPacket+0x390>
			}
		}
 8001422:	bf00      	nop
 8001424:	e002      	b.n	800142c <selectPacket+0x390>
						break;
 8001426:	bf00      	nop
 8001428:	e000      	b.n	800142c <selectPacket+0x390>
						break;
 800142a:	bf00      	nop
		serial->state = 0;
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	2200      	movs	r2, #0
 8001430:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	}
}
 8001434:	bf00      	nop
 8001436:	3710      	adds	r7, #16
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}

0800143c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001442:	f002 f85f 	bl	8003504 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001446:	f000 f92b 	bl	80016a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800144a:	f000 ff21 	bl	8002290 <MX_GPIO_Init>
  MX_BDMA_Init();
 800144e:	f000 fed7 	bl	8002200 <MX_BDMA_Init>
  MX_DMA_Init();
 8001452:	f000 fef5 	bl	8002240 <MX_DMA_Init>
  MX_ETH_Init();
 8001456:	f000 fa0f 	bl	8001878 <MX_ETH_Init>
  MX_USB_OTG_FS_PCD_Init();
 800145a:	f000 fe9f 	bl	800219c <MX_USB_OTG_FS_PCD_Init>
  MX_TIM2_Init();
 800145e:	f000 fb0d 	bl	8001a7c <MX_TIM2_Init>
  MX_TIM3_Init();
 8001462:	f000 fb5f 	bl	8001b24 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001466:	f000 fbb3 	bl	8001bd0 <MX_TIM4_Init>
  MX_TIM1_Init();
 800146a:	f000 faad 	bl	80019c8 <MX_TIM1_Init>
  MX_SPI3_Init();
 800146e:	f000 fa55 	bl	800191c <MX_SPI3_Init>
  MX_ADC3_Init();
 8001472:	f000 f99b 	bl	80017ac <MX_ADC3_Init>
  MX_TIM5_Init();
 8001476:	f000 fc01 	bl	8001c7c <MX_TIM5_Init>
  MX_UART7_Init();
 800147a:	f000 fe41 	bl	8002100 <MX_UART7_Init>
  MX_TIM12_Init();
 800147e:	f000 fc4b 	bl	8001d18 <MX_TIM12_Init>
  MX_TIM13_Init();
 8001482:	f000 fcad 	bl	8001de0 <MX_TIM13_Init>
  MX_TIM16_Init();
 8001486:	f000 fcf9 	bl	8001e7c <MX_TIM16_Init>
  MX_TIM17_Init();
 800148a:	f000 fd71 	bl	8001f70 <MX_TIM17_Init>
  MX_UART5_Init();
 800148e:	f000 fde9 	bl	8002064 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
  STEP_TIMER_CLOCK = HAL_RCC_GetHCLKFreq();
 8001492:	f007 fedb 	bl	800924c <HAL_RCC_GetHCLKFreq>
 8001496:	4603      	mov	r3, r0
 8001498:	4a6c      	ldr	r2, [pc, #432]	; (800164c <main+0x210>)
 800149a:	6013      	str	r3, [r2, #0]
  STEP_CONTROLLER_PERIOD_US =  1000000U /(HAL_RCC_GetHCLKFreq() / htim5.Init.Period);
 800149c:	f007 fed6 	bl	800924c <HAL_RCC_GetHCLKFreq>
 80014a0:	4602      	mov	r2, r0
 80014a2:	4b6b      	ldr	r3, [pc, #428]	; (8001650 <main+0x214>)
 80014a4:	68db      	ldr	r3, [r3, #12]
 80014a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80014aa:	4a6a      	ldr	r2, [pc, #424]	; (8001654 <main+0x218>)
 80014ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80014b0:	4a69      	ldr	r2, [pc, #420]	; (8001658 <main+0x21c>)
 80014b2:	6013      	str	r3, [r2, #0]
  //htim12 stepper 4



  //Stepper Setup
  Stepper_Setup(1, &htim16, TIM_CHANNEL_1, DIR1_GPIO_Port, DIR1_Pin, 0);
 80014b4:	2300      	movs	r3, #0
 80014b6:	9301      	str	r3, [sp, #4]
 80014b8:	2320      	movs	r3, #32
 80014ba:	9300      	str	r3, [sp, #0]
 80014bc:	4b67      	ldr	r3, [pc, #412]	; (800165c <main+0x220>)
 80014be:	2200      	movs	r2, #0
 80014c0:	4967      	ldr	r1, [pc, #412]	; (8001660 <main+0x224>)
 80014c2:	2001      	movs	r0, #1
 80014c4:	f7ff f9d8 	bl	8000878 <Stepper_Setup>
  Stepper_SetMinPosition(1, 0);
 80014c8:	2100      	movs	r1, #0
 80014ca:	2001      	movs	r0, #1
 80014cc:	f7ff fa74 	bl	80009b8 <Stepper_SetMinPosition>
  Stepper_SetMaxPosition(1, 36000);
 80014d0:	f648 41a0 	movw	r1, #36000	; 0x8ca0
 80014d4:	2001      	movs	r0, #1
 80014d6:	f7ff fa89 	bl	80009ec <Stepper_SetMaxPosition>
  Stepper_Setup(2, &htim17, TIM_CHANNEL_1, DIR2_GPIO_Port, DIR2_Pin, 0);
 80014da:	2300      	movs	r3, #0
 80014dc:	9301      	str	r3, [sp, #4]
 80014de:	2310      	movs	r3, #16
 80014e0:	9300      	str	r3, [sp, #0]
 80014e2:	4b5e      	ldr	r3, [pc, #376]	; (800165c <main+0x220>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	495f      	ldr	r1, [pc, #380]	; (8001664 <main+0x228>)
 80014e8:	2002      	movs	r0, #2
 80014ea:	f7ff f9c5 	bl	8000878 <Stepper_Setup>
  Stepper_SetMinPosition(2, 0);
 80014ee:	2100      	movs	r1, #0
 80014f0:	2002      	movs	r0, #2
 80014f2:	f7ff fa61 	bl	80009b8 <Stepper_SetMinPosition>
  Stepper_SetMaxPosition(2, 36000);
 80014f6:	f648 41a0 	movw	r1, #36000	; 0x8ca0
 80014fa:	2002      	movs	r0, #2
 80014fc:	f7ff fa76 	bl	80009ec <Stepper_SetMaxPosition>
  Stepper_Setup(3, &htim13, TIM_CHANNEL_1, DIR3_GPIO_Port, DIR3_Pin, 1);
 8001500:	2301      	movs	r3, #1
 8001502:	9301      	str	r3, [sp, #4]
 8001504:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001508:	9300      	str	r3, [sp, #0]
 800150a:	4b57      	ldr	r3, [pc, #348]	; (8001668 <main+0x22c>)
 800150c:	2200      	movs	r2, #0
 800150e:	4957      	ldr	r1, [pc, #348]	; (800166c <main+0x230>)
 8001510:	2003      	movs	r0, #3
 8001512:	f7ff f9b1 	bl	8000878 <Stepper_Setup>
  Stepper_SetMinPosition(3, 0);
 8001516:	2100      	movs	r1, #0
 8001518:	2003      	movs	r0, #3
 800151a:	f7ff fa4d 	bl	80009b8 <Stepper_SetMinPosition>
  Stepper_SetMaxPosition(3, 36000);
 800151e:	f648 41a0 	movw	r1, #36000	; 0x8ca0
 8001522:	2003      	movs	r0, #3
 8001524:	f7ff fa62 	bl	80009ec <Stepper_SetMaxPosition>
  Stepper_Setup(4, &htim12, TIM_CHANNEL_2, DIR4_GPIO_Port, DIR4_Pin, 1);
 8001528:	2301      	movs	r3, #1
 800152a:	9301      	str	r3, [sp, #4]
 800152c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001530:	9300      	str	r3, [sp, #0]
 8001532:	4b4a      	ldr	r3, [pc, #296]	; (800165c <main+0x220>)
 8001534:	2204      	movs	r2, #4
 8001536:	494e      	ldr	r1, [pc, #312]	; (8001670 <main+0x234>)
 8001538:	2004      	movs	r0, #4
 800153a:	f7ff f99d 	bl	8000878 <Stepper_Setup>
  Stepper_SetMinPosition(4, 0);
 800153e:	2100      	movs	r1, #0
 8001540:	2004      	movs	r0, #4
 8001542:	f7ff fa39 	bl	80009b8 <Stepper_SetMinPosition>
  Stepper_SetMaxPosition(4, 36000);
 8001546:	f648 41a0 	movw	r1, #36000	; 0x8ca0
 800154a:	2004      	movs	r0, #4
 800154c:	f7ff fa4e 	bl	80009ec <Stepper_SetMaxPosition>
  Stepper_DefaultState(1);
 8001550:	2001      	movs	r0, #1
 8001552:	f7ff f9fd 	bl	8000950 <Stepper_DefaultState>
  Stepper_DefaultState(2);
 8001556:	2002      	movs	r0, #2
 8001558:	f7ff f9fa 	bl	8000950 <Stepper_DefaultState>
  Stepper_DefaultState(3);
 800155c:	2003      	movs	r0, #3
 800155e:	f7ff f9f7 	bl	8000950 <Stepper_DefaultState>
  Stepper_DefaultState(4);
 8001562:	2004      	movs	r0, #4
 8001564:	f7ff f9f4 	bl	8000950 <Stepper_DefaultState>
//  __HAL_TIM_ENABLE_IT(&htim12, TIM_IT_UPDATE);
//  __HAL_TIM_ENABLE_IT(&htim13, TIM_IT_UPDATE);
//  __HAL_TIM_ENABLE_IT(&htim16, TIM_IT_UPDATE);

  //Timer Interrupt Control
  HAL_TIM_Base_Start_IT(&htim5);
 8001568:	4839      	ldr	r0, [pc, #228]	; (8001650 <main+0x214>)
 800156a:	f00a f9c9 	bl	800b900 <HAL_TIM_Base_Start_IT>

  //PID Setup
  setupPID(1, 0.05, -3200, 3200, 1, 0, 0);
 800156e:	eddf 2a41 	vldr	s5, [pc, #260]	; 8001674 <main+0x238>
 8001572:	ed9f 2a40 	vldr	s4, [pc, #256]	; 8001674 <main+0x238>
 8001576:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 800157a:	ed9f 1a3f 	vldr	s2, [pc, #252]	; 8001678 <main+0x23c>
 800157e:	eddf 0a3f 	vldr	s1, [pc, #252]	; 800167c <main+0x240>
 8001582:	ed9f 0a3f 	vldr	s0, [pc, #252]	; 8001680 <main+0x244>
 8001586:	2001      	movs	r0, #1
 8001588:	f7ff f822 	bl	80005d0 <setupPID>
  setupPID(2, 0.05, -3200, 3200, 1, 0, 0);
 800158c:	eddf 2a39 	vldr	s5, [pc, #228]	; 8001674 <main+0x238>
 8001590:	ed9f 2a38 	vldr	s4, [pc, #224]	; 8001674 <main+0x238>
 8001594:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 8001598:	ed9f 1a37 	vldr	s2, [pc, #220]	; 8001678 <main+0x23c>
 800159c:	eddf 0a37 	vldr	s1, [pc, #220]	; 800167c <main+0x240>
 80015a0:	ed9f 0a37 	vldr	s0, [pc, #220]	; 8001680 <main+0x244>
 80015a4:	2002      	movs	r0, #2
 80015a6:	f7ff f813 	bl	80005d0 <setupPID>
  setupPID(3, 0.05, -3200, 3200, 1, 0, 0);
 80015aa:	eddf 2a32 	vldr	s5, [pc, #200]	; 8001674 <main+0x238>
 80015ae:	ed9f 2a31 	vldr	s4, [pc, #196]	; 8001674 <main+0x238>
 80015b2:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 80015b6:	ed9f 1a30 	vldr	s2, [pc, #192]	; 8001678 <main+0x23c>
 80015ba:	eddf 0a30 	vldr	s1, [pc, #192]	; 800167c <main+0x240>
 80015be:	ed9f 0a30 	vldr	s0, [pc, #192]	; 8001680 <main+0x244>
 80015c2:	2003      	movs	r0, #3
 80015c4:	f7ff f804 	bl	80005d0 <setupPID>
  setupPID(4, 0.05, -3200, 3200, 1, 0, 0);
 80015c8:	eddf 2a2a 	vldr	s5, [pc, #168]	; 8001674 <main+0x238>
 80015cc:	ed9f 2a29 	vldr	s4, [pc, #164]	; 8001674 <main+0x238>
 80015d0:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 80015d4:	ed9f 1a28 	vldr	s2, [pc, #160]	; 8001678 <main+0x23c>
 80015d8:	eddf 0a28 	vldr	s1, [pc, #160]	; 800167c <main+0x240>
 80015dc:	ed9f 0a28 	vldr	s0, [pc, #160]	; 8001680 <main+0x244>
 80015e0:	2004      	movs	r0, #4
 80015e2:	f7fe fff5 	bl	80005d0 <setupPID>

  //Encoder Setup
  Encoder_Start(1, &htim1, TIM_CHANNEL_ALL);
 80015e6:	223c      	movs	r2, #60	; 0x3c
 80015e8:	4926      	ldr	r1, [pc, #152]	; (8001684 <main+0x248>)
 80015ea:	2001      	movs	r0, #1
 80015ec:	f7ff f8e6 	bl	80007bc <Encoder_Start>
  Encoder_Start(2, &htim3, TIM_CHANNEL_ALL);
 80015f0:	223c      	movs	r2, #60	; 0x3c
 80015f2:	4925      	ldr	r1, [pc, #148]	; (8001688 <main+0x24c>)
 80015f4:	2002      	movs	r0, #2
 80015f6:	f7ff f8e1 	bl	80007bc <Encoder_Start>
  Encoder_Start(3, &htim4, TIM_CHANNEL_ALL);
 80015fa:	223c      	movs	r2, #60	; 0x3c
 80015fc:	4923      	ldr	r1, [pc, #140]	; (800168c <main+0x250>)
 80015fe:	2003      	movs	r0, #3
 8001600:	f7ff f8dc 	bl	80007bc <Encoder_Start>
  Encoder_Start(4, &htim2, TIM_CHANNEL_ALL);
 8001604:	223c      	movs	r2, #60	; 0x3c
 8001606:	4922      	ldr	r1, [pc, #136]	; (8001690 <main+0x254>)
 8001608:	2004      	movs	r0, #4
 800160a:	f7ff f8d7 	bl	80007bc <Encoder_Start>

  //Uart
  Serial_Setup(1, &huart5);
 800160e:	4921      	ldr	r1, [pc, #132]	; (8001694 <main+0x258>)
 8001610:	2001      	movs	r0, #1
 8001612:	f7ff fbbb 	bl	8000d8c <Serial_Setup>
  Serial_Setup(2, &huart7);
 8001616:	4920      	ldr	r1, [pc, #128]	; (8001698 <main+0x25c>)
 8001618:	2002      	movs	r0, #2
 800161a:	f7ff fbb7 	bl	8000d8c <Serial_Setup>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
//	  a = HAL_GPIO_ReadPin(PROXIMITY2_GPIO_Port, PROXIMITY2_Pin);
	  if(state){
 800161e:	4b1f      	ldr	r3, [pc, #124]	; (800169c <main+0x260>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d00e      	beq.n	8001644 <main+0x208>
		  Stepper_runStep(1);
 8001626:	2001      	movs	r0, #1
 8001628:	f7ff fb00 	bl	8000c2c <Stepper_runStep>
		  Stepper_runStep(2);
 800162c:	2002      	movs	r0, #2
 800162e:	f7ff fafd 	bl	8000c2c <Stepper_runStep>
		  Stepper_runStep(3);
 8001632:	2003      	movs	r0, #3
 8001634:	f7ff fafa 	bl	8000c2c <Stepper_runStep>
		  Stepper_runStep(4);
 8001638:	2004      	movs	r0, #4
 800163a:	f7ff faf7 	bl	8000c2c <Stepper_runStep>
		  state = 0;
 800163e:	4b17      	ldr	r3, [pc, #92]	; (800169c <main+0x260>)
 8001640:	2200      	movs	r2, #0
 8001642:	601a      	str	r2, [r3, #0]
	  }

	  selectPacket(1);
 8001644:	2001      	movs	r0, #1
 8001646:	f7ff fd29 	bl	800109c <selectPacket>
	  if(state){
 800164a:	e7e8      	b.n	800161e <main+0x1e2>
 800164c:	24000ce4 	.word	0x24000ce4
 8001650:	24000a34 	.word	0x24000a34
 8001654:	000f4240 	.word	0x000f4240
 8001658:	24000c94 	.word	0x24000c94
 800165c:	58021400 	.word	0x58021400
 8001660:	24000eb4 	.word	0x24000eb4
 8001664:	24000970 	.word	0x24000970
 8001668:	58021000 	.word	0x58021000
 800166c:	24000c48 	.word	0x24000c48
 8001670:	24000dac 	.word	0x24000dac
 8001674:	00000000 	.word	0x00000000
 8001678:	45480000 	.word	0x45480000
 800167c:	c5480000 	.word	0xc5480000
 8001680:	3d4ccccd 	.word	0x3d4ccccd
 8001684:	24000c98 	.word	0x24000c98
 8001688:	24000a80 	.word	0x24000a80
 800168c:	2400051c 	.word	0x2400051c
 8001690:	24000ce8 	.word	0x24000ce8
 8001694:	24000b54 	.word	0x24000b54
 8001698:	2400048c 	.word	0x2400048c
 800169c:	24000380 	.word	0x24000380

080016a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b09c      	sub	sp, #112	; 0x70
 80016a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016aa:	224c      	movs	r2, #76	; 0x4c
 80016ac:	2100      	movs	r1, #0
 80016ae:	4618      	mov	r0, r3
 80016b0:	f00e f86c 	bl	800f78c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016b4:	1d3b      	adds	r3, r7, #4
 80016b6:	2220      	movs	r2, #32
 80016b8:	2100      	movs	r1, #0
 80016ba:	4618      	mov	r0, r3
 80016bc:	f00e f866 	bl	800f78c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80016c0:	2002      	movs	r0, #2
 80016c2:	f006 fe1d 	bl	8008300 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80016c6:	2300      	movs	r3, #0
 80016c8:	603b      	str	r3, [r7, #0]
 80016ca:	4b35      	ldr	r3, [pc, #212]	; (80017a0 <SystemClock_Config+0x100>)
 80016cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016ce:	4a34      	ldr	r2, [pc, #208]	; (80017a0 <SystemClock_Config+0x100>)
 80016d0:	f023 0301 	bic.w	r3, r3, #1
 80016d4:	62d3      	str	r3, [r2, #44]	; 0x2c
 80016d6:	4b32      	ldr	r3, [pc, #200]	; (80017a0 <SystemClock_Config+0x100>)
 80016d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016da:	f003 0301 	and.w	r3, r3, #1
 80016de:	603b      	str	r3, [r7, #0]
 80016e0:	4b30      	ldr	r3, [pc, #192]	; (80017a4 <SystemClock_Config+0x104>)
 80016e2:	699b      	ldr	r3, [r3, #24]
 80016e4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80016e8:	4a2e      	ldr	r2, [pc, #184]	; (80017a4 <SystemClock_Config+0x104>)
 80016ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016ee:	6193      	str	r3, [r2, #24]
 80016f0:	4b2c      	ldr	r3, [pc, #176]	; (80017a4 <SystemClock_Config+0x104>)
 80016f2:	699b      	ldr	r3, [r3, #24]
 80016f4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80016f8:	603b      	str	r3, [r7, #0]
 80016fa:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80016fc:	bf00      	nop
 80016fe:	4b29      	ldr	r3, [pc, #164]	; (80017a4 <SystemClock_Config+0x104>)
 8001700:	699b      	ldr	r3, [r3, #24]
 8001702:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001706:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800170a:	d1f8      	bne.n	80016fe <SystemClock_Config+0x5e>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 800170c:	4b26      	ldr	r3, [pc, #152]	; (80017a8 <SystemClock_Config+0x108>)
 800170e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001710:	4a25      	ldr	r2, [pc, #148]	; (80017a8 <SystemClock_Config+0x108>)
 8001712:	f023 0303 	bic.w	r3, r3, #3
 8001716:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8001718:	2322      	movs	r3, #34	; 0x22
 800171a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800171c:	2301      	movs	r3, #1
 800171e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001720:	2340      	movs	r3, #64	; 0x40
 8001722:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001724:	2301      	movs	r3, #1
 8001726:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001728:	2302      	movs	r3, #2
 800172a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800172c:	2300      	movs	r3, #0
 800172e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001730:	2304      	movs	r3, #4
 8001732:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 25;
 8001734:	2319      	movs	r3, #25
 8001736:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001738:	2302      	movs	r3, #2
 800173a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800173c:	2304      	movs	r3, #4
 800173e:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001740:	2302      	movs	r3, #2
 8001742:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001744:	230c      	movs	r3, #12
 8001746:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001748:	2300      	movs	r3, #0
 800174a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800174c:	2300      	movs	r3, #0
 800174e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001750:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001754:	4618      	mov	r0, r3
 8001756:	f006 fe1d 	bl	8008394 <HAL_RCC_OscConfig>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d001      	beq.n	8001764 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001760:	f000 ff38 	bl	80025d4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001764:	233f      	movs	r3, #63	; 0x3f
 8001766:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001768:	2303      	movs	r3, #3
 800176a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800176c:	2300      	movs	r3, #0
 800176e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001770:	2308      	movs	r3, #8
 8001772:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8001774:	2300      	movs	r3, #0
 8001776:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001778:	2340      	movs	r3, #64	; 0x40
 800177a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800177c:	2300      	movs	r3, #0
 800177e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8001780:	2300      	movs	r3, #0
 8001782:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001784:	1d3b      	adds	r3, r7, #4
 8001786:	2102      	movs	r1, #2
 8001788:	4618      	mov	r0, r3
 800178a:	f007 fa2f 	bl	8008bec <HAL_RCC_ClockConfig>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <SystemClock_Config+0xf8>
  {
    Error_Handler();
 8001794:	f000 ff1e 	bl	80025d4 <Error_Handler>
  }
}
 8001798:	bf00      	nop
 800179a:	3770      	adds	r7, #112	; 0x70
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	58000400 	.word	0x58000400
 80017a4:	58024800 	.word	0x58024800
 80017a8:	58024400 	.word	0x58024400

080017ac <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b088      	sub	sp, #32
 80017b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80017b2:	1d3b      	adds	r3, r7, #4
 80017b4:	2200      	movs	r2, #0
 80017b6:	601a      	str	r2, [r3, #0]
 80017b8:	605a      	str	r2, [r3, #4]
 80017ba:	609a      	str	r2, [r3, #8]
 80017bc:	60da      	str	r2, [r3, #12]
 80017be:	611a      	str	r2, [r3, #16]
 80017c0:	615a      	str	r2, [r3, #20]
 80017c2:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Common config
  */
  hadc3.Instance = ADC3;
 80017c4:	4b29      	ldr	r3, [pc, #164]	; (800186c <MX_ADC3_Init+0xc0>)
 80017c6:	4a2a      	ldr	r2, [pc, #168]	; (8001870 <MX_ADC3_Init+0xc4>)
 80017c8:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80017ca:	4b28      	ldr	r3, [pc, #160]	; (800186c <MX_ADC3_Init+0xc0>)
 80017cc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80017d0:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 80017d2:	4b26      	ldr	r3, [pc, #152]	; (800186c <MX_ADC3_Init+0xc0>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80017d8:	4b24      	ldr	r3, [pc, #144]	; (800186c <MX_ADC3_Init+0xc0>)
 80017da:	2200      	movs	r2, #0
 80017dc:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80017de:	4b23      	ldr	r3, [pc, #140]	; (800186c <MX_ADC3_Init+0xc0>)
 80017e0:	2204      	movs	r2, #4
 80017e2:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80017e4:	4b21      	ldr	r3, [pc, #132]	; (800186c <MX_ADC3_Init+0xc0>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = ENABLE;
 80017ea:	4b20      	ldr	r3, [pc, #128]	; (800186c <MX_ADC3_Init+0xc0>)
 80017ec:	2201      	movs	r2, #1
 80017ee:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 1;
 80017f0:	4b1e      	ldr	r3, [pc, #120]	; (800186c <MX_ADC3_Init+0xc0>)
 80017f2:	2201      	movs	r2, #1
 80017f4:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80017f6:	4b1d      	ldr	r3, [pc, #116]	; (800186c <MX_ADC3_Init+0xc0>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017fc:	4b1b      	ldr	r3, [pc, #108]	; (800186c <MX_ADC3_Init+0xc0>)
 80017fe:	2200      	movs	r2, #0
 8001800:	625a      	str	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001802:	4b1a      	ldr	r3, [pc, #104]	; (800186c <MX_ADC3_Init+0xc0>)
 8001804:	2200      	movs	r2, #0
 8001806:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8001808:	4b18      	ldr	r3, [pc, #96]	; (800186c <MX_ADC3_Init+0xc0>)
 800180a:	2200      	movs	r2, #0
 800180c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800180e:	4b17      	ldr	r3, [pc, #92]	; (800186c <MX_ADC3_Init+0xc0>)
 8001810:	2200      	movs	r2, #0
 8001812:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001814:	4b15      	ldr	r3, [pc, #84]	; (800186c <MX_ADC3_Init+0xc0>)
 8001816:	2200      	movs	r2, #0
 8001818:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 800181a:	4b14      	ldr	r3, [pc, #80]	; (800186c <MX_ADC3_Init+0xc0>)
 800181c:	2200      	movs	r2, #0
 800181e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001822:	4812      	ldr	r0, [pc, #72]	; (800186c <MX_ADC3_Init+0xc0>)
 8001824:	f002 f8e6 	bl	80039f4 <HAL_ADC_Init>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <MX_ADC3_Init+0x86>
  {
    Error_Handler();
 800182e:	f000 fed1 	bl	80025d4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001832:	4b10      	ldr	r3, [pc, #64]	; (8001874 <MX_ADC3_Init+0xc8>)
 8001834:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001836:	2306      	movs	r3, #6
 8001838:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800183a:	2300      	movs	r3, #0
 800183c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800183e:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001842:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001844:	2304      	movs	r3, #4
 8001846:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001848:	2300      	movs	r3, #0
 800184a:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 800184c:	2300      	movs	r3, #0
 800184e:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001850:	1d3b      	adds	r3, r7, #4
 8001852:	4619      	mov	r1, r3
 8001854:	4805      	ldr	r0, [pc, #20]	; (800186c <MX_ADC3_Init+0xc0>)
 8001856:	f002 fa6d 	bl	8003d34 <HAL_ADC_ConfigChannel>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <MX_ADC3_Init+0xb8>
  {
    Error_Handler();
 8001860:	f000 feb8 	bl	80025d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001864:	bf00      	nop
 8001866:	3720      	adds	r7, #32
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	24000be4 	.word	0x24000be4
 8001870:	58026000 	.word	0x58026000
 8001874:	04300002 	.word	0x04300002

08001878 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE END ETH_Init 0 */

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 800187c:	4b22      	ldr	r3, [pc, #136]	; (8001908 <MX_ETH_Init+0x90>)
 800187e:	4a23      	ldr	r2, [pc, #140]	; (800190c <MX_ETH_Init+0x94>)
 8001880:	601a      	str	r2, [r3, #0]
  heth.Init.MACAddr[0] =   0x00;
 8001882:	4b21      	ldr	r3, [pc, #132]	; (8001908 <MX_ETH_Init+0x90>)
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	2200      	movs	r2, #0
 8001888:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[1] =   0x80;
 800188a:	4b1f      	ldr	r3, [pc, #124]	; (8001908 <MX_ETH_Init+0x90>)
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	3301      	adds	r3, #1
 8001890:	2280      	movs	r2, #128	; 0x80
 8001892:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[2] =   0xE1;
 8001894:	4b1c      	ldr	r3, [pc, #112]	; (8001908 <MX_ETH_Init+0x90>)
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	3302      	adds	r3, #2
 800189a:	22e1      	movs	r2, #225	; 0xe1
 800189c:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[3] =   0x00;
 800189e:	4b1a      	ldr	r3, [pc, #104]	; (8001908 <MX_ETH_Init+0x90>)
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	3303      	adds	r3, #3
 80018a4:	2200      	movs	r2, #0
 80018a6:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[4] =   0x00;
 80018a8:	4b17      	ldr	r3, [pc, #92]	; (8001908 <MX_ETH_Init+0x90>)
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	3304      	adds	r3, #4
 80018ae:	2200      	movs	r2, #0
 80018b0:	701a      	strb	r2, [r3, #0]
  heth.Init.MACAddr[5] =   0x00;
 80018b2:	4b15      	ldr	r3, [pc, #84]	; (8001908 <MX_ETH_Init+0x90>)
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	3305      	adds	r3, #5
 80018b8:	2200      	movs	r2, #0
 80018ba:	701a      	strb	r2, [r3, #0]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80018bc:	4b12      	ldr	r3, [pc, #72]	; (8001908 <MX_ETH_Init+0x90>)
 80018be:	2201      	movs	r2, #1
 80018c0:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80018c2:	4b11      	ldr	r3, [pc, #68]	; (8001908 <MX_ETH_Init+0x90>)
 80018c4:	4a12      	ldr	r2, [pc, #72]	; (8001910 <MX_ETH_Init+0x98>)
 80018c6:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80018c8:	4b0f      	ldr	r3, [pc, #60]	; (8001908 <MX_ETH_Init+0x90>)
 80018ca:	4a12      	ldr	r2, [pc, #72]	; (8001914 <MX_ETH_Init+0x9c>)
 80018cc:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80018ce:	4b0e      	ldr	r3, [pc, #56]	; (8001908 <MX_ETH_Init+0x90>)
 80018d0:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80018d4:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80018d6:	480c      	ldr	r0, [pc, #48]	; (8001908 <MX_ETH_Init+0x90>)
 80018d8:	f005 fdd0 	bl	800747c <HAL_ETH_Init>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <MX_ETH_Init+0x6e>
  {
    Error_Handler();
 80018e2:	f000 fe77 	bl	80025d4 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80018e6:	2234      	movs	r2, #52	; 0x34
 80018e8:	2100      	movs	r1, #0
 80018ea:	480b      	ldr	r0, [pc, #44]	; (8001918 <MX_ETH_Init+0xa0>)
 80018ec:	f00d ff4e 	bl	800f78c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80018f0:	4b09      	ldr	r3, [pc, #36]	; (8001918 <MX_ETH_Init+0xa0>)
 80018f2:	2221      	movs	r2, #33	; 0x21
 80018f4:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80018f6:	4b08      	ldr	r3, [pc, #32]	; (8001918 <MX_ETH_Init+0xa0>)
 80018f8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80018fc:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80018fe:	4b06      	ldr	r3, [pc, #24]	; (8001918 <MX_ETH_Init+0xa0>)
 8001900:	2200      	movs	r2, #0
 8001902:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001904:	bf00      	nop
 8001906:	bd80      	pop	{r7, pc}
 8001908:	24000df8 	.word	0x24000df8
 800190c:	40028000 	.word	0x40028000
 8001910:	24000070 	.word	0x24000070
 8001914:	24000010 	.word	0x24000010
 8001918:	24000e80 	.word	0x24000e80

0800191c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001920:	4b27      	ldr	r3, [pc, #156]	; (80019c0 <MX_SPI3_Init+0xa4>)
 8001922:	4a28      	ldr	r2, [pc, #160]	; (80019c4 <MX_SPI3_Init+0xa8>)
 8001924:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001926:	4b26      	ldr	r3, [pc, #152]	; (80019c0 <MX_SPI3_Init+0xa4>)
 8001928:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800192c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800192e:	4b24      	ldr	r3, [pc, #144]	; (80019c0 <MX_SPI3_Init+0xa4>)
 8001930:	2200      	movs	r2, #0
 8001932:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8001934:	4b22      	ldr	r3, [pc, #136]	; (80019c0 <MX_SPI3_Init+0xa4>)
 8001936:	2203      	movs	r2, #3
 8001938:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800193a:	4b21      	ldr	r3, [pc, #132]	; (80019c0 <MX_SPI3_Init+0xa4>)
 800193c:	2200      	movs	r2, #0
 800193e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001940:	4b1f      	ldr	r3, [pc, #124]	; (80019c0 <MX_SPI3_Init+0xa4>)
 8001942:	2200      	movs	r2, #0
 8001944:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001946:	4b1e      	ldr	r3, [pc, #120]	; (80019c0 <MX_SPI3_Init+0xa4>)
 8001948:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800194c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800194e:	4b1c      	ldr	r3, [pc, #112]	; (80019c0 <MX_SPI3_Init+0xa4>)
 8001950:	2200      	movs	r2, #0
 8001952:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001954:	4b1a      	ldr	r3, [pc, #104]	; (80019c0 <MX_SPI3_Init+0xa4>)
 8001956:	2200      	movs	r2, #0
 8001958:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800195a:	4b19      	ldr	r3, [pc, #100]	; (80019c0 <MX_SPI3_Init+0xa4>)
 800195c:	2200      	movs	r2, #0
 800195e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001960:	4b17      	ldr	r3, [pc, #92]	; (80019c0 <MX_SPI3_Init+0xa4>)
 8001962:	2200      	movs	r2, #0
 8001964:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8001966:	4b16      	ldr	r3, [pc, #88]	; (80019c0 <MX_SPI3_Init+0xa4>)
 8001968:	2200      	movs	r2, #0
 800196a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800196c:	4b14      	ldr	r3, [pc, #80]	; (80019c0 <MX_SPI3_Init+0xa4>)
 800196e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001972:	635a      	str	r2, [r3, #52]	; 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001974:	4b12      	ldr	r3, [pc, #72]	; (80019c0 <MX_SPI3_Init+0xa4>)
 8001976:	2200      	movs	r2, #0
 8001978:	639a      	str	r2, [r3, #56]	; 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800197a:	4b11      	ldr	r3, [pc, #68]	; (80019c0 <MX_SPI3_Init+0xa4>)
 800197c:	2200      	movs	r2, #0
 800197e:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001980:	4b0f      	ldr	r3, [pc, #60]	; (80019c0 <MX_SPI3_Init+0xa4>)
 8001982:	2200      	movs	r2, #0
 8001984:	641a      	str	r2, [r3, #64]	; 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001986:	4b0e      	ldr	r3, [pc, #56]	; (80019c0 <MX_SPI3_Init+0xa4>)
 8001988:	2200      	movs	r2, #0
 800198a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800198c:	4b0c      	ldr	r3, [pc, #48]	; (80019c0 <MX_SPI3_Init+0xa4>)
 800198e:	2200      	movs	r2, #0
 8001990:	649a      	str	r2, [r3, #72]	; 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001992:	4b0b      	ldr	r3, [pc, #44]	; (80019c0 <MX_SPI3_Init+0xa4>)
 8001994:	2200      	movs	r2, #0
 8001996:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001998:	4b09      	ldr	r3, [pc, #36]	; (80019c0 <MX_SPI3_Init+0xa4>)
 800199a:	2200      	movs	r2, #0
 800199c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800199e:	4b08      	ldr	r3, [pc, #32]	; (80019c0 <MX_SPI3_Init+0xa4>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80019a4:	4b06      	ldr	r3, [pc, #24]	; (80019c0 <MX_SPI3_Init+0xa4>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80019aa:	4805      	ldr	r0, [pc, #20]	; (80019c0 <MX_SPI3_Init+0xa4>)
 80019ac:	f009 fe30 	bl	800b610 <HAL_SPI_Init>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <MX_SPI3_Init+0x9e>
  {
    Error_Handler();
 80019b6:	f000 fe0d 	bl	80025d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80019ba:	bf00      	nop
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	24000acc 	.word	0x24000acc
 80019c4:	40003c00 	.word	0x40003c00

080019c8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b08c      	sub	sp, #48	; 0x30
 80019cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80019ce:	f107 030c 	add.w	r3, r7, #12
 80019d2:	2224      	movs	r2, #36	; 0x24
 80019d4:	2100      	movs	r1, #0
 80019d6:	4618      	mov	r0, r3
 80019d8:	f00d fed8 	bl	800f78c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019dc:	463b      	mov	r3, r7
 80019de:	2200      	movs	r2, #0
 80019e0:	601a      	str	r2, [r3, #0]
 80019e2:	605a      	str	r2, [r3, #4]
 80019e4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80019e6:	4b23      	ldr	r3, [pc, #140]	; (8001a74 <MX_TIM1_Init+0xac>)
 80019e8:	4a23      	ldr	r2, [pc, #140]	; (8001a78 <MX_TIM1_Init+0xb0>)
 80019ea:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80019ec:	4b21      	ldr	r3, [pc, #132]	; (8001a74 <MX_TIM1_Init+0xac>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019f2:	4b20      	ldr	r3, [pc, #128]	; (8001a74 <MX_TIM1_Init+0xac>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80019f8:	4b1e      	ldr	r3, [pc, #120]	; (8001a74 <MX_TIM1_Init+0xac>)
 80019fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80019fe:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a00:	4b1c      	ldr	r3, [pc, #112]	; (8001a74 <MX_TIM1_Init+0xac>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a06:	4b1b      	ldr	r3, [pc, #108]	; (8001a74 <MX_TIM1_Init+0xac>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a0c:	4b19      	ldr	r3, [pc, #100]	; (8001a74 <MX_TIM1_Init+0xac>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001a12:	2303      	movs	r3, #3
 8001a14:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a16:	2300      	movs	r3, #0
 8001a18:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001a22:	2300      	movs	r3, #0
 8001a24:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a26:	2300      	movs	r3, #0
 8001a28:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001a32:	2300      	movs	r3, #0
 8001a34:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001a36:	f107 030c 	add.w	r3, r7, #12
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	480d      	ldr	r0, [pc, #52]	; (8001a74 <MX_TIM1_Init+0xac>)
 8001a3e:	f00a f9dd 	bl	800bdfc <HAL_TIM_Encoder_Init>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d001      	beq.n	8001a4c <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8001a48:	f000 fdc4 	bl	80025d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001a50:	2300      	movs	r3, #0
 8001a52:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a54:	2300      	movs	r3, #0
 8001a56:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a58:	463b      	mov	r3, r7
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	4805      	ldr	r0, [pc, #20]	; (8001a74 <MX_TIM1_Init+0xac>)
 8001a5e:	f00b fa89 	bl	800cf74 <HAL_TIMEx_MasterConfigSynchronization>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001a68:	f000 fdb4 	bl	80025d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001a6c:	bf00      	nop
 8001a6e:	3730      	adds	r7, #48	; 0x30
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	24000c98 	.word	0x24000c98
 8001a78:	40010000 	.word	0x40010000

08001a7c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b08c      	sub	sp, #48	; 0x30
 8001a80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a82:	f107 030c 	add.w	r3, r7, #12
 8001a86:	2224      	movs	r2, #36	; 0x24
 8001a88:	2100      	movs	r1, #0
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f00d fe7e 	bl	800f78c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a90:	463b      	mov	r3, r7
 8001a92:	2200      	movs	r2, #0
 8001a94:	601a      	str	r2, [r3, #0]
 8001a96:	605a      	str	r2, [r3, #4]
 8001a98:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a9a:	4b21      	ldr	r3, [pc, #132]	; (8001b20 <MX_TIM2_Init+0xa4>)
 8001a9c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001aa0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001aa2:	4b1f      	ldr	r3, [pc, #124]	; (8001b20 <MX_TIM2_Init+0xa4>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aa8:	4b1d      	ldr	r3, [pc, #116]	; (8001b20 <MX_TIM2_Init+0xa4>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001aae:	4b1c      	ldr	r3, [pc, #112]	; (8001b20 <MX_TIM2_Init+0xa4>)
 8001ab0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ab4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ab6:	4b1a      	ldr	r3, [pc, #104]	; (8001b20 <MX_TIM2_Init+0xa4>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001abc:	4b18      	ldr	r3, [pc, #96]	; (8001b20 <MX_TIM2_Init+0xa4>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001aca:	2301      	movs	r3, #1
 8001acc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ada:	2301      	movs	r3, #1
 8001adc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001ae6:	f107 030c 	add.w	r3, r7, #12
 8001aea:	4619      	mov	r1, r3
 8001aec:	480c      	ldr	r0, [pc, #48]	; (8001b20 <MX_TIM2_Init+0xa4>)
 8001aee:	f00a f985 	bl	800bdfc <HAL_TIM_Encoder_Init>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8001af8:	f000 fd6c 	bl	80025d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001afc:	2300      	movs	r3, #0
 8001afe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b00:	2300      	movs	r3, #0
 8001b02:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b04:	463b      	mov	r3, r7
 8001b06:	4619      	mov	r1, r3
 8001b08:	4805      	ldr	r0, [pc, #20]	; (8001b20 <MX_TIM2_Init+0xa4>)
 8001b0a:	f00b fa33 	bl	800cf74 <HAL_TIMEx_MasterConfigSynchronization>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001b14:	f000 fd5e 	bl	80025d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b18:	bf00      	nop
 8001b1a:	3730      	adds	r7, #48	; 0x30
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	24000ce8 	.word	0x24000ce8

08001b24 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b08c      	sub	sp, #48	; 0x30
 8001b28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b2a:	f107 030c 	add.w	r3, r7, #12
 8001b2e:	2224      	movs	r2, #36	; 0x24
 8001b30:	2100      	movs	r1, #0
 8001b32:	4618      	mov	r0, r3
 8001b34:	f00d fe2a 	bl	800f78c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b38:	463b      	mov	r3, r7
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	601a      	str	r2, [r3, #0]
 8001b3e:	605a      	str	r2, [r3, #4]
 8001b40:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b42:	4b21      	ldr	r3, [pc, #132]	; (8001bc8 <MX_TIM3_Init+0xa4>)
 8001b44:	4a21      	ldr	r2, [pc, #132]	; (8001bcc <MX_TIM3_Init+0xa8>)
 8001b46:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001b48:	4b1f      	ldr	r3, [pc, #124]	; (8001bc8 <MX_TIM3_Init+0xa4>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b4e:	4b1e      	ldr	r3, [pc, #120]	; (8001bc8 <MX_TIM3_Init+0xa4>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001b54:	4b1c      	ldr	r3, [pc, #112]	; (8001bc8 <MX_TIM3_Init+0xa4>)
 8001b56:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b5a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b5c:	4b1a      	ldr	r3, [pc, #104]	; (8001bc8 <MX_TIM3_Init+0xa4>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b62:	4b19      	ldr	r3, [pc, #100]	; (8001bc8 <MX_TIM3_Init+0xa4>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001b68:	2303      	movs	r3, #3
 8001b6a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b70:	2301      	movs	r3, #1
 8001b72:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b74:	2300      	movs	r3, #0
 8001b76:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b80:	2301      	movs	r3, #1
 8001b82:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b84:	2300      	movs	r3, #0
 8001b86:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001b8c:	f107 030c 	add.w	r3, r7, #12
 8001b90:	4619      	mov	r1, r3
 8001b92:	480d      	ldr	r0, [pc, #52]	; (8001bc8 <MX_TIM3_Init+0xa4>)
 8001b94:	f00a f932 	bl	800bdfc <HAL_TIM_Encoder_Init>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001b9e:	f000 fd19 	bl	80025d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001baa:	463b      	mov	r3, r7
 8001bac:	4619      	mov	r1, r3
 8001bae:	4806      	ldr	r0, [pc, #24]	; (8001bc8 <MX_TIM3_Init+0xa4>)
 8001bb0:	f00b f9e0 	bl	800cf74 <HAL_TIMEx_MasterConfigSynchronization>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d001      	beq.n	8001bbe <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001bba:	f000 fd0b 	bl	80025d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001bbe:	bf00      	nop
 8001bc0:	3730      	adds	r7, #48	; 0x30
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	24000a80 	.word	0x24000a80
 8001bcc:	40000400 	.word	0x40000400

08001bd0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b08c      	sub	sp, #48	; 0x30
 8001bd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001bd6:	f107 030c 	add.w	r3, r7, #12
 8001bda:	2224      	movs	r2, #36	; 0x24
 8001bdc:	2100      	movs	r1, #0
 8001bde:	4618      	mov	r0, r3
 8001be0:	f00d fdd4 	bl	800f78c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001be4:	463b      	mov	r3, r7
 8001be6:	2200      	movs	r2, #0
 8001be8:	601a      	str	r2, [r3, #0]
 8001bea:	605a      	str	r2, [r3, #4]
 8001bec:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001bee:	4b21      	ldr	r3, [pc, #132]	; (8001c74 <MX_TIM4_Init+0xa4>)
 8001bf0:	4a21      	ldr	r2, [pc, #132]	; (8001c78 <MX_TIM4_Init+0xa8>)
 8001bf2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001bf4:	4b1f      	ldr	r3, [pc, #124]	; (8001c74 <MX_TIM4_Init+0xa4>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bfa:	4b1e      	ldr	r3, [pc, #120]	; (8001c74 <MX_TIM4_Init+0xa4>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001c00:	4b1c      	ldr	r3, [pc, #112]	; (8001c74 <MX_TIM4_Init+0xa4>)
 8001c02:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c06:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c08:	4b1a      	ldr	r3, [pc, #104]	; (8001c74 <MX_TIM4_Init+0xa4>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c0e:	4b19      	ldr	r3, [pc, #100]	; (8001c74 <MX_TIM4_Init+0xa4>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001c14:	2303      	movs	r3, #3
 8001c16:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c20:	2300      	movs	r3, #0
 8001c22:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001c24:	2300      	movs	r3, #0
 8001c26:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c30:	2300      	movs	r3, #0
 8001c32:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001c34:	2300      	movs	r3, #0
 8001c36:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001c38:	f107 030c 	add.w	r3, r7, #12
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	480d      	ldr	r0, [pc, #52]	; (8001c74 <MX_TIM4_Init+0xa4>)
 8001c40:	f00a f8dc 	bl	800bdfc <HAL_TIM_Encoder_Init>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001c4a:	f000 fcc3 	bl	80025d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c52:	2300      	movs	r3, #0
 8001c54:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001c56:	463b      	mov	r3, r7
 8001c58:	4619      	mov	r1, r3
 8001c5a:	4806      	ldr	r0, [pc, #24]	; (8001c74 <MX_TIM4_Init+0xa4>)
 8001c5c:	f00b f98a 	bl	800cf74 <HAL_TIMEx_MasterConfigSynchronization>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d001      	beq.n	8001c6a <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001c66:	f000 fcb5 	bl	80025d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001c6a:	bf00      	nop
 8001c6c:	3730      	adds	r7, #48	; 0x30
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	2400051c 	.word	0x2400051c
 8001c78:	40000800 	.word	0x40000800

08001c7c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b088      	sub	sp, #32
 8001c80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c82:	f107 0310 	add.w	r3, r7, #16
 8001c86:	2200      	movs	r2, #0
 8001c88:	601a      	str	r2, [r3, #0]
 8001c8a:	605a      	str	r2, [r3, #4]
 8001c8c:	609a      	str	r2, [r3, #8]
 8001c8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c90:	1d3b      	adds	r3, r7, #4
 8001c92:	2200      	movs	r2, #0
 8001c94:	601a      	str	r2, [r3, #0]
 8001c96:	605a      	str	r2, [r3, #4]
 8001c98:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001c9a:	4b1d      	ldr	r3, [pc, #116]	; (8001d10 <MX_TIM5_Init+0x94>)
 8001c9c:	4a1d      	ldr	r2, [pc, #116]	; (8001d14 <MX_TIM5_Init+0x98>)
 8001c9e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001ca0:	4b1b      	ldr	r3, [pc, #108]	; (8001d10 <MX_TIM5_Init+0x94>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ca6:	4b1a      	ldr	r3, [pc, #104]	; (8001d10 <MX_TIM5_Init+0x94>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 50000;
 8001cac:	4b18      	ldr	r3, [pc, #96]	; (8001d10 <MX_TIM5_Init+0x94>)
 8001cae:	f24c 3250 	movw	r2, #50000	; 0xc350
 8001cb2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cb4:	4b16      	ldr	r3, [pc, #88]	; (8001d10 <MX_TIM5_Init+0x94>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cba:	4b15      	ldr	r3, [pc, #84]	; (8001d10 <MX_TIM5_Init+0x94>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001cc0:	4813      	ldr	r0, [pc, #76]	; (8001d10 <MX_TIM5_Init+0x94>)
 8001cc2:	f009 fdc6 	bl	800b852 <HAL_TIM_Base_Init>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001ccc:	f000 fc82 	bl	80025d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cd4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001cd6:	f107 0310 	add.w	r3, r7, #16
 8001cda:	4619      	mov	r1, r3
 8001cdc:	480c      	ldr	r0, [pc, #48]	; (8001d10 <MX_TIM5_Init+0x94>)
 8001cde:	f00a fbf5 	bl	800c4cc <HAL_TIM_ConfigClockSource>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d001      	beq.n	8001cec <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001ce8:	f000 fc74 	bl	80025d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cec:	2300      	movs	r3, #0
 8001cee:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001cf4:	1d3b      	adds	r3, r7, #4
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	4805      	ldr	r0, [pc, #20]	; (8001d10 <MX_TIM5_Init+0x94>)
 8001cfa:	f00b f93b 	bl	800cf74 <HAL_TIMEx_MasterConfigSynchronization>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001d04:	f000 fc66 	bl	80025d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001d08:	bf00      	nop
 8001d0a:	3720      	adds	r7, #32
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	24000a34 	.word	0x24000a34
 8001d14:	40000c00 	.word	0x40000c00

08001d18 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b08c      	sub	sp, #48	; 0x30
 8001d1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d1e:	f107 0320 	add.w	r3, r7, #32
 8001d22:	2200      	movs	r2, #0
 8001d24:	601a      	str	r2, [r3, #0]
 8001d26:	605a      	str	r2, [r3, #4]
 8001d28:	609a      	str	r2, [r3, #8]
 8001d2a:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d2c:	1d3b      	adds	r3, r7, #4
 8001d2e:	2200      	movs	r2, #0
 8001d30:	601a      	str	r2, [r3, #0]
 8001d32:	605a      	str	r2, [r3, #4]
 8001d34:	609a      	str	r2, [r3, #8]
 8001d36:	60da      	str	r2, [r3, #12]
 8001d38:	611a      	str	r2, [r3, #16]
 8001d3a:	615a      	str	r2, [r3, #20]
 8001d3c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001d3e:	4b26      	ldr	r3, [pc, #152]	; (8001dd8 <MX_TIM12_Init+0xc0>)
 8001d40:	4a26      	ldr	r2, [pc, #152]	; (8001ddc <MX_TIM12_Init+0xc4>)
 8001d42:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8001d44:	4b24      	ldr	r3, [pc, #144]	; (8001dd8 <MX_TIM12_Init+0xc0>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d4a:	4b23      	ldr	r3, [pc, #140]	; (8001dd8 <MX_TIM12_Init+0xc0>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 62500;
 8001d50:	4b21      	ldr	r3, [pc, #132]	; (8001dd8 <MX_TIM12_Init+0xc0>)
 8001d52:	f24f 4224 	movw	r2, #62500	; 0xf424
 8001d56:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d58:	4b1f      	ldr	r3, [pc, #124]	; (8001dd8 <MX_TIM12_Init+0xc0>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d5e:	4b1e      	ldr	r3, [pc, #120]	; (8001dd8 <MX_TIM12_Init+0xc0>)
 8001d60:	2280      	movs	r2, #128	; 0x80
 8001d62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8001d64:	481c      	ldr	r0, [pc, #112]	; (8001dd8 <MX_TIM12_Init+0xc0>)
 8001d66:	f009 fd74 	bl	800b852 <HAL_TIM_Base_Init>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d001      	beq.n	8001d74 <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 8001d70:	f000 fc30 	bl	80025d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d78:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8001d7a:	f107 0320 	add.w	r3, r7, #32
 8001d7e:	4619      	mov	r1, r3
 8001d80:	4815      	ldr	r0, [pc, #84]	; (8001dd8 <MX_TIM12_Init+0xc0>)
 8001d82:	f00a fba3 	bl	800c4cc <HAL_TIM_ConfigClockSource>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d001      	beq.n	8001d90 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8001d8c:	f000 fc22 	bl	80025d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001d90:	4811      	ldr	r0, [pc, #68]	; (8001dd8 <MX_TIM12_Init+0xc0>)
 8001d92:	f009 fe2d 	bl	800b9f0 <HAL_TIM_PWM_Init>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d001      	beq.n	8001da0 <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 8001d9c:	f000 fc1a 	bl	80025d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001da0:	2360      	movs	r3, #96	; 0x60
 8001da2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 31250;
 8001da4:	f647 2312 	movw	r3, #31250	; 0x7a12
 8001da8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001daa:	2300      	movs	r3, #0
 8001dac:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dae:	2300      	movs	r3, #0
 8001db0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001db2:	1d3b      	adds	r3, r7, #4
 8001db4:	2204      	movs	r2, #4
 8001db6:	4619      	mov	r1, r3
 8001db8:	4807      	ldr	r0, [pc, #28]	; (8001dd8 <MX_TIM12_Init+0xc0>)
 8001dba:	f00a fa73 	bl	800c2a4 <HAL_TIM_PWM_ConfigChannel>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d001      	beq.n	8001dc8 <MX_TIM12_Init+0xb0>
  {
    Error_Handler();
 8001dc4:	f000 fc06 	bl	80025d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001dc8:	4803      	ldr	r0, [pc, #12]	; (8001dd8 <MX_TIM12_Init+0xc0>)
 8001dca:	f000 fff1 	bl	8002db0 <HAL_TIM_MspPostInit>

}
 8001dce:	bf00      	nop
 8001dd0:	3730      	adds	r7, #48	; 0x30
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	24000dac 	.word	0x24000dac
 8001ddc:	40001800 	.word	0x40001800

08001de0 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b088      	sub	sp, #32
 8001de4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001de6:	1d3b      	adds	r3, r7, #4
 8001de8:	2200      	movs	r2, #0
 8001dea:	601a      	str	r2, [r3, #0]
 8001dec:	605a      	str	r2, [r3, #4]
 8001dee:	609a      	str	r2, [r3, #8]
 8001df0:	60da      	str	r2, [r3, #12]
 8001df2:	611a      	str	r2, [r3, #16]
 8001df4:	615a      	str	r2, [r3, #20]
 8001df6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8001df8:	4b1e      	ldr	r3, [pc, #120]	; (8001e74 <MX_TIM13_Init+0x94>)
 8001dfa:	4a1f      	ldr	r2, [pc, #124]	; (8001e78 <MX_TIM13_Init+0x98>)
 8001dfc:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 0;
 8001dfe:	4b1d      	ldr	r3, [pc, #116]	; (8001e74 <MX_TIM13_Init+0x94>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e04:	4b1b      	ldr	r3, [pc, #108]	; (8001e74 <MX_TIM13_Init+0x94>)
 8001e06:	2200      	movs	r2, #0
 8001e08:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 62500;
 8001e0a:	4b1a      	ldr	r3, [pc, #104]	; (8001e74 <MX_TIM13_Init+0x94>)
 8001e0c:	f24f 4224 	movw	r2, #62500	; 0xf424
 8001e10:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e12:	4b18      	ldr	r3, [pc, #96]	; (8001e74 <MX_TIM13_Init+0x94>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e18:	4b16      	ldr	r3, [pc, #88]	; (8001e74 <MX_TIM13_Init+0x94>)
 8001e1a:	2280      	movs	r2, #128	; 0x80
 8001e1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8001e1e:	4815      	ldr	r0, [pc, #84]	; (8001e74 <MX_TIM13_Init+0x94>)
 8001e20:	f009 fd17 	bl	800b852 <HAL_TIM_Base_Init>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8001e2a:	f000 fbd3 	bl	80025d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8001e2e:	4811      	ldr	r0, [pc, #68]	; (8001e74 <MX_TIM13_Init+0x94>)
 8001e30:	f009 fdde 	bl	800b9f0 <HAL_TIM_PWM_Init>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d001      	beq.n	8001e3e <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8001e3a:	f000 fbcb 	bl	80025d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e3e:	2360      	movs	r3, #96	; 0x60
 8001e40:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 31250;
 8001e42:	f647 2312 	movw	r3, #31250	; 0x7a12
 8001e46:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e50:	1d3b      	adds	r3, r7, #4
 8001e52:	2200      	movs	r2, #0
 8001e54:	4619      	mov	r1, r3
 8001e56:	4807      	ldr	r0, [pc, #28]	; (8001e74 <MX_TIM13_Init+0x94>)
 8001e58:	f00a fa24 	bl	800c2a4 <HAL_TIM_PWM_ConfigChannel>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <MX_TIM13_Init+0x86>
  {
    Error_Handler();
 8001e62:	f000 fbb7 	bl	80025d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8001e66:	4803      	ldr	r0, [pc, #12]	; (8001e74 <MX_TIM13_Init+0x94>)
 8001e68:	f000 ffa2 	bl	8002db0 <HAL_TIM_MspPostInit>

}
 8001e6c:	bf00      	nop
 8001e6e:	3720      	adds	r7, #32
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	24000c48 	.word	0x24000c48
 8001e78:	40001c00 	.word	0x40001c00

08001e7c <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b092      	sub	sp, #72	; 0x48
 8001e80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e82:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e86:	2200      	movs	r2, #0
 8001e88:	601a      	str	r2, [r3, #0]
 8001e8a:	605a      	str	r2, [r3, #4]
 8001e8c:	609a      	str	r2, [r3, #8]
 8001e8e:	60da      	str	r2, [r3, #12]
 8001e90:	611a      	str	r2, [r3, #16]
 8001e92:	615a      	str	r2, [r3, #20]
 8001e94:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e96:	463b      	mov	r3, r7
 8001e98:	222c      	movs	r2, #44	; 0x2c
 8001e9a:	2100      	movs	r1, #0
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f00d fc75 	bl	800f78c <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001ea2:	4b31      	ldr	r3, [pc, #196]	; (8001f68 <MX_TIM16_Init+0xec>)
 8001ea4:	4a31      	ldr	r2, [pc, #196]	; (8001f6c <MX_TIM16_Init+0xf0>)
 8001ea6:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 8001ea8:	4b2f      	ldr	r3, [pc, #188]	; (8001f68 <MX_TIM16_Init+0xec>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eae:	4b2e      	ldr	r3, [pc, #184]	; (8001f68 <MX_TIM16_Init+0xec>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 62500;
 8001eb4:	4b2c      	ldr	r3, [pc, #176]	; (8001f68 <MX_TIM16_Init+0xec>)
 8001eb6:	f24f 4224 	movw	r2, #62500	; 0xf424
 8001eba:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ebc:	4b2a      	ldr	r3, [pc, #168]	; (8001f68 <MX_TIM16_Init+0xec>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001ec2:	4b29      	ldr	r3, [pc, #164]	; (8001f68 <MX_TIM16_Init+0xec>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ec8:	4b27      	ldr	r3, [pc, #156]	; (8001f68 <MX_TIM16_Init+0xec>)
 8001eca:	2280      	movs	r2, #128	; 0x80
 8001ecc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001ece:	4826      	ldr	r0, [pc, #152]	; (8001f68 <MX_TIM16_Init+0xec>)
 8001ed0:	f009 fcbf 	bl	800b852 <HAL_TIM_Base_Init>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d001      	beq.n	8001ede <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 8001eda:	f000 fb7b 	bl	80025d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8001ede:	4822      	ldr	r0, [pc, #136]	; (8001f68 <MX_TIM16_Init+0xec>)
 8001ee0:	f009 fd86 	bl	800b9f0 <HAL_TIM_PWM_Init>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 8001eea:	f000 fb73 	bl	80025d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001eee:	2360      	movs	r3, #96	; 0x60
 8001ef0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 31250;
 8001ef2:	f647 2312 	movw	r3, #31250	; 0x7a12
 8001ef6:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001efc:	2300      	movs	r3, #0
 8001efe:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f00:	2300      	movs	r3, #0
 8001f02:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f04:	2300      	movs	r3, #0
 8001f06:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f0c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f10:	2200      	movs	r2, #0
 8001f12:	4619      	mov	r1, r3
 8001f14:	4814      	ldr	r0, [pc, #80]	; (8001f68 <MX_TIM16_Init+0xec>)
 8001f16:	f00a f9c5 	bl	800c2a4 <HAL_TIM_PWM_ConfigChannel>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <MX_TIM16_Init+0xa8>
  {
    Error_Handler();
 8001f20:	f000 fb58 	bl	80025d4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001f24:	2300      	movs	r3, #0
 8001f26:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001f30:	2300      	movs	r3, #0
 8001f32:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001f34:	2300      	movs	r3, #0
 8001f36:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001f38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f3c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001f42:	2300      	movs	r3, #0
 8001f44:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8001f46:	463b      	mov	r3, r7
 8001f48:	4619      	mov	r1, r3
 8001f4a:	4807      	ldr	r0, [pc, #28]	; (8001f68 <MX_TIM16_Init+0xec>)
 8001f4c:	f00b f8a0 	bl	800d090 <HAL_TIMEx_ConfigBreakDeadTime>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <MX_TIM16_Init+0xde>
  {
    Error_Handler();
 8001f56:	f000 fb3d 	bl	80025d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 8001f5a:	4803      	ldr	r0, [pc, #12]	; (8001f68 <MX_TIM16_Init+0xec>)
 8001f5c:	f000 ff28 	bl	8002db0 <HAL_TIM_MspPostInit>

}
 8001f60:	bf00      	nop
 8001f62:	3748      	adds	r7, #72	; 0x48
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	24000eb4 	.word	0x24000eb4
 8001f6c:	40014400 	.word	0x40014400

08001f70 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b092      	sub	sp, #72	; 0x48
 8001f74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f76:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	601a      	str	r2, [r3, #0]
 8001f7e:	605a      	str	r2, [r3, #4]
 8001f80:	609a      	str	r2, [r3, #8]
 8001f82:	60da      	str	r2, [r3, #12]
 8001f84:	611a      	str	r2, [r3, #16]
 8001f86:	615a      	str	r2, [r3, #20]
 8001f88:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001f8a:	463b      	mov	r3, r7
 8001f8c:	222c      	movs	r2, #44	; 0x2c
 8001f8e:	2100      	movs	r1, #0
 8001f90:	4618      	mov	r0, r3
 8001f92:	f00d fbfb 	bl	800f78c <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8001f96:	4b31      	ldr	r3, [pc, #196]	; (800205c <MX_TIM17_Init+0xec>)
 8001f98:	4a31      	ldr	r2, [pc, #196]	; (8002060 <MX_TIM17_Init+0xf0>)
 8001f9a:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8001f9c:	4b2f      	ldr	r3, [pc, #188]	; (800205c <MX_TIM17_Init+0xec>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fa2:	4b2e      	ldr	r3, [pc, #184]	; (800205c <MX_TIM17_Init+0xec>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 62500;
 8001fa8:	4b2c      	ldr	r3, [pc, #176]	; (800205c <MX_TIM17_Init+0xec>)
 8001faa:	f24f 4224 	movw	r2, #62500	; 0xf424
 8001fae:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fb0:	4b2a      	ldr	r3, [pc, #168]	; (800205c <MX_TIM17_Init+0xec>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001fb6:	4b29      	ldr	r3, [pc, #164]	; (800205c <MX_TIM17_Init+0xec>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001fbc:	4b27      	ldr	r3, [pc, #156]	; (800205c <MX_TIM17_Init+0xec>)
 8001fbe:	2280      	movs	r2, #128	; 0x80
 8001fc0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001fc2:	4826      	ldr	r0, [pc, #152]	; (800205c <MX_TIM17_Init+0xec>)
 8001fc4:	f009 fc45 	bl	800b852 <HAL_TIM_Base_Init>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d001      	beq.n	8001fd2 <MX_TIM17_Init+0x62>
  {
    Error_Handler();
 8001fce:	f000 fb01 	bl	80025d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8001fd2:	4822      	ldr	r0, [pc, #136]	; (800205c <MX_TIM17_Init+0xec>)
 8001fd4:	f009 fd0c 	bl	800b9f0 <HAL_TIM_PWM_Init>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d001      	beq.n	8001fe2 <MX_TIM17_Init+0x72>
  {
    Error_Handler();
 8001fde:	f000 faf9 	bl	80025d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fe2:	2360      	movs	r3, #96	; 0x60
 8001fe4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 31250;
 8001fe6:	f647 2312 	movw	r3, #31250	; 0x7a12
 8001fea:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fec:	2300      	movs	r3, #0
 8001fee:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002000:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002004:	2200      	movs	r2, #0
 8002006:	4619      	mov	r1, r3
 8002008:	4814      	ldr	r0, [pc, #80]	; (800205c <MX_TIM17_Init+0xec>)
 800200a:	f00a f94b 	bl	800c2a4 <HAL_TIM_PWM_ConfigChannel>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d001      	beq.n	8002018 <MX_TIM17_Init+0xa8>
  {
    Error_Handler();
 8002014:	f000 fade 	bl	80025d4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002018:	2300      	movs	r3, #0
 800201a:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800201c:	2300      	movs	r3, #0
 800201e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002020:	2300      	movs	r3, #0
 8002022:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002024:	2300      	movs	r3, #0
 8002026:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002028:	2300      	movs	r3, #0
 800202a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800202c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002030:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002032:	2300      	movs	r3, #0
 8002034:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002036:	2300      	movs	r3, #0
 8002038:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 800203a:	463b      	mov	r3, r7
 800203c:	4619      	mov	r1, r3
 800203e:	4807      	ldr	r0, [pc, #28]	; (800205c <MX_TIM17_Init+0xec>)
 8002040:	f00b f826 	bl	800d090 <HAL_TIMEx_ConfigBreakDeadTime>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d001      	beq.n	800204e <MX_TIM17_Init+0xde>
  {
    Error_Handler();
 800204a:	f000 fac3 	bl	80025d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 800204e:	4803      	ldr	r0, [pc, #12]	; (800205c <MX_TIM17_Init+0xec>)
 8002050:	f000 feae 	bl	8002db0 <HAL_TIM_MspPostInit>

}
 8002054:	bf00      	nop
 8002056:	3748      	adds	r7, #72	; 0x48
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	24000970 	.word	0x24000970
 8002060:	40014800 	.word	0x40014800

08002064 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002068:	4b22      	ldr	r3, [pc, #136]	; (80020f4 <MX_UART5_Init+0x90>)
 800206a:	4a23      	ldr	r2, [pc, #140]	; (80020f8 <MX_UART5_Init+0x94>)
 800206c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 1000000;
 800206e:	4b21      	ldr	r3, [pc, #132]	; (80020f4 <MX_UART5_Init+0x90>)
 8002070:	4a22      	ldr	r2, [pc, #136]	; (80020fc <MX_UART5_Init+0x98>)
 8002072:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002074:	4b1f      	ldr	r3, [pc, #124]	; (80020f4 <MX_UART5_Init+0x90>)
 8002076:	2200      	movs	r2, #0
 8002078:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800207a:	4b1e      	ldr	r3, [pc, #120]	; (80020f4 <MX_UART5_Init+0x90>)
 800207c:	2200      	movs	r2, #0
 800207e:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002080:	4b1c      	ldr	r3, [pc, #112]	; (80020f4 <MX_UART5_Init+0x90>)
 8002082:	2200      	movs	r2, #0
 8002084:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002086:	4b1b      	ldr	r3, [pc, #108]	; (80020f4 <MX_UART5_Init+0x90>)
 8002088:	220c      	movs	r2, #12
 800208a:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800208c:	4b19      	ldr	r3, [pc, #100]	; (80020f4 <MX_UART5_Init+0x90>)
 800208e:	2200      	movs	r2, #0
 8002090:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002092:	4b18      	ldr	r3, [pc, #96]	; (80020f4 <MX_UART5_Init+0x90>)
 8002094:	2200      	movs	r2, #0
 8002096:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002098:	4b16      	ldr	r3, [pc, #88]	; (80020f4 <MX_UART5_Init+0x90>)
 800209a:	2200      	movs	r2, #0
 800209c:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800209e:	4b15      	ldr	r3, [pc, #84]	; (80020f4 <MX_UART5_Init+0x90>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80020a4:	4b13      	ldr	r3, [pc, #76]	; (80020f4 <MX_UART5_Init+0x90>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80020aa:	4812      	ldr	r0, [pc, #72]	; (80020f4 <MX_UART5_Init+0x90>)
 80020ac:	f00b f88c 	bl	800d1c8 <HAL_UART_Init>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <MX_UART5_Init+0x56>
  {
    Error_Handler();
 80020b6:	f000 fa8d 	bl	80025d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020ba:	2100      	movs	r1, #0
 80020bc:	480d      	ldr	r0, [pc, #52]	; (80020f4 <MX_UART5_Init+0x90>)
 80020be:	f00c ff72 	bl	800efa6 <HAL_UARTEx_SetTxFifoThreshold>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d001      	beq.n	80020cc <MX_UART5_Init+0x68>
  {
    Error_Handler();
 80020c8:	f000 fa84 	bl	80025d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020cc:	2100      	movs	r1, #0
 80020ce:	4809      	ldr	r0, [pc, #36]	; (80020f4 <MX_UART5_Init+0x90>)
 80020d0:	f00c ffa7 	bl	800f022 <HAL_UARTEx_SetRxFifoThreshold>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d001      	beq.n	80020de <MX_UART5_Init+0x7a>
  {
    Error_Handler();
 80020da:	f000 fa7b 	bl	80025d4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 80020de:	4805      	ldr	r0, [pc, #20]	; (80020f4 <MX_UART5_Init+0x90>)
 80020e0:	f00c ff28 	bl	800ef34 <HAL_UARTEx_DisableFifoMode>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <MX_UART5_Init+0x8a>
  {
    Error_Handler();
 80020ea:	f000 fa73 	bl	80025d4 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80020ee:	bf00      	nop
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	24000b54 	.word	0x24000b54
 80020f8:	40005000 	.word	0x40005000
 80020fc:	000f4240 	.word	0x000f4240

08002100 <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8002104:	4b22      	ldr	r3, [pc, #136]	; (8002190 <MX_UART7_Init+0x90>)
 8002106:	4a23      	ldr	r2, [pc, #140]	; (8002194 <MX_UART7_Init+0x94>)
 8002108:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 1000000;
 800210a:	4b21      	ldr	r3, [pc, #132]	; (8002190 <MX_UART7_Init+0x90>)
 800210c:	4a22      	ldr	r2, [pc, #136]	; (8002198 <MX_UART7_Init+0x98>)
 800210e:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8002110:	4b1f      	ldr	r3, [pc, #124]	; (8002190 <MX_UART7_Init+0x90>)
 8002112:	2200      	movs	r2, #0
 8002114:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8002116:	4b1e      	ldr	r3, [pc, #120]	; (8002190 <MX_UART7_Init+0x90>)
 8002118:	2200      	movs	r2, #0
 800211a:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 800211c:	4b1c      	ldr	r3, [pc, #112]	; (8002190 <MX_UART7_Init+0x90>)
 800211e:	2200      	movs	r2, #0
 8002120:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8002122:	4b1b      	ldr	r3, [pc, #108]	; (8002190 <MX_UART7_Init+0x90>)
 8002124:	220c      	movs	r2, #12
 8002126:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002128:	4b19      	ldr	r3, [pc, #100]	; (8002190 <MX_UART7_Init+0x90>)
 800212a:	2200      	movs	r2, #0
 800212c:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 800212e:	4b18      	ldr	r3, [pc, #96]	; (8002190 <MX_UART7_Init+0x90>)
 8002130:	2200      	movs	r2, #0
 8002132:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002134:	4b16      	ldr	r3, [pc, #88]	; (8002190 <MX_UART7_Init+0x90>)
 8002136:	2200      	movs	r2, #0
 8002138:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800213a:	4b15      	ldr	r3, [pc, #84]	; (8002190 <MX_UART7_Init+0x90>)
 800213c:	2200      	movs	r2, #0
 800213e:	625a      	str	r2, [r3, #36]	; 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002140:	4b13      	ldr	r3, [pc, #76]	; (8002190 <MX_UART7_Init+0x90>)
 8002142:	2200      	movs	r2, #0
 8002144:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8002146:	4812      	ldr	r0, [pc, #72]	; (8002190 <MX_UART7_Init+0x90>)
 8002148:	f00b f83e 	bl	800d1c8 <HAL_UART_Init>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <MX_UART7_Init+0x56>
  {
    Error_Handler();
 8002152:	f000 fa3f 	bl	80025d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002156:	2100      	movs	r1, #0
 8002158:	480d      	ldr	r0, [pc, #52]	; (8002190 <MX_UART7_Init+0x90>)
 800215a:	f00c ff24 	bl	800efa6 <HAL_UARTEx_SetTxFifoThreshold>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d001      	beq.n	8002168 <MX_UART7_Init+0x68>
  {
    Error_Handler();
 8002164:	f000 fa36 	bl	80025d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002168:	2100      	movs	r1, #0
 800216a:	4809      	ldr	r0, [pc, #36]	; (8002190 <MX_UART7_Init+0x90>)
 800216c:	f00c ff59 	bl	800f022 <HAL_UARTEx_SetRxFifoThreshold>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <MX_UART7_Init+0x7a>
  {
    Error_Handler();
 8002176:	f000 fa2d 	bl	80025d4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK)
 800217a:	4805      	ldr	r0, [pc, #20]	; (8002190 <MX_UART7_Init+0x90>)
 800217c:	f00c feda 	bl	800ef34 <HAL_UARTEx_DisableFifoMode>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d001      	beq.n	800218a <MX_UART7_Init+0x8a>
  {
    Error_Handler();
 8002186:	f000 fa25 	bl	80025d4 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 800218a:	bf00      	nop
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	2400048c 	.word	0x2400048c
 8002194:	40007800 	.word	0x40007800
 8002198:	000f4240 	.word	0x000f4240

0800219c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80021a0:	4b15      	ldr	r3, [pc, #84]	; (80021f8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80021a2:	4a16      	ldr	r2, [pc, #88]	; (80021fc <MX_USB_OTG_FS_PCD_Init+0x60>)
 80021a4:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 80021a6:	4b14      	ldr	r3, [pc, #80]	; (80021f8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80021a8:	2209      	movs	r2, #9
 80021aa:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80021ac:	4b12      	ldr	r3, [pc, #72]	; (80021f8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80021ae:	2202      	movs	r2, #2
 80021b0:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80021b2:	4b11      	ldr	r3, [pc, #68]	; (80021f8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80021b8:	4b0f      	ldr	r3, [pc, #60]	; (80021f8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80021ba:	2202      	movs	r2, #2
 80021bc:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80021be:	4b0e      	ldr	r3, [pc, #56]	; (80021f8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80021c0:	2201      	movs	r2, #1
 80021c2:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80021c4:	4b0c      	ldr	r3, [pc, #48]	; (80021f8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80021ca:	4b0b      	ldr	r3, [pc, #44]	; (80021f8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 80021d0:	4b09      	ldr	r3, [pc, #36]	; (80021f8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80021d2:	2201      	movs	r2, #1
 80021d4:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80021d6:	4b08      	ldr	r3, [pc, #32]	; (80021f8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80021d8:	2201      	movs	r2, #1
 80021da:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80021dc:	4b06      	ldr	r3, [pc, #24]	; (80021f8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80021de:	2200      	movs	r2, #0
 80021e0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80021e2:	4805      	ldr	r0, [pc, #20]	; (80021f8 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80021e4:	f005 ff43 	bl	800806e <HAL_PCD_Init>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 80021ee:	f000 f9f1 	bl	80025d4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80021f2:	bf00      	nop
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	24000568 	.word	0x24000568
 80021fc:	40080000 	.word	0x40080000

08002200 <MX_BDMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_BDMA_Init(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_BDMA_CLK_ENABLE();
 8002206:	4b0d      	ldr	r3, [pc, #52]	; (800223c <MX_BDMA_Init+0x3c>)
 8002208:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800220c:	4a0b      	ldr	r2, [pc, #44]	; (800223c <MX_BDMA_Init+0x3c>)
 800220e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002212:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002216:	4b09      	ldr	r3, [pc, #36]	; (800223c <MX_BDMA_Init+0x3c>)
 8002218:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800221c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002220:	607b      	str	r3, [r7, #4]
 8002222:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* BDMA_Channel0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BDMA_Channel0_IRQn, 0, 0);
 8002224:	2200      	movs	r2, #0
 8002226:	2100      	movs	r1, #0
 8002228:	2081      	movs	r0, #129	; 0x81
 800222a:	f002 fab8 	bl	800479e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(BDMA_Channel0_IRQn);
 800222e:	2081      	movs	r0, #129	; 0x81
 8002230:	f002 facf 	bl	80047d2 <HAL_NVIC_EnableIRQ>

}
 8002234:	bf00      	nop
 8002236:	3708      	adds	r7, #8
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}
 800223c:	58024400 	.word	0x58024400

08002240 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002246:	4b11      	ldr	r3, [pc, #68]	; (800228c <MX_DMA_Init+0x4c>)
 8002248:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800224c:	4a0f      	ldr	r2, [pc, #60]	; (800228c <MX_DMA_Init+0x4c>)
 800224e:	f043 0301 	orr.w	r3, r3, #1
 8002252:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002256:	4b0d      	ldr	r3, [pc, #52]	; (800228c <MX_DMA_Init+0x4c>)
 8002258:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800225c:	f003 0301 	and.w	r3, r3, #1
 8002260:	607b      	str	r3, [r7, #4]
 8002262:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8002264:	2200      	movs	r2, #0
 8002266:	2100      	movs	r1, #0
 8002268:	200b      	movs	r0, #11
 800226a:	f002 fa98 	bl	800479e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800226e:	200b      	movs	r0, #11
 8002270:	f002 faaf 	bl	80047d2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8002274:	2200      	movs	r2, #0
 8002276:	2100      	movs	r1, #0
 8002278:	200c      	movs	r0, #12
 800227a:	f002 fa90 	bl	800479e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800227e:	200c      	movs	r0, #12
 8002280:	f002 faa7 	bl	80047d2 <HAL_NVIC_EnableIRQ>

}
 8002284:	bf00      	nop
 8002286:	3708      	adds	r7, #8
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	58024400 	.word	0x58024400

08002290 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b08e      	sub	sp, #56	; 0x38
 8002294:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002296:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800229a:	2200      	movs	r2, #0
 800229c:	601a      	str	r2, [r3, #0]
 800229e:	605a      	str	r2, [r3, #4]
 80022a0:	609a      	str	r2, [r3, #8]
 80022a2:	60da      	str	r2, [r3, #12]
 80022a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80022a6:	4b9d      	ldr	r3, [pc, #628]	; (800251c <MX_GPIO_Init+0x28c>)
 80022a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80022ac:	4a9b      	ldr	r2, [pc, #620]	; (800251c <MX_GPIO_Init+0x28c>)
 80022ae:	f043 0304 	orr.w	r3, r3, #4
 80022b2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80022b6:	4b99      	ldr	r3, [pc, #612]	; (800251c <MX_GPIO_Init+0x28c>)
 80022b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80022bc:	f003 0304 	and.w	r3, r3, #4
 80022c0:	623b      	str	r3, [r7, #32]
 80022c2:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80022c4:	4b95      	ldr	r3, [pc, #596]	; (800251c <MX_GPIO_Init+0x28c>)
 80022c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80022ca:	4a94      	ldr	r2, [pc, #592]	; (800251c <MX_GPIO_Init+0x28c>)
 80022cc:	f043 0320 	orr.w	r3, r3, #32
 80022d0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80022d4:	4b91      	ldr	r3, [pc, #580]	; (800251c <MX_GPIO_Init+0x28c>)
 80022d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80022da:	f003 0320 	and.w	r3, r3, #32
 80022de:	61fb      	str	r3, [r7, #28]
 80022e0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80022e2:	4b8e      	ldr	r3, [pc, #568]	; (800251c <MX_GPIO_Init+0x28c>)
 80022e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80022e8:	4a8c      	ldr	r2, [pc, #560]	; (800251c <MX_GPIO_Init+0x28c>)
 80022ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022ee:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80022f2:	4b8a      	ldr	r3, [pc, #552]	; (800251c <MX_GPIO_Init+0x28c>)
 80022f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80022f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022fc:	61bb      	str	r3, [r7, #24]
 80022fe:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002300:	4b86      	ldr	r3, [pc, #536]	; (800251c <MX_GPIO_Init+0x28c>)
 8002302:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002306:	4a85      	ldr	r2, [pc, #532]	; (800251c <MX_GPIO_Init+0x28c>)
 8002308:	f043 0301 	orr.w	r3, r3, #1
 800230c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002310:	4b82      	ldr	r3, [pc, #520]	; (800251c <MX_GPIO_Init+0x28c>)
 8002312:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002316:	f003 0301 	and.w	r3, r3, #1
 800231a:	617b      	str	r3, [r7, #20]
 800231c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800231e:	4b7f      	ldr	r3, [pc, #508]	; (800251c <MX_GPIO_Init+0x28c>)
 8002320:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002324:	4a7d      	ldr	r2, [pc, #500]	; (800251c <MX_GPIO_Init+0x28c>)
 8002326:	f043 0302 	orr.w	r3, r3, #2
 800232a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800232e:	4b7b      	ldr	r3, [pc, #492]	; (800251c <MX_GPIO_Init+0x28c>)
 8002330:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002334:	f003 0302 	and.w	r3, r3, #2
 8002338:	613b      	str	r3, [r7, #16]
 800233a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800233c:	4b77      	ldr	r3, [pc, #476]	; (800251c <MX_GPIO_Init+0x28c>)
 800233e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002342:	4a76      	ldr	r2, [pc, #472]	; (800251c <MX_GPIO_Init+0x28c>)
 8002344:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002348:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800234c:	4b73      	ldr	r3, [pc, #460]	; (800251c <MX_GPIO_Init+0x28c>)
 800234e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002352:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002356:	60fb      	str	r3, [r7, #12]
 8002358:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800235a:	4b70      	ldr	r3, [pc, #448]	; (800251c <MX_GPIO_Init+0x28c>)
 800235c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002360:	4a6e      	ldr	r2, [pc, #440]	; (800251c <MX_GPIO_Init+0x28c>)
 8002362:	f043 0310 	orr.w	r3, r3, #16
 8002366:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800236a:	4b6c      	ldr	r3, [pc, #432]	; (800251c <MX_GPIO_Init+0x28c>)
 800236c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002370:	f003 0310 	and.w	r3, r3, #16
 8002374:	60bb      	str	r3, [r7, #8]
 8002376:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002378:	4b68      	ldr	r3, [pc, #416]	; (800251c <MX_GPIO_Init+0x28c>)
 800237a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800237e:	4a67      	ldr	r2, [pc, #412]	; (800251c <MX_GPIO_Init+0x28c>)
 8002380:	f043 0308 	orr.w	r3, r3, #8
 8002384:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002388:	4b64      	ldr	r3, [pc, #400]	; (800251c <MX_GPIO_Init+0x28c>)
 800238a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800238e:	f003 0308 	and.w	r3, r3, #8
 8002392:	607b      	str	r3, [r7, #4]
 8002394:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, DIR2_Pin|DIR1_Pin|GPIO_PIN_9|DIR4_Pin, GPIO_PIN_RESET);
 8002396:	2200      	movs	r2, #0
 8002398:	f44f 61c6 	mov.w	r1, #1584	; 0x630
 800239c:	4860      	ldr	r0, [pc, #384]	; (8002520 <MX_GPIO_Init+0x290>)
 800239e:	f005 fe33 	bl	8008008 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|OE_ENCODER_Pin|OE_STEPPER_Pin|LD3_Pin, GPIO_PIN_RESET);
 80023a2:	2200      	movs	r2, #0
 80023a4:	f644 4101 	movw	r1, #19457	; 0x4c01
 80023a8:	485e      	ldr	r0, [pc, #376]	; (8002524 <MX_GPIO_Init+0x294>)
 80023aa:	f005 fe2d 	bl	8008008 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 80023ae:	2200      	movs	r2, #0
 80023b0:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
 80023b4:	485c      	ldr	r0, [pc, #368]	; (8002528 <MX_GPIO_Init+0x298>)
 80023b6:	f005 fe27 	bl	8008008 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DIR3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80023ba:	2200      	movs	r2, #0
 80023bc:	f44f 7181 	mov.w	r1, #258	; 0x102
 80023c0:	485a      	ldr	r0, [pc, #360]	; (800252c <MX_GPIO_Init+0x29c>)
 80023c2:	f005 fe21 	bl	8008008 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 80023c6:	2200      	movs	r2, #0
 80023c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80023cc:	4858      	ldr	r0, [pc, #352]	; (8002530 <MX_GPIO_Init+0x2a0>)
 80023ce:	f005 fe1b 	bl	8008008 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80023d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023d6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023d8:	2300      	movs	r3, #0
 80023da:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023dc:	2300      	movs	r3, #0
 80023de:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80023e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023e4:	4619      	mov	r1, r3
 80023e6:	4853      	ldr	r0, [pc, #332]	; (8002534 <MX_GPIO_Init+0x2a4>)
 80023e8:	f005 fc5e 	bl	8007ca8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR2_Pin DIR1_Pin PF9 DIR4_Pin */
  GPIO_InitStruct.Pin = DIR2_Pin|DIR1_Pin|GPIO_PIN_9|DIR4_Pin;
 80023ec:	f44f 63c6 	mov.w	r3, #1584	; 0x630
 80023f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023f2:	2301      	movs	r3, #1
 80023f4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f6:	2300      	movs	r3, #0
 80023f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023fa:	2300      	movs	r3, #0
 80023fc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80023fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002402:	4619      	mov	r1, r3
 8002404:	4846      	ldr	r0, [pc, #280]	; (8002520 <MX_GPIO_Init+0x290>)
 8002406:	f005 fc4f 	bl	8007ca8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin OE_ENCODER_Pin OE_STEPPER_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|OE_ENCODER_Pin|OE_STEPPER_Pin|LD3_Pin;
 800240a:	f644 4301 	movw	r3, #19457	; 0x4c01
 800240e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002410:	2301      	movs	r3, #1
 8002412:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002414:	2300      	movs	r3, #0
 8002416:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002418:	2300      	movs	r3, #0
 800241a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800241c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002420:	4619      	mov	r1, r3
 8002422:	4840      	ldr	r0, [pc, #256]	; (8002524 <MX_GPIO_Init+0x294>)
 8002424:	f005 fc40 	bl	8007ca8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG1 PG5 PG6 PG7
                           PG8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 8002428:	f44f 73f1 	mov.w	r3, #482	; 0x1e2
 800242c:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800242e:	2301      	movs	r3, #1
 8002430:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002432:	2300      	movs	r3, #0
 8002434:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002436:	2300      	movs	r3, #0
 8002438:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800243a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800243e:	4619      	mov	r1, r3
 8002440:	4839      	ldr	r0, [pc, #228]	; (8002528 <MX_GPIO_Init+0x298>)
 8002442:	f005 fc31 	bl	8007ca8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = DIR3_Pin|LD2_Pin;
 8002446:	f44f 7381 	mov.w	r3, #258	; 0x102
 800244a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800244c:	2301      	movs	r3, #1
 800244e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002450:	2300      	movs	r3, #0
 8002452:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002454:	2300      	movs	r3, #0
 8002456:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002458:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800245c:	4619      	mov	r1, r3
 800245e:	4833      	ldr	r0, [pc, #204]	; (800252c <MX_GPIO_Init+0x29c>)
 8002460:	f005 fc22 	bl	8007ca8 <HAL_GPIO_Init>

  /*Configure GPIO pins : STLINK_RX_Pin STLINK_TX_Pin */
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002464:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002468:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800246a:	2302      	movs	r3, #2
 800246c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800246e:	2300      	movs	r3, #0
 8002470:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002472:	2300      	movs	r3, #0
 8002474:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002476:	2307      	movs	r3, #7
 8002478:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800247a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800247e:	4619      	mov	r1, r3
 8002480:	482b      	ldr	r0, [pc, #172]	; (8002530 <MX_GPIO_Init+0x2a0>)
 8002482:	f005 fc11 	bl	8007ca8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin;
 8002486:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800248a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800248c:	2301      	movs	r3, #1
 800248e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002490:	2300      	movs	r3, #0
 8002492:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002494:	2300      	movs	r3, #0
 8002496:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_OTG_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8002498:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800249c:	4619      	mov	r1, r3
 800249e:	4824      	ldr	r0, [pc, #144]	; (8002530 <MX_GPIO_Init+0x2a0>)
 80024a0:	f005 fc02 	bl	8007ca8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80024a4:	2304      	movs	r3, #4
 80024a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80024a8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80024ac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ae:	2300      	movs	r3, #0
 80024b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80024b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024b6:	4619      	mov	r1, r3
 80024b8:	481b      	ldr	r0, [pc, #108]	; (8002528 <MX_GPIO_Init+0x298>)
 80024ba:	f005 fbf5 	bl	8007ca8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80024be:	2308      	movs	r3, #8
 80024c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80024c2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80024c6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c8:	2300      	movs	r3, #0
 80024ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024d0:	4619      	mov	r1, r3
 80024d2:	4817      	ldr	r0, [pc, #92]	; (8002530 <MX_GPIO_Init+0x2a0>)
 80024d4:	f005 fbe8 	bl	8007ca8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PROXIMITY1_Pin PROXIMITY2_Pin PROXIMITY3_Pin PROXIMITY4_Pin */
  GPIO_InitStruct.Pin = PROXIMITY1_Pin|PROXIMITY2_Pin|PROXIMITY3_Pin|PROXIMITY4_Pin;
 80024d8:	23f0      	movs	r3, #240	; 0xf0
 80024da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80024dc:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80024e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e2:	2300      	movs	r3, #0
 80024e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024ea:	4619      	mov	r1, r3
 80024ec:	4810      	ldr	r0, [pc, #64]	; (8002530 <MX_GPIO_Init+0x2a0>)
 80024ee:	f005 fbdb 	bl	8007ca8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80024f2:	2200      	movs	r2, #0
 80024f4:	2100      	movs	r1, #0
 80024f6:	200a      	movs	r0, #10
 80024f8:	f002 f951 	bl	800479e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80024fc:	200a      	movs	r0, #10
 80024fe:	f002 f968 	bl	80047d2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002502:	2200      	movs	r2, #0
 8002504:	2100      	movs	r1, #0
 8002506:	2017      	movs	r0, #23
 8002508:	f002 f949 	bl	800479e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800250c:	2017      	movs	r0, #23
 800250e:	f002 f960 	bl	80047d2 <HAL_NVIC_EnableIRQ>

}
 8002512:	bf00      	nop
 8002514:	3738      	adds	r7, #56	; 0x38
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	58024400 	.word	0x58024400
 8002520:	58021400 	.word	0x58021400
 8002524:	58020400 	.word	0x58020400
 8002528:	58021800 	.word	0x58021800
 800252c:	58021000 	.word	0x58021000
 8002530:	58020c00 	.word	0x58020c00
 8002534:	58020800 	.word	0x58020800

08002538 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
	if(huart==&huart5){
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	4a08      	ldr	r2, [pc, #32]	; (8002564 <HAL_UART_RxCpltCallback+0x2c>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d102      	bne.n	800254e <HAL_UART_RxCpltCallback+0x16>
		data_in(1);
 8002548:	2001      	movs	r0, #1
 800254a:	f7fe fd8f 	bl	800106c <data_in>
	}
	if(huart==&huart7){
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	4a05      	ldr	r2, [pc, #20]	; (8002568 <HAL_UART_RxCpltCallback+0x30>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d102      	bne.n	800255c <HAL_UART_RxCpltCallback+0x24>
		data_in(2);
 8002556:	2002      	movs	r0, #2
 8002558:	f7fe fd88 	bl	800106c <data_in>
	}
}
 800255c:	bf00      	nop
 800255e:	3708      	adds	r7, #8
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}
 8002564:	24000b54 	.word	0x24000b54
 8002568:	2400048c 	.word	0x2400048c

0800256c <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
	if(htim == &htim5){
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	4a06      	ldr	r2, [pc, #24]	; (8002590 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d102      	bne.n	8002582 <HAL_TIM_PeriodElapsedCallback+0x16>
		state = 1;
 800257c:	4b05      	ldr	r3, [pc, #20]	; (8002594 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800257e:	2201      	movs	r2, #1
 8002580:	601a      	str	r2, [r3, #0]
	}
}
 8002582:	bf00      	nop
 8002584:	370c      	adds	r7, #12
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr
 800258e:	bf00      	nop
 8002590:	24000a34 	.word	0x24000a34
 8002594:	24000380 	.word	0x24000380

08002598 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	4603      	mov	r3, r0
 80025a0:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == GPIO_PIN_4) // If The INT Source Is EXTI Line9 (A9 Pin)
 80025a2:	88fb      	ldrh	r3, [r7, #6]
 80025a4:	2b10      	cmp	r3, #16
 80025a6:	d103      	bne.n	80025b0 <HAL_GPIO_EXTI_Callback+0x18>
    {
    	Stepper_updateHome(1, 1);
 80025a8:	2101      	movs	r1, #1
 80025aa:	2001      	movs	r0, #1
 80025ac:	f7fe fb94 	bl	8000cd8 <Stepper_updateHome>
    }
    if(GPIO_Pin == GPIO_PIN_5) // If The INT Source Is EXTI Line9 (A9 Pin)
 80025b0:	88fb      	ldrh	r3, [r7, #6]
 80025b2:	2b20      	cmp	r3, #32
 80025b4:	d103      	bne.n	80025be <HAL_GPIO_EXTI_Callback+0x26>
    {
    	Stepper_updateHome(2, 1);
 80025b6:	2101      	movs	r1, #1
 80025b8:	2002      	movs	r0, #2
 80025ba:	f7fe fb8d 	bl	8000cd8 <Stepper_updateHome>
    }
    if(GPIO_Pin == GPIO_PIN_6) // If The INT Source Is EXTI Line9 (A9 Pin)
 80025be:	88fb      	ldrh	r3, [r7, #6]
 80025c0:	2b40      	cmp	r3, #64	; 0x40
 80025c2:	d103      	bne.n	80025cc <HAL_GPIO_EXTI_Callback+0x34>
    {
    	Stepper_updateHome(3, 1);
 80025c4:	2101      	movs	r1, #1
 80025c6:	2003      	movs	r0, #3
 80025c8:	f7fe fb86 	bl	8000cd8 <Stepper_updateHome>
    }
}
 80025cc:	bf00      	nop
 80025ce:	3708      	adds	r7, #8
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}

080025d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025d8:	b672      	cpsid	i
}
 80025da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025dc:	e7fe      	b.n	80025dc <Error_Handler+0x8>
	...

080025e0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b083      	sub	sp, #12
 80025e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025e6:	4b0a      	ldr	r3, [pc, #40]	; (8002610 <HAL_MspInit+0x30>)
 80025e8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80025ec:	4a08      	ldr	r2, [pc, #32]	; (8002610 <HAL_MspInit+0x30>)
 80025ee:	f043 0302 	orr.w	r3, r3, #2
 80025f2:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80025f6:	4b06      	ldr	r3, [pc, #24]	; (8002610 <HAL_MspInit+0x30>)
 80025f8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80025fc:	f003 0302 	and.w	r3, r3, #2
 8002600:	607b      	str	r3, [r7, #4]
 8002602:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002604:	bf00      	nop
 8002606:	370c      	adds	r7, #12
 8002608:	46bd      	mov	sp, r7
 800260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260e:	4770      	bx	lr
 8002610:	58024400 	.word	0x58024400

08002614 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b0ba      	sub	sp, #232	; 0xe8
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800261c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002620:	2200      	movs	r2, #0
 8002622:	601a      	str	r2, [r3, #0]
 8002624:	605a      	str	r2, [r3, #4]
 8002626:	609a      	str	r2, [r3, #8]
 8002628:	60da      	str	r2, [r3, #12]
 800262a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800262c:	f107 0318 	add.w	r3, r7, #24
 8002630:	22bc      	movs	r2, #188	; 0xbc
 8002632:	2100      	movs	r1, #0
 8002634:	4618      	mov	r0, r3
 8002636:	f00d f8a9 	bl	800f78c <memset>
  if(hadc->Instance==ADC3)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a50      	ldr	r2, [pc, #320]	; (8002780 <HAL_ADC_MspInit+0x16c>)
 8002640:	4293      	cmp	r3, r2
 8002642:	f040 8099 	bne.w	8002778 <HAL_ADC_MspInit+0x164>
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002646:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800264a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL3.PLL3M = 4;
 800264c:	2304      	movs	r3, #4
 800264e:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLL3.PLL3N = 10;
 8002650:	230a      	movs	r3, #10
 8002652:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 8002654:	2302      	movs	r3, #2
 8002656:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.PLL3.PLL3Q = 2;
 8002658:	2302      	movs	r3, #2
 800265a:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLL3.PLL3R = 4;
 800265c:	2304      	movs	r3, #4
 800265e:	64fb      	str	r3, [r7, #76]	; 0x4c
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 8002660:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002664:	653b      	str	r3, [r7, #80]	; 0x50
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOMEDIUM;
 8002666:	f44f 7300 	mov.w	r3, #512	; 0x200
 800266a:	657b      	str	r3, [r7, #84]	; 0x54
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 800266c:	2300      	movs	r3, #0
 800266e:	65bb      	str	r3, [r7, #88]	; 0x58
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 8002670:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002674:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002678:	f107 0318 	add.w	r3, r7, #24
 800267c:	4618      	mov	r0, r3
 800267e:	f006 fe41 	bl	8009304 <HAL_RCCEx_PeriphCLKConfig>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d001      	beq.n	800268c <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 8002688:	f7ff ffa4 	bl	80025d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 800268c:	4b3d      	ldr	r3, [pc, #244]	; (8002784 <HAL_ADC_MspInit+0x170>)
 800268e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002692:	4a3c      	ldr	r2, [pc, #240]	; (8002784 <HAL_ADC_MspInit+0x170>)
 8002694:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002698:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800269c:	4b39      	ldr	r3, [pc, #228]	; (8002784 <HAL_ADC_MspInit+0x170>)
 800269e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026a2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80026a6:	617b      	str	r3, [r7, #20]
 80026a8:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80026aa:	4b36      	ldr	r3, [pc, #216]	; (8002784 <HAL_ADC_MspInit+0x170>)
 80026ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026b0:	4a34      	ldr	r2, [pc, #208]	; (8002784 <HAL_ADC_MspInit+0x170>)
 80026b2:	f043 0320 	orr.w	r3, r3, #32
 80026b6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80026ba:	4b32      	ldr	r3, [pc, #200]	; (8002784 <HAL_ADC_MspInit+0x170>)
 80026bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026c0:	f003 0320 	and.w	r3, r3, #32
 80026c4:	613b      	str	r3, [r7, #16]
 80026c6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80026c8:	4b2e      	ldr	r3, [pc, #184]	; (8002784 <HAL_ADC_MspInit+0x170>)
 80026ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026ce:	4a2d      	ldr	r2, [pc, #180]	; (8002784 <HAL_ADC_MspInit+0x170>)
 80026d0:	f043 0304 	orr.w	r3, r3, #4
 80026d4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80026d8:	4b2a      	ldr	r3, [pc, #168]	; (8002784 <HAL_ADC_MspInit+0x170>)
 80026da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026de:	f003 0304 	and.w	r3, r3, #4
 80026e2:	60fb      	str	r3, [r7, #12]
 80026e4:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PF8     ------> ADC3_INP7
    PC2_C     ------> ADC3_INP0
    PC3_C     ------> ADC3_INP1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80026e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026ea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026ee:	2303      	movs	r3, #3
 80026f0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f4:	2300      	movs	r3, #0
 80026f6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80026fa:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80026fe:	4619      	mov	r1, r3
 8002700:	4821      	ldr	r0, [pc, #132]	; (8002788 <HAL_ADC_MspInit+0x174>)
 8002702:	f005 fad1 	bl	8007ca8 <HAL_GPIO_Init>

    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8002706:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 800270a:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 800270e:	f000 ffcf 	bl	80036b0 <HAL_SYSCFG_AnalogSwitchConfig>

    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 8002712:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8002716:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 800271a:	f000 ffc9 	bl	80036b0 <HAL_SYSCFG_AnalogSwitchConfig>

    /* ADC3 DMA Init */
    /* ADC3 Init */
    hdma_adc3.Instance = BDMA_Channel0;
 800271e:	4b1b      	ldr	r3, [pc, #108]	; (800278c <HAL_ADC_MspInit+0x178>)
 8002720:	4a1b      	ldr	r2, [pc, #108]	; (8002790 <HAL_ADC_MspInit+0x17c>)
 8002722:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = BDMA_REQUEST_ADC3;
 8002724:	4b19      	ldr	r3, [pc, #100]	; (800278c <HAL_ADC_MspInit+0x178>)
 8002726:	2211      	movs	r2, #17
 8002728:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800272a:	4b18      	ldr	r3, [pc, #96]	; (800278c <HAL_ADC_MspInit+0x178>)
 800272c:	2200      	movs	r2, #0
 800272e:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002730:	4b16      	ldr	r3, [pc, #88]	; (800278c <HAL_ADC_MspInit+0x178>)
 8002732:	2200      	movs	r2, #0
 8002734:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8002736:	4b15      	ldr	r3, [pc, #84]	; (800278c <HAL_ADC_MspInit+0x178>)
 8002738:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800273c:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800273e:	4b13      	ldr	r3, [pc, #76]	; (800278c <HAL_ADC_MspInit+0x178>)
 8002740:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002744:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002746:	4b11      	ldr	r3, [pc, #68]	; (800278c <HAL_ADC_MspInit+0x178>)
 8002748:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800274c:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 800274e:	4b0f      	ldr	r3, [pc, #60]	; (800278c <HAL_ADC_MspInit+0x178>)
 8002750:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002754:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8002756:	4b0d      	ldr	r3, [pc, #52]	; (800278c <HAL_ADC_MspInit+0x178>)
 8002758:	2200      	movs	r2, #0
 800275a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800275c:	480b      	ldr	r0, [pc, #44]	; (800278c <HAL_ADC_MspInit+0x178>)
 800275e:	f002 f853 	bl	8004808 <HAL_DMA_Init>
 8002762:	4603      	mov	r3, r0
 8002764:	2b00      	cmp	r3, #0
 8002766:	d001      	beq.n	800276c <HAL_ADC_MspInit+0x158>
    {
      Error_Handler();
 8002768:	f7ff ff34 	bl	80025d4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	4a07      	ldr	r2, [pc, #28]	; (800278c <HAL_ADC_MspInit+0x178>)
 8002770:	64da      	str	r2, [r3, #76]	; 0x4c
 8002772:	4a06      	ldr	r2, [pc, #24]	; (800278c <HAL_ADC_MspInit+0x178>)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8002778:	bf00      	nop
 800277a:	37e8      	adds	r7, #232	; 0xe8
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}
 8002780:	58026000 	.word	0x58026000
 8002784:	58024400 	.word	0x58024400
 8002788:	58021400 	.word	0x58021400
 800278c:	240009bc 	.word	0x240009bc
 8002790:	58025408 	.word	0x58025408

08002794 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b08e      	sub	sp, #56	; 0x38
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800279c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027a0:	2200      	movs	r2, #0
 80027a2:	601a      	str	r2, [r3, #0]
 80027a4:	605a      	str	r2, [r3, #4]
 80027a6:	609a      	str	r2, [r3, #8]
 80027a8:	60da      	str	r2, [r3, #12]
 80027aa:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a59      	ldr	r2, [pc, #356]	; (8002918 <HAL_ETH_MspInit+0x184>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	f040 80ab 	bne.w	800290e <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 80027b8:	4b58      	ldr	r3, [pc, #352]	; (800291c <HAL_ETH_MspInit+0x188>)
 80027ba:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80027be:	4a57      	ldr	r2, [pc, #348]	; (800291c <HAL_ETH_MspInit+0x188>)
 80027c0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80027c4:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80027c8:	4b54      	ldr	r3, [pc, #336]	; (800291c <HAL_ETH_MspInit+0x188>)
 80027ca:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80027ce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80027d2:	623b      	str	r3, [r7, #32]
 80027d4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 80027d6:	4b51      	ldr	r3, [pc, #324]	; (800291c <HAL_ETH_MspInit+0x188>)
 80027d8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80027dc:	4a4f      	ldr	r2, [pc, #316]	; (800291c <HAL_ETH_MspInit+0x188>)
 80027de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027e2:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80027e6:	4b4d      	ldr	r3, [pc, #308]	; (800291c <HAL_ETH_MspInit+0x188>)
 80027e8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80027ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027f0:	61fb      	str	r3, [r7, #28]
 80027f2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 80027f4:	4b49      	ldr	r3, [pc, #292]	; (800291c <HAL_ETH_MspInit+0x188>)
 80027f6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80027fa:	4a48      	ldr	r2, [pc, #288]	; (800291c <HAL_ETH_MspInit+0x188>)
 80027fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002800:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002804:	4b45      	ldr	r3, [pc, #276]	; (800291c <HAL_ETH_MspInit+0x188>)
 8002806:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800280a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800280e:	61bb      	str	r3, [r7, #24]
 8002810:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002812:	4b42      	ldr	r3, [pc, #264]	; (800291c <HAL_ETH_MspInit+0x188>)
 8002814:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002818:	4a40      	ldr	r2, [pc, #256]	; (800291c <HAL_ETH_MspInit+0x188>)
 800281a:	f043 0304 	orr.w	r3, r3, #4
 800281e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002822:	4b3e      	ldr	r3, [pc, #248]	; (800291c <HAL_ETH_MspInit+0x188>)
 8002824:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002828:	f003 0304 	and.w	r3, r3, #4
 800282c:	617b      	str	r3, [r7, #20]
 800282e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002830:	4b3a      	ldr	r3, [pc, #232]	; (800291c <HAL_ETH_MspInit+0x188>)
 8002832:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002836:	4a39      	ldr	r2, [pc, #228]	; (800291c <HAL_ETH_MspInit+0x188>)
 8002838:	f043 0301 	orr.w	r3, r3, #1
 800283c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002840:	4b36      	ldr	r3, [pc, #216]	; (800291c <HAL_ETH_MspInit+0x188>)
 8002842:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002846:	f003 0301 	and.w	r3, r3, #1
 800284a:	613b      	str	r3, [r7, #16]
 800284c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800284e:	4b33      	ldr	r3, [pc, #204]	; (800291c <HAL_ETH_MspInit+0x188>)
 8002850:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002854:	4a31      	ldr	r2, [pc, #196]	; (800291c <HAL_ETH_MspInit+0x188>)
 8002856:	f043 0302 	orr.w	r3, r3, #2
 800285a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800285e:	4b2f      	ldr	r3, [pc, #188]	; (800291c <HAL_ETH_MspInit+0x188>)
 8002860:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002864:	f003 0302 	and.w	r3, r3, #2
 8002868:	60fb      	str	r3, [r7, #12]
 800286a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800286c:	4b2b      	ldr	r3, [pc, #172]	; (800291c <HAL_ETH_MspInit+0x188>)
 800286e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002872:	4a2a      	ldr	r2, [pc, #168]	; (800291c <HAL_ETH_MspInit+0x188>)
 8002874:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002878:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800287c:	4b27      	ldr	r3, [pc, #156]	; (800291c <HAL_ETH_MspInit+0x188>)
 800287e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002882:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002886:	60bb      	str	r3, [r7, #8]
 8002888:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800288a:	2332      	movs	r3, #50	; 0x32
 800288c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800288e:	2302      	movs	r3, #2
 8002890:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002892:	2300      	movs	r3, #0
 8002894:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002896:	2300      	movs	r3, #0
 8002898:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800289a:	230b      	movs	r3, #11
 800289c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800289e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028a2:	4619      	mov	r1, r3
 80028a4:	481e      	ldr	r0, [pc, #120]	; (8002920 <HAL_ETH_MspInit+0x18c>)
 80028a6:	f005 f9ff 	bl	8007ca8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 80028aa:	2386      	movs	r3, #134	; 0x86
 80028ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ae:	2302      	movs	r3, #2
 80028b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b2:	2300      	movs	r3, #0
 80028b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028b6:	2300      	movs	r3, #0
 80028b8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80028ba:	230b      	movs	r3, #11
 80028bc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028c2:	4619      	mov	r1, r3
 80028c4:	4817      	ldr	r0, [pc, #92]	; (8002924 <HAL_ETH_MspInit+0x190>)
 80028c6:	f005 f9ef 	bl	8007ca8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80028ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80028ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028d0:	2302      	movs	r3, #2
 80028d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d4:	2300      	movs	r3, #0
 80028d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028d8:	2300      	movs	r3, #0
 80028da:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80028dc:	230b      	movs	r3, #11
 80028de:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028e4:	4619      	mov	r1, r3
 80028e6:	4810      	ldr	r0, [pc, #64]	; (8002928 <HAL_ETH_MspInit+0x194>)
 80028e8:	f005 f9de 	bl	8007ca8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 80028ec:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80028f0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f2:	2302      	movs	r3, #2
 80028f4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f6:	2300      	movs	r3, #0
 80028f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028fa:	2300      	movs	r3, #0
 80028fc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80028fe:	230b      	movs	r3, #11
 8002900:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002902:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002906:	4619      	mov	r1, r3
 8002908:	4808      	ldr	r0, [pc, #32]	; (800292c <HAL_ETH_MspInit+0x198>)
 800290a:	f005 f9cd 	bl	8007ca8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 800290e:	bf00      	nop
 8002910:	3738      	adds	r7, #56	; 0x38
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	40028000 	.word	0x40028000
 800291c:	58024400 	.word	0x58024400
 8002920:	58020800 	.word	0x58020800
 8002924:	58020000 	.word	0x58020000
 8002928:	58020400 	.word	0x58020400
 800292c:	58021800 	.word	0x58021800

08002930 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b0ba      	sub	sp, #232	; 0xe8
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002938:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800293c:	2200      	movs	r2, #0
 800293e:	601a      	str	r2, [r3, #0]
 8002940:	605a      	str	r2, [r3, #4]
 8002942:	609a      	str	r2, [r3, #8]
 8002944:	60da      	str	r2, [r3, #12]
 8002946:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002948:	f107 0318 	add.w	r3, r7, #24
 800294c:	22bc      	movs	r2, #188	; 0xbc
 800294e:	2100      	movs	r1, #0
 8002950:	4618      	mov	r0, r3
 8002952:	f00c ff1b 	bl	800f78c <memset>
  if(hspi->Instance==SPI3)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a37      	ldr	r2, [pc, #220]	; (8002a38 <HAL_SPI_MspInit+0x108>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d166      	bne.n	8002a2e <HAL_SPI_MspInit+0xfe>
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8002960:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002964:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8002966:	2300      	movs	r3, #0
 8002968:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800296a:	f107 0318 	add.w	r3, r7, #24
 800296e:	4618      	mov	r0, r3
 8002970:	f006 fcc8 	bl	8009304 <HAL_RCCEx_PeriphCLKConfig>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d001      	beq.n	800297e <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 800297a:	f7ff fe2b 	bl	80025d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800297e:	4b2f      	ldr	r3, [pc, #188]	; (8002a3c <HAL_SPI_MspInit+0x10c>)
 8002980:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002984:	4a2d      	ldr	r2, [pc, #180]	; (8002a3c <HAL_SPI_MspInit+0x10c>)
 8002986:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800298a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800298e:	4b2b      	ldr	r3, [pc, #172]	; (8002a3c <HAL_SPI_MspInit+0x10c>)
 8002990:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002994:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002998:	617b      	str	r3, [r7, #20]
 800299a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800299c:	4b27      	ldr	r3, [pc, #156]	; (8002a3c <HAL_SPI_MspInit+0x10c>)
 800299e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80029a2:	4a26      	ldr	r2, [pc, #152]	; (8002a3c <HAL_SPI_MspInit+0x10c>)
 80029a4:	f043 0301 	orr.w	r3, r3, #1
 80029a8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80029ac:	4b23      	ldr	r3, [pc, #140]	; (8002a3c <HAL_SPI_MspInit+0x10c>)
 80029ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80029b2:	f003 0301 	and.w	r3, r3, #1
 80029b6:	613b      	str	r3, [r7, #16]
 80029b8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029ba:	4b20      	ldr	r3, [pc, #128]	; (8002a3c <HAL_SPI_MspInit+0x10c>)
 80029bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80029c0:	4a1e      	ldr	r2, [pc, #120]	; (8002a3c <HAL_SPI_MspInit+0x10c>)
 80029c2:	f043 0304 	orr.w	r3, r3, #4
 80029c6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80029ca:	4b1c      	ldr	r3, [pc, #112]	; (8002a3c <HAL_SPI_MspInit+0x10c>)
 80029cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80029d0:	f003 0304 	and.w	r3, r3, #4
 80029d4:	60fb      	str	r3, [r7, #12]
 80029d6:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI3_NSS
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80029d8:	2310      	movs	r3, #16
 80029da:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029de:	2302      	movs	r3, #2
 80029e0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e4:	2300      	movs	r3, #0
 80029e6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ea:	2300      	movs	r3, #0
 80029ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80029f0:	2306      	movs	r3, #6
 80029f2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029f6:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80029fa:	4619      	mov	r1, r3
 80029fc:	4810      	ldr	r0, [pc, #64]	; (8002a40 <HAL_SPI_MspInit+0x110>)
 80029fe:	f005 f953 	bl	8007ca8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002a02:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002a06:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a0a:	2302      	movs	r3, #2
 8002a0c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a10:	2300      	movs	r3, #0
 8002a12:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a16:	2300      	movs	r3, #0
 8002a18:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002a1c:	2306      	movs	r3, #6
 8002a1e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a22:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002a26:	4619      	mov	r1, r3
 8002a28:	4806      	ldr	r0, [pc, #24]	; (8002a44 <HAL_SPI_MspInit+0x114>)
 8002a2a:	f005 f93d 	bl	8007ca8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002a2e:	bf00      	nop
 8002a30:	37e8      	adds	r7, #232	; 0xe8
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	40003c00 	.word	0x40003c00
 8002a3c:	58024400 	.word	0x58024400
 8002a40:	58020000 	.word	0x58020000
 8002a44:	58020800 	.word	0x58020800

08002a48 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b090      	sub	sp, #64	; 0x40
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a50:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002a54:	2200      	movs	r2, #0
 8002a56:	601a      	str	r2, [r3, #0]
 8002a58:	605a      	str	r2, [r3, #4]
 8002a5a:	609a      	str	r2, [r3, #8]
 8002a5c:	60da      	str	r2, [r3, #12]
 8002a5e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a78      	ldr	r2, [pc, #480]	; (8002c48 <HAL_TIM_Encoder_MspInit+0x200>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d12f      	bne.n	8002aca <HAL_TIM_Encoder_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002a6a:	4b78      	ldr	r3, [pc, #480]	; (8002c4c <HAL_TIM_Encoder_MspInit+0x204>)
 8002a6c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002a70:	4a76      	ldr	r2, [pc, #472]	; (8002c4c <HAL_TIM_Encoder_MspInit+0x204>)
 8002a72:	f043 0301 	orr.w	r3, r3, #1
 8002a76:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002a7a:	4b74      	ldr	r3, [pc, #464]	; (8002c4c <HAL_TIM_Encoder_MspInit+0x204>)
 8002a7c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002a80:	f003 0301 	and.w	r3, r3, #1
 8002a84:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a86:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002a88:	4b70      	ldr	r3, [pc, #448]	; (8002c4c <HAL_TIM_Encoder_MspInit+0x204>)
 8002a8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a8e:	4a6f      	ldr	r2, [pc, #444]	; (8002c4c <HAL_TIM_Encoder_MspInit+0x204>)
 8002a90:	f043 0310 	orr.w	r3, r3, #16
 8002a94:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002a98:	4b6c      	ldr	r3, [pc, #432]	; (8002c4c <HAL_TIM_Encoder_MspInit+0x204>)
 8002a9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a9e:	f003 0310 	and.w	r3, r3, #16
 8002aa2:	627b      	str	r3, [r7, #36]	; 0x24
 8002aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = QEI1A_Pin|QEI1B_Pin;
 8002aa6:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8002aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aac:	2302      	movs	r3, #2
 8002aae:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002abc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	4863      	ldr	r0, [pc, #396]	; (8002c50 <HAL_TIM_Encoder_MspInit+0x208>)
 8002ac4:	f005 f8f0 	bl	8007ca8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002ac8:	e0ba      	b.n	8002c40 <HAL_TIM_Encoder_MspInit+0x1f8>
  else if(htim_encoder->Instance==TIM2)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ad2:	d14d      	bne.n	8002b70 <HAL_TIM_Encoder_MspInit+0x128>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002ad4:	4b5d      	ldr	r3, [pc, #372]	; (8002c4c <HAL_TIM_Encoder_MspInit+0x204>)
 8002ad6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002ada:	4a5c      	ldr	r2, [pc, #368]	; (8002c4c <HAL_TIM_Encoder_MspInit+0x204>)
 8002adc:	f043 0301 	orr.w	r3, r3, #1
 8002ae0:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002ae4:	4b59      	ldr	r3, [pc, #356]	; (8002c4c <HAL_TIM_Encoder_MspInit+0x204>)
 8002ae6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002aea:	f003 0301 	and.w	r3, r3, #1
 8002aee:	623b      	str	r3, [r7, #32]
 8002af0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002af2:	4b56      	ldr	r3, [pc, #344]	; (8002c4c <HAL_TIM_Encoder_MspInit+0x204>)
 8002af4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002af8:	4a54      	ldr	r2, [pc, #336]	; (8002c4c <HAL_TIM_Encoder_MspInit+0x204>)
 8002afa:	f043 0301 	orr.w	r3, r3, #1
 8002afe:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002b02:	4b52      	ldr	r3, [pc, #328]	; (8002c4c <HAL_TIM_Encoder_MspInit+0x204>)
 8002b04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002b08:	f003 0301 	and.w	r3, r3, #1
 8002b0c:	61fb      	str	r3, [r7, #28]
 8002b0e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b10:	4b4e      	ldr	r3, [pc, #312]	; (8002c4c <HAL_TIM_Encoder_MspInit+0x204>)
 8002b12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002b16:	4a4d      	ldr	r2, [pc, #308]	; (8002c4c <HAL_TIM_Encoder_MspInit+0x204>)
 8002b18:	f043 0302 	orr.w	r3, r3, #2
 8002b1c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002b20:	4b4a      	ldr	r3, [pc, #296]	; (8002c4c <HAL_TIM_Encoder_MspInit+0x204>)
 8002b22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002b26:	f003 0302 	and.w	r3, r3, #2
 8002b2a:	61bb      	str	r3, [r7, #24]
 8002b2c:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = QEI4A_Pin;
 8002b2e:	2320      	movs	r3, #32
 8002b30:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b32:	2302      	movs	r3, #2
 8002b34:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b36:	2300      	movs	r3, #0
 8002b38:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(QEI4A_GPIO_Port, &GPIO_InitStruct);
 8002b42:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b46:	4619      	mov	r1, r3
 8002b48:	4842      	ldr	r0, [pc, #264]	; (8002c54 <HAL_TIM_Encoder_MspInit+0x20c>)
 8002b4a:	f005 f8ad 	bl	8007ca8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = QEI4B_Pin;
 8002b4e:	2308      	movs	r3, #8
 8002b50:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b52:	2302      	movs	r3, #2
 8002b54:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b56:	2300      	movs	r3, #0
 8002b58:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(QEI4B_GPIO_Port, &GPIO_InitStruct);
 8002b62:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b66:	4619      	mov	r1, r3
 8002b68:	483b      	ldr	r0, [pc, #236]	; (8002c58 <HAL_TIM_Encoder_MspInit+0x210>)
 8002b6a:	f005 f89d 	bl	8007ca8 <HAL_GPIO_Init>
}
 8002b6e:	e067      	b.n	8002c40 <HAL_TIM_Encoder_MspInit+0x1f8>
  else if(htim_encoder->Instance==TIM3)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a39      	ldr	r2, [pc, #228]	; (8002c5c <HAL_TIM_Encoder_MspInit+0x214>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d12e      	bne.n	8002bd8 <HAL_TIM_Encoder_MspInit+0x190>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002b7a:	4b34      	ldr	r3, [pc, #208]	; (8002c4c <HAL_TIM_Encoder_MspInit+0x204>)
 8002b7c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002b80:	4a32      	ldr	r2, [pc, #200]	; (8002c4c <HAL_TIM_Encoder_MspInit+0x204>)
 8002b82:	f043 0302 	orr.w	r3, r3, #2
 8002b86:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002b8a:	4b30      	ldr	r3, [pc, #192]	; (8002c4c <HAL_TIM_Encoder_MspInit+0x204>)
 8002b8c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002b90:	f003 0302 	and.w	r3, r3, #2
 8002b94:	617b      	str	r3, [r7, #20]
 8002b96:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b98:	4b2c      	ldr	r3, [pc, #176]	; (8002c4c <HAL_TIM_Encoder_MspInit+0x204>)
 8002b9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002b9e:	4a2b      	ldr	r2, [pc, #172]	; (8002c4c <HAL_TIM_Encoder_MspInit+0x204>)
 8002ba0:	f043 0302 	orr.w	r3, r3, #2
 8002ba4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002ba8:	4b28      	ldr	r3, [pc, #160]	; (8002c4c <HAL_TIM_Encoder_MspInit+0x204>)
 8002baa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002bae:	f003 0302 	and.w	r3, r3, #2
 8002bb2:	613b      	str	r3, [r7, #16]
 8002bb4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = QEI2A_Pin|QEI2B_Pin;
 8002bb6:	2330      	movs	r3, #48	; 0x30
 8002bb8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bba:	2302      	movs	r3, #2
 8002bbc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002bc6:	2302      	movs	r3, #2
 8002bc8:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002bce:	4619      	mov	r1, r3
 8002bd0:	4821      	ldr	r0, [pc, #132]	; (8002c58 <HAL_TIM_Encoder_MspInit+0x210>)
 8002bd2:	f005 f869 	bl	8007ca8 <HAL_GPIO_Init>
}
 8002bd6:	e033      	b.n	8002c40 <HAL_TIM_Encoder_MspInit+0x1f8>
  else if(htim_encoder->Instance==TIM4)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a20      	ldr	r2, [pc, #128]	; (8002c60 <HAL_TIM_Encoder_MspInit+0x218>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d12e      	bne.n	8002c40 <HAL_TIM_Encoder_MspInit+0x1f8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002be2:	4b1a      	ldr	r3, [pc, #104]	; (8002c4c <HAL_TIM_Encoder_MspInit+0x204>)
 8002be4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002be8:	4a18      	ldr	r2, [pc, #96]	; (8002c4c <HAL_TIM_Encoder_MspInit+0x204>)
 8002bea:	f043 0304 	orr.w	r3, r3, #4
 8002bee:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002bf2:	4b16      	ldr	r3, [pc, #88]	; (8002c4c <HAL_TIM_Encoder_MspInit+0x204>)
 8002bf4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002bf8:	f003 0304 	and.w	r3, r3, #4
 8002bfc:	60fb      	str	r3, [r7, #12]
 8002bfe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c00:	4b12      	ldr	r3, [pc, #72]	; (8002c4c <HAL_TIM_Encoder_MspInit+0x204>)
 8002c02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c06:	4a11      	ldr	r2, [pc, #68]	; (8002c4c <HAL_TIM_Encoder_MspInit+0x204>)
 8002c08:	f043 0308 	orr.w	r3, r3, #8
 8002c0c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002c10:	4b0e      	ldr	r3, [pc, #56]	; (8002c4c <HAL_TIM_Encoder_MspInit+0x204>)
 8002c12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c16:	f003 0308 	and.w	r3, r3, #8
 8002c1a:	60bb      	str	r3, [r7, #8]
 8002c1c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = QEI3A_Pin|QEI3B_Pin;
 8002c1e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002c22:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c24:	2302      	movs	r3, #2
 8002c26:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002c30:	2302      	movs	r3, #2
 8002c32:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c34:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002c38:	4619      	mov	r1, r3
 8002c3a:	480a      	ldr	r0, [pc, #40]	; (8002c64 <HAL_TIM_Encoder_MspInit+0x21c>)
 8002c3c:	f005 f834 	bl	8007ca8 <HAL_GPIO_Init>
}
 8002c40:	bf00      	nop
 8002c42:	3740      	adds	r7, #64	; 0x40
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}
 8002c48:	40010000 	.word	0x40010000
 8002c4c:	58024400 	.word	0x58024400
 8002c50:	58021000 	.word	0x58021000
 8002c54:	58020000 	.word	0x58020000
 8002c58:	58020400 	.word	0x58020400
 8002c5c:	40000400 	.word	0x40000400
 8002c60:	40000800 	.word	0x40000800
 8002c64:	58020c00 	.word	0x58020c00

08002c68 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b088      	sub	sp, #32
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a48      	ldr	r2, [pc, #288]	; (8002d98 <HAL_TIM_Base_MspInit+0x130>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d117      	bne.n	8002caa <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002c7a:	4b48      	ldr	r3, [pc, #288]	; (8002d9c <HAL_TIM_Base_MspInit+0x134>)
 8002c7c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002c80:	4a46      	ldr	r2, [pc, #280]	; (8002d9c <HAL_TIM_Base_MspInit+0x134>)
 8002c82:	f043 0308 	orr.w	r3, r3, #8
 8002c86:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002c8a:	4b44      	ldr	r3, [pc, #272]	; (8002d9c <HAL_TIM_Base_MspInit+0x134>)
 8002c8c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002c90:	f003 0308 	and.w	r3, r3, #8
 8002c94:	61fb      	str	r3, [r7, #28]
 8002c96:	69fb      	ldr	r3, [r7, #28]
    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8002c98:	2200      	movs	r2, #0
 8002c9a:	2100      	movs	r1, #0
 8002c9c:	2032      	movs	r0, #50	; 0x32
 8002c9e:	f001 fd7e 	bl	800479e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002ca2:	2032      	movs	r0, #50	; 0x32
 8002ca4:	f001 fd95 	bl	80047d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8002ca8:	e072      	b.n	8002d90 <HAL_TIM_Base_MspInit+0x128>
  else if(htim_base->Instance==TIM12)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a3c      	ldr	r2, [pc, #240]	; (8002da0 <HAL_TIM_Base_MspInit+0x138>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d117      	bne.n	8002ce4 <HAL_TIM_Base_MspInit+0x7c>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002cb4:	4b39      	ldr	r3, [pc, #228]	; (8002d9c <HAL_TIM_Base_MspInit+0x134>)
 8002cb6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002cba:	4a38      	ldr	r2, [pc, #224]	; (8002d9c <HAL_TIM_Base_MspInit+0x134>)
 8002cbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002cc0:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002cc4:	4b35      	ldr	r3, [pc, #212]	; (8002d9c <HAL_TIM_Base_MspInit+0x134>)
 8002cc6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002cca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cce:	61bb      	str	r3, [r7, #24]
 8002cd0:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	2100      	movs	r1, #0
 8002cd6:	202b      	movs	r0, #43	; 0x2b
 8002cd8:	f001 fd61 	bl	800479e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8002cdc:	202b      	movs	r0, #43	; 0x2b
 8002cde:	f001 fd78 	bl	80047d2 <HAL_NVIC_EnableIRQ>
}
 8002ce2:	e055      	b.n	8002d90 <HAL_TIM_Base_MspInit+0x128>
  else if(htim_base->Instance==TIM13)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a2e      	ldr	r2, [pc, #184]	; (8002da4 <HAL_TIM_Base_MspInit+0x13c>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d117      	bne.n	8002d1e <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8002cee:	4b2b      	ldr	r3, [pc, #172]	; (8002d9c <HAL_TIM_Base_MspInit+0x134>)
 8002cf0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002cf4:	4a29      	ldr	r2, [pc, #164]	; (8002d9c <HAL_TIM_Base_MspInit+0x134>)
 8002cf6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002cfa:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002cfe:	4b27      	ldr	r3, [pc, #156]	; (8002d9c <HAL_TIM_Base_MspInit+0x134>)
 8002d00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002d04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d08:	617b      	str	r3, [r7, #20]
 8002d0a:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	2100      	movs	r1, #0
 8002d10:	202c      	movs	r0, #44	; 0x2c
 8002d12:	f001 fd44 	bl	800479e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8002d16:	202c      	movs	r0, #44	; 0x2c
 8002d18:	f001 fd5b 	bl	80047d2 <HAL_NVIC_EnableIRQ>
}
 8002d1c:	e038      	b.n	8002d90 <HAL_TIM_Base_MspInit+0x128>
  else if(htim_base->Instance==TIM16)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a21      	ldr	r2, [pc, #132]	; (8002da8 <HAL_TIM_Base_MspInit+0x140>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d117      	bne.n	8002d58 <HAL_TIM_Base_MspInit+0xf0>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002d28:	4b1c      	ldr	r3, [pc, #112]	; (8002d9c <HAL_TIM_Base_MspInit+0x134>)
 8002d2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002d2e:	4a1b      	ldr	r2, [pc, #108]	; (8002d9c <HAL_TIM_Base_MspInit+0x134>)
 8002d30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d34:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002d38:	4b18      	ldr	r3, [pc, #96]	; (8002d9c <HAL_TIM_Base_MspInit+0x134>)
 8002d3a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002d3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d42:	613b      	str	r3, [r7, #16]
 8002d44:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8002d46:	2200      	movs	r2, #0
 8002d48:	2100      	movs	r1, #0
 8002d4a:	2075      	movs	r0, #117	; 0x75
 8002d4c:	f001 fd27 	bl	800479e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8002d50:	2075      	movs	r0, #117	; 0x75
 8002d52:	f001 fd3e 	bl	80047d2 <HAL_NVIC_EnableIRQ>
}
 8002d56:	e01b      	b.n	8002d90 <HAL_TIM_Base_MspInit+0x128>
  else if(htim_base->Instance==TIM17)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a13      	ldr	r2, [pc, #76]	; (8002dac <HAL_TIM_Base_MspInit+0x144>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d116      	bne.n	8002d90 <HAL_TIM_Base_MspInit+0x128>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8002d62:	4b0e      	ldr	r3, [pc, #56]	; (8002d9c <HAL_TIM_Base_MspInit+0x134>)
 8002d64:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002d68:	4a0c      	ldr	r2, [pc, #48]	; (8002d9c <HAL_TIM_Base_MspInit+0x134>)
 8002d6a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d6e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002d72:	4b0a      	ldr	r3, [pc, #40]	; (8002d9c <HAL_TIM_Base_MspInit+0x134>)
 8002d74:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002d78:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d7c:	60fb      	str	r3, [r7, #12]
 8002d7e:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8002d80:	2200      	movs	r2, #0
 8002d82:	2100      	movs	r1, #0
 8002d84:	2076      	movs	r0, #118	; 0x76
 8002d86:	f001 fd0a 	bl	800479e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8002d8a:	2076      	movs	r0, #118	; 0x76
 8002d8c:	f001 fd21 	bl	80047d2 <HAL_NVIC_EnableIRQ>
}
 8002d90:	bf00      	nop
 8002d92:	3720      	adds	r7, #32
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	40000c00 	.word	0x40000c00
 8002d9c:	58024400 	.word	0x58024400
 8002da0:	40001800 	.word	0x40001800
 8002da4:	40001c00 	.word	0x40001c00
 8002da8:	40014400 	.word	0x40014400
 8002dac:	40014800 	.word	0x40014800

08002db0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b08c      	sub	sp, #48	; 0x30
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002db8:	f107 031c 	add.w	r3, r7, #28
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	601a      	str	r2, [r3, #0]
 8002dc0:	605a      	str	r2, [r3, #4]
 8002dc2:	609a      	str	r2, [r3, #8]
 8002dc4:	60da      	str	r2, [r3, #12]
 8002dc6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM12)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a4b      	ldr	r2, [pc, #300]	; (8002efc <HAL_TIM_MspPostInit+0x14c>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d120      	bne.n	8002e14 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM12_MspPostInit 0 */

  /* USER CODE END TIM12_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dd2:	4b4b      	ldr	r3, [pc, #300]	; (8002f00 <HAL_TIM_MspPostInit+0x150>)
 8002dd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002dd8:	4a49      	ldr	r2, [pc, #292]	; (8002f00 <HAL_TIM_MspPostInit+0x150>)
 8002dda:	f043 0302 	orr.w	r3, r3, #2
 8002dde:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002de2:	4b47      	ldr	r3, [pc, #284]	; (8002f00 <HAL_TIM_MspPostInit+0x150>)
 8002de4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002de8:	f003 0302 	and.w	r3, r3, #2
 8002dec:	61bb      	str	r3, [r7, #24]
 8002dee:	69bb      	ldr	r3, [r7, #24]
    /**TIM12 GPIO Configuration
    PB15     ------> TIM12_CH2
    */
    GPIO_InitStruct.Pin = PULSE4_Pin;
 8002df0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002df4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002df6:	2302      	movs	r3, #2
 8002df8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002dfa:	2302      	movs	r3, #2
 8002dfc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM12;
 8002e02:	2302      	movs	r3, #2
 8002e04:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(PULSE4_GPIO_Port, &GPIO_InitStruct);
 8002e06:	f107 031c 	add.w	r3, r7, #28
 8002e0a:	4619      	mov	r1, r3
 8002e0c:	483d      	ldr	r0, [pc, #244]	; (8002f04 <HAL_TIM_MspPostInit+0x154>)
 8002e0e:	f004 ff4b 	bl	8007ca8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8002e12:	e06f      	b.n	8002ef4 <HAL_TIM_MspPostInit+0x144>
  else if(htim->Instance==TIM13)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a3b      	ldr	r2, [pc, #236]	; (8002f08 <HAL_TIM_MspPostInit+0x158>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d11f      	bne.n	8002e5e <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e1e:	4b38      	ldr	r3, [pc, #224]	; (8002f00 <HAL_TIM_MspPostInit+0x150>)
 8002e20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e24:	4a36      	ldr	r2, [pc, #216]	; (8002f00 <HAL_TIM_MspPostInit+0x150>)
 8002e26:	f043 0301 	orr.w	r3, r3, #1
 8002e2a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002e2e:	4b34      	ldr	r3, [pc, #208]	; (8002f00 <HAL_TIM_MspPostInit+0x150>)
 8002e30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e34:	f003 0301 	and.w	r3, r3, #1
 8002e38:	617b      	str	r3, [r7, #20]
 8002e3a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = PULSE3_Pin;
 8002e3c:	2340      	movs	r3, #64	; 0x40
 8002e3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e40:	2302      	movs	r3, #2
 8002e42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e44:	2300      	movs	r3, #0
 8002e46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8002e4c:	2309      	movs	r3, #9
 8002e4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(PULSE3_GPIO_Port, &GPIO_InitStruct);
 8002e50:	f107 031c 	add.w	r3, r7, #28
 8002e54:	4619      	mov	r1, r3
 8002e56:	482d      	ldr	r0, [pc, #180]	; (8002f0c <HAL_TIM_MspPostInit+0x15c>)
 8002e58:	f004 ff26 	bl	8007ca8 <HAL_GPIO_Init>
}
 8002e5c:	e04a      	b.n	8002ef4 <HAL_TIM_MspPostInit+0x144>
  else if(htim->Instance==TIM16)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a2b      	ldr	r2, [pc, #172]	; (8002f10 <HAL_TIM_MspPostInit+0x160>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d120      	bne.n	8002eaa <HAL_TIM_MspPostInit+0xfa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e68:	4b25      	ldr	r3, [pc, #148]	; (8002f00 <HAL_TIM_MspPostInit+0x150>)
 8002e6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e6e:	4a24      	ldr	r2, [pc, #144]	; (8002f00 <HAL_TIM_MspPostInit+0x150>)
 8002e70:	f043 0302 	orr.w	r3, r3, #2
 8002e74:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002e78:	4b21      	ldr	r3, [pc, #132]	; (8002f00 <HAL_TIM_MspPostInit+0x150>)
 8002e7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002e7e:	f003 0302 	and.w	r3, r3, #2
 8002e82:	613b      	str	r3, [r7, #16]
 8002e84:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = PULSE1_Pin;
 8002e86:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e8c:	2302      	movs	r3, #2
 8002e8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e90:	2301      	movs	r3, #1
 8002e92:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e94:	2300      	movs	r3, #0
 8002e96:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(PULSE1_GPIO_Port, &GPIO_InitStruct);
 8002e9c:	f107 031c 	add.w	r3, r7, #28
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	4818      	ldr	r0, [pc, #96]	; (8002f04 <HAL_TIM_MspPostInit+0x154>)
 8002ea4:	f004 ff00 	bl	8007ca8 <HAL_GPIO_Init>
}
 8002ea8:	e024      	b.n	8002ef4 <HAL_TIM_MspPostInit+0x144>
  else if(htim->Instance==TIM17)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a19      	ldr	r2, [pc, #100]	; (8002f14 <HAL_TIM_MspPostInit+0x164>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d11f      	bne.n	8002ef4 <HAL_TIM_MspPostInit+0x144>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eb4:	4b12      	ldr	r3, [pc, #72]	; (8002f00 <HAL_TIM_MspPostInit+0x150>)
 8002eb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002eba:	4a11      	ldr	r2, [pc, #68]	; (8002f00 <HAL_TIM_MspPostInit+0x150>)
 8002ebc:	f043 0302 	orr.w	r3, r3, #2
 8002ec0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002ec4:	4b0e      	ldr	r3, [pc, #56]	; (8002f00 <HAL_TIM_MspPostInit+0x150>)
 8002ec6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002eca:	f003 0302 	and.w	r3, r3, #2
 8002ece:	60fb      	str	r3, [r7, #12]
 8002ed0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PULSE2_Pin;
 8002ed2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ed6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ed8:	2302      	movs	r3, #2
 8002eda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002edc:	2302      	movs	r3, #2
 8002ede:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(PULSE2_GPIO_Port, &GPIO_InitStruct);
 8002ee8:	f107 031c 	add.w	r3, r7, #28
 8002eec:	4619      	mov	r1, r3
 8002eee:	4805      	ldr	r0, [pc, #20]	; (8002f04 <HAL_TIM_MspPostInit+0x154>)
 8002ef0:	f004 feda 	bl	8007ca8 <HAL_GPIO_Init>
}
 8002ef4:	bf00      	nop
 8002ef6:	3730      	adds	r7, #48	; 0x30
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	40001800 	.word	0x40001800
 8002f00:	58024400 	.word	0x58024400
 8002f04:	58020400 	.word	0x58020400
 8002f08:	40001c00 	.word	0x40001c00
 8002f0c:	58020000 	.word	0x58020000
 8002f10:	40014400 	.word	0x40014400
 8002f14:	40014800 	.word	0x40014800

08002f18 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b0ba      	sub	sp, #232	; 0xe8
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f20:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002f24:	2200      	movs	r2, #0
 8002f26:	601a      	str	r2, [r3, #0]
 8002f28:	605a      	str	r2, [r3, #4]
 8002f2a:	609a      	str	r2, [r3, #8]
 8002f2c:	60da      	str	r2, [r3, #12]
 8002f2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002f30:	f107 0318 	add.w	r3, r7, #24
 8002f34:	22bc      	movs	r2, #188	; 0xbc
 8002f36:	2100      	movs	r1, #0
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f00c fc27 	bl	800f78c <memset>
  if(huart->Instance==UART5)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a7f      	ldr	r2, [pc, #508]	; (8003140 <HAL_UART_MspInit+0x228>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	f040 80a8 	bne.w	800309a <HAL_UART_MspInit+0x182>
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8002f4a:	2302      	movs	r3, #2
 8002f4c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002f54:	f107 0318 	add.w	r3, r7, #24
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f006 f9d3 	bl	8009304 <HAL_RCCEx_PeriphCLKConfig>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d001      	beq.n	8002f68 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8002f64:	f7ff fb36 	bl	80025d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8002f68:	4b76      	ldr	r3, [pc, #472]	; (8003144 <HAL_UART_MspInit+0x22c>)
 8002f6a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002f6e:	4a75      	ldr	r2, [pc, #468]	; (8003144 <HAL_UART_MspInit+0x22c>)
 8002f70:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f74:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002f78:	4b72      	ldr	r3, [pc, #456]	; (8003144 <HAL_UART_MspInit+0x22c>)
 8002f7a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002f7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f82:	617b      	str	r3, [r7, #20]
 8002f84:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f86:	4b6f      	ldr	r3, [pc, #444]	; (8003144 <HAL_UART_MspInit+0x22c>)
 8002f88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f8c:	4a6d      	ldr	r2, [pc, #436]	; (8003144 <HAL_UART_MspInit+0x22c>)
 8002f8e:	f043 0302 	orr.w	r3, r3, #2
 8002f92:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002f96:	4b6b      	ldr	r3, [pc, #428]	; (8003144 <HAL_UART_MspInit+0x22c>)
 8002f98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f9c:	f003 0302 	and.w	r3, r3, #2
 8002fa0:	613b      	str	r3, [r7, #16]
 8002fa2:	693b      	ldr	r3, [r7, #16]
    /**UART5 GPIO Configuration
    PB12     ------> UART5_RX
    PB6     ------> UART5_TX
    */
    GPIO_InitStruct.Pin = PC_RX_Pin|PC_TX_Pin;
 8002fa4:	f44f 5382 	mov.w	r3, #4160	; 0x1040
 8002fa8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fac:	2302      	movs	r3, #2
 8002fae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 8002fbe:	230e      	movs	r3, #14
 8002fc0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fc4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002fc8:	4619      	mov	r1, r3
 8002fca:	485f      	ldr	r0, [pc, #380]	; (8003148 <HAL_UART_MspInit+0x230>)
 8002fcc:	f004 fe6c 	bl	8007ca8 <HAL_GPIO_Init>

    /* UART5 DMA Init */
    /* UART5_RX Init */
    hdma_uart5_rx.Instance = DMA1_Stream1;
 8002fd0:	4b5e      	ldr	r3, [pc, #376]	; (800314c <HAL_UART_MspInit+0x234>)
 8002fd2:	4a5f      	ldr	r2, [pc, #380]	; (8003150 <HAL_UART_MspInit+0x238>)
 8002fd4:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Request = DMA_REQUEST_UART5_RX;
 8002fd6:	4b5d      	ldr	r3, [pc, #372]	; (800314c <HAL_UART_MspInit+0x234>)
 8002fd8:	2241      	movs	r2, #65	; 0x41
 8002fda:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002fdc:	4b5b      	ldr	r3, [pc, #364]	; (800314c <HAL_UART_MspInit+0x234>)
 8002fde:	2200      	movs	r2, #0
 8002fe0:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fe2:	4b5a      	ldr	r3, [pc, #360]	; (800314c <HAL_UART_MspInit+0x234>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002fe8:	4b58      	ldr	r3, [pc, #352]	; (800314c <HAL_UART_MspInit+0x234>)
 8002fea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002fee:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ff0:	4b56      	ldr	r3, [pc, #344]	; (800314c <HAL_UART_MspInit+0x234>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ff6:	4b55      	ldr	r3, [pc, #340]	; (800314c <HAL_UART_MspInit+0x234>)
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 8002ffc:	4b53      	ldr	r3, [pc, #332]	; (800314c <HAL_UART_MspInit+0x234>)
 8002ffe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003002:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003004:	4b51      	ldr	r3, [pc, #324]	; (800314c <HAL_UART_MspInit+0x234>)
 8003006:	2200      	movs	r2, #0
 8003008:	621a      	str	r2, [r3, #32]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800300a:	4b50      	ldr	r3, [pc, #320]	; (800314c <HAL_UART_MspInit+0x234>)
 800300c:	2200      	movs	r2, #0
 800300e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8003010:	484e      	ldr	r0, [pc, #312]	; (800314c <HAL_UART_MspInit+0x234>)
 8003012:	f001 fbf9 	bl	8004808 <HAL_DMA_Init>
 8003016:	4603      	mov	r3, r0
 8003018:	2b00      	cmp	r3, #0
 800301a:	d001      	beq.n	8003020 <HAL_UART_MspInit+0x108>
    {
      Error_Handler();
 800301c:	f7ff fada 	bl	80025d4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	4a4a      	ldr	r2, [pc, #296]	; (800314c <HAL_UART_MspInit+0x234>)
 8003024:	67da      	str	r2, [r3, #124]	; 0x7c
 8003026:	4a49      	ldr	r2, [pc, #292]	; (800314c <HAL_UART_MspInit+0x234>)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART5_TX Init */
    hdma_uart5_tx.Instance = DMA1_Stream0;
 800302c:	4b49      	ldr	r3, [pc, #292]	; (8003154 <HAL_UART_MspInit+0x23c>)
 800302e:	4a4a      	ldr	r2, [pc, #296]	; (8003158 <HAL_UART_MspInit+0x240>)
 8003030:	601a      	str	r2, [r3, #0]
    hdma_uart5_tx.Init.Request = DMA_REQUEST_UART5_TX;
 8003032:	4b48      	ldr	r3, [pc, #288]	; (8003154 <HAL_UART_MspInit+0x23c>)
 8003034:	2242      	movs	r2, #66	; 0x42
 8003036:	605a      	str	r2, [r3, #4]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003038:	4b46      	ldr	r3, [pc, #280]	; (8003154 <HAL_UART_MspInit+0x23c>)
 800303a:	2240      	movs	r2, #64	; 0x40
 800303c:	609a      	str	r2, [r3, #8]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800303e:	4b45      	ldr	r3, [pc, #276]	; (8003154 <HAL_UART_MspInit+0x23c>)
 8003040:	2200      	movs	r2, #0
 8003042:	60da      	str	r2, [r3, #12]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003044:	4b43      	ldr	r3, [pc, #268]	; (8003154 <HAL_UART_MspInit+0x23c>)
 8003046:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800304a:	611a      	str	r2, [r3, #16]
    hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800304c:	4b41      	ldr	r3, [pc, #260]	; (8003154 <HAL_UART_MspInit+0x23c>)
 800304e:	2200      	movs	r2, #0
 8003050:	615a      	str	r2, [r3, #20]
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003052:	4b40      	ldr	r3, [pc, #256]	; (8003154 <HAL_UART_MspInit+0x23c>)
 8003054:	2200      	movs	r2, #0
 8003056:	619a      	str	r2, [r3, #24]
    hdma_uart5_tx.Init.Mode = DMA_CIRCULAR;
 8003058:	4b3e      	ldr	r3, [pc, #248]	; (8003154 <HAL_UART_MspInit+0x23c>)
 800305a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800305e:	61da      	str	r2, [r3, #28]
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003060:	4b3c      	ldr	r3, [pc, #240]	; (8003154 <HAL_UART_MspInit+0x23c>)
 8003062:	2200      	movs	r2, #0
 8003064:	621a      	str	r2, [r3, #32]
    hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003066:	4b3b      	ldr	r3, [pc, #236]	; (8003154 <HAL_UART_MspInit+0x23c>)
 8003068:	2200      	movs	r2, #0
 800306a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 800306c:	4839      	ldr	r0, [pc, #228]	; (8003154 <HAL_UART_MspInit+0x23c>)
 800306e:	f001 fbcb 	bl	8004808 <HAL_DMA_Init>
 8003072:	4603      	mov	r3, r0
 8003074:	2b00      	cmp	r3, #0
 8003076:	d001      	beq.n	800307c <HAL_UART_MspInit+0x164>
    {
      Error_Handler();
 8003078:	f7ff faac 	bl	80025d4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart5_tx);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	4a35      	ldr	r2, [pc, #212]	; (8003154 <HAL_UART_MspInit+0x23c>)
 8003080:	679a      	str	r2, [r3, #120]	; 0x78
 8003082:	4a34      	ldr	r2, [pc, #208]	; (8003154 <HAL_UART_MspInit+0x23c>)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8003088:	2200      	movs	r2, #0
 800308a:	2100      	movs	r1, #0
 800308c:	2035      	movs	r0, #53	; 0x35
 800308e:	f001 fb86 	bl	800479e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8003092:	2035      	movs	r0, #53	; 0x35
 8003094:	f001 fb9d 	bl	80047d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART7_MspInit 1 */

  /* USER CODE END UART7_MspInit 1 */
  }

}
 8003098:	e04e      	b.n	8003138 <HAL_UART_MspInit+0x220>
  else if(huart->Instance==UART7)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a2f      	ldr	r2, [pc, #188]	; (800315c <HAL_UART_MspInit+0x244>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d149      	bne.n	8003138 <HAL_UART_MspInit+0x220>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 80030a4:	2302      	movs	r3, #2
 80030a6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80030a8:	2300      	movs	r3, #0
 80030aa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80030ae:	f107 0318 	add.w	r3, r7, #24
 80030b2:	4618      	mov	r0, r3
 80030b4:	f006 f926 	bl	8009304 <HAL_RCCEx_PeriphCLKConfig>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d001      	beq.n	80030c2 <HAL_UART_MspInit+0x1aa>
      Error_Handler();
 80030be:	f7ff fa89 	bl	80025d4 <Error_Handler>
    __HAL_RCC_UART7_CLK_ENABLE();
 80030c2:	4b20      	ldr	r3, [pc, #128]	; (8003144 <HAL_UART_MspInit+0x22c>)
 80030c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80030c8:	4a1e      	ldr	r2, [pc, #120]	; (8003144 <HAL_UART_MspInit+0x22c>)
 80030ca:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80030ce:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80030d2:	4b1c      	ldr	r3, [pc, #112]	; (8003144 <HAL_UART_MspInit+0x22c>)
 80030d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80030d8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80030dc:	60fb      	str	r3, [r7, #12]
 80030de:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80030e0:	4b18      	ldr	r3, [pc, #96]	; (8003144 <HAL_UART_MspInit+0x22c>)
 80030e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80030e6:	4a17      	ldr	r2, [pc, #92]	; (8003144 <HAL_UART_MspInit+0x22c>)
 80030e8:	f043 0320 	orr.w	r3, r3, #32
 80030ec:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80030f0:	4b14      	ldr	r3, [pc, #80]	; (8003144 <HAL_UART_MspInit+0x22c>)
 80030f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80030f6:	f003 0320 	and.w	r3, r3, #32
 80030fa:	60bb      	str	r3, [r7, #8]
 80030fc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Gripper_RX_Pin|Gripper_TX_Pin;
 80030fe:	23c0      	movs	r3, #192	; 0xc0
 8003100:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003104:	2302      	movs	r3, #2
 8003106:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800310a:	2300      	movs	r3, #0
 800310c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003110:	2300      	movs	r3, #0
 8003112:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 8003116:	2307      	movs	r3, #7
 8003118:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800311c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003120:	4619      	mov	r1, r3
 8003122:	480f      	ldr	r0, [pc, #60]	; (8003160 <HAL_UART_MspInit+0x248>)
 8003124:	f004 fdc0 	bl	8007ca8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART7_IRQn, 0, 0);
 8003128:	2200      	movs	r2, #0
 800312a:	2100      	movs	r1, #0
 800312c:	2052      	movs	r0, #82	; 0x52
 800312e:	f001 fb36 	bl	800479e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 8003132:	2052      	movs	r0, #82	; 0x52
 8003134:	f001 fb4d 	bl	80047d2 <HAL_NVIC_EnableIRQ>
}
 8003138:	bf00      	nop
 800313a:	37e8      	adds	r7, #232	; 0xe8
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}
 8003140:	40005000 	.word	0x40005000
 8003144:	58024400 	.word	0x58024400
 8003148:	58020400 	.word	0x58020400
 800314c:	24000d34 	.word	0x24000d34
 8003150:	40020028 	.word	0x40020028
 8003154:	24000f00 	.word	0x24000f00
 8003158:	40020010 	.word	0x40020010
 800315c:	40007800 	.word	0x40007800
 8003160:	58021400 	.word	0x58021400

08003164 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b0b8      	sub	sp, #224	; 0xe0
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800316c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003170:	2200      	movs	r2, #0
 8003172:	601a      	str	r2, [r3, #0]
 8003174:	605a      	str	r2, [r3, #4]
 8003176:	609a      	str	r2, [r3, #8]
 8003178:	60da      	str	r2, [r3, #12]
 800317a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800317c:	f107 0310 	add.w	r3, r7, #16
 8003180:	22bc      	movs	r2, #188	; 0xbc
 8003182:	2100      	movs	r1, #0
 8003184:	4618      	mov	r0, r3
 8003186:	f00c fb01 	bl	800f78c <memset>
  if(hpcd->Instance==USB_OTG_FS)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a2f      	ldr	r2, [pc, #188]	; (800324c <HAL_PCD_MspInit+0xe8>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d156      	bne.n	8003242 <HAL_PCD_MspInit+0xde>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8003194:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003198:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800319a:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 800319e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80031a2:	f107 0310 	add.w	r3, r7, #16
 80031a6:	4618      	mov	r0, r3
 80031a8:	f006 f8ac 	bl	8009304 <HAL_RCCEx_PeriphCLKConfig>
 80031ac:	4603      	mov	r3, r0
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d001      	beq.n	80031b6 <HAL_PCD_MspInit+0x52>
    {
      Error_Handler();
 80031b2:	f7ff fa0f 	bl	80025d4 <Error_Handler>
    }
  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80031b6:	f005 f8dd 	bl	8008374 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031ba:	4b25      	ldr	r3, [pc, #148]	; (8003250 <HAL_PCD_MspInit+0xec>)
 80031bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80031c0:	4a23      	ldr	r2, [pc, #140]	; (8003250 <HAL_PCD_MspInit+0xec>)
 80031c2:	f043 0301 	orr.w	r3, r3, #1
 80031c6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80031ca:	4b21      	ldr	r3, [pc, #132]	; (8003250 <HAL_PCD_MspInit+0xec>)
 80031cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80031d0:	f003 0301 	and.w	r3, r3, #1
 80031d4:	60fb      	str	r3, [r7, #12]
 80031d6:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 80031d8:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 80031dc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031e0:	2302      	movs	r3, #2
 80031e2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031e6:	2300      	movs	r3, #0
 80031e8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031ec:	2300      	movs	r3, #0
 80031ee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80031f2:	230a      	movs	r3, #10
 80031f4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031f8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80031fc:	4619      	mov	r1, r3
 80031fe:	4815      	ldr	r0, [pc, #84]	; (8003254 <HAL_PCD_MspInit+0xf0>)
 8003200:	f004 fd52 	bl	8007ca8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003204:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003208:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800320c:	2300      	movs	r3, #0
 800320e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003212:	2300      	movs	r3, #0
 8003214:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003218:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800321c:	4619      	mov	r1, r3
 800321e:	480d      	ldr	r0, [pc, #52]	; (8003254 <HAL_PCD_MspInit+0xf0>)
 8003220:	f004 fd42 	bl	8007ca8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8003224:	4b0a      	ldr	r3, [pc, #40]	; (8003250 <HAL_PCD_MspInit+0xec>)
 8003226:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800322a:	4a09      	ldr	r2, [pc, #36]	; (8003250 <HAL_PCD_MspInit+0xec>)
 800322c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003230:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8003234:	4b06      	ldr	r3, [pc, #24]	; (8003250 <HAL_PCD_MspInit+0xec>)
 8003236:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800323a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800323e:	60bb      	str	r3, [r7, #8]
 8003240:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8003242:	bf00      	nop
 8003244:	37e0      	adds	r7, #224	; 0xe0
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}
 800324a:	bf00      	nop
 800324c:	40080000 	.word	0x40080000
 8003250:	58024400 	.word	0x58024400
 8003254:	58020000 	.word	0x58020000

08003258 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003258:	b480      	push	{r7}
 800325a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800325c:	e7fe      	b.n	800325c <NMI_Handler+0x4>

0800325e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800325e:	b480      	push	{r7}
 8003260:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003262:	e7fe      	b.n	8003262 <HardFault_Handler+0x4>

08003264 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003264:	b480      	push	{r7}
 8003266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003268:	e7fe      	b.n	8003268 <MemManage_Handler+0x4>

0800326a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800326a:	b480      	push	{r7}
 800326c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800326e:	e7fe      	b.n	800326e <BusFault_Handler+0x4>

08003270 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003270:	b480      	push	{r7}
 8003272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003274:	e7fe      	b.n	8003274 <UsageFault_Handler+0x4>

08003276 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003276:	b480      	push	{r7}
 8003278:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800327a:	bf00      	nop
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr

08003284 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003284:	b480      	push	{r7}
 8003286:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003288:	bf00      	nop
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr

08003292 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003292:	b480      	push	{r7}
 8003294:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003296:	bf00      	nop
 8003298:	46bd      	mov	sp, r7
 800329a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329e:	4770      	bx	lr

080032a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80032a4:	f000 f9a0 	bl	80035e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80032a8:	bf00      	nop
 80032aa:	bd80      	pop	{r7, pc}

080032ac <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80032b0:	2010      	movs	r0, #16
 80032b2:	f004 fec2 	bl	800803a <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80032b6:	bf00      	nop
 80032b8:	bd80      	pop	{r7, pc}
	...

080032bc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_tx);
 80032c0:	4802      	ldr	r0, [pc, #8]	; (80032cc <DMA1_Stream0_IRQHandler+0x10>)
 80032c2:	f002 fdc9 	bl	8005e58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80032c6:	bf00      	nop
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	24000f00 	.word	0x24000f00

080032d0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 80032d4:	4802      	ldr	r0, [pc, #8]	; (80032e0 <DMA1_Stream1_IRQHandler+0x10>)
 80032d6:	f002 fdbf 	bl	8005e58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80032da:	bf00      	nop
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	bf00      	nop
 80032e0:	24000d34 	.word	0x24000d34

080032e4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80032e8:	2020      	movs	r0, #32
 80032ea:	f004 fea6 	bl	800803a <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80032ee:	2040      	movs	r0, #64	; 0x40
 80032f0:	f004 fea3 	bl	800803a <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80032f4:	2080      	movs	r0, #128	; 0x80
 80032f6:	f004 fea0 	bl	800803a <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80032fa:	bf00      	nop
 80032fc:	bd80      	pop	{r7, pc}
	...

08003300 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim12);
 8003304:	4802      	ldr	r0, [pc, #8]	; (8003310 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 8003306:	f008 fead 	bl	800c064 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 800330a:	bf00      	nop
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	24000dac 	.word	0x24000dac

08003314 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 8003318:	4802      	ldr	r0, [pc, #8]	; (8003324 <TIM8_UP_TIM13_IRQHandler+0x10>)
 800331a:	f008 fea3 	bl	800c064 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800331e:	bf00      	nop
 8003320:	bd80      	pop	{r7, pc}
 8003322:	bf00      	nop
 8003324:	24000c48 	.word	0x24000c48

08003328 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800332c:	4802      	ldr	r0, [pc, #8]	; (8003338 <TIM5_IRQHandler+0x10>)
 800332e:	f008 fe99 	bl	800c064 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003332:	bf00      	nop
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	24000a34 	.word	0x24000a34

0800333c <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8003340:	4802      	ldr	r0, [pc, #8]	; (800334c <UART5_IRQHandler+0x10>)
 8003342:	f00a f87d 	bl	800d440 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8003346:	bf00      	nop
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	24000b54 	.word	0x24000b54

08003350 <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 8003354:	4802      	ldr	r0, [pc, #8]	; (8003360 <UART7_IRQHandler+0x10>)
 8003356:	f00a f873 	bl	800d440 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 800335a:	bf00      	nop
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	2400048c 	.word	0x2400048c

08003364 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8003368:	4802      	ldr	r0, [pc, #8]	; (8003374 <TIM16_IRQHandler+0x10>)
 800336a:	f008 fe7b 	bl	800c064 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 800336e:	bf00      	nop
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	24000eb4 	.word	0x24000eb4

08003378 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 800337c:	4802      	ldr	r0, [pc, #8]	; (8003388 <TIM17_IRQHandler+0x10>)
 800337e:	f008 fe71 	bl	800c064 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8003382:	bf00      	nop
 8003384:	bd80      	pop	{r7, pc}
 8003386:	bf00      	nop
 8003388:	24000970 	.word	0x24000970

0800338c <BDMA_Channel0_IRQHandler>:

/**
  * @brief This function handles BDMA channel0 global interrupt.
  */
void BDMA_Channel0_IRQHandler(void)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BDMA_Channel0_IRQn 0 */

  /* USER CODE END BDMA_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8003390:	4802      	ldr	r0, [pc, #8]	; (800339c <BDMA_Channel0_IRQHandler+0x10>)
 8003392:	f002 fd61 	bl	8005e58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN BDMA_Channel0_IRQn 1 */

  /* USER CODE END BDMA_Channel0_IRQn 1 */
}
 8003396:	bf00      	nop
 8003398:	bd80      	pop	{r7, pc}
 800339a:	bf00      	nop
 800339c:	240009bc 	.word	0x240009bc

080033a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80033a0:	b480      	push	{r7}
 80033a2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80033a4:	4b37      	ldr	r3, [pc, #220]	; (8003484 <SystemInit+0xe4>)
 80033a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033aa:	4a36      	ldr	r2, [pc, #216]	; (8003484 <SystemInit+0xe4>)
 80033ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80033b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80033b4:	4b34      	ldr	r3, [pc, #208]	; (8003488 <SystemInit+0xe8>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f003 030f 	and.w	r3, r3, #15
 80033bc:	2b06      	cmp	r3, #6
 80033be:	d807      	bhi.n	80033d0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80033c0:	4b31      	ldr	r3, [pc, #196]	; (8003488 <SystemInit+0xe8>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f023 030f 	bic.w	r3, r3, #15
 80033c8:	4a2f      	ldr	r2, [pc, #188]	; (8003488 <SystemInit+0xe8>)
 80033ca:	f043 0307 	orr.w	r3, r3, #7
 80033ce:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80033d0:	4b2e      	ldr	r3, [pc, #184]	; (800348c <SystemInit+0xec>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a2d      	ldr	r2, [pc, #180]	; (800348c <SystemInit+0xec>)
 80033d6:	f043 0301 	orr.w	r3, r3, #1
 80033da:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80033dc:	4b2b      	ldr	r3, [pc, #172]	; (800348c <SystemInit+0xec>)
 80033de:	2200      	movs	r2, #0
 80033e0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80033e2:	4b2a      	ldr	r3, [pc, #168]	; (800348c <SystemInit+0xec>)
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	4929      	ldr	r1, [pc, #164]	; (800348c <SystemInit+0xec>)
 80033e8:	4b29      	ldr	r3, [pc, #164]	; (8003490 <SystemInit+0xf0>)
 80033ea:	4013      	ands	r3, r2
 80033ec:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80033ee:	4b26      	ldr	r3, [pc, #152]	; (8003488 <SystemInit+0xe8>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 0308 	and.w	r3, r3, #8
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d007      	beq.n	800340a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80033fa:	4b23      	ldr	r3, [pc, #140]	; (8003488 <SystemInit+0xe8>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f023 030f 	bic.w	r3, r3, #15
 8003402:	4a21      	ldr	r2, [pc, #132]	; (8003488 <SystemInit+0xe8>)
 8003404:	f043 0307 	orr.w	r3, r3, #7
 8003408:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800340a:	4b20      	ldr	r3, [pc, #128]	; (800348c <SystemInit+0xec>)
 800340c:	2200      	movs	r2, #0
 800340e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8003410:	4b1e      	ldr	r3, [pc, #120]	; (800348c <SystemInit+0xec>)
 8003412:	2200      	movs	r2, #0
 8003414:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8003416:	4b1d      	ldr	r3, [pc, #116]	; (800348c <SystemInit+0xec>)
 8003418:	2200      	movs	r2, #0
 800341a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800341c:	4b1b      	ldr	r3, [pc, #108]	; (800348c <SystemInit+0xec>)
 800341e:	4a1d      	ldr	r2, [pc, #116]	; (8003494 <SystemInit+0xf4>)
 8003420:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8003422:	4b1a      	ldr	r3, [pc, #104]	; (800348c <SystemInit+0xec>)
 8003424:	4a1c      	ldr	r2, [pc, #112]	; (8003498 <SystemInit+0xf8>)
 8003426:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8003428:	4b18      	ldr	r3, [pc, #96]	; (800348c <SystemInit+0xec>)
 800342a:	4a1c      	ldr	r2, [pc, #112]	; (800349c <SystemInit+0xfc>)
 800342c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800342e:	4b17      	ldr	r3, [pc, #92]	; (800348c <SystemInit+0xec>)
 8003430:	2200      	movs	r2, #0
 8003432:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8003434:	4b15      	ldr	r3, [pc, #84]	; (800348c <SystemInit+0xec>)
 8003436:	4a19      	ldr	r2, [pc, #100]	; (800349c <SystemInit+0xfc>)
 8003438:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800343a:	4b14      	ldr	r3, [pc, #80]	; (800348c <SystemInit+0xec>)
 800343c:	2200      	movs	r2, #0
 800343e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8003440:	4b12      	ldr	r3, [pc, #72]	; (800348c <SystemInit+0xec>)
 8003442:	4a16      	ldr	r2, [pc, #88]	; (800349c <SystemInit+0xfc>)
 8003444:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8003446:	4b11      	ldr	r3, [pc, #68]	; (800348c <SystemInit+0xec>)
 8003448:	2200      	movs	r2, #0
 800344a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800344c:	4b0f      	ldr	r3, [pc, #60]	; (800348c <SystemInit+0xec>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a0e      	ldr	r2, [pc, #56]	; (800348c <SystemInit+0xec>)
 8003452:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003456:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003458:	4b0c      	ldr	r3, [pc, #48]	; (800348c <SystemInit+0xec>)
 800345a:	2200      	movs	r2, #0
 800345c:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800345e:	4b10      	ldr	r3, [pc, #64]	; (80034a0 <SystemInit+0x100>)
 8003460:	681a      	ldr	r2, [r3, #0]
 8003462:	4b10      	ldr	r3, [pc, #64]	; (80034a4 <SystemInit+0x104>)
 8003464:	4013      	ands	r3, r2
 8003466:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800346a:	d202      	bcs.n	8003472 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800346c:	4b0e      	ldr	r3, [pc, #56]	; (80034a8 <SystemInit+0x108>)
 800346e:	2201      	movs	r2, #1
 8003470:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003472:	4b0e      	ldr	r3, [pc, #56]	; (80034ac <SystemInit+0x10c>)
 8003474:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8003478:	601a      	str	r2, [r3, #0]
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/

}
 800347a:	bf00      	nop
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr
 8003484:	e000ed00 	.word	0xe000ed00
 8003488:	52002000 	.word	0x52002000
 800348c:	58024400 	.word	0x58024400
 8003490:	eaf6ed7f 	.word	0xeaf6ed7f
 8003494:	02020200 	.word	0x02020200
 8003498:	01ff0000 	.word	0x01ff0000
 800349c:	01010280 	.word	0x01010280
 80034a0:	5c001000 	.word	0x5c001000
 80034a4:	ffff0000 	.word	0xffff0000
 80034a8:	51008108 	.word	0x51008108
 80034ac:	52004000 	.word	0x52004000

080034b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80034b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80034e8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80034b4:	f7ff ff74 	bl	80033a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80034b8:	480c      	ldr	r0, [pc, #48]	; (80034ec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80034ba:	490d      	ldr	r1, [pc, #52]	; (80034f0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80034bc:	4a0d      	ldr	r2, [pc, #52]	; (80034f4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80034be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80034c0:	e002      	b.n	80034c8 <LoopCopyDataInit>

080034c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80034c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80034c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80034c6:	3304      	adds	r3, #4

080034c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80034c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80034ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80034cc:	d3f9      	bcc.n	80034c2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80034ce:	4a0a      	ldr	r2, [pc, #40]	; (80034f8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80034d0:	4c0a      	ldr	r4, [pc, #40]	; (80034fc <LoopFillZerobss+0x22>)
  movs r3, #0
 80034d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80034d4:	e001      	b.n	80034da <LoopFillZerobss>

080034d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80034d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80034d8:	3204      	adds	r2, #4

080034da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80034da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80034dc:	d3fb      	bcc.n	80034d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80034de:	f00c f931 	bl	800f744 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80034e2:	f7fd ffab 	bl	800143c <main>
  bx  lr
 80034e6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80034e8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80034ec:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80034f0:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 80034f4:	0800f804 	.word	0x0800f804
  ldr r2, =_sbss
 80034f8:	240000d0 	.word	0x240000d0
  ldr r4, =_ebss
 80034fc:	24000f7c 	.word	0x24000f7c

08003500 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003500:	e7fe      	b.n	8003500 <ADC3_IRQHandler>
	...

08003504 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b082      	sub	sp, #8
 8003508:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800350a:	2003      	movs	r0, #3
 800350c:	f001 f93c 	bl	8004788 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003510:	f005 fd22 	bl	8008f58 <HAL_RCC_GetSysClockFreq>
 8003514:	4602      	mov	r2, r0
 8003516:	4b15      	ldr	r3, [pc, #84]	; (800356c <HAL_Init+0x68>)
 8003518:	699b      	ldr	r3, [r3, #24]
 800351a:	0a1b      	lsrs	r3, r3, #8
 800351c:	f003 030f 	and.w	r3, r3, #15
 8003520:	4913      	ldr	r1, [pc, #76]	; (8003570 <HAL_Init+0x6c>)
 8003522:	5ccb      	ldrb	r3, [r1, r3]
 8003524:	f003 031f 	and.w	r3, r3, #31
 8003528:	fa22 f303 	lsr.w	r3, r2, r3
 800352c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800352e:	4b0f      	ldr	r3, [pc, #60]	; (800356c <HAL_Init+0x68>)
 8003530:	699b      	ldr	r3, [r3, #24]
 8003532:	f003 030f 	and.w	r3, r3, #15
 8003536:	4a0e      	ldr	r2, [pc, #56]	; (8003570 <HAL_Init+0x6c>)
 8003538:	5cd3      	ldrb	r3, [r2, r3]
 800353a:	f003 031f 	and.w	r3, r3, #31
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	fa22 f303 	lsr.w	r3, r2, r3
 8003544:	4a0b      	ldr	r2, [pc, #44]	; (8003574 <HAL_Init+0x70>)
 8003546:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003548:	4a0b      	ldr	r2, [pc, #44]	; (8003578 <HAL_Init+0x74>)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800354e:	2000      	movs	r0, #0
 8003550:	f000 f814 	bl	800357c <HAL_InitTick>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d001      	beq.n	800355e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e002      	b.n	8003564 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800355e:	f7ff f83f 	bl	80025e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003562:	2300      	movs	r3, #0
}
 8003564:	4618      	mov	r0, r3
 8003566:	3708      	adds	r7, #8
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}
 800356c:	58024400 	.word	0x58024400
 8003570:	0800f7b4 	.word	0x0800f7b4
 8003574:	24000004 	.word	0x24000004
 8003578:	24000000 	.word	0x24000000

0800357c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b082      	sub	sp, #8
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003584:	4b15      	ldr	r3, [pc, #84]	; (80035dc <HAL_InitTick+0x60>)
 8003586:	781b      	ldrb	r3, [r3, #0]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d101      	bne.n	8003590 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e021      	b.n	80035d4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003590:	4b13      	ldr	r3, [pc, #76]	; (80035e0 <HAL_InitTick+0x64>)
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	4b11      	ldr	r3, [pc, #68]	; (80035dc <HAL_InitTick+0x60>)
 8003596:	781b      	ldrb	r3, [r3, #0]
 8003598:	4619      	mov	r1, r3
 800359a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800359e:	fbb3 f3f1 	udiv	r3, r3, r1
 80035a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80035a6:	4618      	mov	r0, r3
 80035a8:	f001 f921 	bl	80047ee <HAL_SYSTICK_Config>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d001      	beq.n	80035b6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e00e      	b.n	80035d4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2b0f      	cmp	r3, #15
 80035ba:	d80a      	bhi.n	80035d2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80035bc:	2200      	movs	r2, #0
 80035be:	6879      	ldr	r1, [r7, #4]
 80035c0:	f04f 30ff 	mov.w	r0, #4294967295
 80035c4:	f001 f8eb 	bl	800479e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80035c8:	4a06      	ldr	r2, [pc, #24]	; (80035e4 <HAL_InitTick+0x68>)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80035ce:	2300      	movs	r3, #0
 80035d0:	e000      	b.n	80035d4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	3708      	adds	r7, #8
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}
 80035dc:	2400000c 	.word	0x2400000c
 80035e0:	24000000 	.word	0x24000000
 80035e4:	24000008 	.word	0x24000008

080035e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80035e8:	b480      	push	{r7}
 80035ea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80035ec:	4b06      	ldr	r3, [pc, #24]	; (8003608 <HAL_IncTick+0x20>)
 80035ee:	781b      	ldrb	r3, [r3, #0]
 80035f0:	461a      	mov	r2, r3
 80035f2:	4b06      	ldr	r3, [pc, #24]	; (800360c <HAL_IncTick+0x24>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4413      	add	r3, r2
 80035f8:	4a04      	ldr	r2, [pc, #16]	; (800360c <HAL_IncTick+0x24>)
 80035fa:	6013      	str	r3, [r2, #0]
}
 80035fc:	bf00      	nop
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
 8003608:	2400000c 	.word	0x2400000c
 800360c:	24000f78 	.word	0x24000f78

08003610 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003610:	b480      	push	{r7}
 8003612:	af00      	add	r7, sp, #0
  return uwTick;
 8003614:	4b03      	ldr	r3, [pc, #12]	; (8003624 <HAL_GetTick+0x14>)
 8003616:	681b      	ldr	r3, [r3, #0]
}
 8003618:	4618      	mov	r0, r3
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop
 8003624:	24000f78 	.word	0x24000f78

08003628 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003630:	f7ff ffee 	bl	8003610 <HAL_GetTick>
 8003634:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003640:	d005      	beq.n	800364e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003642:	4b0a      	ldr	r3, [pc, #40]	; (800366c <HAL_Delay+0x44>)
 8003644:	781b      	ldrb	r3, [r3, #0]
 8003646:	461a      	mov	r2, r3
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	4413      	add	r3, r2
 800364c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800364e:	bf00      	nop
 8003650:	f7ff ffde 	bl	8003610 <HAL_GetTick>
 8003654:	4602      	mov	r2, r0
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	1ad3      	subs	r3, r2, r3
 800365a:	68fa      	ldr	r2, [r7, #12]
 800365c:	429a      	cmp	r2, r3
 800365e:	d8f7      	bhi.n	8003650 <HAL_Delay+0x28>
  {
  }
}
 8003660:	bf00      	nop
 8003662:	bf00      	nop
 8003664:	3710      	adds	r7, #16
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}
 800366a:	bf00      	nop
 800366c:	2400000c 	.word	0x2400000c

08003670 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003670:	b480      	push	{r7}
 8003672:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003674:	4b03      	ldr	r3, [pc, #12]	; (8003684 <HAL_GetREVID+0x14>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	0c1b      	lsrs	r3, r3, #16
}
 800367a:	4618      	mov	r0, r3
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr
 8003684:	5c001000 	.word	0x5c001000

08003688 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8003688:	b480      	push	{r7}
 800368a:	b083      	sub	sp, #12
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8003690:	4b06      	ldr	r3, [pc, #24]	; (80036ac <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8003698:	4904      	ldr	r1, [pc, #16]	; (80036ac <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	4313      	orrs	r3, r2
 800369e:	604b      	str	r3, [r1, #4]
}
 80036a0:	bf00      	nop
 80036a2:	370c      	adds	r7, #12
 80036a4:	46bd      	mov	sp, r7
 80036a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036aa:	4770      	bx	lr
 80036ac:	58000400 	.word	0x58000400

080036b0 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 80036b0:	b480      	push	{r7}
 80036b2:	b083      	sub	sp, #12
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
 80036b8:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 80036ba:	4b07      	ldr	r3, [pc, #28]	; (80036d8 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80036bc:	685a      	ldr	r2, [r3, #4]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	43db      	mvns	r3, r3
 80036c2:	401a      	ands	r2, r3
 80036c4:	4904      	ldr	r1, [pc, #16]	; (80036d8 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	4313      	orrs	r3, r2
 80036ca:	604b      	str	r3, [r1, #4]
}
 80036cc:	bf00      	nop
 80036ce:	370c      	adds	r7, #12
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr
 80036d8:	58000400 	.word	0x58000400

080036dc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80036dc:	b480      	push	{r7}
 80036de:	b083      	sub	sp, #12
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
 80036e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	431a      	orrs	r2, r3
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	609a      	str	r2, [r3, #8]
}
 80036f6:	bf00      	nop
 80036f8:	370c      	adds	r7, #12
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr

08003702 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003702:	b480      	push	{r7}
 8003704:	b083      	sub	sp, #12
 8003706:	af00      	add	r7, sp, #0
 8003708:	6078      	str	r0, [r7, #4]
 800370a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	431a      	orrs	r2, r3
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	609a      	str	r2, [r3, #8]
}
 800371c:	bf00      	nop
 800371e:	370c      	adds	r7, #12
 8003720:	46bd      	mov	sp, r7
 8003722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003726:	4770      	bx	lr

08003728 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003728:	b480      	push	{r7}
 800372a:	b083      	sub	sp, #12
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003738:	4618      	mov	r0, r3
 800373a:	370c      	adds	r7, #12
 800373c:	46bd      	mov	sp, r7
 800373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003742:	4770      	bx	lr

08003744 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003744:	b480      	push	{r7}
 8003746:	b087      	sub	sp, #28
 8003748:	af00      	add	r7, sp, #0
 800374a:	60f8      	str	r0, [r7, #12]
 800374c:	60b9      	str	r1, [r7, #8]
 800374e:	607a      	str	r2, [r7, #4]
 8003750:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	3360      	adds	r3, #96	; 0x60
 8003756:	461a      	mov	r2, r3
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	009b      	lsls	r3, r3, #2
 800375c:	4413      	add	r3, r2
 800375e:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	430b      	orrs	r3, r1
 8003772:	431a      	orrs	r2, r3
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8003778:	bf00      	nop
 800377a:	371c      	adds	r7, #28
 800377c:	46bd      	mov	sp, r7
 800377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003782:	4770      	bx	lr

08003784 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8003784:	b480      	push	{r7}
 8003786:	b085      	sub	sp, #20
 8003788:	af00      	add	r7, sp, #0
 800378a:	60f8      	str	r0, [r7, #12]
 800378c:	60b9      	str	r1, [r7, #8]
 800378e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	691b      	ldr	r3, [r3, #16]
 8003794:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	f003 031f 	and.w	r3, r3, #31
 800379e:	6879      	ldr	r1, [r7, #4]
 80037a0:	fa01 f303 	lsl.w	r3, r1, r3
 80037a4:	431a      	orrs	r2, r3
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	611a      	str	r2, [r3, #16]
}
 80037aa:	bf00      	nop
 80037ac:	3714      	adds	r7, #20
 80037ae:	46bd      	mov	sp, r7
 80037b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b4:	4770      	bx	lr

080037b6 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80037b6:	b480      	push	{r7}
 80037b8:	b087      	sub	sp, #28
 80037ba:	af00      	add	r7, sp, #0
 80037bc:	60f8      	str	r0, [r7, #12]
 80037be:	60b9      	str	r1, [r7, #8]
 80037c0:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	3360      	adds	r3, #96	; 0x60
 80037c6:	461a      	mov	r2, r3
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	4413      	add	r3, r2
 80037ce:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	431a      	orrs	r2, r3
 80037dc:	697b      	ldr	r3, [r7, #20]
 80037de:	601a      	str	r2, [r3, #0]
  }
}
 80037e0:	bf00      	nop
 80037e2:	371c      	adds	r7, #28
 80037e4:	46bd      	mov	sp, r7
 80037e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ea:	4770      	bx	lr

080037ec <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b087      	sub	sp, #28
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	60f8      	str	r0, [r7, #12]
 80037f4:	60b9      	str	r1, [r7, #8]
 80037f6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	3330      	adds	r3, #48	; 0x30
 80037fc:	461a      	mov	r2, r3
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	0a1b      	lsrs	r3, r3, #8
 8003802:	009b      	lsls	r3, r3, #2
 8003804:	f003 030c 	and.w	r3, r3, #12
 8003808:	4413      	add	r3, r2
 800380a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	f003 031f 	and.w	r3, r3, #31
 8003816:	211f      	movs	r1, #31
 8003818:	fa01 f303 	lsl.w	r3, r1, r3
 800381c:	43db      	mvns	r3, r3
 800381e:	401a      	ands	r2, r3
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	0e9b      	lsrs	r3, r3, #26
 8003824:	f003 011f 	and.w	r1, r3, #31
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	f003 031f 	and.w	r3, r3, #31
 800382e:	fa01 f303 	lsl.w	r3, r1, r3
 8003832:	431a      	orrs	r2, r3
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003838:	bf00      	nop
 800383a:	371c      	adds	r7, #28
 800383c:	46bd      	mov	sp, r7
 800383e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003842:	4770      	bx	lr

08003844 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003844:	b480      	push	{r7}
 8003846:	b087      	sub	sp, #28
 8003848:	af00      	add	r7, sp, #0
 800384a:	60f8      	str	r0, [r7, #12]
 800384c:	60b9      	str	r1, [r7, #8]
 800384e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	3314      	adds	r3, #20
 8003854:	461a      	mov	r2, r3
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	0e5b      	lsrs	r3, r3, #25
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	f003 0304 	and.w	r3, r3, #4
 8003860:	4413      	add	r3, r2
 8003862:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	0d1b      	lsrs	r3, r3, #20
 800386c:	f003 031f 	and.w	r3, r3, #31
 8003870:	2107      	movs	r1, #7
 8003872:	fa01 f303 	lsl.w	r3, r1, r3
 8003876:	43db      	mvns	r3, r3
 8003878:	401a      	ands	r2, r3
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	0d1b      	lsrs	r3, r3, #20
 800387e:	f003 031f 	and.w	r3, r3, #31
 8003882:	6879      	ldr	r1, [r7, #4]
 8003884:	fa01 f303 	lsl.w	r3, r1, r3
 8003888:	431a      	orrs	r2, r3
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800388e:	bf00      	nop
 8003890:	371c      	adds	r7, #28
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr
	...

0800389c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800389c:	b480      	push	{r7}
 800389e:	b085      	sub	sp, #20
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	60f8      	str	r0, [r7, #12]
 80038a4:	60b9      	str	r1, [r7, #8]
 80038a6:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80038ae:	68bb      	ldr	r3, [r7, #8]
 80038b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80038b4:	43db      	mvns	r3, r3
 80038b6:	401a      	ands	r2, r3
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	f003 0318 	and.w	r3, r3, #24
 80038be:	4908      	ldr	r1, [pc, #32]	; (80038e0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80038c0:	40d9      	lsrs	r1, r3
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	400b      	ands	r3, r1
 80038c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80038ca:	431a      	orrs	r2, r3
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 80038d2:	bf00      	nop
 80038d4:	3714      	adds	r7, #20
 80038d6:	46bd      	mov	sp, r7
 80038d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038dc:	4770      	bx	lr
 80038de:	bf00      	nop
 80038e0:	000fffff 	.word	0x000fffff

080038e4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b083      	sub	sp, #12
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	689a      	ldr	r2, [r3, #8]
 80038f0:	4b04      	ldr	r3, [pc, #16]	; (8003904 <LL_ADC_DisableDeepPowerDown+0x20>)
 80038f2:	4013      	ands	r3, r2
 80038f4:	687a      	ldr	r2, [r7, #4]
 80038f6:	6093      	str	r3, [r2, #8]
}
 80038f8:	bf00      	nop
 80038fa:	370c      	adds	r7, #12
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr
 8003904:	5fffffc0 	.word	0x5fffffc0

08003908 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003908:	b480      	push	{r7}
 800390a:	b083      	sub	sp, #12
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003918:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800391c:	d101      	bne.n	8003922 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800391e:	2301      	movs	r3, #1
 8003920:	e000      	b.n	8003924 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003922:	2300      	movs	r3, #0
}
 8003924:	4618      	mov	r0, r3
 8003926:	370c      	adds	r7, #12
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr

08003930 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	689a      	ldr	r2, [r3, #8]
 800393c:	4b05      	ldr	r3, [pc, #20]	; (8003954 <LL_ADC_EnableInternalRegulator+0x24>)
 800393e:	4013      	ands	r3, r2
 8003940:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003948:	bf00      	nop
 800394a:	370c      	adds	r7, #12
 800394c:	46bd      	mov	sp, r7
 800394e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003952:	4770      	bx	lr
 8003954:	6fffffc0 	.word	0x6fffffc0

08003958 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003958:	b480      	push	{r7}
 800395a:	b083      	sub	sp, #12
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003968:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800396c:	d101      	bne.n	8003972 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800396e:	2301      	movs	r3, #1
 8003970:	e000      	b.n	8003974 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003972:	2300      	movs	r3, #0
}
 8003974:	4618      	mov	r0, r3
 8003976:	370c      	adds	r7, #12
 8003978:	46bd      	mov	sp, r7
 800397a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397e:	4770      	bx	lr

08003980 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003980:	b480      	push	{r7}
 8003982:	b083      	sub	sp, #12
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	f003 0301 	and.w	r3, r3, #1
 8003990:	2b01      	cmp	r3, #1
 8003992:	d101      	bne.n	8003998 <LL_ADC_IsEnabled+0x18>
 8003994:	2301      	movs	r3, #1
 8003996:	e000      	b.n	800399a <LL_ADC_IsEnabled+0x1a>
 8003998:	2300      	movs	r3, #0
}
 800399a:	4618      	mov	r0, r3
 800399c:	370c      	adds	r7, #12
 800399e:	46bd      	mov	sp, r7
 80039a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a4:	4770      	bx	lr

080039a6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80039a6:	b480      	push	{r7}
 80039a8:	b083      	sub	sp, #12
 80039aa:	af00      	add	r7, sp, #0
 80039ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	f003 0304 	and.w	r3, r3, #4
 80039b6:	2b04      	cmp	r3, #4
 80039b8:	d101      	bne.n	80039be <LL_ADC_REG_IsConversionOngoing+0x18>
 80039ba:	2301      	movs	r3, #1
 80039bc:	e000      	b.n	80039c0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80039be:	2300      	movs	r3, #0
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	370c      	adds	r7, #12
 80039c4:	46bd      	mov	sp, r7
 80039c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ca:	4770      	bx	lr

080039cc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b083      	sub	sp, #12
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	f003 0308 	and.w	r3, r3, #8
 80039dc:	2b08      	cmp	r3, #8
 80039de:	d101      	bne.n	80039e4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80039e0:	2301      	movs	r3, #1
 80039e2:	e000      	b.n	80039e6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80039e4:	2300      	movs	r3, #0
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	370c      	adds	r7, #12
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr
	...

080039f4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80039f4:	b590      	push	{r4, r7, lr}
 80039f6:	b089      	sub	sp, #36	; 0x24
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039fc:	2300      	movs	r3, #0
 80039fe:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003a00:	2300      	movs	r3, #0
 8003a02:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d101      	bne.n	8003a0e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e18e      	b.n	8003d2c <HAL_ADC_Init+0x338>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	68db      	ldr	r3, [r3, #12]
 8003a12:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d109      	bne.n	8003a30 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003a1c:	6878      	ldr	r0, [r7, #4]
 8003a1e:	f7fe fdf9 	bl	8002614 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2200      	movs	r2, #0
 8003a26:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4618      	mov	r0, r3
 8003a36:	f7ff ff67 	bl	8003908 <LL_ADC_IsDeepPowerDownEnabled>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d004      	beq.n	8003a4a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4618      	mov	r0, r3
 8003a46:	f7ff ff4d 	bl	80038e4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f7ff ff82 	bl	8003958 <LL_ADC_IsInternalRegulatorEnabled>
 8003a54:	4603      	mov	r3, r0
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d114      	bne.n	8003a84 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f7ff ff66 	bl	8003930 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003a64:	4b9a      	ldr	r3, [pc, #616]	; (8003cd0 <HAL_ADC_Init+0x2dc>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	099b      	lsrs	r3, r3, #6
 8003a6a:	4a9a      	ldr	r2, [pc, #616]	; (8003cd4 <HAL_ADC_Init+0x2e0>)
 8003a6c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a70:	099b      	lsrs	r3, r3, #6
 8003a72:	3301      	adds	r3, #1
 8003a74:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003a76:	e002      	b.n	8003a7e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	3b01      	subs	r3, #1
 8003a7c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d1f9      	bne.n	8003a78 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f7ff ff65 	bl	8003958 <LL_ADC_IsInternalRegulatorEnabled>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d10d      	bne.n	8003ab0 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a98:	f043 0210 	orr.w	r2, r3, #16
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aa4:	f043 0201 	orr.w	r2, r3, #1
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f7ff ff76 	bl	80039a6 <LL_ADC_REG_IsConversionOngoing>
 8003aba:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ac0:	f003 0310 	and.w	r3, r3, #16
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	f040 8128 	bne.w	8003d1a <HAL_ADC_Init+0x326>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	f040 8124 	bne.w	8003d1a <HAL_ADC_Init+0x326>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ad6:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003ada:	f043 0202 	orr.w	r2, r3, #2
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f7ff ff4a 	bl	8003980 <LL_ADC_IsEnabled>
 8003aec:	4603      	mov	r3, r0
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d136      	bne.n	8003b60 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a78      	ldr	r2, [pc, #480]	; (8003cd8 <HAL_ADC_Init+0x2e4>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d004      	beq.n	8003b06 <HAL_ADC_Init+0x112>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a76      	ldr	r2, [pc, #472]	; (8003cdc <HAL_ADC_Init+0x2e8>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d10e      	bne.n	8003b24 <HAL_ADC_Init+0x130>
 8003b06:	4874      	ldr	r0, [pc, #464]	; (8003cd8 <HAL_ADC_Init+0x2e4>)
 8003b08:	f7ff ff3a 	bl	8003980 <LL_ADC_IsEnabled>
 8003b0c:	4604      	mov	r4, r0
 8003b0e:	4873      	ldr	r0, [pc, #460]	; (8003cdc <HAL_ADC_Init+0x2e8>)
 8003b10:	f7ff ff36 	bl	8003980 <LL_ADC_IsEnabled>
 8003b14:	4603      	mov	r3, r0
 8003b16:	4323      	orrs	r3, r4
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	bf0c      	ite	eq
 8003b1c:	2301      	moveq	r3, #1
 8003b1e:	2300      	movne	r3, #0
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	e008      	b.n	8003b36 <HAL_ADC_Init+0x142>
 8003b24:	486e      	ldr	r0, [pc, #440]	; (8003ce0 <HAL_ADC_Init+0x2ec>)
 8003b26:	f7ff ff2b 	bl	8003980 <LL_ADC_IsEnabled>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	bf0c      	ite	eq
 8003b30:	2301      	moveq	r3, #1
 8003b32:	2300      	movne	r3, #0
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d012      	beq.n	8003b60 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a66      	ldr	r2, [pc, #408]	; (8003cd8 <HAL_ADC_Init+0x2e4>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d004      	beq.n	8003b4e <HAL_ADC_Init+0x15a>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a64      	ldr	r2, [pc, #400]	; (8003cdc <HAL_ADC_Init+0x2e8>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d101      	bne.n	8003b52 <HAL_ADC_Init+0x15e>
 8003b4e:	4a65      	ldr	r2, [pc, #404]	; (8003ce4 <HAL_ADC_Init+0x2f0>)
 8003b50:	e000      	b.n	8003b54 <HAL_ADC_Init+0x160>
 8003b52:	4a65      	ldr	r2, [pc, #404]	; (8003ce8 <HAL_ADC_Init+0x2f4>)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	4619      	mov	r1, r3
 8003b5a:	4610      	mov	r0, r2
 8003b5c:	f7ff fdbe 	bl	80036dc <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8003b60:	f7ff fd86 	bl	8003670 <HAL_GetREVID>
 8003b64:	4603      	mov	r3, r0
 8003b66:	f241 0203 	movw	r2, #4099	; 0x1003
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d914      	bls.n	8003b98 <HAL_ADC_Init+0x1a4>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	2b10      	cmp	r3, #16
 8003b74:	d110      	bne.n	8003b98 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	7d5b      	ldrb	r3, [r3, #21]
 8003b7a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003b80:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8003b86:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	7f1b      	ldrb	r3, [r3, #28]
 8003b8c:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8003b8e:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003b90:	f043 030c 	orr.w	r3, r3, #12
 8003b94:	61bb      	str	r3, [r7, #24]
 8003b96:	e00d      	b.n	8003bb4 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	7d5b      	ldrb	r3, [r3, #21]
 8003b9c:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003ba2:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8003ba8:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	7f1b      	ldrb	r3, [r3, #28]
 8003bae:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	7f1b      	ldrb	r3, [r3, #28]
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d106      	bne.n	8003bca <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6a1b      	ldr	r3, [r3, #32]
 8003bc0:	3b01      	subs	r3, #1
 8003bc2:	045b      	lsls	r3, r3, #17
 8003bc4:	69ba      	ldr	r2, [r7, #24]
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d009      	beq.n	8003be6 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd6:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bde:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003be0:	69ba      	ldr	r2, [r7, #24]
 8003be2:	4313      	orrs	r3, r2
 8003be4:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	68da      	ldr	r2, [r3, #12]
 8003bec:	4b3f      	ldr	r3, [pc, #252]	; (8003cec <HAL_ADC_Init+0x2f8>)
 8003bee:	4013      	ands	r3, r2
 8003bf0:	687a      	ldr	r2, [r7, #4]
 8003bf2:	6812      	ldr	r2, [r2, #0]
 8003bf4:	69b9      	ldr	r1, [r7, #24]
 8003bf6:	430b      	orrs	r3, r1
 8003bf8:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f7ff fed1 	bl	80039a6 <LL_ADC_REG_IsConversionOngoing>
 8003c04:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f7ff fede 	bl	80039cc <LL_ADC_INJ_IsConversionOngoing>
 8003c10:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d14a      	bne.n	8003cae <HAL_ADC_Init+0x2ba>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d147      	bne.n	8003cae <HAL_ADC_Init+0x2ba>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	7d1b      	ldrb	r3, [r3, #20]
 8003c22:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	68da      	ldr	r2, [r3, #12]
 8003c32:	4b2f      	ldr	r3, [pc, #188]	; (8003cf0 <HAL_ADC_Init+0x2fc>)
 8003c34:	4013      	ands	r3, r2
 8003c36:	687a      	ldr	r2, [r7, #4]
 8003c38:	6812      	ldr	r2, [r2, #0]
 8003c3a:	69b9      	ldr	r1, [r7, #24]
 8003c3c:	430b      	orrs	r3, r1
 8003c3e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d11b      	bne.n	8003c82 <HAL_ADC_Init+0x28e>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c4e:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	691a      	ldr	r2, [r3, #16]
 8003c56:	4b27      	ldr	r3, [pc, #156]	; (8003cf4 <HAL_ADC_Init+0x300>)
 8003c58:	4013      	ands	r3, r2
 8003c5a:	687a      	ldr	r2, [r7, #4]
 8003c5c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003c5e:	3a01      	subs	r2, #1
 8003c60:	0411      	lsls	r1, r2, #16
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003c66:	4311      	orrs	r1, r2
 8003c68:	687a      	ldr	r2, [r7, #4]
 8003c6a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003c6c:	4311      	orrs	r1, r2
 8003c6e:	687a      	ldr	r2, [r7, #4]
 8003c70:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003c72:	430a      	orrs	r2, r1
 8003c74:	431a      	orrs	r2, r3
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f042 0201 	orr.w	r2, r2, #1
 8003c7e:	611a      	str	r2, [r3, #16]
 8003c80:	e007      	b.n	8003c92 <HAL_ADC_Init+0x29e>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	691a      	ldr	r2, [r3, #16]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f022 0201 	bic.w	r2, r2, #1
 8003c90:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	691b      	ldr	r3, [r3, #16]
 8003c98:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	430a      	orrs	r2, r1
 8003ca6:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8003ca8:	6878      	ldr	r0, [r7, #4]
 8003caa:	f000 fb93 	bl	80043d4 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	68db      	ldr	r3, [r3, #12]
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d120      	bne.n	8003cf8 <HAL_ADC_Init+0x304>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cbc:	f023 010f 	bic.w	r1, r3, #15
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	699b      	ldr	r3, [r3, #24]
 8003cc4:	1e5a      	subs	r2, r3, #1
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	430a      	orrs	r2, r1
 8003ccc:	631a      	str	r2, [r3, #48]	; 0x30
 8003cce:	e01b      	b.n	8003d08 <HAL_ADC_Init+0x314>
 8003cd0:	24000000 	.word	0x24000000
 8003cd4:	053e2d63 	.word	0x053e2d63
 8003cd8:	40022000 	.word	0x40022000
 8003cdc:	40022100 	.word	0x40022100
 8003ce0:	58026000 	.word	0x58026000
 8003ce4:	40022300 	.word	0x40022300
 8003ce8:	58026300 	.word	0x58026300
 8003cec:	fff0c003 	.word	0xfff0c003
 8003cf0:	ffffbffc 	.word	0xffffbffc
 8003cf4:	fc00f81e 	.word	0xfc00f81e
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f022 020f 	bic.w	r2, r2, #15
 8003d06:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d0c:	f023 0303 	bic.w	r3, r3, #3
 8003d10:	f043 0201 	orr.w	r2, r3, #1
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	655a      	str	r2, [r3, #84]	; 0x54
 8003d18:	e007      	b.n	8003d2a <HAL_ADC_Init+0x336>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d1e:	f043 0210 	orr.w	r2, r3, #16
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003d2a:	7ffb      	ldrb	r3, [r7, #31]
}
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	3724      	adds	r7, #36	; 0x24
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd90      	pop	{r4, r7, pc}

08003d34 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003d34:	b590      	push	{r4, r7, lr}
 8003d36:	b0a1      	sub	sp, #132	; 0x84
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
 8003d3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003d44:	2300      	movs	r3, #0
 8003d46:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	4a9d      	ldr	r2, [pc, #628]	; (8003fc4 <HAL_ADC_ConfigChannel+0x290>)
 8003d4e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003d56:	2b01      	cmp	r3, #1
 8003d58:	d101      	bne.n	8003d5e <HAL_ADC_ConfigChannel+0x2a>
 8003d5a:	2302      	movs	r3, #2
 8003d5c:	e321      	b.n	80043a2 <HAL_ADC_ConfigChannel+0x66e>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2201      	movs	r2, #1
 8003d62:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f7ff fe1b 	bl	80039a6 <LL_ADC_REG_IsConversionOngoing>
 8003d70:	4603      	mov	r3, r0
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	f040 8306 	bne.w	8004384 <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d108      	bne.n	8003d96 <HAL_ADC_ConfigChannel+0x62>
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	0e9b      	lsrs	r3, r3, #26
 8003d8a:	f003 031f 	and.w	r3, r3, #31
 8003d8e:	2201      	movs	r2, #1
 8003d90:	fa02 f303 	lsl.w	r3, r2, r3
 8003d94:	e016      	b.n	8003dc4 <HAL_ADC_ConfigChannel+0x90>
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d9c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003d9e:	fa93 f3a3 	rbit	r3, r3
 8003da2:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003da4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003da6:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003da8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d101      	bne.n	8003db2 <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 8003dae:	2320      	movs	r3, #32
 8003db0:	e003      	b.n	8003dba <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 8003db2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003db4:	fab3 f383 	clz	r3, r3
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	f003 031f 	and.w	r3, r3, #31
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc4:	687a      	ldr	r2, [r7, #4]
 8003dc6:	6812      	ldr	r2, [r2, #0]
 8003dc8:	69d1      	ldr	r1, [r2, #28]
 8003dca:	687a      	ldr	r2, [r7, #4]
 8003dcc:	6812      	ldr	r2, [r2, #0]
 8003dce:	430b      	orrs	r3, r1
 8003dd0:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6818      	ldr	r0, [r3, #0]
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	6859      	ldr	r1, [r3, #4]
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	461a      	mov	r2, r3
 8003de0:	f7ff fd04 	bl	80037ec <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4618      	mov	r0, r3
 8003dea:	f7ff fddc 	bl	80039a6 <LL_ADC_REG_IsConversionOngoing>
 8003dee:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4618      	mov	r0, r3
 8003df6:	f7ff fde9 	bl	80039cc <LL_ADC_INJ_IsConversionOngoing>
 8003dfa:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003dfc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	f040 80b3 	bne.w	8003f6a <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003e04:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	f040 80af 	bne.w	8003f6a <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6818      	ldr	r0, [r3, #0]
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	6819      	ldr	r1, [r3, #0]
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	461a      	mov	r2, r3
 8003e1a:	f7ff fd13 	bl	8003844 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003e1e:	4b6a      	ldr	r3, [pc, #424]	; (8003fc8 <HAL_ADC_ConfigChannel+0x294>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8003e26:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003e2a:	d10b      	bne.n	8003e44 <HAL_ADC_ConfigChannel+0x110>
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	695a      	ldr	r2, [r3, #20]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	68db      	ldr	r3, [r3, #12]
 8003e36:	089b      	lsrs	r3, r3, #2
 8003e38:	f003 0307 	and.w	r3, r3, #7
 8003e3c:	005b      	lsls	r3, r3, #1
 8003e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e42:	e01d      	b.n	8003e80 <HAL_ADC_ConfigChannel+0x14c>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	68db      	ldr	r3, [r3, #12]
 8003e4a:	f003 0310 	and.w	r3, r3, #16
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d10b      	bne.n	8003e6a <HAL_ADC_ConfigChannel+0x136>
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	695a      	ldr	r2, [r3, #20]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	089b      	lsrs	r3, r3, #2
 8003e5e:	f003 0307 	and.w	r3, r3, #7
 8003e62:	005b      	lsls	r3, r3, #1
 8003e64:	fa02 f303 	lsl.w	r3, r2, r3
 8003e68:	e00a      	b.n	8003e80 <HAL_ADC_ConfigChannel+0x14c>
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	695a      	ldr	r2, [r3, #20]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	089b      	lsrs	r3, r3, #2
 8003e76:	f003 0304 	and.w	r3, r3, #4
 8003e7a:	005b      	lsls	r3, r3, #1
 8003e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e80:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	691b      	ldr	r3, [r3, #16]
 8003e86:	2b04      	cmp	r3, #4
 8003e88:	d027      	beq.n	8003eda <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6818      	ldr	r0, [r3, #0]
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	6919      	ldr	r1, [r3, #16]
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003e98:	f7ff fc54 	bl	8003744 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6818      	ldr	r0, [r3, #0]
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	6919      	ldr	r1, [r3, #16]
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	7e5b      	ldrb	r3, [r3, #25]
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d102      	bne.n	8003eb2 <HAL_ADC_ConfigChannel+0x17e>
 8003eac:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003eb0:	e000      	b.n	8003eb4 <HAL_ADC_ConfigChannel+0x180>
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	461a      	mov	r2, r3
 8003eb6:	f7ff fc7e 	bl	80037b6 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6818      	ldr	r0, [r3, #0]
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	6919      	ldr	r1, [r3, #16]
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	7e1b      	ldrb	r3, [r3, #24]
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d102      	bne.n	8003ed0 <HAL_ADC_ConfigChannel+0x19c>
 8003eca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003ece:	e000      	b.n	8003ed2 <HAL_ADC_ConfigChannel+0x19e>
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	f7ff fc56 	bl	8003784 <LL_ADC_SetDataRightShift>
 8003ed8:	e047      	b.n	8003f6a <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ee0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	069b      	lsls	r3, r3, #26
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d107      	bne.n	8003efe <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003efc:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003f04:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	069b      	lsls	r3, r3, #26
 8003f0e:	429a      	cmp	r2, r3
 8003f10:	d107      	bne.n	8003f22 <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003f20:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f28:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	069b      	lsls	r3, r3, #26
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d107      	bne.n	8003f46 <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003f44:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f4c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	069b      	lsls	r3, r3, #26
 8003f56:	429a      	cmp	r2, r3
 8003f58:	d107      	bne.n	8003f6a <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003f68:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f7ff fd06 	bl	8003980 <LL_ADC_IsEnabled>
 8003f74:	4603      	mov	r3, r0
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	f040 820d 	bne.w	8004396 <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6818      	ldr	r0, [r3, #0]
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	6819      	ldr	r1, [r3, #0]
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	68db      	ldr	r3, [r3, #12]
 8003f88:	461a      	mov	r2, r3
 8003f8a:	f7ff fc87 	bl	800389c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	68db      	ldr	r3, [r3, #12]
 8003f92:	4a0c      	ldr	r2, [pc, #48]	; (8003fc4 <HAL_ADC_ConfigChannel+0x290>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	f040 8133 	bne.w	8004200 <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d110      	bne.n	8003fcc <HAL_ADC_ConfigChannel+0x298>
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	0e9b      	lsrs	r3, r3, #26
 8003fb0:	3301      	adds	r3, #1
 8003fb2:	f003 031f 	and.w	r3, r3, #31
 8003fb6:	2b09      	cmp	r3, #9
 8003fb8:	bf94      	ite	ls
 8003fba:	2301      	movls	r3, #1
 8003fbc:	2300      	movhi	r3, #0
 8003fbe:	b2db      	uxtb	r3, r3
 8003fc0:	e01e      	b.n	8004000 <HAL_ADC_ConfigChannel+0x2cc>
 8003fc2:	bf00      	nop
 8003fc4:	47ff0000 	.word	0x47ff0000
 8003fc8:	5c001000 	.word	0x5c001000
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fd2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003fd4:	fa93 f3a3 	rbit	r3, r3
 8003fd8:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8003fda:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fdc:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8003fde:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d101      	bne.n	8003fe8 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8003fe4:	2320      	movs	r3, #32
 8003fe6:	e003      	b.n	8003ff0 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8003fe8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003fea:	fab3 f383 	clz	r3, r3
 8003fee:	b2db      	uxtb	r3, r3
 8003ff0:	3301      	adds	r3, #1
 8003ff2:	f003 031f 	and.w	r3, r3, #31
 8003ff6:	2b09      	cmp	r3, #9
 8003ff8:	bf94      	ite	ls
 8003ffa:	2301      	movls	r3, #1
 8003ffc:	2300      	movhi	r3, #0
 8003ffe:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004000:	2b00      	cmp	r3, #0
 8004002:	d079      	beq.n	80040f8 <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800400c:	2b00      	cmp	r3, #0
 800400e:	d107      	bne.n	8004020 <HAL_ADC_ConfigChannel+0x2ec>
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	0e9b      	lsrs	r3, r3, #26
 8004016:	3301      	adds	r3, #1
 8004018:	069b      	lsls	r3, r3, #26
 800401a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800401e:	e015      	b.n	800404c <HAL_ADC_ConfigChannel+0x318>
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004026:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004028:	fa93 f3a3 	rbit	r3, r3
 800402c:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 800402e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004030:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8004032:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004034:	2b00      	cmp	r3, #0
 8004036:	d101      	bne.n	800403c <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 8004038:	2320      	movs	r3, #32
 800403a:	e003      	b.n	8004044 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 800403c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800403e:	fab3 f383 	clz	r3, r3
 8004042:	b2db      	uxtb	r3, r3
 8004044:	3301      	adds	r3, #1
 8004046:	069b      	lsls	r3, r3, #26
 8004048:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004054:	2b00      	cmp	r3, #0
 8004056:	d109      	bne.n	800406c <HAL_ADC_ConfigChannel+0x338>
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	0e9b      	lsrs	r3, r3, #26
 800405e:	3301      	adds	r3, #1
 8004060:	f003 031f 	and.w	r3, r3, #31
 8004064:	2101      	movs	r1, #1
 8004066:	fa01 f303 	lsl.w	r3, r1, r3
 800406a:	e017      	b.n	800409c <HAL_ADC_ConfigChannel+0x368>
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004072:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004074:	fa93 f3a3 	rbit	r3, r3
 8004078:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800407a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800407c:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 800407e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004080:	2b00      	cmp	r3, #0
 8004082:	d101      	bne.n	8004088 <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 8004084:	2320      	movs	r3, #32
 8004086:	e003      	b.n	8004090 <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 8004088:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800408a:	fab3 f383 	clz	r3, r3
 800408e:	b2db      	uxtb	r3, r3
 8004090:	3301      	adds	r3, #1
 8004092:	f003 031f 	and.w	r3, r3, #31
 8004096:	2101      	movs	r1, #1
 8004098:	fa01 f303 	lsl.w	r3, r1, r3
 800409c:	ea42 0103 	orr.w	r1, r2, r3
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d10a      	bne.n	80040c2 <HAL_ADC_ConfigChannel+0x38e>
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	0e9b      	lsrs	r3, r3, #26
 80040b2:	3301      	adds	r3, #1
 80040b4:	f003 021f 	and.w	r2, r3, #31
 80040b8:	4613      	mov	r3, r2
 80040ba:	005b      	lsls	r3, r3, #1
 80040bc:	4413      	add	r3, r2
 80040be:	051b      	lsls	r3, r3, #20
 80040c0:	e018      	b.n	80040f4 <HAL_ADC_ConfigChannel+0x3c0>
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040ca:	fa93 f3a3 	rbit	r3, r3
 80040ce:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 80040d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040d2:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 80040d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d101      	bne.n	80040de <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 80040da:	2320      	movs	r3, #32
 80040dc:	e003      	b.n	80040e6 <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 80040de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040e0:	fab3 f383 	clz	r3, r3
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	3301      	adds	r3, #1
 80040e8:	f003 021f 	and.w	r2, r3, #31
 80040ec:	4613      	mov	r3, r2
 80040ee:	005b      	lsls	r3, r3, #1
 80040f0:	4413      	add	r3, r2
 80040f2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80040f4:	430b      	orrs	r3, r1
 80040f6:	e07e      	b.n	80041f6 <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004100:	2b00      	cmp	r3, #0
 8004102:	d107      	bne.n	8004114 <HAL_ADC_ConfigChannel+0x3e0>
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	0e9b      	lsrs	r3, r3, #26
 800410a:	3301      	adds	r3, #1
 800410c:	069b      	lsls	r3, r3, #26
 800410e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004112:	e015      	b.n	8004140 <HAL_ADC_ConfigChannel+0x40c>
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800411a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800411c:	fa93 f3a3 	rbit	r3, r3
 8004120:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8004122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004124:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8004126:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004128:	2b00      	cmp	r3, #0
 800412a:	d101      	bne.n	8004130 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 800412c:	2320      	movs	r3, #32
 800412e:	e003      	b.n	8004138 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8004130:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004132:	fab3 f383 	clz	r3, r3
 8004136:	b2db      	uxtb	r3, r3
 8004138:	3301      	adds	r3, #1
 800413a:	069b      	lsls	r3, r3, #26
 800413c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004148:	2b00      	cmp	r3, #0
 800414a:	d109      	bne.n	8004160 <HAL_ADC_ConfigChannel+0x42c>
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	0e9b      	lsrs	r3, r3, #26
 8004152:	3301      	adds	r3, #1
 8004154:	f003 031f 	and.w	r3, r3, #31
 8004158:	2101      	movs	r1, #1
 800415a:	fa01 f303 	lsl.w	r3, r1, r3
 800415e:	e017      	b.n	8004190 <HAL_ADC_ConfigChannel+0x45c>
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004166:	69fb      	ldr	r3, [r7, #28]
 8004168:	fa93 f3a3 	rbit	r3, r3
 800416c:	61bb      	str	r3, [r7, #24]
  return result;
 800416e:	69bb      	ldr	r3, [r7, #24]
 8004170:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004172:	6a3b      	ldr	r3, [r7, #32]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d101      	bne.n	800417c <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 8004178:	2320      	movs	r3, #32
 800417a:	e003      	b.n	8004184 <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 800417c:	6a3b      	ldr	r3, [r7, #32]
 800417e:	fab3 f383 	clz	r3, r3
 8004182:	b2db      	uxtb	r3, r3
 8004184:	3301      	adds	r3, #1
 8004186:	f003 031f 	and.w	r3, r3, #31
 800418a:	2101      	movs	r1, #1
 800418c:	fa01 f303 	lsl.w	r3, r1, r3
 8004190:	ea42 0103 	orr.w	r1, r2, r3
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800419c:	2b00      	cmp	r3, #0
 800419e:	d10d      	bne.n	80041bc <HAL_ADC_ConfigChannel+0x488>
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	0e9b      	lsrs	r3, r3, #26
 80041a6:	3301      	adds	r3, #1
 80041a8:	f003 021f 	and.w	r2, r3, #31
 80041ac:	4613      	mov	r3, r2
 80041ae:	005b      	lsls	r3, r3, #1
 80041b0:	4413      	add	r3, r2
 80041b2:	3b1e      	subs	r3, #30
 80041b4:	051b      	lsls	r3, r3, #20
 80041b6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80041ba:	e01b      	b.n	80041f4 <HAL_ADC_ConfigChannel+0x4c0>
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	fa93 f3a3 	rbit	r3, r3
 80041c8:	60fb      	str	r3, [r7, #12]
  return result;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d101      	bne.n	80041d8 <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 80041d4:	2320      	movs	r3, #32
 80041d6:	e003      	b.n	80041e0 <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	fab3 f383 	clz	r3, r3
 80041de:	b2db      	uxtb	r3, r3
 80041e0:	3301      	adds	r3, #1
 80041e2:	f003 021f 	and.w	r2, r3, #31
 80041e6:	4613      	mov	r3, r2
 80041e8:	005b      	lsls	r3, r3, #1
 80041ea:	4413      	add	r3, r2
 80041ec:	3b1e      	subs	r3, #30
 80041ee:	051b      	lsls	r3, r3, #20
 80041f0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041f4:	430b      	orrs	r3, r1
 80041f6:	683a      	ldr	r2, [r7, #0]
 80041f8:	6892      	ldr	r2, [r2, #8]
 80041fa:	4619      	mov	r1, r3
 80041fc:	f7ff fb22 	bl	8003844 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	2b00      	cmp	r3, #0
 8004206:	f280 80c6 	bge.w	8004396 <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4a67      	ldr	r2, [pc, #412]	; (80043ac <HAL_ADC_ConfigChannel+0x678>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d004      	beq.n	800421e <HAL_ADC_ConfigChannel+0x4ea>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a65      	ldr	r2, [pc, #404]	; (80043b0 <HAL_ADC_ConfigChannel+0x67c>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d101      	bne.n	8004222 <HAL_ADC_ConfigChannel+0x4ee>
 800421e:	4b65      	ldr	r3, [pc, #404]	; (80043b4 <HAL_ADC_ConfigChannel+0x680>)
 8004220:	e000      	b.n	8004224 <HAL_ADC_ConfigChannel+0x4f0>
 8004222:	4b65      	ldr	r3, [pc, #404]	; (80043b8 <HAL_ADC_ConfigChannel+0x684>)
 8004224:	4618      	mov	r0, r3
 8004226:	f7ff fa7f 	bl	8003728 <LL_ADC_GetCommonPathInternalCh>
 800422a:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a5e      	ldr	r2, [pc, #376]	; (80043ac <HAL_ADC_ConfigChannel+0x678>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d004      	beq.n	8004240 <HAL_ADC_ConfigChannel+0x50c>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a5d      	ldr	r2, [pc, #372]	; (80043b0 <HAL_ADC_ConfigChannel+0x67c>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d10e      	bne.n	800425e <HAL_ADC_ConfigChannel+0x52a>
 8004240:	485a      	ldr	r0, [pc, #360]	; (80043ac <HAL_ADC_ConfigChannel+0x678>)
 8004242:	f7ff fb9d 	bl	8003980 <LL_ADC_IsEnabled>
 8004246:	4604      	mov	r4, r0
 8004248:	4859      	ldr	r0, [pc, #356]	; (80043b0 <HAL_ADC_ConfigChannel+0x67c>)
 800424a:	f7ff fb99 	bl	8003980 <LL_ADC_IsEnabled>
 800424e:	4603      	mov	r3, r0
 8004250:	4323      	orrs	r3, r4
 8004252:	2b00      	cmp	r3, #0
 8004254:	bf0c      	ite	eq
 8004256:	2301      	moveq	r3, #1
 8004258:	2300      	movne	r3, #0
 800425a:	b2db      	uxtb	r3, r3
 800425c:	e008      	b.n	8004270 <HAL_ADC_ConfigChannel+0x53c>
 800425e:	4857      	ldr	r0, [pc, #348]	; (80043bc <HAL_ADC_ConfigChannel+0x688>)
 8004260:	f7ff fb8e 	bl	8003980 <LL_ADC_IsEnabled>
 8004264:	4603      	mov	r3, r0
 8004266:	2b00      	cmp	r3, #0
 8004268:	bf0c      	ite	eq
 800426a:	2301      	moveq	r3, #1
 800426c:	2300      	movne	r3, #0
 800426e:	b2db      	uxtb	r3, r3
 8004270:	2b00      	cmp	r3, #0
 8004272:	d07d      	beq.n	8004370 <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a51      	ldr	r2, [pc, #324]	; (80043c0 <HAL_ADC_ConfigChannel+0x68c>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d130      	bne.n	80042e0 <HAL_ADC_ConfigChannel+0x5ac>
 800427e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004280:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004284:	2b00      	cmp	r3, #0
 8004286:	d12b      	bne.n	80042e0 <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a4b      	ldr	r2, [pc, #300]	; (80043bc <HAL_ADC_ConfigChannel+0x688>)
 800428e:	4293      	cmp	r3, r2
 8004290:	f040 8081 	bne.w	8004396 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a44      	ldr	r2, [pc, #272]	; (80043ac <HAL_ADC_ConfigChannel+0x678>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d004      	beq.n	80042a8 <HAL_ADC_ConfigChannel+0x574>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a43      	ldr	r2, [pc, #268]	; (80043b0 <HAL_ADC_ConfigChannel+0x67c>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d101      	bne.n	80042ac <HAL_ADC_ConfigChannel+0x578>
 80042a8:	4a42      	ldr	r2, [pc, #264]	; (80043b4 <HAL_ADC_ConfigChannel+0x680>)
 80042aa:	e000      	b.n	80042ae <HAL_ADC_ConfigChannel+0x57a>
 80042ac:	4a42      	ldr	r2, [pc, #264]	; (80043b8 <HAL_ADC_ConfigChannel+0x684>)
 80042ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042b0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80042b4:	4619      	mov	r1, r3
 80042b6:	4610      	mov	r0, r2
 80042b8:	f7ff fa23 	bl	8003702 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80042bc:	4b41      	ldr	r3, [pc, #260]	; (80043c4 <HAL_ADC_ConfigChannel+0x690>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	099b      	lsrs	r3, r3, #6
 80042c2:	4a41      	ldr	r2, [pc, #260]	; (80043c8 <HAL_ADC_ConfigChannel+0x694>)
 80042c4:	fba2 2303 	umull	r2, r3, r2, r3
 80042c8:	099b      	lsrs	r3, r3, #6
 80042ca:	3301      	adds	r3, #1
 80042cc:	005b      	lsls	r3, r3, #1
 80042ce:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80042d0:	e002      	b.n	80042d8 <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	3b01      	subs	r3, #1
 80042d6:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d1f9      	bne.n	80042d2 <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80042de:	e05a      	b.n	8004396 <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a39      	ldr	r2, [pc, #228]	; (80043cc <HAL_ADC_ConfigChannel+0x698>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d11e      	bne.n	8004328 <HAL_ADC_ConfigChannel+0x5f4>
 80042ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d119      	bne.n	8004328 <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a30      	ldr	r2, [pc, #192]	; (80043bc <HAL_ADC_ConfigChannel+0x688>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d14b      	bne.n	8004396 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a2a      	ldr	r2, [pc, #168]	; (80043ac <HAL_ADC_ConfigChannel+0x678>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d004      	beq.n	8004312 <HAL_ADC_ConfigChannel+0x5de>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a28      	ldr	r2, [pc, #160]	; (80043b0 <HAL_ADC_ConfigChannel+0x67c>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d101      	bne.n	8004316 <HAL_ADC_ConfigChannel+0x5e2>
 8004312:	4a28      	ldr	r2, [pc, #160]	; (80043b4 <HAL_ADC_ConfigChannel+0x680>)
 8004314:	e000      	b.n	8004318 <HAL_ADC_ConfigChannel+0x5e4>
 8004316:	4a28      	ldr	r2, [pc, #160]	; (80043b8 <HAL_ADC_ConfigChannel+0x684>)
 8004318:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800431a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800431e:	4619      	mov	r1, r3
 8004320:	4610      	mov	r0, r2
 8004322:	f7ff f9ee 	bl	8003702 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004326:	e036      	b.n	8004396 <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a28      	ldr	r2, [pc, #160]	; (80043d0 <HAL_ADC_ConfigChannel+0x69c>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d131      	bne.n	8004396 <HAL_ADC_ConfigChannel+0x662>
 8004332:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004334:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004338:	2b00      	cmp	r3, #0
 800433a:	d12c      	bne.n	8004396 <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a1e      	ldr	r2, [pc, #120]	; (80043bc <HAL_ADC_ConfigChannel+0x688>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d127      	bne.n	8004396 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a18      	ldr	r2, [pc, #96]	; (80043ac <HAL_ADC_ConfigChannel+0x678>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d004      	beq.n	800435a <HAL_ADC_ConfigChannel+0x626>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a16      	ldr	r2, [pc, #88]	; (80043b0 <HAL_ADC_ConfigChannel+0x67c>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d101      	bne.n	800435e <HAL_ADC_ConfigChannel+0x62a>
 800435a:	4a16      	ldr	r2, [pc, #88]	; (80043b4 <HAL_ADC_ConfigChannel+0x680>)
 800435c:	e000      	b.n	8004360 <HAL_ADC_ConfigChannel+0x62c>
 800435e:	4a16      	ldr	r2, [pc, #88]	; (80043b8 <HAL_ADC_ConfigChannel+0x684>)
 8004360:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004362:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004366:	4619      	mov	r1, r3
 8004368:	4610      	mov	r0, r2
 800436a:	f7ff f9ca 	bl	8003702 <LL_ADC_SetCommonPathInternalCh>
 800436e:	e012      	b.n	8004396 <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004374:	f043 0220 	orr.w	r2, r3, #32
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 800437c:	2301      	movs	r3, #1
 800437e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8004382:	e008      	b.n	8004396 <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004388:	f043 0220 	orr.w	r2, r3, #32
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2200      	movs	r2, #0
 800439a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800439e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	3784      	adds	r7, #132	; 0x84
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd90      	pop	{r4, r7, pc}
 80043aa:	bf00      	nop
 80043ac:	40022000 	.word	0x40022000
 80043b0:	40022100 	.word	0x40022100
 80043b4:	40022300 	.word	0x40022300
 80043b8:	58026300 	.word	0x58026300
 80043bc:	58026000 	.word	0x58026000
 80043c0:	cb840000 	.word	0xcb840000
 80043c4:	24000000 	.word	0x24000000
 80043c8:	053e2d63 	.word	0x053e2d63
 80043cc:	c7520000 	.word	0xc7520000
 80043d0:	cfb80000 	.word	0xcfb80000

080043d4 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b084      	sub	sp, #16
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a79      	ldr	r2, [pc, #484]	; (80045c8 <ADC_ConfigureBoostMode+0x1f4>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d004      	beq.n	80043f0 <ADC_ConfigureBoostMode+0x1c>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a78      	ldr	r2, [pc, #480]	; (80045cc <ADC_ConfigureBoostMode+0x1f8>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d109      	bne.n	8004404 <ADC_ConfigureBoostMode+0x30>
 80043f0:	4b77      	ldr	r3, [pc, #476]	; (80045d0 <ADC_ConfigureBoostMode+0x1fc>)
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	bf14      	ite	ne
 80043fc:	2301      	movne	r3, #1
 80043fe:	2300      	moveq	r3, #0
 8004400:	b2db      	uxtb	r3, r3
 8004402:	e008      	b.n	8004416 <ADC_ConfigureBoostMode+0x42>
 8004404:	4b73      	ldr	r3, [pc, #460]	; (80045d4 <ADC_ConfigureBoostMode+0x200>)
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800440c:	2b00      	cmp	r3, #0
 800440e:	bf14      	ite	ne
 8004410:	2301      	movne	r3, #1
 8004412:	2300      	moveq	r3, #0
 8004414:	b2db      	uxtb	r3, r3
 8004416:	2b00      	cmp	r3, #0
 8004418:	d01c      	beq.n	8004454 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800441a:	f004 ff17 	bl	800924c <HAL_RCC_GetHCLKFreq>
 800441e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004428:	d010      	beq.n	800444c <ADC_ConfigureBoostMode+0x78>
 800442a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800442e:	d871      	bhi.n	8004514 <ADC_ConfigureBoostMode+0x140>
 8004430:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004434:	d002      	beq.n	800443c <ADC_ConfigureBoostMode+0x68>
 8004436:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800443a:	d16b      	bne.n	8004514 <ADC_ConfigureBoostMode+0x140>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	0c1b      	lsrs	r3, r3, #16
 8004442:	68fa      	ldr	r2, [r7, #12]
 8004444:	fbb2 f3f3 	udiv	r3, r2, r3
 8004448:	60fb      	str	r3, [r7, #12]
        break;
 800444a:	e066      	b.n	800451a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	089b      	lsrs	r3, r3, #2
 8004450:	60fb      	str	r3, [r7, #12]
        break;
 8004452:	e062      	b.n	800451a <ADC_ConfigureBoostMode+0x146>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004454:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8004458:	f005 fe94 	bl	800a184 <HAL_RCCEx_GetPeriphCLKFreq>
 800445c:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004466:	d051      	beq.n	800450c <ADC_ConfigureBoostMode+0x138>
 8004468:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 800446c:	d854      	bhi.n	8004518 <ADC_ConfigureBoostMode+0x144>
 800446e:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8004472:	d047      	beq.n	8004504 <ADC_ConfigureBoostMode+0x130>
 8004474:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8004478:	d84e      	bhi.n	8004518 <ADC_ConfigureBoostMode+0x144>
 800447a:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 800447e:	d03d      	beq.n	80044fc <ADC_ConfigureBoostMode+0x128>
 8004480:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8004484:	d848      	bhi.n	8004518 <ADC_ConfigureBoostMode+0x144>
 8004486:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800448a:	d033      	beq.n	80044f4 <ADC_ConfigureBoostMode+0x120>
 800448c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004490:	d842      	bhi.n	8004518 <ADC_ConfigureBoostMode+0x144>
 8004492:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8004496:	d029      	beq.n	80044ec <ADC_ConfigureBoostMode+0x118>
 8004498:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800449c:	d83c      	bhi.n	8004518 <ADC_ConfigureBoostMode+0x144>
 800449e:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80044a2:	d01a      	beq.n	80044da <ADC_ConfigureBoostMode+0x106>
 80044a4:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80044a8:	d836      	bhi.n	8004518 <ADC_ConfigureBoostMode+0x144>
 80044aa:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 80044ae:	d014      	beq.n	80044da <ADC_ConfigureBoostMode+0x106>
 80044b0:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 80044b4:	d830      	bhi.n	8004518 <ADC_ConfigureBoostMode+0x144>
 80044b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80044ba:	d00e      	beq.n	80044da <ADC_ConfigureBoostMode+0x106>
 80044bc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80044c0:	d82a      	bhi.n	8004518 <ADC_ConfigureBoostMode+0x144>
 80044c2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80044c6:	d008      	beq.n	80044da <ADC_ConfigureBoostMode+0x106>
 80044c8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80044cc:	d824      	bhi.n	8004518 <ADC_ConfigureBoostMode+0x144>
 80044ce:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80044d2:	d002      	beq.n	80044da <ADC_ConfigureBoostMode+0x106>
 80044d4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80044d8:	d11e      	bne.n	8004518 <ADC_ConfigureBoostMode+0x144>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	0c9b      	lsrs	r3, r3, #18
 80044e0:	005b      	lsls	r3, r3, #1
 80044e2:	68fa      	ldr	r2, [r7, #12]
 80044e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80044e8:	60fb      	str	r3, [r7, #12]
        break;
 80044ea:	e016      	b.n	800451a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	091b      	lsrs	r3, r3, #4
 80044f0:	60fb      	str	r3, [r7, #12]
        break;
 80044f2:	e012      	b.n	800451a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	095b      	lsrs	r3, r3, #5
 80044f8:	60fb      	str	r3, [r7, #12]
        break;
 80044fa:	e00e      	b.n	800451a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	099b      	lsrs	r3, r3, #6
 8004500:	60fb      	str	r3, [r7, #12]
        break;
 8004502:	e00a      	b.n	800451a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	09db      	lsrs	r3, r3, #7
 8004508:	60fb      	str	r3, [r7, #12]
        break;
 800450a:	e006      	b.n	800451a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	0a1b      	lsrs	r3, r3, #8
 8004510:	60fb      	str	r3, [r7, #12]
        break;
 8004512:	e002      	b.n	800451a <ADC_ConfigureBoostMode+0x146>
        break;
 8004514:	bf00      	nop
 8004516:	e000      	b.n	800451a <ADC_ConfigureBoostMode+0x146>
      default:
        break;
 8004518:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 800451a:	f7ff f8a9 	bl	8003670 <HAL_GetREVID>
 800451e:	4603      	mov	r3, r0
 8004520:	f241 0203 	movw	r2, #4099	; 0x1003
 8004524:	4293      	cmp	r3, r2
 8004526:	d815      	bhi.n	8004554 <ADC_ConfigureBoostMode+0x180>
  {
    if (freq > 20000000UL)
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	4a2b      	ldr	r2, [pc, #172]	; (80045d8 <ADC_ConfigureBoostMode+0x204>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d908      	bls.n	8004542 <ADC_ConfigureBoostMode+0x16e>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	689a      	ldr	r2, [r3, #8]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800453e:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8004540:	e03e      	b.n	80045c0 <ADC_ConfigureBoostMode+0x1ec>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	689a      	ldr	r2, [r3, #8]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004550:	609a      	str	r2, [r3, #8]
}
 8004552:	e035      	b.n	80045c0 <ADC_ConfigureBoostMode+0x1ec>
    freq /= 2U; /* divider by 2 for Rev.V */
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	085b      	lsrs	r3, r3, #1
 8004558:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	4a1f      	ldr	r2, [pc, #124]	; (80045dc <ADC_ConfigureBoostMode+0x208>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d808      	bhi.n	8004574 <ADC_ConfigureBoostMode+0x1a0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	689a      	ldr	r2, [r3, #8]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004570:	609a      	str	r2, [r3, #8]
}
 8004572:	e025      	b.n	80045c0 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 12500000UL)
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	4a1a      	ldr	r2, [pc, #104]	; (80045e0 <ADC_ConfigureBoostMode+0x20c>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d80a      	bhi.n	8004592 <ADC_ConfigureBoostMode+0x1be>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800458e:	609a      	str	r2, [r3, #8]
}
 8004590:	e016      	b.n	80045c0 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 25000000UL)
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	4a13      	ldr	r2, [pc, #76]	; (80045e4 <ADC_ConfigureBoostMode+0x210>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d80a      	bhi.n	80045b0 <ADC_ConfigureBoostMode+0x1dc>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045ac:	609a      	str	r2, [r3, #8]
}
 80045ae:	e007      	b.n	80045c0 <ADC_ConfigureBoostMode+0x1ec>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	689a      	ldr	r2, [r3, #8]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80045be:	609a      	str	r2, [r3, #8]
}
 80045c0:	bf00      	nop
 80045c2:	3710      	adds	r7, #16
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}
 80045c8:	40022000 	.word	0x40022000
 80045cc:	40022100 	.word	0x40022100
 80045d0:	40022300 	.word	0x40022300
 80045d4:	58026300 	.word	0x58026300
 80045d8:	01312d00 	.word	0x01312d00
 80045dc:	005f5e10 	.word	0x005f5e10
 80045e0:	00bebc20 	.word	0x00bebc20
 80045e4:	017d7840 	.word	0x017d7840

080045e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b085      	sub	sp, #20
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	f003 0307 	and.w	r3, r3, #7
 80045f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80045f8:	4b0b      	ldr	r3, [pc, #44]	; (8004628 <__NVIC_SetPriorityGrouping+0x40>)
 80045fa:	68db      	ldr	r3, [r3, #12]
 80045fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80045fe:	68ba      	ldr	r2, [r7, #8]
 8004600:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004604:	4013      	ands	r3, r2
 8004606:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004610:	4b06      	ldr	r3, [pc, #24]	; (800462c <__NVIC_SetPriorityGrouping+0x44>)
 8004612:	4313      	orrs	r3, r2
 8004614:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004616:	4a04      	ldr	r2, [pc, #16]	; (8004628 <__NVIC_SetPriorityGrouping+0x40>)
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	60d3      	str	r3, [r2, #12]
}
 800461c:	bf00      	nop
 800461e:	3714      	adds	r7, #20
 8004620:	46bd      	mov	sp, r7
 8004622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004626:	4770      	bx	lr
 8004628:	e000ed00 	.word	0xe000ed00
 800462c:	05fa0000 	.word	0x05fa0000

08004630 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004630:	b480      	push	{r7}
 8004632:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004634:	4b04      	ldr	r3, [pc, #16]	; (8004648 <__NVIC_GetPriorityGrouping+0x18>)
 8004636:	68db      	ldr	r3, [r3, #12]
 8004638:	0a1b      	lsrs	r3, r3, #8
 800463a:	f003 0307 	and.w	r3, r3, #7
}
 800463e:	4618      	mov	r0, r3
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr
 8004648:	e000ed00 	.word	0xe000ed00

0800464c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800464c:	b480      	push	{r7}
 800464e:	b083      	sub	sp, #12
 8004650:	af00      	add	r7, sp, #0
 8004652:	4603      	mov	r3, r0
 8004654:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004656:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800465a:	2b00      	cmp	r3, #0
 800465c:	db0b      	blt.n	8004676 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800465e:	88fb      	ldrh	r3, [r7, #6]
 8004660:	f003 021f 	and.w	r2, r3, #31
 8004664:	4907      	ldr	r1, [pc, #28]	; (8004684 <__NVIC_EnableIRQ+0x38>)
 8004666:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800466a:	095b      	lsrs	r3, r3, #5
 800466c:	2001      	movs	r0, #1
 800466e:	fa00 f202 	lsl.w	r2, r0, r2
 8004672:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004676:	bf00      	nop
 8004678:	370c      	adds	r7, #12
 800467a:	46bd      	mov	sp, r7
 800467c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004680:	4770      	bx	lr
 8004682:	bf00      	nop
 8004684:	e000e100 	.word	0xe000e100

08004688 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004688:	b480      	push	{r7}
 800468a:	b083      	sub	sp, #12
 800468c:	af00      	add	r7, sp, #0
 800468e:	4603      	mov	r3, r0
 8004690:	6039      	str	r1, [r7, #0]
 8004692:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004694:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004698:	2b00      	cmp	r3, #0
 800469a:	db0a      	blt.n	80046b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	b2da      	uxtb	r2, r3
 80046a0:	490c      	ldr	r1, [pc, #48]	; (80046d4 <__NVIC_SetPriority+0x4c>)
 80046a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80046a6:	0112      	lsls	r2, r2, #4
 80046a8:	b2d2      	uxtb	r2, r2
 80046aa:	440b      	add	r3, r1
 80046ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80046b0:	e00a      	b.n	80046c8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	b2da      	uxtb	r2, r3
 80046b6:	4908      	ldr	r1, [pc, #32]	; (80046d8 <__NVIC_SetPriority+0x50>)
 80046b8:	88fb      	ldrh	r3, [r7, #6]
 80046ba:	f003 030f 	and.w	r3, r3, #15
 80046be:	3b04      	subs	r3, #4
 80046c0:	0112      	lsls	r2, r2, #4
 80046c2:	b2d2      	uxtb	r2, r2
 80046c4:	440b      	add	r3, r1
 80046c6:	761a      	strb	r2, [r3, #24]
}
 80046c8:	bf00      	nop
 80046ca:	370c      	adds	r7, #12
 80046cc:	46bd      	mov	sp, r7
 80046ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d2:	4770      	bx	lr
 80046d4:	e000e100 	.word	0xe000e100
 80046d8:	e000ed00 	.word	0xe000ed00

080046dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80046dc:	b480      	push	{r7}
 80046de:	b089      	sub	sp, #36	; 0x24
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	60f8      	str	r0, [r7, #12]
 80046e4:	60b9      	str	r1, [r7, #8]
 80046e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f003 0307 	and.w	r3, r3, #7
 80046ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80046f0:	69fb      	ldr	r3, [r7, #28]
 80046f2:	f1c3 0307 	rsb	r3, r3, #7
 80046f6:	2b04      	cmp	r3, #4
 80046f8:	bf28      	it	cs
 80046fa:	2304      	movcs	r3, #4
 80046fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80046fe:	69fb      	ldr	r3, [r7, #28]
 8004700:	3304      	adds	r3, #4
 8004702:	2b06      	cmp	r3, #6
 8004704:	d902      	bls.n	800470c <NVIC_EncodePriority+0x30>
 8004706:	69fb      	ldr	r3, [r7, #28]
 8004708:	3b03      	subs	r3, #3
 800470a:	e000      	b.n	800470e <NVIC_EncodePriority+0x32>
 800470c:	2300      	movs	r3, #0
 800470e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004710:	f04f 32ff 	mov.w	r2, #4294967295
 8004714:	69bb      	ldr	r3, [r7, #24]
 8004716:	fa02 f303 	lsl.w	r3, r2, r3
 800471a:	43da      	mvns	r2, r3
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	401a      	ands	r2, r3
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004724:	f04f 31ff 	mov.w	r1, #4294967295
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	fa01 f303 	lsl.w	r3, r1, r3
 800472e:	43d9      	mvns	r1, r3
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004734:	4313      	orrs	r3, r2
         );
}
 8004736:	4618      	mov	r0, r3
 8004738:	3724      	adds	r7, #36	; 0x24
 800473a:	46bd      	mov	sp, r7
 800473c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004740:	4770      	bx	lr
	...

08004744 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b082      	sub	sp, #8
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	3b01      	subs	r3, #1
 8004750:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004754:	d301      	bcc.n	800475a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004756:	2301      	movs	r3, #1
 8004758:	e00f      	b.n	800477a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800475a:	4a0a      	ldr	r2, [pc, #40]	; (8004784 <SysTick_Config+0x40>)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	3b01      	subs	r3, #1
 8004760:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004762:	210f      	movs	r1, #15
 8004764:	f04f 30ff 	mov.w	r0, #4294967295
 8004768:	f7ff ff8e 	bl	8004688 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800476c:	4b05      	ldr	r3, [pc, #20]	; (8004784 <SysTick_Config+0x40>)
 800476e:	2200      	movs	r2, #0
 8004770:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004772:	4b04      	ldr	r3, [pc, #16]	; (8004784 <SysTick_Config+0x40>)
 8004774:	2207      	movs	r2, #7
 8004776:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004778:	2300      	movs	r3, #0
}
 800477a:	4618      	mov	r0, r3
 800477c:	3708      	adds	r7, #8
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}
 8004782:	bf00      	nop
 8004784:	e000e010 	.word	0xe000e010

08004788 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b082      	sub	sp, #8
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004790:	6878      	ldr	r0, [r7, #4]
 8004792:	f7ff ff29 	bl	80045e8 <__NVIC_SetPriorityGrouping>
}
 8004796:	bf00      	nop
 8004798:	3708      	adds	r7, #8
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}

0800479e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800479e:	b580      	push	{r7, lr}
 80047a0:	b086      	sub	sp, #24
 80047a2:	af00      	add	r7, sp, #0
 80047a4:	4603      	mov	r3, r0
 80047a6:	60b9      	str	r1, [r7, #8]
 80047a8:	607a      	str	r2, [r7, #4]
 80047aa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80047ac:	f7ff ff40 	bl	8004630 <__NVIC_GetPriorityGrouping>
 80047b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80047b2:	687a      	ldr	r2, [r7, #4]
 80047b4:	68b9      	ldr	r1, [r7, #8]
 80047b6:	6978      	ldr	r0, [r7, #20]
 80047b8:	f7ff ff90 	bl	80046dc <NVIC_EncodePriority>
 80047bc:	4602      	mov	r2, r0
 80047be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80047c2:	4611      	mov	r1, r2
 80047c4:	4618      	mov	r0, r3
 80047c6:	f7ff ff5f 	bl	8004688 <__NVIC_SetPriority>
}
 80047ca:	bf00      	nop
 80047cc:	3718      	adds	r7, #24
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bd80      	pop	{r7, pc}

080047d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047d2:	b580      	push	{r7, lr}
 80047d4:	b082      	sub	sp, #8
 80047d6:	af00      	add	r7, sp, #0
 80047d8:	4603      	mov	r3, r0
 80047da:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80047dc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80047e0:	4618      	mov	r0, r3
 80047e2:	f7ff ff33 	bl	800464c <__NVIC_EnableIRQ>
}
 80047e6:	bf00      	nop
 80047e8:	3708      	adds	r7, #8
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}

080047ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80047ee:	b580      	push	{r7, lr}
 80047f0:	b082      	sub	sp, #8
 80047f2:	af00      	add	r7, sp, #0
 80047f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f7ff ffa4 	bl	8004744 <SysTick_Config>
 80047fc:	4603      	mov	r3, r0
}
 80047fe:	4618      	mov	r0, r3
 8004800:	3708      	adds	r7, #8
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}
	...

08004808 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b086      	sub	sp, #24
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004810:	f7fe fefe 	bl	8003610 <HAL_GetTick>
 8004814:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d101      	bne.n	8004820 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	e316      	b.n	8004e4e <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a66      	ldr	r2, [pc, #408]	; (80049c0 <HAL_DMA_Init+0x1b8>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d04a      	beq.n	80048c0 <HAL_DMA_Init+0xb8>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a65      	ldr	r2, [pc, #404]	; (80049c4 <HAL_DMA_Init+0x1bc>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d045      	beq.n	80048c0 <HAL_DMA_Init+0xb8>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a63      	ldr	r2, [pc, #396]	; (80049c8 <HAL_DMA_Init+0x1c0>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d040      	beq.n	80048c0 <HAL_DMA_Init+0xb8>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a62      	ldr	r2, [pc, #392]	; (80049cc <HAL_DMA_Init+0x1c4>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d03b      	beq.n	80048c0 <HAL_DMA_Init+0xb8>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a60      	ldr	r2, [pc, #384]	; (80049d0 <HAL_DMA_Init+0x1c8>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d036      	beq.n	80048c0 <HAL_DMA_Init+0xb8>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a5f      	ldr	r2, [pc, #380]	; (80049d4 <HAL_DMA_Init+0x1cc>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d031      	beq.n	80048c0 <HAL_DMA_Init+0xb8>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a5d      	ldr	r2, [pc, #372]	; (80049d8 <HAL_DMA_Init+0x1d0>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d02c      	beq.n	80048c0 <HAL_DMA_Init+0xb8>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a5c      	ldr	r2, [pc, #368]	; (80049dc <HAL_DMA_Init+0x1d4>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d027      	beq.n	80048c0 <HAL_DMA_Init+0xb8>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a5a      	ldr	r2, [pc, #360]	; (80049e0 <HAL_DMA_Init+0x1d8>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d022      	beq.n	80048c0 <HAL_DMA_Init+0xb8>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a59      	ldr	r2, [pc, #356]	; (80049e4 <HAL_DMA_Init+0x1dc>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d01d      	beq.n	80048c0 <HAL_DMA_Init+0xb8>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a57      	ldr	r2, [pc, #348]	; (80049e8 <HAL_DMA_Init+0x1e0>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d018      	beq.n	80048c0 <HAL_DMA_Init+0xb8>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a56      	ldr	r2, [pc, #344]	; (80049ec <HAL_DMA_Init+0x1e4>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d013      	beq.n	80048c0 <HAL_DMA_Init+0xb8>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a54      	ldr	r2, [pc, #336]	; (80049f0 <HAL_DMA_Init+0x1e8>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d00e      	beq.n	80048c0 <HAL_DMA_Init+0xb8>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a53      	ldr	r2, [pc, #332]	; (80049f4 <HAL_DMA_Init+0x1ec>)
 80048a8:	4293      	cmp	r3, r2
 80048aa:	d009      	beq.n	80048c0 <HAL_DMA_Init+0xb8>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a51      	ldr	r2, [pc, #324]	; (80049f8 <HAL_DMA_Init+0x1f0>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d004      	beq.n	80048c0 <HAL_DMA_Init+0xb8>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a50      	ldr	r2, [pc, #320]	; (80049fc <HAL_DMA_Init+0x1f4>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d101      	bne.n	80048c4 <HAL_DMA_Init+0xbc>
 80048c0:	2301      	movs	r3, #1
 80048c2:	e000      	b.n	80048c6 <HAL_DMA_Init+0xbe>
 80048c4:	2300      	movs	r3, #0
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	f000 813b 	beq.w	8004b42 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2202      	movs	r2, #2
 80048d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2200      	movs	r2, #0
 80048d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a37      	ldr	r2, [pc, #220]	; (80049c0 <HAL_DMA_Init+0x1b8>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d04a      	beq.n	800497c <HAL_DMA_Init+0x174>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4a36      	ldr	r2, [pc, #216]	; (80049c4 <HAL_DMA_Init+0x1bc>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d045      	beq.n	800497c <HAL_DMA_Init+0x174>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a34      	ldr	r2, [pc, #208]	; (80049c8 <HAL_DMA_Init+0x1c0>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d040      	beq.n	800497c <HAL_DMA_Init+0x174>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a33      	ldr	r2, [pc, #204]	; (80049cc <HAL_DMA_Init+0x1c4>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d03b      	beq.n	800497c <HAL_DMA_Init+0x174>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a31      	ldr	r2, [pc, #196]	; (80049d0 <HAL_DMA_Init+0x1c8>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d036      	beq.n	800497c <HAL_DMA_Init+0x174>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a30      	ldr	r2, [pc, #192]	; (80049d4 <HAL_DMA_Init+0x1cc>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d031      	beq.n	800497c <HAL_DMA_Init+0x174>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a2e      	ldr	r2, [pc, #184]	; (80049d8 <HAL_DMA_Init+0x1d0>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d02c      	beq.n	800497c <HAL_DMA_Init+0x174>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a2d      	ldr	r2, [pc, #180]	; (80049dc <HAL_DMA_Init+0x1d4>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d027      	beq.n	800497c <HAL_DMA_Init+0x174>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a2b      	ldr	r2, [pc, #172]	; (80049e0 <HAL_DMA_Init+0x1d8>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d022      	beq.n	800497c <HAL_DMA_Init+0x174>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a2a      	ldr	r2, [pc, #168]	; (80049e4 <HAL_DMA_Init+0x1dc>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d01d      	beq.n	800497c <HAL_DMA_Init+0x174>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a28      	ldr	r2, [pc, #160]	; (80049e8 <HAL_DMA_Init+0x1e0>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d018      	beq.n	800497c <HAL_DMA_Init+0x174>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a27      	ldr	r2, [pc, #156]	; (80049ec <HAL_DMA_Init+0x1e4>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d013      	beq.n	800497c <HAL_DMA_Init+0x174>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a25      	ldr	r2, [pc, #148]	; (80049f0 <HAL_DMA_Init+0x1e8>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d00e      	beq.n	800497c <HAL_DMA_Init+0x174>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a24      	ldr	r2, [pc, #144]	; (80049f4 <HAL_DMA_Init+0x1ec>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d009      	beq.n	800497c <HAL_DMA_Init+0x174>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a22      	ldr	r2, [pc, #136]	; (80049f8 <HAL_DMA_Init+0x1f0>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d004      	beq.n	800497c <HAL_DMA_Init+0x174>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a21      	ldr	r2, [pc, #132]	; (80049fc <HAL_DMA_Init+0x1f4>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d108      	bne.n	800498e <HAL_DMA_Init+0x186>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f022 0201 	bic.w	r2, r2, #1
 800498a:	601a      	str	r2, [r3, #0]
 800498c:	e007      	b.n	800499e <HAL_DMA_Init+0x196>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f022 0201 	bic.w	r2, r2, #1
 800499c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800499e:	e02f      	b.n	8004a00 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80049a0:	f7fe fe36 	bl	8003610 <HAL_GetTick>
 80049a4:	4602      	mov	r2, r0
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	1ad3      	subs	r3, r2, r3
 80049aa:	2b05      	cmp	r3, #5
 80049ac:	d928      	bls.n	8004a00 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2220      	movs	r2, #32
 80049b2:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2203      	movs	r2, #3
 80049b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	e246      	b.n	8004e4e <HAL_DMA_Init+0x646>
 80049c0:	40020010 	.word	0x40020010
 80049c4:	40020028 	.word	0x40020028
 80049c8:	40020040 	.word	0x40020040
 80049cc:	40020058 	.word	0x40020058
 80049d0:	40020070 	.word	0x40020070
 80049d4:	40020088 	.word	0x40020088
 80049d8:	400200a0 	.word	0x400200a0
 80049dc:	400200b8 	.word	0x400200b8
 80049e0:	40020410 	.word	0x40020410
 80049e4:	40020428 	.word	0x40020428
 80049e8:	40020440 	.word	0x40020440
 80049ec:	40020458 	.word	0x40020458
 80049f0:	40020470 	.word	0x40020470
 80049f4:	40020488 	.word	0x40020488
 80049f8:	400204a0 	.word	0x400204a0
 80049fc:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f003 0301 	and.w	r3, r3, #1
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d1c8      	bne.n	80049a0 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004a16:	697a      	ldr	r2, [r7, #20]
 8004a18:	4b83      	ldr	r3, [pc, #524]	; (8004c28 <HAL_DMA_Init+0x420>)
 8004a1a:	4013      	ands	r3, r2
 8004a1c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8004a26:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	691b      	ldr	r3, [r3, #16]
 8004a2c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a32:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	699b      	ldr	r3, [r3, #24]
 8004a38:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a3e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6a1b      	ldr	r3, [r3, #32]
 8004a44:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8004a46:	697a      	ldr	r2, [r7, #20]
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a50:	2b04      	cmp	r3, #4
 8004a52:	d107      	bne.n	8004a64 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	697a      	ldr	r2, [r7, #20]
 8004a60:	4313      	orrs	r3, r2
 8004a62:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8004a64:	4b71      	ldr	r3, [pc, #452]	; (8004c2c <HAL_DMA_Init+0x424>)
 8004a66:	681a      	ldr	r2, [r3, #0]
 8004a68:	4b71      	ldr	r3, [pc, #452]	; (8004c30 <HAL_DMA_Init+0x428>)
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004a70:	d328      	bcc.n	8004ac4 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	2b28      	cmp	r3, #40	; 0x28
 8004a78:	d903      	bls.n	8004a82 <HAL_DMA_Init+0x27a>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	2b2e      	cmp	r3, #46	; 0x2e
 8004a80:	d917      	bls.n	8004ab2 <HAL_DMA_Init+0x2aa>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	2b3e      	cmp	r3, #62	; 0x3e
 8004a88:	d903      	bls.n	8004a92 <HAL_DMA_Init+0x28a>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	2b42      	cmp	r3, #66	; 0x42
 8004a90:	d90f      	bls.n	8004ab2 <HAL_DMA_Init+0x2aa>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	2b46      	cmp	r3, #70	; 0x46
 8004a98:	d903      	bls.n	8004aa2 <HAL_DMA_Init+0x29a>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	2b48      	cmp	r3, #72	; 0x48
 8004aa0:	d907      	bls.n	8004ab2 <HAL_DMA_Init+0x2aa>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	2b4e      	cmp	r3, #78	; 0x4e
 8004aa8:	d905      	bls.n	8004ab6 <HAL_DMA_Init+0x2ae>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	2b52      	cmp	r3, #82	; 0x52
 8004ab0:	d801      	bhi.n	8004ab6 <HAL_DMA_Init+0x2ae>
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e000      	b.n	8004ab8 <HAL_DMA_Init+0x2b0>
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d003      	beq.n	8004ac4 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004ac2:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	697a      	ldr	r2, [r7, #20]
 8004aca:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	695b      	ldr	r3, [r3, #20]
 8004ad2:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	f023 0307 	bic.w	r3, r3, #7
 8004ada:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ae0:	697a      	ldr	r2, [r7, #20]
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aea:	2b04      	cmp	r3, #4
 8004aec:	d117      	bne.n	8004b1e <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004af2:	697a      	ldr	r2, [r7, #20]
 8004af4:	4313      	orrs	r3, r2
 8004af6:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d00e      	beq.n	8004b1e <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004b00:	6878      	ldr	r0, [r7, #4]
 8004b02:	f002 fb31 	bl	8007168 <DMA_CheckFifoParam>
 8004b06:	4603      	mov	r3, r0
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d008      	beq.n	8004b1e <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2240      	movs	r2, #64	; 0x40
 8004b10:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2201      	movs	r2, #1
 8004b16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e197      	b.n	8004e4e <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	697a      	ldr	r2, [r7, #20]
 8004b24:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	f002 fa6c 	bl	8007004 <DMA_CalcBaseAndBitshift>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b34:	f003 031f 	and.w	r3, r3, #31
 8004b38:	223f      	movs	r2, #63	; 0x3f
 8004b3a:	409a      	lsls	r2, r3
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	609a      	str	r2, [r3, #8]
 8004b40:	e0cd      	b.n	8004cde <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a3b      	ldr	r2, [pc, #236]	; (8004c34 <HAL_DMA_Init+0x42c>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d022      	beq.n	8004b92 <HAL_DMA_Init+0x38a>
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4a39      	ldr	r2, [pc, #228]	; (8004c38 <HAL_DMA_Init+0x430>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d01d      	beq.n	8004b92 <HAL_DMA_Init+0x38a>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4a38      	ldr	r2, [pc, #224]	; (8004c3c <HAL_DMA_Init+0x434>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d018      	beq.n	8004b92 <HAL_DMA_Init+0x38a>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a36      	ldr	r2, [pc, #216]	; (8004c40 <HAL_DMA_Init+0x438>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d013      	beq.n	8004b92 <HAL_DMA_Init+0x38a>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4a35      	ldr	r2, [pc, #212]	; (8004c44 <HAL_DMA_Init+0x43c>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d00e      	beq.n	8004b92 <HAL_DMA_Init+0x38a>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a33      	ldr	r2, [pc, #204]	; (8004c48 <HAL_DMA_Init+0x440>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d009      	beq.n	8004b92 <HAL_DMA_Init+0x38a>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a32      	ldr	r2, [pc, #200]	; (8004c4c <HAL_DMA_Init+0x444>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d004      	beq.n	8004b92 <HAL_DMA_Init+0x38a>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a30      	ldr	r2, [pc, #192]	; (8004c50 <HAL_DMA_Init+0x448>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d101      	bne.n	8004b96 <HAL_DMA_Init+0x38e>
 8004b92:	2301      	movs	r3, #1
 8004b94:	e000      	b.n	8004b98 <HAL_DMA_Init+0x390>
 8004b96:	2300      	movs	r3, #0
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	f000 8097 	beq.w	8004ccc <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4a24      	ldr	r2, [pc, #144]	; (8004c34 <HAL_DMA_Init+0x42c>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d021      	beq.n	8004bec <HAL_DMA_Init+0x3e4>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a22      	ldr	r2, [pc, #136]	; (8004c38 <HAL_DMA_Init+0x430>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d01c      	beq.n	8004bec <HAL_DMA_Init+0x3e4>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a21      	ldr	r2, [pc, #132]	; (8004c3c <HAL_DMA_Init+0x434>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d017      	beq.n	8004bec <HAL_DMA_Init+0x3e4>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a1f      	ldr	r2, [pc, #124]	; (8004c40 <HAL_DMA_Init+0x438>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d012      	beq.n	8004bec <HAL_DMA_Init+0x3e4>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a1e      	ldr	r2, [pc, #120]	; (8004c44 <HAL_DMA_Init+0x43c>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d00d      	beq.n	8004bec <HAL_DMA_Init+0x3e4>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a1c      	ldr	r2, [pc, #112]	; (8004c48 <HAL_DMA_Init+0x440>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d008      	beq.n	8004bec <HAL_DMA_Init+0x3e4>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a1b      	ldr	r2, [pc, #108]	; (8004c4c <HAL_DMA_Init+0x444>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d003      	beq.n	8004bec <HAL_DMA_Init+0x3e4>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a19      	ldr	r2, [pc, #100]	; (8004c50 <HAL_DMA_Init+0x448>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2202      	movs	r2, #2
 8004bf2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004c06:	697a      	ldr	r2, [r7, #20]
 8004c08:	4b12      	ldr	r3, [pc, #72]	; (8004c54 <HAL_DMA_Init+0x44c>)
 8004c0a:	4013      	ands	r3, r2
 8004c0c:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	689b      	ldr	r3, [r3, #8]
 8004c12:	2b40      	cmp	r3, #64	; 0x40
 8004c14:	d020      	beq.n	8004c58 <HAL_DMA_Init+0x450>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	2b80      	cmp	r3, #128	; 0x80
 8004c1c:	d102      	bne.n	8004c24 <HAL_DMA_Init+0x41c>
 8004c1e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004c22:	e01a      	b.n	8004c5a <HAL_DMA_Init+0x452>
 8004c24:	2300      	movs	r3, #0
 8004c26:	e018      	b.n	8004c5a <HAL_DMA_Init+0x452>
 8004c28:	fe10803f 	.word	0xfe10803f
 8004c2c:	5c001000 	.word	0x5c001000
 8004c30:	ffff0000 	.word	0xffff0000
 8004c34:	58025408 	.word	0x58025408
 8004c38:	5802541c 	.word	0x5802541c
 8004c3c:	58025430 	.word	0x58025430
 8004c40:	58025444 	.word	0x58025444
 8004c44:	58025458 	.word	0x58025458
 8004c48:	5802546c 	.word	0x5802546c
 8004c4c:	58025480 	.word	0x58025480
 8004c50:	58025494 	.word	0x58025494
 8004c54:	fffe000f 	.word	0xfffe000f
 8004c58:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004c5a:	687a      	ldr	r2, [r7, #4]
 8004c5c:	68d2      	ldr	r2, [r2, #12]
 8004c5e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004c60:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	691b      	ldr	r3, [r3, #16]
 8004c66:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004c68:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	695b      	ldr	r3, [r3, #20]
 8004c6e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004c70:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	699b      	ldr	r3, [r3, #24]
 8004c76:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004c78:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	69db      	ldr	r3, [r3, #28]
 8004c7e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004c80:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6a1b      	ldr	r3, [r3, #32]
 8004c86:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004c88:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004c8a:	697a      	ldr	r2, [r7, #20]
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	697a      	ldr	r2, [r7, #20]
 8004c96:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	461a      	mov	r2, r3
 8004c9e:	4b6e      	ldr	r3, [pc, #440]	; (8004e58 <HAL_DMA_Init+0x650>)
 8004ca0:	4413      	add	r3, r2
 8004ca2:	4a6e      	ldr	r2, [pc, #440]	; (8004e5c <HAL_DMA_Init+0x654>)
 8004ca4:	fba2 2303 	umull	r2, r3, r2, r3
 8004ca8:	091b      	lsrs	r3, r3, #4
 8004caa:	009a      	lsls	r2, r3, #2
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004cb0:	6878      	ldr	r0, [r7, #4]
 8004cb2:	f002 f9a7 	bl	8007004 <DMA_CalcBaseAndBitshift>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cbe:	f003 031f 	and.w	r3, r3, #31
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	409a      	lsls	r2, r3
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	605a      	str	r2, [r3, #4]
 8004cca:	e008      	b.n	8004cde <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2240      	movs	r2, #64	; 0x40
 8004cd0:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2203      	movs	r2, #3
 8004cd6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	e0b7      	b.n	8004e4e <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a5f      	ldr	r2, [pc, #380]	; (8004e60 <HAL_DMA_Init+0x658>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d072      	beq.n	8004dce <HAL_DMA_Init+0x5c6>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a5d      	ldr	r2, [pc, #372]	; (8004e64 <HAL_DMA_Init+0x65c>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d06d      	beq.n	8004dce <HAL_DMA_Init+0x5c6>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a5c      	ldr	r2, [pc, #368]	; (8004e68 <HAL_DMA_Init+0x660>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d068      	beq.n	8004dce <HAL_DMA_Init+0x5c6>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4a5a      	ldr	r2, [pc, #360]	; (8004e6c <HAL_DMA_Init+0x664>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d063      	beq.n	8004dce <HAL_DMA_Init+0x5c6>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a59      	ldr	r2, [pc, #356]	; (8004e70 <HAL_DMA_Init+0x668>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d05e      	beq.n	8004dce <HAL_DMA_Init+0x5c6>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a57      	ldr	r2, [pc, #348]	; (8004e74 <HAL_DMA_Init+0x66c>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d059      	beq.n	8004dce <HAL_DMA_Init+0x5c6>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a56      	ldr	r2, [pc, #344]	; (8004e78 <HAL_DMA_Init+0x670>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d054      	beq.n	8004dce <HAL_DMA_Init+0x5c6>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a54      	ldr	r2, [pc, #336]	; (8004e7c <HAL_DMA_Init+0x674>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d04f      	beq.n	8004dce <HAL_DMA_Init+0x5c6>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a53      	ldr	r2, [pc, #332]	; (8004e80 <HAL_DMA_Init+0x678>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d04a      	beq.n	8004dce <HAL_DMA_Init+0x5c6>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a51      	ldr	r2, [pc, #324]	; (8004e84 <HAL_DMA_Init+0x67c>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d045      	beq.n	8004dce <HAL_DMA_Init+0x5c6>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a50      	ldr	r2, [pc, #320]	; (8004e88 <HAL_DMA_Init+0x680>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d040      	beq.n	8004dce <HAL_DMA_Init+0x5c6>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a4e      	ldr	r2, [pc, #312]	; (8004e8c <HAL_DMA_Init+0x684>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d03b      	beq.n	8004dce <HAL_DMA_Init+0x5c6>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a4d      	ldr	r2, [pc, #308]	; (8004e90 <HAL_DMA_Init+0x688>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d036      	beq.n	8004dce <HAL_DMA_Init+0x5c6>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a4b      	ldr	r2, [pc, #300]	; (8004e94 <HAL_DMA_Init+0x68c>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d031      	beq.n	8004dce <HAL_DMA_Init+0x5c6>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a4a      	ldr	r2, [pc, #296]	; (8004e98 <HAL_DMA_Init+0x690>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d02c      	beq.n	8004dce <HAL_DMA_Init+0x5c6>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a48      	ldr	r2, [pc, #288]	; (8004e9c <HAL_DMA_Init+0x694>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d027      	beq.n	8004dce <HAL_DMA_Init+0x5c6>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a47      	ldr	r2, [pc, #284]	; (8004ea0 <HAL_DMA_Init+0x698>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d022      	beq.n	8004dce <HAL_DMA_Init+0x5c6>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a45      	ldr	r2, [pc, #276]	; (8004ea4 <HAL_DMA_Init+0x69c>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d01d      	beq.n	8004dce <HAL_DMA_Init+0x5c6>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a44      	ldr	r2, [pc, #272]	; (8004ea8 <HAL_DMA_Init+0x6a0>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d018      	beq.n	8004dce <HAL_DMA_Init+0x5c6>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a42      	ldr	r2, [pc, #264]	; (8004eac <HAL_DMA_Init+0x6a4>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d013      	beq.n	8004dce <HAL_DMA_Init+0x5c6>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a41      	ldr	r2, [pc, #260]	; (8004eb0 <HAL_DMA_Init+0x6a8>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d00e      	beq.n	8004dce <HAL_DMA_Init+0x5c6>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a3f      	ldr	r2, [pc, #252]	; (8004eb4 <HAL_DMA_Init+0x6ac>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d009      	beq.n	8004dce <HAL_DMA_Init+0x5c6>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a3e      	ldr	r2, [pc, #248]	; (8004eb8 <HAL_DMA_Init+0x6b0>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d004      	beq.n	8004dce <HAL_DMA_Init+0x5c6>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a3c      	ldr	r2, [pc, #240]	; (8004ebc <HAL_DMA_Init+0x6b4>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d101      	bne.n	8004dd2 <HAL_DMA_Init+0x5ca>
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e000      	b.n	8004dd4 <HAL_DMA_Init+0x5cc>
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d032      	beq.n	8004e3e <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004dd8:	6878      	ldr	r0, [r7, #4]
 8004dda:	f002 fa41 	bl	8007260 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	2b80      	cmp	r3, #128	; 0x80
 8004de4:	d102      	bne.n	8004dec <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2200      	movs	r2, #0
 8004dea:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	685a      	ldr	r2, [r3, #4]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004df4:	b2d2      	uxtb	r2, r2
 8004df6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004dfc:	687a      	ldr	r2, [r7, #4]
 8004dfe:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004e00:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d010      	beq.n	8004e2c <HAL_DMA_Init+0x624>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	2b08      	cmp	r3, #8
 8004e10:	d80c      	bhi.n	8004e2c <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004e12:	6878      	ldr	r0, [r7, #4]
 8004e14:	f002 fabe 	bl	8007394 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e24:	687a      	ldr	r2, [r7, #4]
 8004e26:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004e28:	605a      	str	r2, [r3, #4]
 8004e2a:	e008      	b.n	8004e3e <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2200      	movs	r2, #0
 8004e36:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2200      	movs	r2, #0
 8004e42:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004e4c:	2300      	movs	r3, #0
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3718      	adds	r7, #24
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}
 8004e56:	bf00      	nop
 8004e58:	a7fdabf8 	.word	0xa7fdabf8
 8004e5c:	cccccccd 	.word	0xcccccccd
 8004e60:	40020010 	.word	0x40020010
 8004e64:	40020028 	.word	0x40020028
 8004e68:	40020040 	.word	0x40020040
 8004e6c:	40020058 	.word	0x40020058
 8004e70:	40020070 	.word	0x40020070
 8004e74:	40020088 	.word	0x40020088
 8004e78:	400200a0 	.word	0x400200a0
 8004e7c:	400200b8 	.word	0x400200b8
 8004e80:	40020410 	.word	0x40020410
 8004e84:	40020428 	.word	0x40020428
 8004e88:	40020440 	.word	0x40020440
 8004e8c:	40020458 	.word	0x40020458
 8004e90:	40020470 	.word	0x40020470
 8004e94:	40020488 	.word	0x40020488
 8004e98:	400204a0 	.word	0x400204a0
 8004e9c:	400204b8 	.word	0x400204b8
 8004ea0:	58025408 	.word	0x58025408
 8004ea4:	5802541c 	.word	0x5802541c
 8004ea8:	58025430 	.word	0x58025430
 8004eac:	58025444 	.word	0x58025444
 8004eb0:	58025458 	.word	0x58025458
 8004eb4:	5802546c 	.word	0x5802546c
 8004eb8:	58025480 	.word	0x58025480
 8004ebc:	58025494 	.word	0x58025494

08004ec0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b086      	sub	sp, #24
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	60f8      	str	r0, [r7, #12]
 8004ec8:	60b9      	str	r1, [r7, #8]
 8004eca:	607a      	str	r2, [r7, #4]
 8004ecc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ece:	2300      	movs	r3, #0
 8004ed0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d101      	bne.n	8004edc <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	e226      	b.n	800532a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004ee2:	2b01      	cmp	r3, #1
 8004ee4:	d101      	bne.n	8004eea <HAL_DMA_Start_IT+0x2a>
 8004ee6:	2302      	movs	r3, #2
 8004ee8:	e21f      	b.n	800532a <HAL_DMA_Start_IT+0x46a>
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	2201      	movs	r2, #1
 8004eee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004ef8:	b2db      	uxtb	r3, r3
 8004efa:	2b01      	cmp	r3, #1
 8004efc:	f040 820a 	bne.w	8005314 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2202      	movs	r2, #2
 8004f04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a68      	ldr	r2, [pc, #416]	; (80050b4 <HAL_DMA_Start_IT+0x1f4>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d04a      	beq.n	8004fae <HAL_DMA_Start_IT+0xee>
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a66      	ldr	r2, [pc, #408]	; (80050b8 <HAL_DMA_Start_IT+0x1f8>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d045      	beq.n	8004fae <HAL_DMA_Start_IT+0xee>
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a65      	ldr	r2, [pc, #404]	; (80050bc <HAL_DMA_Start_IT+0x1fc>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d040      	beq.n	8004fae <HAL_DMA_Start_IT+0xee>
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a63      	ldr	r2, [pc, #396]	; (80050c0 <HAL_DMA_Start_IT+0x200>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d03b      	beq.n	8004fae <HAL_DMA_Start_IT+0xee>
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a62      	ldr	r2, [pc, #392]	; (80050c4 <HAL_DMA_Start_IT+0x204>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d036      	beq.n	8004fae <HAL_DMA_Start_IT+0xee>
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a60      	ldr	r2, [pc, #384]	; (80050c8 <HAL_DMA_Start_IT+0x208>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d031      	beq.n	8004fae <HAL_DMA_Start_IT+0xee>
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4a5f      	ldr	r2, [pc, #380]	; (80050cc <HAL_DMA_Start_IT+0x20c>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d02c      	beq.n	8004fae <HAL_DMA_Start_IT+0xee>
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a5d      	ldr	r2, [pc, #372]	; (80050d0 <HAL_DMA_Start_IT+0x210>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d027      	beq.n	8004fae <HAL_DMA_Start_IT+0xee>
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a5c      	ldr	r2, [pc, #368]	; (80050d4 <HAL_DMA_Start_IT+0x214>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d022      	beq.n	8004fae <HAL_DMA_Start_IT+0xee>
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a5a      	ldr	r2, [pc, #360]	; (80050d8 <HAL_DMA_Start_IT+0x218>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d01d      	beq.n	8004fae <HAL_DMA_Start_IT+0xee>
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a59      	ldr	r2, [pc, #356]	; (80050dc <HAL_DMA_Start_IT+0x21c>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d018      	beq.n	8004fae <HAL_DMA_Start_IT+0xee>
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a57      	ldr	r2, [pc, #348]	; (80050e0 <HAL_DMA_Start_IT+0x220>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d013      	beq.n	8004fae <HAL_DMA_Start_IT+0xee>
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a56      	ldr	r2, [pc, #344]	; (80050e4 <HAL_DMA_Start_IT+0x224>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d00e      	beq.n	8004fae <HAL_DMA_Start_IT+0xee>
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a54      	ldr	r2, [pc, #336]	; (80050e8 <HAL_DMA_Start_IT+0x228>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d009      	beq.n	8004fae <HAL_DMA_Start_IT+0xee>
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	4a53      	ldr	r2, [pc, #332]	; (80050ec <HAL_DMA_Start_IT+0x22c>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d004      	beq.n	8004fae <HAL_DMA_Start_IT+0xee>
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a51      	ldr	r2, [pc, #324]	; (80050f0 <HAL_DMA_Start_IT+0x230>)
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d108      	bne.n	8004fc0 <HAL_DMA_Start_IT+0x100>
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f022 0201 	bic.w	r2, r2, #1
 8004fbc:	601a      	str	r2, [r3, #0]
 8004fbe:	e007      	b.n	8004fd0 <HAL_DMA_Start_IT+0x110>
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	681a      	ldr	r2, [r3, #0]
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f022 0201 	bic.w	r2, r2, #1
 8004fce:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	687a      	ldr	r2, [r7, #4]
 8004fd4:	68b9      	ldr	r1, [r7, #8]
 8004fd6:	68f8      	ldr	r0, [r7, #12]
 8004fd8:	f001 fe68 	bl	8006cac <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a34      	ldr	r2, [pc, #208]	; (80050b4 <HAL_DMA_Start_IT+0x1f4>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d04a      	beq.n	800507c <HAL_DMA_Start_IT+0x1bc>
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a33      	ldr	r2, [pc, #204]	; (80050b8 <HAL_DMA_Start_IT+0x1f8>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d045      	beq.n	800507c <HAL_DMA_Start_IT+0x1bc>
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a31      	ldr	r2, [pc, #196]	; (80050bc <HAL_DMA_Start_IT+0x1fc>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d040      	beq.n	800507c <HAL_DMA_Start_IT+0x1bc>
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a30      	ldr	r2, [pc, #192]	; (80050c0 <HAL_DMA_Start_IT+0x200>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d03b      	beq.n	800507c <HAL_DMA_Start_IT+0x1bc>
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a2e      	ldr	r2, [pc, #184]	; (80050c4 <HAL_DMA_Start_IT+0x204>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d036      	beq.n	800507c <HAL_DMA_Start_IT+0x1bc>
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a2d      	ldr	r2, [pc, #180]	; (80050c8 <HAL_DMA_Start_IT+0x208>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d031      	beq.n	800507c <HAL_DMA_Start_IT+0x1bc>
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a2b      	ldr	r2, [pc, #172]	; (80050cc <HAL_DMA_Start_IT+0x20c>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d02c      	beq.n	800507c <HAL_DMA_Start_IT+0x1bc>
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a2a      	ldr	r2, [pc, #168]	; (80050d0 <HAL_DMA_Start_IT+0x210>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d027      	beq.n	800507c <HAL_DMA_Start_IT+0x1bc>
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a28      	ldr	r2, [pc, #160]	; (80050d4 <HAL_DMA_Start_IT+0x214>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d022      	beq.n	800507c <HAL_DMA_Start_IT+0x1bc>
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a27      	ldr	r2, [pc, #156]	; (80050d8 <HAL_DMA_Start_IT+0x218>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d01d      	beq.n	800507c <HAL_DMA_Start_IT+0x1bc>
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a25      	ldr	r2, [pc, #148]	; (80050dc <HAL_DMA_Start_IT+0x21c>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d018      	beq.n	800507c <HAL_DMA_Start_IT+0x1bc>
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a24      	ldr	r2, [pc, #144]	; (80050e0 <HAL_DMA_Start_IT+0x220>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d013      	beq.n	800507c <HAL_DMA_Start_IT+0x1bc>
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a22      	ldr	r2, [pc, #136]	; (80050e4 <HAL_DMA_Start_IT+0x224>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d00e      	beq.n	800507c <HAL_DMA_Start_IT+0x1bc>
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a21      	ldr	r2, [pc, #132]	; (80050e8 <HAL_DMA_Start_IT+0x228>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d009      	beq.n	800507c <HAL_DMA_Start_IT+0x1bc>
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a1f      	ldr	r2, [pc, #124]	; (80050ec <HAL_DMA_Start_IT+0x22c>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d004      	beq.n	800507c <HAL_DMA_Start_IT+0x1bc>
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a1e      	ldr	r2, [pc, #120]	; (80050f0 <HAL_DMA_Start_IT+0x230>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d101      	bne.n	8005080 <HAL_DMA_Start_IT+0x1c0>
 800507c:	2301      	movs	r3, #1
 800507e:	e000      	b.n	8005082 <HAL_DMA_Start_IT+0x1c2>
 8005080:	2300      	movs	r3, #0
 8005082:	2b00      	cmp	r3, #0
 8005084:	d036      	beq.n	80050f4 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f023 021e 	bic.w	r2, r3, #30
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f042 0216 	orr.w	r2, r2, #22
 8005098:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d03e      	beq.n	8005120 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	681a      	ldr	r2, [r3, #0]
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f042 0208 	orr.w	r2, r2, #8
 80050b0:	601a      	str	r2, [r3, #0]
 80050b2:	e035      	b.n	8005120 <HAL_DMA_Start_IT+0x260>
 80050b4:	40020010 	.word	0x40020010
 80050b8:	40020028 	.word	0x40020028
 80050bc:	40020040 	.word	0x40020040
 80050c0:	40020058 	.word	0x40020058
 80050c4:	40020070 	.word	0x40020070
 80050c8:	40020088 	.word	0x40020088
 80050cc:	400200a0 	.word	0x400200a0
 80050d0:	400200b8 	.word	0x400200b8
 80050d4:	40020410 	.word	0x40020410
 80050d8:	40020428 	.word	0x40020428
 80050dc:	40020440 	.word	0x40020440
 80050e0:	40020458 	.word	0x40020458
 80050e4:	40020470 	.word	0x40020470
 80050e8:	40020488 	.word	0x40020488
 80050ec:	400204a0 	.word	0x400204a0
 80050f0:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f023 020e 	bic.w	r2, r3, #14
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f042 020a 	orr.w	r2, r2, #10
 8005106:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800510c:	2b00      	cmp	r3, #0
 800510e:	d007      	beq.n	8005120 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	681a      	ldr	r2, [r3, #0]
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f042 0204 	orr.w	r2, r2, #4
 800511e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a83      	ldr	r2, [pc, #524]	; (8005334 <HAL_DMA_Start_IT+0x474>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d072      	beq.n	8005210 <HAL_DMA_Start_IT+0x350>
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a82      	ldr	r2, [pc, #520]	; (8005338 <HAL_DMA_Start_IT+0x478>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d06d      	beq.n	8005210 <HAL_DMA_Start_IT+0x350>
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a80      	ldr	r2, [pc, #512]	; (800533c <HAL_DMA_Start_IT+0x47c>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d068      	beq.n	8005210 <HAL_DMA_Start_IT+0x350>
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a7f      	ldr	r2, [pc, #508]	; (8005340 <HAL_DMA_Start_IT+0x480>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d063      	beq.n	8005210 <HAL_DMA_Start_IT+0x350>
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a7d      	ldr	r2, [pc, #500]	; (8005344 <HAL_DMA_Start_IT+0x484>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d05e      	beq.n	8005210 <HAL_DMA_Start_IT+0x350>
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4a7c      	ldr	r2, [pc, #496]	; (8005348 <HAL_DMA_Start_IT+0x488>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d059      	beq.n	8005210 <HAL_DMA_Start_IT+0x350>
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a7a      	ldr	r2, [pc, #488]	; (800534c <HAL_DMA_Start_IT+0x48c>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d054      	beq.n	8005210 <HAL_DMA_Start_IT+0x350>
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a79      	ldr	r2, [pc, #484]	; (8005350 <HAL_DMA_Start_IT+0x490>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d04f      	beq.n	8005210 <HAL_DMA_Start_IT+0x350>
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a77      	ldr	r2, [pc, #476]	; (8005354 <HAL_DMA_Start_IT+0x494>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d04a      	beq.n	8005210 <HAL_DMA_Start_IT+0x350>
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a76      	ldr	r2, [pc, #472]	; (8005358 <HAL_DMA_Start_IT+0x498>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d045      	beq.n	8005210 <HAL_DMA_Start_IT+0x350>
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a74      	ldr	r2, [pc, #464]	; (800535c <HAL_DMA_Start_IT+0x49c>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d040      	beq.n	8005210 <HAL_DMA_Start_IT+0x350>
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a73      	ldr	r2, [pc, #460]	; (8005360 <HAL_DMA_Start_IT+0x4a0>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d03b      	beq.n	8005210 <HAL_DMA_Start_IT+0x350>
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a71      	ldr	r2, [pc, #452]	; (8005364 <HAL_DMA_Start_IT+0x4a4>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d036      	beq.n	8005210 <HAL_DMA_Start_IT+0x350>
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a70      	ldr	r2, [pc, #448]	; (8005368 <HAL_DMA_Start_IT+0x4a8>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d031      	beq.n	8005210 <HAL_DMA_Start_IT+0x350>
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a6e      	ldr	r2, [pc, #440]	; (800536c <HAL_DMA_Start_IT+0x4ac>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d02c      	beq.n	8005210 <HAL_DMA_Start_IT+0x350>
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a6d      	ldr	r2, [pc, #436]	; (8005370 <HAL_DMA_Start_IT+0x4b0>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d027      	beq.n	8005210 <HAL_DMA_Start_IT+0x350>
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a6b      	ldr	r2, [pc, #428]	; (8005374 <HAL_DMA_Start_IT+0x4b4>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d022      	beq.n	8005210 <HAL_DMA_Start_IT+0x350>
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a6a      	ldr	r2, [pc, #424]	; (8005378 <HAL_DMA_Start_IT+0x4b8>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d01d      	beq.n	8005210 <HAL_DMA_Start_IT+0x350>
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a68      	ldr	r2, [pc, #416]	; (800537c <HAL_DMA_Start_IT+0x4bc>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d018      	beq.n	8005210 <HAL_DMA_Start_IT+0x350>
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a67      	ldr	r2, [pc, #412]	; (8005380 <HAL_DMA_Start_IT+0x4c0>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d013      	beq.n	8005210 <HAL_DMA_Start_IT+0x350>
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a65      	ldr	r2, [pc, #404]	; (8005384 <HAL_DMA_Start_IT+0x4c4>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d00e      	beq.n	8005210 <HAL_DMA_Start_IT+0x350>
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4a64      	ldr	r2, [pc, #400]	; (8005388 <HAL_DMA_Start_IT+0x4c8>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d009      	beq.n	8005210 <HAL_DMA_Start_IT+0x350>
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a62      	ldr	r2, [pc, #392]	; (800538c <HAL_DMA_Start_IT+0x4cc>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d004      	beq.n	8005210 <HAL_DMA_Start_IT+0x350>
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a61      	ldr	r2, [pc, #388]	; (8005390 <HAL_DMA_Start_IT+0x4d0>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d101      	bne.n	8005214 <HAL_DMA_Start_IT+0x354>
 8005210:	2301      	movs	r3, #1
 8005212:	e000      	b.n	8005216 <HAL_DMA_Start_IT+0x356>
 8005214:	2300      	movs	r3, #0
 8005216:	2b00      	cmp	r3, #0
 8005218:	d01a      	beq.n	8005250 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005224:	2b00      	cmp	r3, #0
 8005226:	d007      	beq.n	8005238 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005232:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005236:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800523c:	2b00      	cmp	r3, #0
 800523e:	d007      	beq.n	8005250 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005244:	681a      	ldr	r2, [r3, #0]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800524a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800524e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a37      	ldr	r2, [pc, #220]	; (8005334 <HAL_DMA_Start_IT+0x474>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d04a      	beq.n	80052f0 <HAL_DMA_Start_IT+0x430>
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a36      	ldr	r2, [pc, #216]	; (8005338 <HAL_DMA_Start_IT+0x478>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d045      	beq.n	80052f0 <HAL_DMA_Start_IT+0x430>
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a34      	ldr	r2, [pc, #208]	; (800533c <HAL_DMA_Start_IT+0x47c>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d040      	beq.n	80052f0 <HAL_DMA_Start_IT+0x430>
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a33      	ldr	r2, [pc, #204]	; (8005340 <HAL_DMA_Start_IT+0x480>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d03b      	beq.n	80052f0 <HAL_DMA_Start_IT+0x430>
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a31      	ldr	r2, [pc, #196]	; (8005344 <HAL_DMA_Start_IT+0x484>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d036      	beq.n	80052f0 <HAL_DMA_Start_IT+0x430>
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a30      	ldr	r2, [pc, #192]	; (8005348 <HAL_DMA_Start_IT+0x488>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d031      	beq.n	80052f0 <HAL_DMA_Start_IT+0x430>
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4a2e      	ldr	r2, [pc, #184]	; (800534c <HAL_DMA_Start_IT+0x48c>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d02c      	beq.n	80052f0 <HAL_DMA_Start_IT+0x430>
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a2d      	ldr	r2, [pc, #180]	; (8005350 <HAL_DMA_Start_IT+0x490>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d027      	beq.n	80052f0 <HAL_DMA_Start_IT+0x430>
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	4a2b      	ldr	r2, [pc, #172]	; (8005354 <HAL_DMA_Start_IT+0x494>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d022      	beq.n	80052f0 <HAL_DMA_Start_IT+0x430>
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	4a2a      	ldr	r2, [pc, #168]	; (8005358 <HAL_DMA_Start_IT+0x498>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d01d      	beq.n	80052f0 <HAL_DMA_Start_IT+0x430>
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4a28      	ldr	r2, [pc, #160]	; (800535c <HAL_DMA_Start_IT+0x49c>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d018      	beq.n	80052f0 <HAL_DMA_Start_IT+0x430>
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4a27      	ldr	r2, [pc, #156]	; (8005360 <HAL_DMA_Start_IT+0x4a0>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d013      	beq.n	80052f0 <HAL_DMA_Start_IT+0x430>
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a25      	ldr	r2, [pc, #148]	; (8005364 <HAL_DMA_Start_IT+0x4a4>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d00e      	beq.n	80052f0 <HAL_DMA_Start_IT+0x430>
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	4a24      	ldr	r2, [pc, #144]	; (8005368 <HAL_DMA_Start_IT+0x4a8>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d009      	beq.n	80052f0 <HAL_DMA_Start_IT+0x430>
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4a22      	ldr	r2, [pc, #136]	; (800536c <HAL_DMA_Start_IT+0x4ac>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d004      	beq.n	80052f0 <HAL_DMA_Start_IT+0x430>
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a21      	ldr	r2, [pc, #132]	; (8005370 <HAL_DMA_Start_IT+0x4b0>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d108      	bne.n	8005302 <HAL_DMA_Start_IT+0x442>
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	681a      	ldr	r2, [r3, #0]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f042 0201 	orr.w	r2, r2, #1
 80052fe:	601a      	str	r2, [r3, #0]
 8005300:	e012      	b.n	8005328 <HAL_DMA_Start_IT+0x468>
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	681a      	ldr	r2, [r3, #0]
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f042 0201 	orr.w	r2, r2, #1
 8005310:	601a      	str	r2, [r3, #0]
 8005312:	e009      	b.n	8005328 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800531a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2200      	movs	r2, #0
 8005320:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8005324:	2301      	movs	r3, #1
 8005326:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005328:	7dfb      	ldrb	r3, [r7, #23]
}
 800532a:	4618      	mov	r0, r3
 800532c:	3718      	adds	r7, #24
 800532e:	46bd      	mov	sp, r7
 8005330:	bd80      	pop	{r7, pc}
 8005332:	bf00      	nop
 8005334:	40020010 	.word	0x40020010
 8005338:	40020028 	.word	0x40020028
 800533c:	40020040 	.word	0x40020040
 8005340:	40020058 	.word	0x40020058
 8005344:	40020070 	.word	0x40020070
 8005348:	40020088 	.word	0x40020088
 800534c:	400200a0 	.word	0x400200a0
 8005350:	400200b8 	.word	0x400200b8
 8005354:	40020410 	.word	0x40020410
 8005358:	40020428 	.word	0x40020428
 800535c:	40020440 	.word	0x40020440
 8005360:	40020458 	.word	0x40020458
 8005364:	40020470 	.word	0x40020470
 8005368:	40020488 	.word	0x40020488
 800536c:	400204a0 	.word	0x400204a0
 8005370:	400204b8 	.word	0x400204b8
 8005374:	58025408 	.word	0x58025408
 8005378:	5802541c 	.word	0x5802541c
 800537c:	58025430 	.word	0x58025430
 8005380:	58025444 	.word	0x58025444
 8005384:	58025458 	.word	0x58025458
 8005388:	5802546c 	.word	0x5802546c
 800538c:	58025480 	.word	0x58025480
 8005390:	58025494 	.word	0x58025494

08005394 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b086      	sub	sp, #24
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 800539c:	f7fe f938 	bl	8003610 <HAL_GetTick>
 80053a0:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d101      	bne.n	80053ac <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80053a8:	2301      	movs	r3, #1
 80053aa:	e2dc      	b.n	8005966 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80053b2:	b2db      	uxtb	r3, r3
 80053b4:	2b02      	cmp	r3, #2
 80053b6:	d008      	beq.n	80053ca <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2280      	movs	r2, #128	; 0x80
 80053bc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2200      	movs	r2, #0
 80053c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	e2cd      	b.n	8005966 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a76      	ldr	r2, [pc, #472]	; (80055a8 <HAL_DMA_Abort+0x214>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d04a      	beq.n	800546a <HAL_DMA_Abort+0xd6>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4a74      	ldr	r2, [pc, #464]	; (80055ac <HAL_DMA_Abort+0x218>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d045      	beq.n	800546a <HAL_DMA_Abort+0xd6>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	4a73      	ldr	r2, [pc, #460]	; (80055b0 <HAL_DMA_Abort+0x21c>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d040      	beq.n	800546a <HAL_DMA_Abort+0xd6>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4a71      	ldr	r2, [pc, #452]	; (80055b4 <HAL_DMA_Abort+0x220>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d03b      	beq.n	800546a <HAL_DMA_Abort+0xd6>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4a70      	ldr	r2, [pc, #448]	; (80055b8 <HAL_DMA_Abort+0x224>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d036      	beq.n	800546a <HAL_DMA_Abort+0xd6>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4a6e      	ldr	r2, [pc, #440]	; (80055bc <HAL_DMA_Abort+0x228>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d031      	beq.n	800546a <HAL_DMA_Abort+0xd6>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4a6d      	ldr	r2, [pc, #436]	; (80055c0 <HAL_DMA_Abort+0x22c>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d02c      	beq.n	800546a <HAL_DMA_Abort+0xd6>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a6b      	ldr	r2, [pc, #428]	; (80055c4 <HAL_DMA_Abort+0x230>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d027      	beq.n	800546a <HAL_DMA_Abort+0xd6>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4a6a      	ldr	r2, [pc, #424]	; (80055c8 <HAL_DMA_Abort+0x234>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d022      	beq.n	800546a <HAL_DMA_Abort+0xd6>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	4a68      	ldr	r2, [pc, #416]	; (80055cc <HAL_DMA_Abort+0x238>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d01d      	beq.n	800546a <HAL_DMA_Abort+0xd6>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	4a67      	ldr	r2, [pc, #412]	; (80055d0 <HAL_DMA_Abort+0x23c>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d018      	beq.n	800546a <HAL_DMA_Abort+0xd6>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4a65      	ldr	r2, [pc, #404]	; (80055d4 <HAL_DMA_Abort+0x240>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d013      	beq.n	800546a <HAL_DMA_Abort+0xd6>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4a64      	ldr	r2, [pc, #400]	; (80055d8 <HAL_DMA_Abort+0x244>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d00e      	beq.n	800546a <HAL_DMA_Abort+0xd6>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4a62      	ldr	r2, [pc, #392]	; (80055dc <HAL_DMA_Abort+0x248>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d009      	beq.n	800546a <HAL_DMA_Abort+0xd6>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a61      	ldr	r2, [pc, #388]	; (80055e0 <HAL_DMA_Abort+0x24c>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d004      	beq.n	800546a <HAL_DMA_Abort+0xd6>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4a5f      	ldr	r2, [pc, #380]	; (80055e4 <HAL_DMA_Abort+0x250>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d101      	bne.n	800546e <HAL_DMA_Abort+0xda>
 800546a:	2301      	movs	r3, #1
 800546c:	e000      	b.n	8005470 <HAL_DMA_Abort+0xdc>
 800546e:	2300      	movs	r3, #0
 8005470:	2b00      	cmp	r3, #0
 8005472:	d013      	beq.n	800549c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	681a      	ldr	r2, [r3, #0]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f022 021e 	bic.w	r2, r2, #30
 8005482:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	695a      	ldr	r2, [r3, #20]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005492:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	617b      	str	r3, [r7, #20]
 800549a:	e00a      	b.n	80054b2 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f022 020e 	bic.w	r2, r2, #14
 80054aa:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a3c      	ldr	r2, [pc, #240]	; (80055a8 <HAL_DMA_Abort+0x214>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d072      	beq.n	80055a2 <HAL_DMA_Abort+0x20e>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a3a      	ldr	r2, [pc, #232]	; (80055ac <HAL_DMA_Abort+0x218>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d06d      	beq.n	80055a2 <HAL_DMA_Abort+0x20e>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4a39      	ldr	r2, [pc, #228]	; (80055b0 <HAL_DMA_Abort+0x21c>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d068      	beq.n	80055a2 <HAL_DMA_Abort+0x20e>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a37      	ldr	r2, [pc, #220]	; (80055b4 <HAL_DMA_Abort+0x220>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d063      	beq.n	80055a2 <HAL_DMA_Abort+0x20e>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a36      	ldr	r2, [pc, #216]	; (80055b8 <HAL_DMA_Abort+0x224>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d05e      	beq.n	80055a2 <HAL_DMA_Abort+0x20e>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a34      	ldr	r2, [pc, #208]	; (80055bc <HAL_DMA_Abort+0x228>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d059      	beq.n	80055a2 <HAL_DMA_Abort+0x20e>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4a33      	ldr	r2, [pc, #204]	; (80055c0 <HAL_DMA_Abort+0x22c>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d054      	beq.n	80055a2 <HAL_DMA_Abort+0x20e>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a31      	ldr	r2, [pc, #196]	; (80055c4 <HAL_DMA_Abort+0x230>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d04f      	beq.n	80055a2 <HAL_DMA_Abort+0x20e>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a30      	ldr	r2, [pc, #192]	; (80055c8 <HAL_DMA_Abort+0x234>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d04a      	beq.n	80055a2 <HAL_DMA_Abort+0x20e>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a2e      	ldr	r2, [pc, #184]	; (80055cc <HAL_DMA_Abort+0x238>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d045      	beq.n	80055a2 <HAL_DMA_Abort+0x20e>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4a2d      	ldr	r2, [pc, #180]	; (80055d0 <HAL_DMA_Abort+0x23c>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d040      	beq.n	80055a2 <HAL_DMA_Abort+0x20e>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a2b      	ldr	r2, [pc, #172]	; (80055d4 <HAL_DMA_Abort+0x240>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d03b      	beq.n	80055a2 <HAL_DMA_Abort+0x20e>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	4a2a      	ldr	r2, [pc, #168]	; (80055d8 <HAL_DMA_Abort+0x244>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d036      	beq.n	80055a2 <HAL_DMA_Abort+0x20e>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a28      	ldr	r2, [pc, #160]	; (80055dc <HAL_DMA_Abort+0x248>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d031      	beq.n	80055a2 <HAL_DMA_Abort+0x20e>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4a27      	ldr	r2, [pc, #156]	; (80055e0 <HAL_DMA_Abort+0x24c>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d02c      	beq.n	80055a2 <HAL_DMA_Abort+0x20e>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a25      	ldr	r2, [pc, #148]	; (80055e4 <HAL_DMA_Abort+0x250>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d027      	beq.n	80055a2 <HAL_DMA_Abort+0x20e>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4a24      	ldr	r2, [pc, #144]	; (80055e8 <HAL_DMA_Abort+0x254>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d022      	beq.n	80055a2 <HAL_DMA_Abort+0x20e>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a22      	ldr	r2, [pc, #136]	; (80055ec <HAL_DMA_Abort+0x258>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d01d      	beq.n	80055a2 <HAL_DMA_Abort+0x20e>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a21      	ldr	r2, [pc, #132]	; (80055f0 <HAL_DMA_Abort+0x25c>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d018      	beq.n	80055a2 <HAL_DMA_Abort+0x20e>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a1f      	ldr	r2, [pc, #124]	; (80055f4 <HAL_DMA_Abort+0x260>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d013      	beq.n	80055a2 <HAL_DMA_Abort+0x20e>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a1e      	ldr	r2, [pc, #120]	; (80055f8 <HAL_DMA_Abort+0x264>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d00e      	beq.n	80055a2 <HAL_DMA_Abort+0x20e>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a1c      	ldr	r2, [pc, #112]	; (80055fc <HAL_DMA_Abort+0x268>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d009      	beq.n	80055a2 <HAL_DMA_Abort+0x20e>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a1b      	ldr	r2, [pc, #108]	; (8005600 <HAL_DMA_Abort+0x26c>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d004      	beq.n	80055a2 <HAL_DMA_Abort+0x20e>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a19      	ldr	r2, [pc, #100]	; (8005604 <HAL_DMA_Abort+0x270>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d132      	bne.n	8005608 <HAL_DMA_Abort+0x274>
 80055a2:	2301      	movs	r3, #1
 80055a4:	e031      	b.n	800560a <HAL_DMA_Abort+0x276>
 80055a6:	bf00      	nop
 80055a8:	40020010 	.word	0x40020010
 80055ac:	40020028 	.word	0x40020028
 80055b0:	40020040 	.word	0x40020040
 80055b4:	40020058 	.word	0x40020058
 80055b8:	40020070 	.word	0x40020070
 80055bc:	40020088 	.word	0x40020088
 80055c0:	400200a0 	.word	0x400200a0
 80055c4:	400200b8 	.word	0x400200b8
 80055c8:	40020410 	.word	0x40020410
 80055cc:	40020428 	.word	0x40020428
 80055d0:	40020440 	.word	0x40020440
 80055d4:	40020458 	.word	0x40020458
 80055d8:	40020470 	.word	0x40020470
 80055dc:	40020488 	.word	0x40020488
 80055e0:	400204a0 	.word	0x400204a0
 80055e4:	400204b8 	.word	0x400204b8
 80055e8:	58025408 	.word	0x58025408
 80055ec:	5802541c 	.word	0x5802541c
 80055f0:	58025430 	.word	0x58025430
 80055f4:	58025444 	.word	0x58025444
 80055f8:	58025458 	.word	0x58025458
 80055fc:	5802546c 	.word	0x5802546c
 8005600:	58025480 	.word	0x58025480
 8005604:	58025494 	.word	0x58025494
 8005608:	2300      	movs	r3, #0
 800560a:	2b00      	cmp	r3, #0
 800560c:	d007      	beq.n	800561e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005618:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800561c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a6d      	ldr	r2, [pc, #436]	; (80057d8 <HAL_DMA_Abort+0x444>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d04a      	beq.n	80056be <HAL_DMA_Abort+0x32a>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a6b      	ldr	r2, [pc, #428]	; (80057dc <HAL_DMA_Abort+0x448>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d045      	beq.n	80056be <HAL_DMA_Abort+0x32a>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a6a      	ldr	r2, [pc, #424]	; (80057e0 <HAL_DMA_Abort+0x44c>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d040      	beq.n	80056be <HAL_DMA_Abort+0x32a>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a68      	ldr	r2, [pc, #416]	; (80057e4 <HAL_DMA_Abort+0x450>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d03b      	beq.n	80056be <HAL_DMA_Abort+0x32a>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a67      	ldr	r2, [pc, #412]	; (80057e8 <HAL_DMA_Abort+0x454>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d036      	beq.n	80056be <HAL_DMA_Abort+0x32a>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a65      	ldr	r2, [pc, #404]	; (80057ec <HAL_DMA_Abort+0x458>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d031      	beq.n	80056be <HAL_DMA_Abort+0x32a>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a64      	ldr	r2, [pc, #400]	; (80057f0 <HAL_DMA_Abort+0x45c>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d02c      	beq.n	80056be <HAL_DMA_Abort+0x32a>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a62      	ldr	r2, [pc, #392]	; (80057f4 <HAL_DMA_Abort+0x460>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d027      	beq.n	80056be <HAL_DMA_Abort+0x32a>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a61      	ldr	r2, [pc, #388]	; (80057f8 <HAL_DMA_Abort+0x464>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d022      	beq.n	80056be <HAL_DMA_Abort+0x32a>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a5f      	ldr	r2, [pc, #380]	; (80057fc <HAL_DMA_Abort+0x468>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d01d      	beq.n	80056be <HAL_DMA_Abort+0x32a>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a5e      	ldr	r2, [pc, #376]	; (8005800 <HAL_DMA_Abort+0x46c>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d018      	beq.n	80056be <HAL_DMA_Abort+0x32a>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a5c      	ldr	r2, [pc, #368]	; (8005804 <HAL_DMA_Abort+0x470>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d013      	beq.n	80056be <HAL_DMA_Abort+0x32a>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a5b      	ldr	r2, [pc, #364]	; (8005808 <HAL_DMA_Abort+0x474>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d00e      	beq.n	80056be <HAL_DMA_Abort+0x32a>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a59      	ldr	r2, [pc, #356]	; (800580c <HAL_DMA_Abort+0x478>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d009      	beq.n	80056be <HAL_DMA_Abort+0x32a>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a58      	ldr	r2, [pc, #352]	; (8005810 <HAL_DMA_Abort+0x47c>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d004      	beq.n	80056be <HAL_DMA_Abort+0x32a>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a56      	ldr	r2, [pc, #344]	; (8005814 <HAL_DMA_Abort+0x480>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d108      	bne.n	80056d0 <HAL_DMA_Abort+0x33c>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	681a      	ldr	r2, [r3, #0]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f022 0201 	bic.w	r2, r2, #1
 80056cc:	601a      	str	r2, [r3, #0]
 80056ce:	e007      	b.n	80056e0 <HAL_DMA_Abort+0x34c>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	681a      	ldr	r2, [r3, #0]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f022 0201 	bic.w	r2, r2, #1
 80056de:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80056e0:	e013      	b.n	800570a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80056e2:	f7fd ff95 	bl	8003610 <HAL_GetTick>
 80056e6:	4602      	mov	r2, r0
 80056e8:	693b      	ldr	r3, [r7, #16]
 80056ea:	1ad3      	subs	r3, r2, r3
 80056ec:	2b05      	cmp	r3, #5
 80056ee:	d90c      	bls.n	800570a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2220      	movs	r2, #32
 80056f4:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2203      	movs	r2, #3
 80056fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2200      	movs	r2, #0
 8005702:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 8005706:	2301      	movs	r3, #1
 8005708:	e12d      	b.n	8005966 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f003 0301 	and.w	r3, r3, #1
 8005712:	2b00      	cmp	r3, #0
 8005714:	d1e5      	bne.n	80056e2 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a2f      	ldr	r2, [pc, #188]	; (80057d8 <HAL_DMA_Abort+0x444>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d04a      	beq.n	80057b6 <HAL_DMA_Abort+0x422>
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4a2d      	ldr	r2, [pc, #180]	; (80057dc <HAL_DMA_Abort+0x448>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d045      	beq.n	80057b6 <HAL_DMA_Abort+0x422>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4a2c      	ldr	r2, [pc, #176]	; (80057e0 <HAL_DMA_Abort+0x44c>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d040      	beq.n	80057b6 <HAL_DMA_Abort+0x422>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	4a2a      	ldr	r2, [pc, #168]	; (80057e4 <HAL_DMA_Abort+0x450>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d03b      	beq.n	80057b6 <HAL_DMA_Abort+0x422>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4a29      	ldr	r2, [pc, #164]	; (80057e8 <HAL_DMA_Abort+0x454>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d036      	beq.n	80057b6 <HAL_DMA_Abort+0x422>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	4a27      	ldr	r2, [pc, #156]	; (80057ec <HAL_DMA_Abort+0x458>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d031      	beq.n	80057b6 <HAL_DMA_Abort+0x422>
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	4a26      	ldr	r2, [pc, #152]	; (80057f0 <HAL_DMA_Abort+0x45c>)
 8005758:	4293      	cmp	r3, r2
 800575a:	d02c      	beq.n	80057b6 <HAL_DMA_Abort+0x422>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4a24      	ldr	r2, [pc, #144]	; (80057f4 <HAL_DMA_Abort+0x460>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d027      	beq.n	80057b6 <HAL_DMA_Abort+0x422>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4a23      	ldr	r2, [pc, #140]	; (80057f8 <HAL_DMA_Abort+0x464>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d022      	beq.n	80057b6 <HAL_DMA_Abort+0x422>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a21      	ldr	r2, [pc, #132]	; (80057fc <HAL_DMA_Abort+0x468>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d01d      	beq.n	80057b6 <HAL_DMA_Abort+0x422>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4a20      	ldr	r2, [pc, #128]	; (8005800 <HAL_DMA_Abort+0x46c>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d018      	beq.n	80057b6 <HAL_DMA_Abort+0x422>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a1e      	ldr	r2, [pc, #120]	; (8005804 <HAL_DMA_Abort+0x470>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d013      	beq.n	80057b6 <HAL_DMA_Abort+0x422>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a1d      	ldr	r2, [pc, #116]	; (8005808 <HAL_DMA_Abort+0x474>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d00e      	beq.n	80057b6 <HAL_DMA_Abort+0x422>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a1b      	ldr	r2, [pc, #108]	; (800580c <HAL_DMA_Abort+0x478>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d009      	beq.n	80057b6 <HAL_DMA_Abort+0x422>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4a1a      	ldr	r2, [pc, #104]	; (8005810 <HAL_DMA_Abort+0x47c>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d004      	beq.n	80057b6 <HAL_DMA_Abort+0x422>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a18      	ldr	r2, [pc, #96]	; (8005814 <HAL_DMA_Abort+0x480>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d101      	bne.n	80057ba <HAL_DMA_Abort+0x426>
 80057b6:	2301      	movs	r3, #1
 80057b8:	e000      	b.n	80057bc <HAL_DMA_Abort+0x428>
 80057ba:	2300      	movs	r3, #0
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d02b      	beq.n	8005818 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057c4:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057ca:	f003 031f 	and.w	r3, r3, #31
 80057ce:	223f      	movs	r2, #63	; 0x3f
 80057d0:	409a      	lsls	r2, r3
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	609a      	str	r2, [r3, #8]
 80057d6:	e02a      	b.n	800582e <HAL_DMA_Abort+0x49a>
 80057d8:	40020010 	.word	0x40020010
 80057dc:	40020028 	.word	0x40020028
 80057e0:	40020040 	.word	0x40020040
 80057e4:	40020058 	.word	0x40020058
 80057e8:	40020070 	.word	0x40020070
 80057ec:	40020088 	.word	0x40020088
 80057f0:	400200a0 	.word	0x400200a0
 80057f4:	400200b8 	.word	0x400200b8
 80057f8:	40020410 	.word	0x40020410
 80057fc:	40020428 	.word	0x40020428
 8005800:	40020440 	.word	0x40020440
 8005804:	40020458 	.word	0x40020458
 8005808:	40020470 	.word	0x40020470
 800580c:	40020488 	.word	0x40020488
 8005810:	400204a0 	.word	0x400204a0
 8005814:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800581c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005822:	f003 031f 	and.w	r3, r3, #31
 8005826:	2201      	movs	r2, #1
 8005828:	409a      	lsls	r2, r3
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a4f      	ldr	r2, [pc, #316]	; (8005970 <HAL_DMA_Abort+0x5dc>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d072      	beq.n	800591e <HAL_DMA_Abort+0x58a>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a4d      	ldr	r2, [pc, #308]	; (8005974 <HAL_DMA_Abort+0x5e0>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d06d      	beq.n	800591e <HAL_DMA_Abort+0x58a>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a4c      	ldr	r2, [pc, #304]	; (8005978 <HAL_DMA_Abort+0x5e4>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d068      	beq.n	800591e <HAL_DMA_Abort+0x58a>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a4a      	ldr	r2, [pc, #296]	; (800597c <HAL_DMA_Abort+0x5e8>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d063      	beq.n	800591e <HAL_DMA_Abort+0x58a>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a49      	ldr	r2, [pc, #292]	; (8005980 <HAL_DMA_Abort+0x5ec>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d05e      	beq.n	800591e <HAL_DMA_Abort+0x58a>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a47      	ldr	r2, [pc, #284]	; (8005984 <HAL_DMA_Abort+0x5f0>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d059      	beq.n	800591e <HAL_DMA_Abort+0x58a>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a46      	ldr	r2, [pc, #280]	; (8005988 <HAL_DMA_Abort+0x5f4>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d054      	beq.n	800591e <HAL_DMA_Abort+0x58a>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a44      	ldr	r2, [pc, #272]	; (800598c <HAL_DMA_Abort+0x5f8>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d04f      	beq.n	800591e <HAL_DMA_Abort+0x58a>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a43      	ldr	r2, [pc, #268]	; (8005990 <HAL_DMA_Abort+0x5fc>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d04a      	beq.n	800591e <HAL_DMA_Abort+0x58a>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4a41      	ldr	r2, [pc, #260]	; (8005994 <HAL_DMA_Abort+0x600>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d045      	beq.n	800591e <HAL_DMA_Abort+0x58a>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a40      	ldr	r2, [pc, #256]	; (8005998 <HAL_DMA_Abort+0x604>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d040      	beq.n	800591e <HAL_DMA_Abort+0x58a>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4a3e      	ldr	r2, [pc, #248]	; (800599c <HAL_DMA_Abort+0x608>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d03b      	beq.n	800591e <HAL_DMA_Abort+0x58a>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4a3d      	ldr	r2, [pc, #244]	; (80059a0 <HAL_DMA_Abort+0x60c>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d036      	beq.n	800591e <HAL_DMA_Abort+0x58a>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4a3b      	ldr	r2, [pc, #236]	; (80059a4 <HAL_DMA_Abort+0x610>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d031      	beq.n	800591e <HAL_DMA_Abort+0x58a>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4a3a      	ldr	r2, [pc, #232]	; (80059a8 <HAL_DMA_Abort+0x614>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d02c      	beq.n	800591e <HAL_DMA_Abort+0x58a>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a38      	ldr	r2, [pc, #224]	; (80059ac <HAL_DMA_Abort+0x618>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d027      	beq.n	800591e <HAL_DMA_Abort+0x58a>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4a37      	ldr	r2, [pc, #220]	; (80059b0 <HAL_DMA_Abort+0x61c>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d022      	beq.n	800591e <HAL_DMA_Abort+0x58a>
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a35      	ldr	r2, [pc, #212]	; (80059b4 <HAL_DMA_Abort+0x620>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d01d      	beq.n	800591e <HAL_DMA_Abort+0x58a>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a34      	ldr	r2, [pc, #208]	; (80059b8 <HAL_DMA_Abort+0x624>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d018      	beq.n	800591e <HAL_DMA_Abort+0x58a>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a32      	ldr	r2, [pc, #200]	; (80059bc <HAL_DMA_Abort+0x628>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d013      	beq.n	800591e <HAL_DMA_Abort+0x58a>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4a31      	ldr	r2, [pc, #196]	; (80059c0 <HAL_DMA_Abort+0x62c>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d00e      	beq.n	800591e <HAL_DMA_Abort+0x58a>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a2f      	ldr	r2, [pc, #188]	; (80059c4 <HAL_DMA_Abort+0x630>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d009      	beq.n	800591e <HAL_DMA_Abort+0x58a>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4a2e      	ldr	r2, [pc, #184]	; (80059c8 <HAL_DMA_Abort+0x634>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d004      	beq.n	800591e <HAL_DMA_Abort+0x58a>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4a2c      	ldr	r2, [pc, #176]	; (80059cc <HAL_DMA_Abort+0x638>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d101      	bne.n	8005922 <HAL_DMA_Abort+0x58e>
 800591e:	2301      	movs	r3, #1
 8005920:	e000      	b.n	8005924 <HAL_DMA_Abort+0x590>
 8005922:	2300      	movs	r3, #0
 8005924:	2b00      	cmp	r3, #0
 8005926:	d015      	beq.n	8005954 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800592c:	687a      	ldr	r2, [r7, #4]
 800592e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005930:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005936:	2b00      	cmp	r3, #0
 8005938:	d00c      	beq.n	8005954 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800593e:	681a      	ldr	r2, [r3, #0]
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005944:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005948:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800594e:	687a      	ldr	r2, [r7, #4]
 8005950:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005952:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2201      	movs	r2, #1
 8005958:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2200      	movs	r2, #0
 8005960:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8005964:	2300      	movs	r3, #0
}
 8005966:	4618      	mov	r0, r3
 8005968:	3718      	adds	r7, #24
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}
 800596e:	bf00      	nop
 8005970:	40020010 	.word	0x40020010
 8005974:	40020028 	.word	0x40020028
 8005978:	40020040 	.word	0x40020040
 800597c:	40020058 	.word	0x40020058
 8005980:	40020070 	.word	0x40020070
 8005984:	40020088 	.word	0x40020088
 8005988:	400200a0 	.word	0x400200a0
 800598c:	400200b8 	.word	0x400200b8
 8005990:	40020410 	.word	0x40020410
 8005994:	40020428 	.word	0x40020428
 8005998:	40020440 	.word	0x40020440
 800599c:	40020458 	.word	0x40020458
 80059a0:	40020470 	.word	0x40020470
 80059a4:	40020488 	.word	0x40020488
 80059a8:	400204a0 	.word	0x400204a0
 80059ac:	400204b8 	.word	0x400204b8
 80059b0:	58025408 	.word	0x58025408
 80059b4:	5802541c 	.word	0x5802541c
 80059b8:	58025430 	.word	0x58025430
 80059bc:	58025444 	.word	0x58025444
 80059c0:	58025458 	.word	0x58025458
 80059c4:	5802546c 	.word	0x5802546c
 80059c8:	58025480 	.word	0x58025480
 80059cc:	58025494 	.word	0x58025494

080059d0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b084      	sub	sp, #16
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d101      	bne.n	80059e2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80059de:	2301      	movs	r3, #1
 80059e0:	e205      	b.n	8005dee <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80059e8:	b2db      	uxtb	r3, r3
 80059ea:	2b02      	cmp	r3, #2
 80059ec:	d004      	beq.n	80059f8 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2280      	movs	r2, #128	; 0x80
 80059f2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80059f4:	2301      	movs	r3, #1
 80059f6:	e1fa      	b.n	8005dee <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a8c      	ldr	r2, [pc, #560]	; (8005c30 <HAL_DMA_Abort_IT+0x260>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d04a      	beq.n	8005a98 <HAL_DMA_Abort_IT+0xc8>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4a8b      	ldr	r2, [pc, #556]	; (8005c34 <HAL_DMA_Abort_IT+0x264>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d045      	beq.n	8005a98 <HAL_DMA_Abort_IT+0xc8>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4a89      	ldr	r2, [pc, #548]	; (8005c38 <HAL_DMA_Abort_IT+0x268>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d040      	beq.n	8005a98 <HAL_DMA_Abort_IT+0xc8>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a88      	ldr	r2, [pc, #544]	; (8005c3c <HAL_DMA_Abort_IT+0x26c>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d03b      	beq.n	8005a98 <HAL_DMA_Abort_IT+0xc8>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a86      	ldr	r2, [pc, #536]	; (8005c40 <HAL_DMA_Abort_IT+0x270>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d036      	beq.n	8005a98 <HAL_DMA_Abort_IT+0xc8>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a85      	ldr	r2, [pc, #532]	; (8005c44 <HAL_DMA_Abort_IT+0x274>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d031      	beq.n	8005a98 <HAL_DMA_Abort_IT+0xc8>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a83      	ldr	r2, [pc, #524]	; (8005c48 <HAL_DMA_Abort_IT+0x278>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d02c      	beq.n	8005a98 <HAL_DMA_Abort_IT+0xc8>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4a82      	ldr	r2, [pc, #520]	; (8005c4c <HAL_DMA_Abort_IT+0x27c>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d027      	beq.n	8005a98 <HAL_DMA_Abort_IT+0xc8>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a80      	ldr	r2, [pc, #512]	; (8005c50 <HAL_DMA_Abort_IT+0x280>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d022      	beq.n	8005a98 <HAL_DMA_Abort_IT+0xc8>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a7f      	ldr	r2, [pc, #508]	; (8005c54 <HAL_DMA_Abort_IT+0x284>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d01d      	beq.n	8005a98 <HAL_DMA_Abort_IT+0xc8>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a7d      	ldr	r2, [pc, #500]	; (8005c58 <HAL_DMA_Abort_IT+0x288>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d018      	beq.n	8005a98 <HAL_DMA_Abort_IT+0xc8>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a7c      	ldr	r2, [pc, #496]	; (8005c5c <HAL_DMA_Abort_IT+0x28c>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d013      	beq.n	8005a98 <HAL_DMA_Abort_IT+0xc8>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a7a      	ldr	r2, [pc, #488]	; (8005c60 <HAL_DMA_Abort_IT+0x290>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d00e      	beq.n	8005a98 <HAL_DMA_Abort_IT+0xc8>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4a79      	ldr	r2, [pc, #484]	; (8005c64 <HAL_DMA_Abort_IT+0x294>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d009      	beq.n	8005a98 <HAL_DMA_Abort_IT+0xc8>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a77      	ldr	r2, [pc, #476]	; (8005c68 <HAL_DMA_Abort_IT+0x298>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d004      	beq.n	8005a98 <HAL_DMA_Abort_IT+0xc8>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a76      	ldr	r2, [pc, #472]	; (8005c6c <HAL_DMA_Abort_IT+0x29c>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d101      	bne.n	8005a9c <HAL_DMA_Abort_IT+0xcc>
 8005a98:	2301      	movs	r3, #1
 8005a9a:	e000      	b.n	8005a9e <HAL_DMA_Abort_IT+0xce>
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d065      	beq.n	8005b6e <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2204      	movs	r2, #4
 8005aa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4a60      	ldr	r2, [pc, #384]	; (8005c30 <HAL_DMA_Abort_IT+0x260>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d04a      	beq.n	8005b4a <HAL_DMA_Abort_IT+0x17a>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4a5e      	ldr	r2, [pc, #376]	; (8005c34 <HAL_DMA_Abort_IT+0x264>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d045      	beq.n	8005b4a <HAL_DMA_Abort_IT+0x17a>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4a5d      	ldr	r2, [pc, #372]	; (8005c38 <HAL_DMA_Abort_IT+0x268>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d040      	beq.n	8005b4a <HAL_DMA_Abort_IT+0x17a>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	4a5b      	ldr	r2, [pc, #364]	; (8005c3c <HAL_DMA_Abort_IT+0x26c>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d03b      	beq.n	8005b4a <HAL_DMA_Abort_IT+0x17a>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	4a5a      	ldr	r2, [pc, #360]	; (8005c40 <HAL_DMA_Abort_IT+0x270>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d036      	beq.n	8005b4a <HAL_DMA_Abort_IT+0x17a>
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4a58      	ldr	r2, [pc, #352]	; (8005c44 <HAL_DMA_Abort_IT+0x274>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d031      	beq.n	8005b4a <HAL_DMA_Abort_IT+0x17a>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4a57      	ldr	r2, [pc, #348]	; (8005c48 <HAL_DMA_Abort_IT+0x278>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d02c      	beq.n	8005b4a <HAL_DMA_Abort_IT+0x17a>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4a55      	ldr	r2, [pc, #340]	; (8005c4c <HAL_DMA_Abort_IT+0x27c>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d027      	beq.n	8005b4a <HAL_DMA_Abort_IT+0x17a>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4a54      	ldr	r2, [pc, #336]	; (8005c50 <HAL_DMA_Abort_IT+0x280>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d022      	beq.n	8005b4a <HAL_DMA_Abort_IT+0x17a>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4a52      	ldr	r2, [pc, #328]	; (8005c54 <HAL_DMA_Abort_IT+0x284>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d01d      	beq.n	8005b4a <HAL_DMA_Abort_IT+0x17a>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	4a51      	ldr	r2, [pc, #324]	; (8005c58 <HAL_DMA_Abort_IT+0x288>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d018      	beq.n	8005b4a <HAL_DMA_Abort_IT+0x17a>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4a4f      	ldr	r2, [pc, #316]	; (8005c5c <HAL_DMA_Abort_IT+0x28c>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d013      	beq.n	8005b4a <HAL_DMA_Abort_IT+0x17a>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	4a4e      	ldr	r2, [pc, #312]	; (8005c60 <HAL_DMA_Abort_IT+0x290>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d00e      	beq.n	8005b4a <HAL_DMA_Abort_IT+0x17a>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	4a4c      	ldr	r2, [pc, #304]	; (8005c64 <HAL_DMA_Abort_IT+0x294>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d009      	beq.n	8005b4a <HAL_DMA_Abort_IT+0x17a>
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	4a4b      	ldr	r2, [pc, #300]	; (8005c68 <HAL_DMA_Abort_IT+0x298>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d004      	beq.n	8005b4a <HAL_DMA_Abort_IT+0x17a>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	4a49      	ldr	r2, [pc, #292]	; (8005c6c <HAL_DMA_Abort_IT+0x29c>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d108      	bne.n	8005b5c <HAL_DMA_Abort_IT+0x18c>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	681a      	ldr	r2, [r3, #0]
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f022 0201 	bic.w	r2, r2, #1
 8005b58:	601a      	str	r2, [r3, #0]
 8005b5a:	e147      	b.n	8005dec <HAL_DMA_Abort_IT+0x41c>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f022 0201 	bic.w	r2, r2, #1
 8005b6a:	601a      	str	r2, [r3, #0]
 8005b6c:	e13e      	b.n	8005dec <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	681a      	ldr	r2, [r3, #0]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f022 020e 	bic.w	r2, r2, #14
 8005b7c:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4a2b      	ldr	r2, [pc, #172]	; (8005c30 <HAL_DMA_Abort_IT+0x260>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d04a      	beq.n	8005c1e <HAL_DMA_Abort_IT+0x24e>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a29      	ldr	r2, [pc, #164]	; (8005c34 <HAL_DMA_Abort_IT+0x264>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d045      	beq.n	8005c1e <HAL_DMA_Abort_IT+0x24e>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4a28      	ldr	r2, [pc, #160]	; (8005c38 <HAL_DMA_Abort_IT+0x268>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d040      	beq.n	8005c1e <HAL_DMA_Abort_IT+0x24e>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a26      	ldr	r2, [pc, #152]	; (8005c3c <HAL_DMA_Abort_IT+0x26c>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d03b      	beq.n	8005c1e <HAL_DMA_Abort_IT+0x24e>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	4a25      	ldr	r2, [pc, #148]	; (8005c40 <HAL_DMA_Abort_IT+0x270>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d036      	beq.n	8005c1e <HAL_DMA_Abort_IT+0x24e>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a23      	ldr	r2, [pc, #140]	; (8005c44 <HAL_DMA_Abort_IT+0x274>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d031      	beq.n	8005c1e <HAL_DMA_Abort_IT+0x24e>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4a22      	ldr	r2, [pc, #136]	; (8005c48 <HAL_DMA_Abort_IT+0x278>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d02c      	beq.n	8005c1e <HAL_DMA_Abort_IT+0x24e>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a20      	ldr	r2, [pc, #128]	; (8005c4c <HAL_DMA_Abort_IT+0x27c>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d027      	beq.n	8005c1e <HAL_DMA_Abort_IT+0x24e>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a1f      	ldr	r2, [pc, #124]	; (8005c50 <HAL_DMA_Abort_IT+0x280>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d022      	beq.n	8005c1e <HAL_DMA_Abort_IT+0x24e>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a1d      	ldr	r2, [pc, #116]	; (8005c54 <HAL_DMA_Abort_IT+0x284>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d01d      	beq.n	8005c1e <HAL_DMA_Abort_IT+0x24e>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4a1c      	ldr	r2, [pc, #112]	; (8005c58 <HAL_DMA_Abort_IT+0x288>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d018      	beq.n	8005c1e <HAL_DMA_Abort_IT+0x24e>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4a1a      	ldr	r2, [pc, #104]	; (8005c5c <HAL_DMA_Abort_IT+0x28c>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d013      	beq.n	8005c1e <HAL_DMA_Abort_IT+0x24e>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4a19      	ldr	r2, [pc, #100]	; (8005c60 <HAL_DMA_Abort_IT+0x290>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d00e      	beq.n	8005c1e <HAL_DMA_Abort_IT+0x24e>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4a17      	ldr	r2, [pc, #92]	; (8005c64 <HAL_DMA_Abort_IT+0x294>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d009      	beq.n	8005c1e <HAL_DMA_Abort_IT+0x24e>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4a16      	ldr	r2, [pc, #88]	; (8005c68 <HAL_DMA_Abort_IT+0x298>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d004      	beq.n	8005c1e <HAL_DMA_Abort_IT+0x24e>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4a14      	ldr	r2, [pc, #80]	; (8005c6c <HAL_DMA_Abort_IT+0x29c>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d128      	bne.n	8005c70 <HAL_DMA_Abort_IT+0x2a0>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	681a      	ldr	r2, [r3, #0]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f022 0201 	bic.w	r2, r2, #1
 8005c2c:	601a      	str	r2, [r3, #0]
 8005c2e:	e027      	b.n	8005c80 <HAL_DMA_Abort_IT+0x2b0>
 8005c30:	40020010 	.word	0x40020010
 8005c34:	40020028 	.word	0x40020028
 8005c38:	40020040 	.word	0x40020040
 8005c3c:	40020058 	.word	0x40020058
 8005c40:	40020070 	.word	0x40020070
 8005c44:	40020088 	.word	0x40020088
 8005c48:	400200a0 	.word	0x400200a0
 8005c4c:	400200b8 	.word	0x400200b8
 8005c50:	40020410 	.word	0x40020410
 8005c54:	40020428 	.word	0x40020428
 8005c58:	40020440 	.word	0x40020440
 8005c5c:	40020458 	.word	0x40020458
 8005c60:	40020470 	.word	0x40020470
 8005c64:	40020488 	.word	0x40020488
 8005c68:	400204a0 	.word	0x400204a0
 8005c6c:	400204b8 	.word	0x400204b8
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f022 0201 	bic.w	r2, r2, #1
 8005c7e:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4a5c      	ldr	r2, [pc, #368]	; (8005df8 <HAL_DMA_Abort_IT+0x428>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d072      	beq.n	8005d70 <HAL_DMA_Abort_IT+0x3a0>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4a5b      	ldr	r2, [pc, #364]	; (8005dfc <HAL_DMA_Abort_IT+0x42c>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d06d      	beq.n	8005d70 <HAL_DMA_Abort_IT+0x3a0>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a59      	ldr	r2, [pc, #356]	; (8005e00 <HAL_DMA_Abort_IT+0x430>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d068      	beq.n	8005d70 <HAL_DMA_Abort_IT+0x3a0>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4a58      	ldr	r2, [pc, #352]	; (8005e04 <HAL_DMA_Abort_IT+0x434>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d063      	beq.n	8005d70 <HAL_DMA_Abort_IT+0x3a0>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a56      	ldr	r2, [pc, #344]	; (8005e08 <HAL_DMA_Abort_IT+0x438>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d05e      	beq.n	8005d70 <HAL_DMA_Abort_IT+0x3a0>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a55      	ldr	r2, [pc, #340]	; (8005e0c <HAL_DMA_Abort_IT+0x43c>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d059      	beq.n	8005d70 <HAL_DMA_Abort_IT+0x3a0>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a53      	ldr	r2, [pc, #332]	; (8005e10 <HAL_DMA_Abort_IT+0x440>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d054      	beq.n	8005d70 <HAL_DMA_Abort_IT+0x3a0>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4a52      	ldr	r2, [pc, #328]	; (8005e14 <HAL_DMA_Abort_IT+0x444>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d04f      	beq.n	8005d70 <HAL_DMA_Abort_IT+0x3a0>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a50      	ldr	r2, [pc, #320]	; (8005e18 <HAL_DMA_Abort_IT+0x448>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d04a      	beq.n	8005d70 <HAL_DMA_Abort_IT+0x3a0>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4a4f      	ldr	r2, [pc, #316]	; (8005e1c <HAL_DMA_Abort_IT+0x44c>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d045      	beq.n	8005d70 <HAL_DMA_Abort_IT+0x3a0>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a4d      	ldr	r2, [pc, #308]	; (8005e20 <HAL_DMA_Abort_IT+0x450>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d040      	beq.n	8005d70 <HAL_DMA_Abort_IT+0x3a0>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a4c      	ldr	r2, [pc, #304]	; (8005e24 <HAL_DMA_Abort_IT+0x454>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d03b      	beq.n	8005d70 <HAL_DMA_Abort_IT+0x3a0>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a4a      	ldr	r2, [pc, #296]	; (8005e28 <HAL_DMA_Abort_IT+0x458>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d036      	beq.n	8005d70 <HAL_DMA_Abort_IT+0x3a0>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4a49      	ldr	r2, [pc, #292]	; (8005e2c <HAL_DMA_Abort_IT+0x45c>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d031      	beq.n	8005d70 <HAL_DMA_Abort_IT+0x3a0>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a47      	ldr	r2, [pc, #284]	; (8005e30 <HAL_DMA_Abort_IT+0x460>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d02c      	beq.n	8005d70 <HAL_DMA_Abort_IT+0x3a0>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4a46      	ldr	r2, [pc, #280]	; (8005e34 <HAL_DMA_Abort_IT+0x464>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d027      	beq.n	8005d70 <HAL_DMA_Abort_IT+0x3a0>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a44      	ldr	r2, [pc, #272]	; (8005e38 <HAL_DMA_Abort_IT+0x468>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d022      	beq.n	8005d70 <HAL_DMA_Abort_IT+0x3a0>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a43      	ldr	r2, [pc, #268]	; (8005e3c <HAL_DMA_Abort_IT+0x46c>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d01d      	beq.n	8005d70 <HAL_DMA_Abort_IT+0x3a0>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a41      	ldr	r2, [pc, #260]	; (8005e40 <HAL_DMA_Abort_IT+0x470>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d018      	beq.n	8005d70 <HAL_DMA_Abort_IT+0x3a0>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a40      	ldr	r2, [pc, #256]	; (8005e44 <HAL_DMA_Abort_IT+0x474>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d013      	beq.n	8005d70 <HAL_DMA_Abort_IT+0x3a0>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a3e      	ldr	r2, [pc, #248]	; (8005e48 <HAL_DMA_Abort_IT+0x478>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d00e      	beq.n	8005d70 <HAL_DMA_Abort_IT+0x3a0>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a3d      	ldr	r2, [pc, #244]	; (8005e4c <HAL_DMA_Abort_IT+0x47c>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d009      	beq.n	8005d70 <HAL_DMA_Abort_IT+0x3a0>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a3b      	ldr	r2, [pc, #236]	; (8005e50 <HAL_DMA_Abort_IT+0x480>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d004      	beq.n	8005d70 <HAL_DMA_Abort_IT+0x3a0>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a3a      	ldr	r2, [pc, #232]	; (8005e54 <HAL_DMA_Abort_IT+0x484>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d101      	bne.n	8005d74 <HAL_DMA_Abort_IT+0x3a4>
 8005d70:	2301      	movs	r3, #1
 8005d72:	e000      	b.n	8005d76 <HAL_DMA_Abort_IT+0x3a6>
 8005d74:	2300      	movs	r3, #0
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d028      	beq.n	8005dcc <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d84:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005d88:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d8e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d94:	f003 031f 	and.w	r3, r3, #31
 8005d98:	2201      	movs	r2, #1
 8005d9a:	409a      	lsls	r2, r3
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005da4:	687a      	ldr	r2, [r7, #4]
 8005da6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005da8:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d00c      	beq.n	8005dcc <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005db6:	681a      	ldr	r2, [r3, #0]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005dbc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005dc0:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dc6:	687a      	ldr	r2, [r7, #4]
 8005dc8:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005dca:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2201      	movs	r2, #1
 8005dd0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d003      	beq.n	8005dec <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005de8:	6878      	ldr	r0, [r7, #4]
 8005dea:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8005dec:	2300      	movs	r3, #0
}
 8005dee:	4618      	mov	r0, r3
 8005df0:	3710      	adds	r7, #16
 8005df2:	46bd      	mov	sp, r7
 8005df4:	bd80      	pop	{r7, pc}
 8005df6:	bf00      	nop
 8005df8:	40020010 	.word	0x40020010
 8005dfc:	40020028 	.word	0x40020028
 8005e00:	40020040 	.word	0x40020040
 8005e04:	40020058 	.word	0x40020058
 8005e08:	40020070 	.word	0x40020070
 8005e0c:	40020088 	.word	0x40020088
 8005e10:	400200a0 	.word	0x400200a0
 8005e14:	400200b8 	.word	0x400200b8
 8005e18:	40020410 	.word	0x40020410
 8005e1c:	40020428 	.word	0x40020428
 8005e20:	40020440 	.word	0x40020440
 8005e24:	40020458 	.word	0x40020458
 8005e28:	40020470 	.word	0x40020470
 8005e2c:	40020488 	.word	0x40020488
 8005e30:	400204a0 	.word	0x400204a0
 8005e34:	400204b8 	.word	0x400204b8
 8005e38:	58025408 	.word	0x58025408
 8005e3c:	5802541c 	.word	0x5802541c
 8005e40:	58025430 	.word	0x58025430
 8005e44:	58025444 	.word	0x58025444
 8005e48:	58025458 	.word	0x58025458
 8005e4c:	5802546c 	.word	0x5802546c
 8005e50:	58025480 	.word	0x58025480
 8005e54:	58025494 	.word	0x58025494

08005e58 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b08a      	sub	sp, #40	; 0x28
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8005e60:	2300      	movs	r3, #0
 8005e62:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005e64:	4b67      	ldr	r3, [pc, #412]	; (8006004 <HAL_DMA_IRQHandler+0x1ac>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	4a67      	ldr	r2, [pc, #412]	; (8006008 <HAL_DMA_IRQHandler+0x1b0>)
 8005e6a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e6e:	0a9b      	lsrs	r3, r3, #10
 8005e70:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e76:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e7c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8005e7e:	6a3b      	ldr	r3, [r7, #32]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8005e84:	69fb      	ldr	r3, [r7, #28]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4a5f      	ldr	r2, [pc, #380]	; (800600c <HAL_DMA_IRQHandler+0x1b4>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d04a      	beq.n	8005f2a <HAL_DMA_IRQHandler+0xd2>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4a5d      	ldr	r2, [pc, #372]	; (8006010 <HAL_DMA_IRQHandler+0x1b8>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	d045      	beq.n	8005f2a <HAL_DMA_IRQHandler+0xd2>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	4a5c      	ldr	r2, [pc, #368]	; (8006014 <HAL_DMA_IRQHandler+0x1bc>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d040      	beq.n	8005f2a <HAL_DMA_IRQHandler+0xd2>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4a5a      	ldr	r2, [pc, #360]	; (8006018 <HAL_DMA_IRQHandler+0x1c0>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d03b      	beq.n	8005f2a <HAL_DMA_IRQHandler+0xd2>
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	4a59      	ldr	r2, [pc, #356]	; (800601c <HAL_DMA_IRQHandler+0x1c4>)
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d036      	beq.n	8005f2a <HAL_DMA_IRQHandler+0xd2>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a57      	ldr	r2, [pc, #348]	; (8006020 <HAL_DMA_IRQHandler+0x1c8>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d031      	beq.n	8005f2a <HAL_DMA_IRQHandler+0xd2>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	4a56      	ldr	r2, [pc, #344]	; (8006024 <HAL_DMA_IRQHandler+0x1cc>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d02c      	beq.n	8005f2a <HAL_DMA_IRQHandler+0xd2>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4a54      	ldr	r2, [pc, #336]	; (8006028 <HAL_DMA_IRQHandler+0x1d0>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d027      	beq.n	8005f2a <HAL_DMA_IRQHandler+0xd2>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	4a53      	ldr	r2, [pc, #332]	; (800602c <HAL_DMA_IRQHandler+0x1d4>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d022      	beq.n	8005f2a <HAL_DMA_IRQHandler+0xd2>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4a51      	ldr	r2, [pc, #324]	; (8006030 <HAL_DMA_IRQHandler+0x1d8>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d01d      	beq.n	8005f2a <HAL_DMA_IRQHandler+0xd2>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4a50      	ldr	r2, [pc, #320]	; (8006034 <HAL_DMA_IRQHandler+0x1dc>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d018      	beq.n	8005f2a <HAL_DMA_IRQHandler+0xd2>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4a4e      	ldr	r2, [pc, #312]	; (8006038 <HAL_DMA_IRQHandler+0x1e0>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d013      	beq.n	8005f2a <HAL_DMA_IRQHandler+0xd2>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4a4d      	ldr	r2, [pc, #308]	; (800603c <HAL_DMA_IRQHandler+0x1e4>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d00e      	beq.n	8005f2a <HAL_DMA_IRQHandler+0xd2>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4a4b      	ldr	r2, [pc, #300]	; (8006040 <HAL_DMA_IRQHandler+0x1e8>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d009      	beq.n	8005f2a <HAL_DMA_IRQHandler+0xd2>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a4a      	ldr	r2, [pc, #296]	; (8006044 <HAL_DMA_IRQHandler+0x1ec>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	d004      	beq.n	8005f2a <HAL_DMA_IRQHandler+0xd2>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a48      	ldr	r2, [pc, #288]	; (8006048 <HAL_DMA_IRQHandler+0x1f0>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d101      	bne.n	8005f2e <HAL_DMA_IRQHandler+0xd6>
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	e000      	b.n	8005f30 <HAL_DMA_IRQHandler+0xd8>
 8005f2e:	2300      	movs	r3, #0
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	f000 842b 	beq.w	800678c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f3a:	f003 031f 	and.w	r3, r3, #31
 8005f3e:	2208      	movs	r2, #8
 8005f40:	409a      	lsls	r2, r3
 8005f42:	69bb      	ldr	r3, [r7, #24]
 8005f44:	4013      	ands	r3, r2
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	f000 80a2 	beq.w	8006090 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a2e      	ldr	r2, [pc, #184]	; (800600c <HAL_DMA_IRQHandler+0x1b4>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d04a      	beq.n	8005fec <HAL_DMA_IRQHandler+0x194>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4a2d      	ldr	r2, [pc, #180]	; (8006010 <HAL_DMA_IRQHandler+0x1b8>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d045      	beq.n	8005fec <HAL_DMA_IRQHandler+0x194>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4a2b      	ldr	r2, [pc, #172]	; (8006014 <HAL_DMA_IRQHandler+0x1bc>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d040      	beq.n	8005fec <HAL_DMA_IRQHandler+0x194>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	4a2a      	ldr	r2, [pc, #168]	; (8006018 <HAL_DMA_IRQHandler+0x1c0>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d03b      	beq.n	8005fec <HAL_DMA_IRQHandler+0x194>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	4a28      	ldr	r2, [pc, #160]	; (800601c <HAL_DMA_IRQHandler+0x1c4>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d036      	beq.n	8005fec <HAL_DMA_IRQHandler+0x194>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a27      	ldr	r2, [pc, #156]	; (8006020 <HAL_DMA_IRQHandler+0x1c8>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d031      	beq.n	8005fec <HAL_DMA_IRQHandler+0x194>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4a25      	ldr	r2, [pc, #148]	; (8006024 <HAL_DMA_IRQHandler+0x1cc>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d02c      	beq.n	8005fec <HAL_DMA_IRQHandler+0x194>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4a24      	ldr	r2, [pc, #144]	; (8006028 <HAL_DMA_IRQHandler+0x1d0>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d027      	beq.n	8005fec <HAL_DMA_IRQHandler+0x194>
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	4a22      	ldr	r2, [pc, #136]	; (800602c <HAL_DMA_IRQHandler+0x1d4>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d022      	beq.n	8005fec <HAL_DMA_IRQHandler+0x194>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4a21      	ldr	r2, [pc, #132]	; (8006030 <HAL_DMA_IRQHandler+0x1d8>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d01d      	beq.n	8005fec <HAL_DMA_IRQHandler+0x194>
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	4a1f      	ldr	r2, [pc, #124]	; (8006034 <HAL_DMA_IRQHandler+0x1dc>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d018      	beq.n	8005fec <HAL_DMA_IRQHandler+0x194>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a1e      	ldr	r2, [pc, #120]	; (8006038 <HAL_DMA_IRQHandler+0x1e0>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d013      	beq.n	8005fec <HAL_DMA_IRQHandler+0x194>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4a1c      	ldr	r2, [pc, #112]	; (800603c <HAL_DMA_IRQHandler+0x1e4>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d00e      	beq.n	8005fec <HAL_DMA_IRQHandler+0x194>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a1b      	ldr	r2, [pc, #108]	; (8006040 <HAL_DMA_IRQHandler+0x1e8>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d009      	beq.n	8005fec <HAL_DMA_IRQHandler+0x194>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a19      	ldr	r2, [pc, #100]	; (8006044 <HAL_DMA_IRQHandler+0x1ec>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d004      	beq.n	8005fec <HAL_DMA_IRQHandler+0x194>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a18      	ldr	r2, [pc, #96]	; (8006048 <HAL_DMA_IRQHandler+0x1f0>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d12f      	bne.n	800604c <HAL_DMA_IRQHandler+0x1f4>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f003 0304 	and.w	r3, r3, #4
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	bf14      	ite	ne
 8005ffa:	2301      	movne	r3, #1
 8005ffc:	2300      	moveq	r3, #0
 8005ffe:	b2db      	uxtb	r3, r3
 8006000:	e02e      	b.n	8006060 <HAL_DMA_IRQHandler+0x208>
 8006002:	bf00      	nop
 8006004:	24000000 	.word	0x24000000
 8006008:	1b4e81b5 	.word	0x1b4e81b5
 800600c:	40020010 	.word	0x40020010
 8006010:	40020028 	.word	0x40020028
 8006014:	40020040 	.word	0x40020040
 8006018:	40020058 	.word	0x40020058
 800601c:	40020070 	.word	0x40020070
 8006020:	40020088 	.word	0x40020088
 8006024:	400200a0 	.word	0x400200a0
 8006028:	400200b8 	.word	0x400200b8
 800602c:	40020410 	.word	0x40020410
 8006030:	40020428 	.word	0x40020428
 8006034:	40020440 	.word	0x40020440
 8006038:	40020458 	.word	0x40020458
 800603c:	40020470 	.word	0x40020470
 8006040:	40020488 	.word	0x40020488
 8006044:	400204a0 	.word	0x400204a0
 8006048:	400204b8 	.word	0x400204b8
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f003 0308 	and.w	r3, r3, #8
 8006056:	2b00      	cmp	r3, #0
 8006058:	bf14      	ite	ne
 800605a:	2301      	movne	r3, #1
 800605c:	2300      	moveq	r3, #0
 800605e:	b2db      	uxtb	r3, r3
 8006060:	2b00      	cmp	r3, #0
 8006062:	d015      	beq.n	8006090 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	681a      	ldr	r2, [r3, #0]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f022 0204 	bic.w	r2, r2, #4
 8006072:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006078:	f003 031f 	and.w	r3, r3, #31
 800607c:	2208      	movs	r2, #8
 800607e:	409a      	lsls	r2, r3
 8006080:	6a3b      	ldr	r3, [r7, #32]
 8006082:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006088:	f043 0201 	orr.w	r2, r3, #1
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006094:	f003 031f 	and.w	r3, r3, #31
 8006098:	69ba      	ldr	r2, [r7, #24]
 800609a:	fa22 f303 	lsr.w	r3, r2, r3
 800609e:	f003 0301 	and.w	r3, r3, #1
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d06e      	beq.n	8006184 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a69      	ldr	r2, [pc, #420]	; (8006250 <HAL_DMA_IRQHandler+0x3f8>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d04a      	beq.n	8006146 <HAL_DMA_IRQHandler+0x2ee>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a67      	ldr	r2, [pc, #412]	; (8006254 <HAL_DMA_IRQHandler+0x3fc>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d045      	beq.n	8006146 <HAL_DMA_IRQHandler+0x2ee>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4a66      	ldr	r2, [pc, #408]	; (8006258 <HAL_DMA_IRQHandler+0x400>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d040      	beq.n	8006146 <HAL_DMA_IRQHandler+0x2ee>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a64      	ldr	r2, [pc, #400]	; (800625c <HAL_DMA_IRQHandler+0x404>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d03b      	beq.n	8006146 <HAL_DMA_IRQHandler+0x2ee>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4a63      	ldr	r2, [pc, #396]	; (8006260 <HAL_DMA_IRQHandler+0x408>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d036      	beq.n	8006146 <HAL_DMA_IRQHandler+0x2ee>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	4a61      	ldr	r2, [pc, #388]	; (8006264 <HAL_DMA_IRQHandler+0x40c>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d031      	beq.n	8006146 <HAL_DMA_IRQHandler+0x2ee>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4a60      	ldr	r2, [pc, #384]	; (8006268 <HAL_DMA_IRQHandler+0x410>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d02c      	beq.n	8006146 <HAL_DMA_IRQHandler+0x2ee>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4a5e      	ldr	r2, [pc, #376]	; (800626c <HAL_DMA_IRQHandler+0x414>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d027      	beq.n	8006146 <HAL_DMA_IRQHandler+0x2ee>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	4a5d      	ldr	r2, [pc, #372]	; (8006270 <HAL_DMA_IRQHandler+0x418>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d022      	beq.n	8006146 <HAL_DMA_IRQHandler+0x2ee>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4a5b      	ldr	r2, [pc, #364]	; (8006274 <HAL_DMA_IRQHandler+0x41c>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d01d      	beq.n	8006146 <HAL_DMA_IRQHandler+0x2ee>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	4a5a      	ldr	r2, [pc, #360]	; (8006278 <HAL_DMA_IRQHandler+0x420>)
 8006110:	4293      	cmp	r3, r2
 8006112:	d018      	beq.n	8006146 <HAL_DMA_IRQHandler+0x2ee>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	4a58      	ldr	r2, [pc, #352]	; (800627c <HAL_DMA_IRQHandler+0x424>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d013      	beq.n	8006146 <HAL_DMA_IRQHandler+0x2ee>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4a57      	ldr	r2, [pc, #348]	; (8006280 <HAL_DMA_IRQHandler+0x428>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d00e      	beq.n	8006146 <HAL_DMA_IRQHandler+0x2ee>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	4a55      	ldr	r2, [pc, #340]	; (8006284 <HAL_DMA_IRQHandler+0x42c>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d009      	beq.n	8006146 <HAL_DMA_IRQHandler+0x2ee>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a54      	ldr	r2, [pc, #336]	; (8006288 <HAL_DMA_IRQHandler+0x430>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d004      	beq.n	8006146 <HAL_DMA_IRQHandler+0x2ee>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	4a52      	ldr	r2, [pc, #328]	; (800628c <HAL_DMA_IRQHandler+0x434>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d10a      	bne.n	800615c <HAL_DMA_IRQHandler+0x304>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	695b      	ldr	r3, [r3, #20]
 800614c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006150:	2b00      	cmp	r3, #0
 8006152:	bf14      	ite	ne
 8006154:	2301      	movne	r3, #1
 8006156:	2300      	moveq	r3, #0
 8006158:	b2db      	uxtb	r3, r3
 800615a:	e003      	b.n	8006164 <HAL_DMA_IRQHandler+0x30c>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	2300      	movs	r3, #0
 8006164:	2b00      	cmp	r3, #0
 8006166:	d00d      	beq.n	8006184 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800616c:	f003 031f 	and.w	r3, r3, #31
 8006170:	2201      	movs	r2, #1
 8006172:	409a      	lsls	r2, r3
 8006174:	6a3b      	ldr	r3, [r7, #32]
 8006176:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800617c:	f043 0202 	orr.w	r2, r3, #2
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006188:	f003 031f 	and.w	r3, r3, #31
 800618c:	2204      	movs	r2, #4
 800618e:	409a      	lsls	r2, r3
 8006190:	69bb      	ldr	r3, [r7, #24]
 8006192:	4013      	ands	r3, r2
 8006194:	2b00      	cmp	r3, #0
 8006196:	f000 808f 	beq.w	80062b8 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	4a2c      	ldr	r2, [pc, #176]	; (8006250 <HAL_DMA_IRQHandler+0x3f8>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d04a      	beq.n	800623a <HAL_DMA_IRQHandler+0x3e2>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	4a2a      	ldr	r2, [pc, #168]	; (8006254 <HAL_DMA_IRQHandler+0x3fc>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d045      	beq.n	800623a <HAL_DMA_IRQHandler+0x3e2>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4a29      	ldr	r2, [pc, #164]	; (8006258 <HAL_DMA_IRQHandler+0x400>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d040      	beq.n	800623a <HAL_DMA_IRQHandler+0x3e2>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4a27      	ldr	r2, [pc, #156]	; (800625c <HAL_DMA_IRQHandler+0x404>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d03b      	beq.n	800623a <HAL_DMA_IRQHandler+0x3e2>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4a26      	ldr	r2, [pc, #152]	; (8006260 <HAL_DMA_IRQHandler+0x408>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d036      	beq.n	800623a <HAL_DMA_IRQHandler+0x3e2>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a24      	ldr	r2, [pc, #144]	; (8006264 <HAL_DMA_IRQHandler+0x40c>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d031      	beq.n	800623a <HAL_DMA_IRQHandler+0x3e2>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4a23      	ldr	r2, [pc, #140]	; (8006268 <HAL_DMA_IRQHandler+0x410>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d02c      	beq.n	800623a <HAL_DMA_IRQHandler+0x3e2>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	4a21      	ldr	r2, [pc, #132]	; (800626c <HAL_DMA_IRQHandler+0x414>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d027      	beq.n	800623a <HAL_DMA_IRQHandler+0x3e2>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4a20      	ldr	r2, [pc, #128]	; (8006270 <HAL_DMA_IRQHandler+0x418>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d022      	beq.n	800623a <HAL_DMA_IRQHandler+0x3e2>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4a1e      	ldr	r2, [pc, #120]	; (8006274 <HAL_DMA_IRQHandler+0x41c>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d01d      	beq.n	800623a <HAL_DMA_IRQHandler+0x3e2>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4a1d      	ldr	r2, [pc, #116]	; (8006278 <HAL_DMA_IRQHandler+0x420>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d018      	beq.n	800623a <HAL_DMA_IRQHandler+0x3e2>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4a1b      	ldr	r2, [pc, #108]	; (800627c <HAL_DMA_IRQHandler+0x424>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d013      	beq.n	800623a <HAL_DMA_IRQHandler+0x3e2>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4a1a      	ldr	r2, [pc, #104]	; (8006280 <HAL_DMA_IRQHandler+0x428>)
 8006218:	4293      	cmp	r3, r2
 800621a:	d00e      	beq.n	800623a <HAL_DMA_IRQHandler+0x3e2>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4a18      	ldr	r2, [pc, #96]	; (8006284 <HAL_DMA_IRQHandler+0x42c>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d009      	beq.n	800623a <HAL_DMA_IRQHandler+0x3e2>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	4a17      	ldr	r2, [pc, #92]	; (8006288 <HAL_DMA_IRQHandler+0x430>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d004      	beq.n	800623a <HAL_DMA_IRQHandler+0x3e2>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4a15      	ldr	r2, [pc, #84]	; (800628c <HAL_DMA_IRQHandler+0x434>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d12a      	bne.n	8006290 <HAL_DMA_IRQHandler+0x438>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f003 0302 	and.w	r3, r3, #2
 8006244:	2b00      	cmp	r3, #0
 8006246:	bf14      	ite	ne
 8006248:	2301      	movne	r3, #1
 800624a:	2300      	moveq	r3, #0
 800624c:	b2db      	uxtb	r3, r3
 800624e:	e023      	b.n	8006298 <HAL_DMA_IRQHandler+0x440>
 8006250:	40020010 	.word	0x40020010
 8006254:	40020028 	.word	0x40020028
 8006258:	40020040 	.word	0x40020040
 800625c:	40020058 	.word	0x40020058
 8006260:	40020070 	.word	0x40020070
 8006264:	40020088 	.word	0x40020088
 8006268:	400200a0 	.word	0x400200a0
 800626c:	400200b8 	.word	0x400200b8
 8006270:	40020410 	.word	0x40020410
 8006274:	40020428 	.word	0x40020428
 8006278:	40020440 	.word	0x40020440
 800627c:	40020458 	.word	0x40020458
 8006280:	40020470 	.word	0x40020470
 8006284:	40020488 	.word	0x40020488
 8006288:	400204a0 	.word	0x400204a0
 800628c:	400204b8 	.word	0x400204b8
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	2300      	movs	r3, #0
 8006298:	2b00      	cmp	r3, #0
 800629a:	d00d      	beq.n	80062b8 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062a0:	f003 031f 	and.w	r3, r3, #31
 80062a4:	2204      	movs	r2, #4
 80062a6:	409a      	lsls	r2, r3
 80062a8:	6a3b      	ldr	r3, [r7, #32]
 80062aa:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062b0:	f043 0204 	orr.w	r2, r3, #4
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062bc:	f003 031f 	and.w	r3, r3, #31
 80062c0:	2210      	movs	r2, #16
 80062c2:	409a      	lsls	r2, r3
 80062c4:	69bb      	ldr	r3, [r7, #24]
 80062c6:	4013      	ands	r3, r2
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	f000 80a6 	beq.w	800641a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a85      	ldr	r2, [pc, #532]	; (80064e8 <HAL_DMA_IRQHandler+0x690>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d04a      	beq.n	800636e <HAL_DMA_IRQHandler+0x516>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a83      	ldr	r2, [pc, #524]	; (80064ec <HAL_DMA_IRQHandler+0x694>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d045      	beq.n	800636e <HAL_DMA_IRQHandler+0x516>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a82      	ldr	r2, [pc, #520]	; (80064f0 <HAL_DMA_IRQHandler+0x698>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d040      	beq.n	800636e <HAL_DMA_IRQHandler+0x516>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a80      	ldr	r2, [pc, #512]	; (80064f4 <HAL_DMA_IRQHandler+0x69c>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d03b      	beq.n	800636e <HAL_DMA_IRQHandler+0x516>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	4a7f      	ldr	r2, [pc, #508]	; (80064f8 <HAL_DMA_IRQHandler+0x6a0>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d036      	beq.n	800636e <HAL_DMA_IRQHandler+0x516>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a7d      	ldr	r2, [pc, #500]	; (80064fc <HAL_DMA_IRQHandler+0x6a4>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d031      	beq.n	800636e <HAL_DMA_IRQHandler+0x516>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4a7c      	ldr	r2, [pc, #496]	; (8006500 <HAL_DMA_IRQHandler+0x6a8>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d02c      	beq.n	800636e <HAL_DMA_IRQHandler+0x516>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a7a      	ldr	r2, [pc, #488]	; (8006504 <HAL_DMA_IRQHandler+0x6ac>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d027      	beq.n	800636e <HAL_DMA_IRQHandler+0x516>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4a79      	ldr	r2, [pc, #484]	; (8006508 <HAL_DMA_IRQHandler+0x6b0>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d022      	beq.n	800636e <HAL_DMA_IRQHandler+0x516>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a77      	ldr	r2, [pc, #476]	; (800650c <HAL_DMA_IRQHandler+0x6b4>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d01d      	beq.n	800636e <HAL_DMA_IRQHandler+0x516>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4a76      	ldr	r2, [pc, #472]	; (8006510 <HAL_DMA_IRQHandler+0x6b8>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d018      	beq.n	800636e <HAL_DMA_IRQHandler+0x516>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a74      	ldr	r2, [pc, #464]	; (8006514 <HAL_DMA_IRQHandler+0x6bc>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d013      	beq.n	800636e <HAL_DMA_IRQHandler+0x516>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a73      	ldr	r2, [pc, #460]	; (8006518 <HAL_DMA_IRQHandler+0x6c0>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d00e      	beq.n	800636e <HAL_DMA_IRQHandler+0x516>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a71      	ldr	r2, [pc, #452]	; (800651c <HAL_DMA_IRQHandler+0x6c4>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d009      	beq.n	800636e <HAL_DMA_IRQHandler+0x516>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a70      	ldr	r2, [pc, #448]	; (8006520 <HAL_DMA_IRQHandler+0x6c8>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d004      	beq.n	800636e <HAL_DMA_IRQHandler+0x516>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a6e      	ldr	r2, [pc, #440]	; (8006524 <HAL_DMA_IRQHandler+0x6cc>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d10a      	bne.n	8006384 <HAL_DMA_IRQHandler+0x52c>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f003 0308 	and.w	r3, r3, #8
 8006378:	2b00      	cmp	r3, #0
 800637a:	bf14      	ite	ne
 800637c:	2301      	movne	r3, #1
 800637e:	2300      	moveq	r3, #0
 8006380:	b2db      	uxtb	r3, r3
 8006382:	e009      	b.n	8006398 <HAL_DMA_IRQHandler+0x540>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f003 0304 	and.w	r3, r3, #4
 800638e:	2b00      	cmp	r3, #0
 8006390:	bf14      	ite	ne
 8006392:	2301      	movne	r3, #1
 8006394:	2300      	moveq	r3, #0
 8006396:	b2db      	uxtb	r3, r3
 8006398:	2b00      	cmp	r3, #0
 800639a:	d03e      	beq.n	800641a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063a0:	f003 031f 	and.w	r3, r3, #31
 80063a4:	2210      	movs	r2, #16
 80063a6:	409a      	lsls	r2, r3
 80063a8:	6a3b      	ldr	r3, [r7, #32]
 80063aa:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d018      	beq.n	80063ec <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d108      	bne.n	80063da <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d024      	beq.n	800641a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063d4:	6878      	ldr	r0, [r7, #4]
 80063d6:	4798      	blx	r3
 80063d8:	e01f      	b.n	800641a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d01b      	beq.n	800641a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063e6:	6878      	ldr	r0, [r7, #4]
 80063e8:	4798      	blx	r3
 80063ea:	e016      	b.n	800641a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d107      	bne.n	800640a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	681a      	ldr	r2, [r3, #0]
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f022 0208 	bic.w	r2, r2, #8
 8006408:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800640e:	2b00      	cmp	r3, #0
 8006410:	d003      	beq.n	800641a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800641e:	f003 031f 	and.w	r3, r3, #31
 8006422:	2220      	movs	r2, #32
 8006424:	409a      	lsls	r2, r3
 8006426:	69bb      	ldr	r3, [r7, #24]
 8006428:	4013      	ands	r3, r2
 800642a:	2b00      	cmp	r3, #0
 800642c:	f000 8110 	beq.w	8006650 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a2c      	ldr	r2, [pc, #176]	; (80064e8 <HAL_DMA_IRQHandler+0x690>)
 8006436:	4293      	cmp	r3, r2
 8006438:	d04a      	beq.n	80064d0 <HAL_DMA_IRQHandler+0x678>
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4a2b      	ldr	r2, [pc, #172]	; (80064ec <HAL_DMA_IRQHandler+0x694>)
 8006440:	4293      	cmp	r3, r2
 8006442:	d045      	beq.n	80064d0 <HAL_DMA_IRQHandler+0x678>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4a29      	ldr	r2, [pc, #164]	; (80064f0 <HAL_DMA_IRQHandler+0x698>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d040      	beq.n	80064d0 <HAL_DMA_IRQHandler+0x678>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	4a28      	ldr	r2, [pc, #160]	; (80064f4 <HAL_DMA_IRQHandler+0x69c>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d03b      	beq.n	80064d0 <HAL_DMA_IRQHandler+0x678>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	4a26      	ldr	r2, [pc, #152]	; (80064f8 <HAL_DMA_IRQHandler+0x6a0>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d036      	beq.n	80064d0 <HAL_DMA_IRQHandler+0x678>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4a25      	ldr	r2, [pc, #148]	; (80064fc <HAL_DMA_IRQHandler+0x6a4>)
 8006468:	4293      	cmp	r3, r2
 800646a:	d031      	beq.n	80064d0 <HAL_DMA_IRQHandler+0x678>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a23      	ldr	r2, [pc, #140]	; (8006500 <HAL_DMA_IRQHandler+0x6a8>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d02c      	beq.n	80064d0 <HAL_DMA_IRQHandler+0x678>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4a22      	ldr	r2, [pc, #136]	; (8006504 <HAL_DMA_IRQHandler+0x6ac>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d027      	beq.n	80064d0 <HAL_DMA_IRQHandler+0x678>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	4a20      	ldr	r2, [pc, #128]	; (8006508 <HAL_DMA_IRQHandler+0x6b0>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d022      	beq.n	80064d0 <HAL_DMA_IRQHandler+0x678>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4a1f      	ldr	r2, [pc, #124]	; (800650c <HAL_DMA_IRQHandler+0x6b4>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d01d      	beq.n	80064d0 <HAL_DMA_IRQHandler+0x678>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4a1d      	ldr	r2, [pc, #116]	; (8006510 <HAL_DMA_IRQHandler+0x6b8>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d018      	beq.n	80064d0 <HAL_DMA_IRQHandler+0x678>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	4a1c      	ldr	r2, [pc, #112]	; (8006514 <HAL_DMA_IRQHandler+0x6bc>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d013      	beq.n	80064d0 <HAL_DMA_IRQHandler+0x678>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	4a1a      	ldr	r2, [pc, #104]	; (8006518 <HAL_DMA_IRQHandler+0x6c0>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d00e      	beq.n	80064d0 <HAL_DMA_IRQHandler+0x678>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4a19      	ldr	r2, [pc, #100]	; (800651c <HAL_DMA_IRQHandler+0x6c4>)
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d009      	beq.n	80064d0 <HAL_DMA_IRQHandler+0x678>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4a17      	ldr	r2, [pc, #92]	; (8006520 <HAL_DMA_IRQHandler+0x6c8>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d004      	beq.n	80064d0 <HAL_DMA_IRQHandler+0x678>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4a16      	ldr	r2, [pc, #88]	; (8006524 <HAL_DMA_IRQHandler+0x6cc>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d12b      	bne.n	8006528 <HAL_DMA_IRQHandler+0x6d0>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f003 0310 	and.w	r3, r3, #16
 80064da:	2b00      	cmp	r3, #0
 80064dc:	bf14      	ite	ne
 80064de:	2301      	movne	r3, #1
 80064e0:	2300      	moveq	r3, #0
 80064e2:	b2db      	uxtb	r3, r3
 80064e4:	e02a      	b.n	800653c <HAL_DMA_IRQHandler+0x6e4>
 80064e6:	bf00      	nop
 80064e8:	40020010 	.word	0x40020010
 80064ec:	40020028 	.word	0x40020028
 80064f0:	40020040 	.word	0x40020040
 80064f4:	40020058 	.word	0x40020058
 80064f8:	40020070 	.word	0x40020070
 80064fc:	40020088 	.word	0x40020088
 8006500:	400200a0 	.word	0x400200a0
 8006504:	400200b8 	.word	0x400200b8
 8006508:	40020410 	.word	0x40020410
 800650c:	40020428 	.word	0x40020428
 8006510:	40020440 	.word	0x40020440
 8006514:	40020458 	.word	0x40020458
 8006518:	40020470 	.word	0x40020470
 800651c:	40020488 	.word	0x40020488
 8006520:	400204a0 	.word	0x400204a0
 8006524:	400204b8 	.word	0x400204b8
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f003 0302 	and.w	r3, r3, #2
 8006532:	2b00      	cmp	r3, #0
 8006534:	bf14      	ite	ne
 8006536:	2301      	movne	r3, #1
 8006538:	2300      	moveq	r3, #0
 800653a:	b2db      	uxtb	r3, r3
 800653c:	2b00      	cmp	r3, #0
 800653e:	f000 8087 	beq.w	8006650 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006546:	f003 031f 	and.w	r3, r3, #31
 800654a:	2220      	movs	r2, #32
 800654c:	409a      	lsls	r2, r3
 800654e:	6a3b      	ldr	r3, [r7, #32]
 8006550:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006558:	b2db      	uxtb	r3, r3
 800655a:	2b04      	cmp	r3, #4
 800655c:	d139      	bne.n	80065d2 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	681a      	ldr	r2, [r3, #0]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f022 0216 	bic.w	r2, r2, #22
 800656c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	695a      	ldr	r2, [r3, #20]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800657c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006582:	2b00      	cmp	r3, #0
 8006584:	d103      	bne.n	800658e <HAL_DMA_IRQHandler+0x736>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800658a:	2b00      	cmp	r3, #0
 800658c:	d007      	beq.n	800659e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	681a      	ldr	r2, [r3, #0]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f022 0208 	bic.w	r2, r2, #8
 800659c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065a2:	f003 031f 	and.w	r3, r3, #31
 80065a6:	223f      	movs	r2, #63	; 0x3f
 80065a8:	409a      	lsls	r2, r3
 80065aa:	6a3b      	ldr	r3, [r7, #32]
 80065ac:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2201      	movs	r2, #1
 80065b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2200      	movs	r2, #0
 80065ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	f000 834a 	beq.w	8006c5c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065cc:	6878      	ldr	r0, [r7, #4]
 80065ce:	4798      	blx	r3
          }
          return;
 80065d0:	e344      	b.n	8006c5c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d018      	beq.n	8006612 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d108      	bne.n	8006600 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d02c      	beq.n	8006650 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	4798      	blx	r3
 80065fe:	e027      	b.n	8006650 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006604:	2b00      	cmp	r3, #0
 8006606:	d023      	beq.n	8006650 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800660c:	6878      	ldr	r0, [r7, #4]
 800660e:	4798      	blx	r3
 8006610:	e01e      	b.n	8006650 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800661c:	2b00      	cmp	r3, #0
 800661e:	d10f      	bne.n	8006640 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	681a      	ldr	r2, [r3, #0]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f022 0210 	bic.w	r2, r2, #16
 800662e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2201      	movs	r2, #1
 8006634:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2200      	movs	r2, #0
 800663c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006644:	2b00      	cmp	r3, #0
 8006646:	d003      	beq.n	8006650 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800664c:	6878      	ldr	r0, [r7, #4]
 800664e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006654:	2b00      	cmp	r3, #0
 8006656:	f000 8306 	beq.w	8006c66 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800665e:	f003 0301 	and.w	r3, r3, #1
 8006662:	2b00      	cmp	r3, #0
 8006664:	f000 8088 	beq.w	8006778 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2204      	movs	r2, #4
 800666c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	4a7a      	ldr	r2, [pc, #488]	; (8006860 <HAL_DMA_IRQHandler+0xa08>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d04a      	beq.n	8006710 <HAL_DMA_IRQHandler+0x8b8>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	4a79      	ldr	r2, [pc, #484]	; (8006864 <HAL_DMA_IRQHandler+0xa0c>)
 8006680:	4293      	cmp	r3, r2
 8006682:	d045      	beq.n	8006710 <HAL_DMA_IRQHandler+0x8b8>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4a77      	ldr	r2, [pc, #476]	; (8006868 <HAL_DMA_IRQHandler+0xa10>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d040      	beq.n	8006710 <HAL_DMA_IRQHandler+0x8b8>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	4a76      	ldr	r2, [pc, #472]	; (800686c <HAL_DMA_IRQHandler+0xa14>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d03b      	beq.n	8006710 <HAL_DMA_IRQHandler+0x8b8>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	4a74      	ldr	r2, [pc, #464]	; (8006870 <HAL_DMA_IRQHandler+0xa18>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d036      	beq.n	8006710 <HAL_DMA_IRQHandler+0x8b8>
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	4a73      	ldr	r2, [pc, #460]	; (8006874 <HAL_DMA_IRQHandler+0xa1c>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d031      	beq.n	8006710 <HAL_DMA_IRQHandler+0x8b8>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	4a71      	ldr	r2, [pc, #452]	; (8006878 <HAL_DMA_IRQHandler+0xa20>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d02c      	beq.n	8006710 <HAL_DMA_IRQHandler+0x8b8>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4a70      	ldr	r2, [pc, #448]	; (800687c <HAL_DMA_IRQHandler+0xa24>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d027      	beq.n	8006710 <HAL_DMA_IRQHandler+0x8b8>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	4a6e      	ldr	r2, [pc, #440]	; (8006880 <HAL_DMA_IRQHandler+0xa28>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d022      	beq.n	8006710 <HAL_DMA_IRQHandler+0x8b8>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	4a6d      	ldr	r2, [pc, #436]	; (8006884 <HAL_DMA_IRQHandler+0xa2c>)
 80066d0:	4293      	cmp	r3, r2
 80066d2:	d01d      	beq.n	8006710 <HAL_DMA_IRQHandler+0x8b8>
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	4a6b      	ldr	r2, [pc, #428]	; (8006888 <HAL_DMA_IRQHandler+0xa30>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d018      	beq.n	8006710 <HAL_DMA_IRQHandler+0x8b8>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4a6a      	ldr	r2, [pc, #424]	; (800688c <HAL_DMA_IRQHandler+0xa34>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d013      	beq.n	8006710 <HAL_DMA_IRQHandler+0x8b8>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	4a68      	ldr	r2, [pc, #416]	; (8006890 <HAL_DMA_IRQHandler+0xa38>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d00e      	beq.n	8006710 <HAL_DMA_IRQHandler+0x8b8>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	4a67      	ldr	r2, [pc, #412]	; (8006894 <HAL_DMA_IRQHandler+0xa3c>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d009      	beq.n	8006710 <HAL_DMA_IRQHandler+0x8b8>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4a65      	ldr	r2, [pc, #404]	; (8006898 <HAL_DMA_IRQHandler+0xa40>)
 8006702:	4293      	cmp	r3, r2
 8006704:	d004      	beq.n	8006710 <HAL_DMA_IRQHandler+0x8b8>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4a64      	ldr	r2, [pc, #400]	; (800689c <HAL_DMA_IRQHandler+0xa44>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d108      	bne.n	8006722 <HAL_DMA_IRQHandler+0x8ca>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	681a      	ldr	r2, [r3, #0]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f022 0201 	bic.w	r2, r2, #1
 800671e:	601a      	str	r2, [r3, #0]
 8006720:	e007      	b.n	8006732 <HAL_DMA_IRQHandler+0x8da>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	681a      	ldr	r2, [r3, #0]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f022 0201 	bic.w	r2, r2, #1
 8006730:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	3301      	adds	r3, #1
 8006736:	60fb      	str	r3, [r7, #12]
 8006738:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800673a:	429a      	cmp	r2, r3
 800673c:	d307      	bcc.n	800674e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f003 0301 	and.w	r3, r3, #1
 8006748:	2b00      	cmp	r3, #0
 800674a:	d1f2      	bne.n	8006732 <HAL_DMA_IRQHandler+0x8da>
 800674c:	e000      	b.n	8006750 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800674e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f003 0301 	and.w	r3, r3, #1
 800675a:	2b00      	cmp	r3, #0
 800675c:	d004      	beq.n	8006768 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2203      	movs	r2, #3
 8006762:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8006766:	e003      	b.n	8006770 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2201      	movs	r2, #1
 800676c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2200      	movs	r2, #0
 8006774:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800677c:	2b00      	cmp	r3, #0
 800677e:	f000 8272 	beq.w	8006c66 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006786:	6878      	ldr	r0, [r7, #4]
 8006788:	4798      	blx	r3
 800678a:	e26c      	b.n	8006c66 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4a43      	ldr	r2, [pc, #268]	; (80068a0 <HAL_DMA_IRQHandler+0xa48>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d022      	beq.n	80067dc <HAL_DMA_IRQHandler+0x984>
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4a42      	ldr	r2, [pc, #264]	; (80068a4 <HAL_DMA_IRQHandler+0xa4c>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d01d      	beq.n	80067dc <HAL_DMA_IRQHandler+0x984>
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	4a40      	ldr	r2, [pc, #256]	; (80068a8 <HAL_DMA_IRQHandler+0xa50>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d018      	beq.n	80067dc <HAL_DMA_IRQHandler+0x984>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4a3f      	ldr	r2, [pc, #252]	; (80068ac <HAL_DMA_IRQHandler+0xa54>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d013      	beq.n	80067dc <HAL_DMA_IRQHandler+0x984>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	4a3d      	ldr	r2, [pc, #244]	; (80068b0 <HAL_DMA_IRQHandler+0xa58>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d00e      	beq.n	80067dc <HAL_DMA_IRQHandler+0x984>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	4a3c      	ldr	r2, [pc, #240]	; (80068b4 <HAL_DMA_IRQHandler+0xa5c>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d009      	beq.n	80067dc <HAL_DMA_IRQHandler+0x984>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	4a3a      	ldr	r2, [pc, #232]	; (80068b8 <HAL_DMA_IRQHandler+0xa60>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d004      	beq.n	80067dc <HAL_DMA_IRQHandler+0x984>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	4a39      	ldr	r2, [pc, #228]	; (80068bc <HAL_DMA_IRQHandler+0xa64>)
 80067d8:	4293      	cmp	r3, r2
 80067da:	d101      	bne.n	80067e0 <HAL_DMA_IRQHandler+0x988>
 80067dc:	2301      	movs	r3, #1
 80067de:	e000      	b.n	80067e2 <HAL_DMA_IRQHandler+0x98a>
 80067e0:	2300      	movs	r3, #0
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	f000 823f 	beq.w	8006c66 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067f4:	f003 031f 	and.w	r3, r3, #31
 80067f8:	2204      	movs	r2, #4
 80067fa:	409a      	lsls	r2, r3
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	4013      	ands	r3, r2
 8006800:	2b00      	cmp	r3, #0
 8006802:	f000 80cd 	beq.w	80069a0 <HAL_DMA_IRQHandler+0xb48>
 8006806:	693b      	ldr	r3, [r7, #16]
 8006808:	f003 0304 	and.w	r3, r3, #4
 800680c:	2b00      	cmp	r3, #0
 800680e:	f000 80c7 	beq.w	80069a0 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006816:	f003 031f 	and.w	r3, r3, #31
 800681a:	2204      	movs	r2, #4
 800681c:	409a      	lsls	r2, r3
 800681e:	69fb      	ldr	r3, [r7, #28]
 8006820:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006822:	693b      	ldr	r3, [r7, #16]
 8006824:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006828:	2b00      	cmp	r3, #0
 800682a:	d049      	beq.n	80068c0 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800682c:	693b      	ldr	r3, [r7, #16]
 800682e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006832:	2b00      	cmp	r3, #0
 8006834:	d109      	bne.n	800684a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800683a:	2b00      	cmp	r3, #0
 800683c:	f000 8210 	beq.w	8006c60 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006844:	6878      	ldr	r0, [r7, #4]
 8006846:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006848:	e20a      	b.n	8006c60 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800684e:	2b00      	cmp	r3, #0
 8006850:	f000 8206 	beq.w	8006c60 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006858:	6878      	ldr	r0, [r7, #4]
 800685a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800685c:	e200      	b.n	8006c60 <HAL_DMA_IRQHandler+0xe08>
 800685e:	bf00      	nop
 8006860:	40020010 	.word	0x40020010
 8006864:	40020028 	.word	0x40020028
 8006868:	40020040 	.word	0x40020040
 800686c:	40020058 	.word	0x40020058
 8006870:	40020070 	.word	0x40020070
 8006874:	40020088 	.word	0x40020088
 8006878:	400200a0 	.word	0x400200a0
 800687c:	400200b8 	.word	0x400200b8
 8006880:	40020410 	.word	0x40020410
 8006884:	40020428 	.word	0x40020428
 8006888:	40020440 	.word	0x40020440
 800688c:	40020458 	.word	0x40020458
 8006890:	40020470 	.word	0x40020470
 8006894:	40020488 	.word	0x40020488
 8006898:	400204a0 	.word	0x400204a0
 800689c:	400204b8 	.word	0x400204b8
 80068a0:	58025408 	.word	0x58025408
 80068a4:	5802541c 	.word	0x5802541c
 80068a8:	58025430 	.word	0x58025430
 80068ac:	58025444 	.word	0x58025444
 80068b0:	58025458 	.word	0x58025458
 80068b4:	5802546c 	.word	0x5802546c
 80068b8:	58025480 	.word	0x58025480
 80068bc:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	f003 0320 	and.w	r3, r3, #32
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d160      	bne.n	800698c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4a8c      	ldr	r2, [pc, #560]	; (8006b00 <HAL_DMA_IRQHandler+0xca8>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d04a      	beq.n	800696a <HAL_DMA_IRQHandler+0xb12>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a8a      	ldr	r2, [pc, #552]	; (8006b04 <HAL_DMA_IRQHandler+0xcac>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d045      	beq.n	800696a <HAL_DMA_IRQHandler+0xb12>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a89      	ldr	r2, [pc, #548]	; (8006b08 <HAL_DMA_IRQHandler+0xcb0>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d040      	beq.n	800696a <HAL_DMA_IRQHandler+0xb12>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a87      	ldr	r2, [pc, #540]	; (8006b0c <HAL_DMA_IRQHandler+0xcb4>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d03b      	beq.n	800696a <HAL_DMA_IRQHandler+0xb12>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a86      	ldr	r2, [pc, #536]	; (8006b10 <HAL_DMA_IRQHandler+0xcb8>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d036      	beq.n	800696a <HAL_DMA_IRQHandler+0xb12>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a84      	ldr	r2, [pc, #528]	; (8006b14 <HAL_DMA_IRQHandler+0xcbc>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d031      	beq.n	800696a <HAL_DMA_IRQHandler+0xb12>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a83      	ldr	r2, [pc, #524]	; (8006b18 <HAL_DMA_IRQHandler+0xcc0>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d02c      	beq.n	800696a <HAL_DMA_IRQHandler+0xb12>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a81      	ldr	r2, [pc, #516]	; (8006b1c <HAL_DMA_IRQHandler+0xcc4>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d027      	beq.n	800696a <HAL_DMA_IRQHandler+0xb12>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a80      	ldr	r2, [pc, #512]	; (8006b20 <HAL_DMA_IRQHandler+0xcc8>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d022      	beq.n	800696a <HAL_DMA_IRQHandler+0xb12>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a7e      	ldr	r2, [pc, #504]	; (8006b24 <HAL_DMA_IRQHandler+0xccc>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d01d      	beq.n	800696a <HAL_DMA_IRQHandler+0xb12>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a7d      	ldr	r2, [pc, #500]	; (8006b28 <HAL_DMA_IRQHandler+0xcd0>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d018      	beq.n	800696a <HAL_DMA_IRQHandler+0xb12>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	4a7b      	ldr	r2, [pc, #492]	; (8006b2c <HAL_DMA_IRQHandler+0xcd4>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d013      	beq.n	800696a <HAL_DMA_IRQHandler+0xb12>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	4a7a      	ldr	r2, [pc, #488]	; (8006b30 <HAL_DMA_IRQHandler+0xcd8>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d00e      	beq.n	800696a <HAL_DMA_IRQHandler+0xb12>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a78      	ldr	r2, [pc, #480]	; (8006b34 <HAL_DMA_IRQHandler+0xcdc>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d009      	beq.n	800696a <HAL_DMA_IRQHandler+0xb12>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4a77      	ldr	r2, [pc, #476]	; (8006b38 <HAL_DMA_IRQHandler+0xce0>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d004      	beq.n	800696a <HAL_DMA_IRQHandler+0xb12>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	4a75      	ldr	r2, [pc, #468]	; (8006b3c <HAL_DMA_IRQHandler+0xce4>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d108      	bne.n	800697c <HAL_DMA_IRQHandler+0xb24>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	681a      	ldr	r2, [r3, #0]
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f022 0208 	bic.w	r2, r2, #8
 8006978:	601a      	str	r2, [r3, #0]
 800697a:	e007      	b.n	800698c <HAL_DMA_IRQHandler+0xb34>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	681a      	ldr	r2, [r3, #0]
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f022 0204 	bic.w	r2, r2, #4
 800698a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006990:	2b00      	cmp	r3, #0
 8006992:	f000 8165 	beq.w	8006c60 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800699e:	e15f      	b.n	8006c60 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80069a4:	f003 031f 	and.w	r3, r3, #31
 80069a8:	2202      	movs	r2, #2
 80069aa:	409a      	lsls	r2, r3
 80069ac:	697b      	ldr	r3, [r7, #20]
 80069ae:	4013      	ands	r3, r2
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	f000 80c5 	beq.w	8006b40 <HAL_DMA_IRQHandler+0xce8>
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	f003 0302 	and.w	r3, r3, #2
 80069bc:	2b00      	cmp	r3, #0
 80069be:	f000 80bf 	beq.w	8006b40 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80069c6:	f003 031f 	and.w	r3, r3, #31
 80069ca:	2202      	movs	r2, #2
 80069cc:	409a      	lsls	r2, r3
 80069ce:	69fb      	ldr	r3, [r7, #28]
 80069d0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80069d2:	693b      	ldr	r3, [r7, #16]
 80069d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d018      	beq.n	8006a0e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d109      	bne.n	80069fa <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	f000 813a 	beq.w	8006c64 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069f4:	6878      	ldr	r0, [r7, #4]
 80069f6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80069f8:	e134      	b.n	8006c64 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	f000 8130 	beq.w	8006c64 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a08:	6878      	ldr	r0, [r7, #4]
 8006a0a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006a0c:	e12a      	b.n	8006c64 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006a0e:	693b      	ldr	r3, [r7, #16]
 8006a10:	f003 0320 	and.w	r3, r3, #32
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d168      	bne.n	8006aea <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a38      	ldr	r2, [pc, #224]	; (8006b00 <HAL_DMA_IRQHandler+0xca8>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d04a      	beq.n	8006ab8 <HAL_DMA_IRQHandler+0xc60>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4a37      	ldr	r2, [pc, #220]	; (8006b04 <HAL_DMA_IRQHandler+0xcac>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d045      	beq.n	8006ab8 <HAL_DMA_IRQHandler+0xc60>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4a35      	ldr	r2, [pc, #212]	; (8006b08 <HAL_DMA_IRQHandler+0xcb0>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d040      	beq.n	8006ab8 <HAL_DMA_IRQHandler+0xc60>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	4a34      	ldr	r2, [pc, #208]	; (8006b0c <HAL_DMA_IRQHandler+0xcb4>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d03b      	beq.n	8006ab8 <HAL_DMA_IRQHandler+0xc60>
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4a32      	ldr	r2, [pc, #200]	; (8006b10 <HAL_DMA_IRQHandler+0xcb8>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d036      	beq.n	8006ab8 <HAL_DMA_IRQHandler+0xc60>
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4a31      	ldr	r2, [pc, #196]	; (8006b14 <HAL_DMA_IRQHandler+0xcbc>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d031      	beq.n	8006ab8 <HAL_DMA_IRQHandler+0xc60>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4a2f      	ldr	r2, [pc, #188]	; (8006b18 <HAL_DMA_IRQHandler+0xcc0>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d02c      	beq.n	8006ab8 <HAL_DMA_IRQHandler+0xc60>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4a2e      	ldr	r2, [pc, #184]	; (8006b1c <HAL_DMA_IRQHandler+0xcc4>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d027      	beq.n	8006ab8 <HAL_DMA_IRQHandler+0xc60>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4a2c      	ldr	r2, [pc, #176]	; (8006b20 <HAL_DMA_IRQHandler+0xcc8>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d022      	beq.n	8006ab8 <HAL_DMA_IRQHandler+0xc60>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	4a2b      	ldr	r2, [pc, #172]	; (8006b24 <HAL_DMA_IRQHandler+0xccc>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d01d      	beq.n	8006ab8 <HAL_DMA_IRQHandler+0xc60>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	4a29      	ldr	r2, [pc, #164]	; (8006b28 <HAL_DMA_IRQHandler+0xcd0>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d018      	beq.n	8006ab8 <HAL_DMA_IRQHandler+0xc60>
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	4a28      	ldr	r2, [pc, #160]	; (8006b2c <HAL_DMA_IRQHandler+0xcd4>)
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	d013      	beq.n	8006ab8 <HAL_DMA_IRQHandler+0xc60>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4a26      	ldr	r2, [pc, #152]	; (8006b30 <HAL_DMA_IRQHandler+0xcd8>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d00e      	beq.n	8006ab8 <HAL_DMA_IRQHandler+0xc60>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a25      	ldr	r2, [pc, #148]	; (8006b34 <HAL_DMA_IRQHandler+0xcdc>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d009      	beq.n	8006ab8 <HAL_DMA_IRQHandler+0xc60>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4a23      	ldr	r2, [pc, #140]	; (8006b38 <HAL_DMA_IRQHandler+0xce0>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d004      	beq.n	8006ab8 <HAL_DMA_IRQHandler+0xc60>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4a22      	ldr	r2, [pc, #136]	; (8006b3c <HAL_DMA_IRQHandler+0xce4>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d108      	bne.n	8006aca <HAL_DMA_IRQHandler+0xc72>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	681a      	ldr	r2, [r3, #0]
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f022 0214 	bic.w	r2, r2, #20
 8006ac6:	601a      	str	r2, [r3, #0]
 8006ac8:	e007      	b.n	8006ada <HAL_DMA_IRQHandler+0xc82>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	681a      	ldr	r2, [r3, #0]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f022 020a 	bic.w	r2, r2, #10
 8006ad8:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2201      	movs	r2, #1
 8006ade:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	f000 80b8 	beq.w	8006c64 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006af8:	6878      	ldr	r0, [r7, #4]
 8006afa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006afc:	e0b2      	b.n	8006c64 <HAL_DMA_IRQHandler+0xe0c>
 8006afe:	bf00      	nop
 8006b00:	40020010 	.word	0x40020010
 8006b04:	40020028 	.word	0x40020028
 8006b08:	40020040 	.word	0x40020040
 8006b0c:	40020058 	.word	0x40020058
 8006b10:	40020070 	.word	0x40020070
 8006b14:	40020088 	.word	0x40020088
 8006b18:	400200a0 	.word	0x400200a0
 8006b1c:	400200b8 	.word	0x400200b8
 8006b20:	40020410 	.word	0x40020410
 8006b24:	40020428 	.word	0x40020428
 8006b28:	40020440 	.word	0x40020440
 8006b2c:	40020458 	.word	0x40020458
 8006b30:	40020470 	.word	0x40020470
 8006b34:	40020488 	.word	0x40020488
 8006b38:	400204a0 	.word	0x400204a0
 8006b3c:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b44:	f003 031f 	and.w	r3, r3, #31
 8006b48:	2208      	movs	r2, #8
 8006b4a:	409a      	lsls	r2, r3
 8006b4c:	697b      	ldr	r3, [r7, #20]
 8006b4e:	4013      	ands	r3, r2
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	f000 8088 	beq.w	8006c66 <HAL_DMA_IRQHandler+0xe0e>
 8006b56:	693b      	ldr	r3, [r7, #16]
 8006b58:	f003 0308 	and.w	r3, r3, #8
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	f000 8082 	beq.w	8006c66 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	4a41      	ldr	r2, [pc, #260]	; (8006c6c <HAL_DMA_IRQHandler+0xe14>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d04a      	beq.n	8006c02 <HAL_DMA_IRQHandler+0xdaa>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a3f      	ldr	r2, [pc, #252]	; (8006c70 <HAL_DMA_IRQHandler+0xe18>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d045      	beq.n	8006c02 <HAL_DMA_IRQHandler+0xdaa>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	4a3e      	ldr	r2, [pc, #248]	; (8006c74 <HAL_DMA_IRQHandler+0xe1c>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d040      	beq.n	8006c02 <HAL_DMA_IRQHandler+0xdaa>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4a3c      	ldr	r2, [pc, #240]	; (8006c78 <HAL_DMA_IRQHandler+0xe20>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d03b      	beq.n	8006c02 <HAL_DMA_IRQHandler+0xdaa>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4a3b      	ldr	r2, [pc, #236]	; (8006c7c <HAL_DMA_IRQHandler+0xe24>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d036      	beq.n	8006c02 <HAL_DMA_IRQHandler+0xdaa>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	4a39      	ldr	r2, [pc, #228]	; (8006c80 <HAL_DMA_IRQHandler+0xe28>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d031      	beq.n	8006c02 <HAL_DMA_IRQHandler+0xdaa>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4a38      	ldr	r2, [pc, #224]	; (8006c84 <HAL_DMA_IRQHandler+0xe2c>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d02c      	beq.n	8006c02 <HAL_DMA_IRQHandler+0xdaa>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	4a36      	ldr	r2, [pc, #216]	; (8006c88 <HAL_DMA_IRQHandler+0xe30>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d027      	beq.n	8006c02 <HAL_DMA_IRQHandler+0xdaa>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	4a35      	ldr	r2, [pc, #212]	; (8006c8c <HAL_DMA_IRQHandler+0xe34>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d022      	beq.n	8006c02 <HAL_DMA_IRQHandler+0xdaa>
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	4a33      	ldr	r2, [pc, #204]	; (8006c90 <HAL_DMA_IRQHandler+0xe38>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d01d      	beq.n	8006c02 <HAL_DMA_IRQHandler+0xdaa>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4a32      	ldr	r2, [pc, #200]	; (8006c94 <HAL_DMA_IRQHandler+0xe3c>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d018      	beq.n	8006c02 <HAL_DMA_IRQHandler+0xdaa>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	4a30      	ldr	r2, [pc, #192]	; (8006c98 <HAL_DMA_IRQHandler+0xe40>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d013      	beq.n	8006c02 <HAL_DMA_IRQHandler+0xdaa>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	4a2f      	ldr	r2, [pc, #188]	; (8006c9c <HAL_DMA_IRQHandler+0xe44>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d00e      	beq.n	8006c02 <HAL_DMA_IRQHandler+0xdaa>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	4a2d      	ldr	r2, [pc, #180]	; (8006ca0 <HAL_DMA_IRQHandler+0xe48>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d009      	beq.n	8006c02 <HAL_DMA_IRQHandler+0xdaa>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a2c      	ldr	r2, [pc, #176]	; (8006ca4 <HAL_DMA_IRQHandler+0xe4c>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d004      	beq.n	8006c02 <HAL_DMA_IRQHandler+0xdaa>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4a2a      	ldr	r2, [pc, #168]	; (8006ca8 <HAL_DMA_IRQHandler+0xe50>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d108      	bne.n	8006c14 <HAL_DMA_IRQHandler+0xdbc>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	681a      	ldr	r2, [r3, #0]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f022 021c 	bic.w	r2, r2, #28
 8006c10:	601a      	str	r2, [r3, #0]
 8006c12:	e007      	b.n	8006c24 <HAL_DMA_IRQHandler+0xdcc>
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	681a      	ldr	r2, [r3, #0]
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f022 020e 	bic.w	r2, r2, #14
 8006c22:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c28:	f003 031f 	and.w	r3, r3, #31
 8006c2c:	2201      	movs	r2, #1
 8006c2e:	409a      	lsls	r2, r3
 8006c30:	69fb      	ldr	r3, [r7, #28]
 8006c32:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2201      	movs	r2, #1
 8006c38:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2201      	movs	r2, #1
 8006c3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2200      	movs	r2, #0
 8006c46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d009      	beq.n	8006c66 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	4798      	blx	r3
 8006c5a:	e004      	b.n	8006c66 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8006c5c:	bf00      	nop
 8006c5e:	e002      	b.n	8006c66 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006c60:	bf00      	nop
 8006c62:	e000      	b.n	8006c66 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006c64:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006c66:	3728      	adds	r7, #40	; 0x28
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	bd80      	pop	{r7, pc}
 8006c6c:	40020010 	.word	0x40020010
 8006c70:	40020028 	.word	0x40020028
 8006c74:	40020040 	.word	0x40020040
 8006c78:	40020058 	.word	0x40020058
 8006c7c:	40020070 	.word	0x40020070
 8006c80:	40020088 	.word	0x40020088
 8006c84:	400200a0 	.word	0x400200a0
 8006c88:	400200b8 	.word	0x400200b8
 8006c8c:	40020410 	.word	0x40020410
 8006c90:	40020428 	.word	0x40020428
 8006c94:	40020440 	.word	0x40020440
 8006c98:	40020458 	.word	0x40020458
 8006c9c:	40020470 	.word	0x40020470
 8006ca0:	40020488 	.word	0x40020488
 8006ca4:	400204a0 	.word	0x400204a0
 8006ca8:	400204b8 	.word	0x400204b8

08006cac <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006cac:	b480      	push	{r7}
 8006cae:	b087      	sub	sp, #28
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	60f8      	str	r0, [r7, #12]
 8006cb4:	60b9      	str	r1, [r7, #8]
 8006cb6:	607a      	str	r2, [r7, #4]
 8006cb8:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cbe:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cc4:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	4a84      	ldr	r2, [pc, #528]	; (8006edc <DMA_SetConfig+0x230>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d072      	beq.n	8006db6 <DMA_SetConfig+0x10a>
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4a82      	ldr	r2, [pc, #520]	; (8006ee0 <DMA_SetConfig+0x234>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d06d      	beq.n	8006db6 <DMA_SetConfig+0x10a>
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4a81      	ldr	r2, [pc, #516]	; (8006ee4 <DMA_SetConfig+0x238>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d068      	beq.n	8006db6 <DMA_SetConfig+0x10a>
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	4a7f      	ldr	r2, [pc, #508]	; (8006ee8 <DMA_SetConfig+0x23c>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d063      	beq.n	8006db6 <DMA_SetConfig+0x10a>
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	4a7e      	ldr	r2, [pc, #504]	; (8006eec <DMA_SetConfig+0x240>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d05e      	beq.n	8006db6 <DMA_SetConfig+0x10a>
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4a7c      	ldr	r2, [pc, #496]	; (8006ef0 <DMA_SetConfig+0x244>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d059      	beq.n	8006db6 <DMA_SetConfig+0x10a>
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	4a7b      	ldr	r2, [pc, #492]	; (8006ef4 <DMA_SetConfig+0x248>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d054      	beq.n	8006db6 <DMA_SetConfig+0x10a>
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a79      	ldr	r2, [pc, #484]	; (8006ef8 <DMA_SetConfig+0x24c>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d04f      	beq.n	8006db6 <DMA_SetConfig+0x10a>
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4a78      	ldr	r2, [pc, #480]	; (8006efc <DMA_SetConfig+0x250>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d04a      	beq.n	8006db6 <DMA_SetConfig+0x10a>
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	4a76      	ldr	r2, [pc, #472]	; (8006f00 <DMA_SetConfig+0x254>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d045      	beq.n	8006db6 <DMA_SetConfig+0x10a>
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4a75      	ldr	r2, [pc, #468]	; (8006f04 <DMA_SetConfig+0x258>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d040      	beq.n	8006db6 <DMA_SetConfig+0x10a>
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a73      	ldr	r2, [pc, #460]	; (8006f08 <DMA_SetConfig+0x25c>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d03b      	beq.n	8006db6 <DMA_SetConfig+0x10a>
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4a72      	ldr	r2, [pc, #456]	; (8006f0c <DMA_SetConfig+0x260>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d036      	beq.n	8006db6 <DMA_SetConfig+0x10a>
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a70      	ldr	r2, [pc, #448]	; (8006f10 <DMA_SetConfig+0x264>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d031      	beq.n	8006db6 <DMA_SetConfig+0x10a>
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4a6f      	ldr	r2, [pc, #444]	; (8006f14 <DMA_SetConfig+0x268>)
 8006d58:	4293      	cmp	r3, r2
 8006d5a:	d02c      	beq.n	8006db6 <DMA_SetConfig+0x10a>
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	4a6d      	ldr	r2, [pc, #436]	; (8006f18 <DMA_SetConfig+0x26c>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d027      	beq.n	8006db6 <DMA_SetConfig+0x10a>
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4a6c      	ldr	r2, [pc, #432]	; (8006f1c <DMA_SetConfig+0x270>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d022      	beq.n	8006db6 <DMA_SetConfig+0x10a>
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4a6a      	ldr	r2, [pc, #424]	; (8006f20 <DMA_SetConfig+0x274>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d01d      	beq.n	8006db6 <DMA_SetConfig+0x10a>
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4a69      	ldr	r2, [pc, #420]	; (8006f24 <DMA_SetConfig+0x278>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d018      	beq.n	8006db6 <DMA_SetConfig+0x10a>
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	4a67      	ldr	r2, [pc, #412]	; (8006f28 <DMA_SetConfig+0x27c>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d013      	beq.n	8006db6 <DMA_SetConfig+0x10a>
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	4a66      	ldr	r2, [pc, #408]	; (8006f2c <DMA_SetConfig+0x280>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d00e      	beq.n	8006db6 <DMA_SetConfig+0x10a>
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a64      	ldr	r2, [pc, #400]	; (8006f30 <DMA_SetConfig+0x284>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d009      	beq.n	8006db6 <DMA_SetConfig+0x10a>
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4a63      	ldr	r2, [pc, #396]	; (8006f34 <DMA_SetConfig+0x288>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d004      	beq.n	8006db6 <DMA_SetConfig+0x10a>
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4a61      	ldr	r2, [pc, #388]	; (8006f38 <DMA_SetConfig+0x28c>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d101      	bne.n	8006dba <DMA_SetConfig+0x10e>
 8006db6:	2301      	movs	r3, #1
 8006db8:	e000      	b.n	8006dbc <DMA_SetConfig+0x110>
 8006dba:	2300      	movs	r3, #0
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d00d      	beq.n	8006ddc <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006dc4:	68fa      	ldr	r2, [r7, #12]
 8006dc6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006dc8:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d004      	beq.n	8006ddc <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006dd6:	68fa      	ldr	r2, [r7, #12]
 8006dd8:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006dda:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a3e      	ldr	r2, [pc, #248]	; (8006edc <DMA_SetConfig+0x230>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d04a      	beq.n	8006e7c <DMA_SetConfig+0x1d0>
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a3d      	ldr	r2, [pc, #244]	; (8006ee0 <DMA_SetConfig+0x234>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d045      	beq.n	8006e7c <DMA_SetConfig+0x1d0>
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a3b      	ldr	r2, [pc, #236]	; (8006ee4 <DMA_SetConfig+0x238>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d040      	beq.n	8006e7c <DMA_SetConfig+0x1d0>
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	4a3a      	ldr	r2, [pc, #232]	; (8006ee8 <DMA_SetConfig+0x23c>)
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d03b      	beq.n	8006e7c <DMA_SetConfig+0x1d0>
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4a38      	ldr	r2, [pc, #224]	; (8006eec <DMA_SetConfig+0x240>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d036      	beq.n	8006e7c <DMA_SetConfig+0x1d0>
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	4a37      	ldr	r2, [pc, #220]	; (8006ef0 <DMA_SetConfig+0x244>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d031      	beq.n	8006e7c <DMA_SetConfig+0x1d0>
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	4a35      	ldr	r2, [pc, #212]	; (8006ef4 <DMA_SetConfig+0x248>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d02c      	beq.n	8006e7c <DMA_SetConfig+0x1d0>
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	4a34      	ldr	r2, [pc, #208]	; (8006ef8 <DMA_SetConfig+0x24c>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d027      	beq.n	8006e7c <DMA_SetConfig+0x1d0>
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	4a32      	ldr	r2, [pc, #200]	; (8006efc <DMA_SetConfig+0x250>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d022      	beq.n	8006e7c <DMA_SetConfig+0x1d0>
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	4a31      	ldr	r2, [pc, #196]	; (8006f00 <DMA_SetConfig+0x254>)
 8006e3c:	4293      	cmp	r3, r2
 8006e3e:	d01d      	beq.n	8006e7c <DMA_SetConfig+0x1d0>
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4a2f      	ldr	r2, [pc, #188]	; (8006f04 <DMA_SetConfig+0x258>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d018      	beq.n	8006e7c <DMA_SetConfig+0x1d0>
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	4a2e      	ldr	r2, [pc, #184]	; (8006f08 <DMA_SetConfig+0x25c>)
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d013      	beq.n	8006e7c <DMA_SetConfig+0x1d0>
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	4a2c      	ldr	r2, [pc, #176]	; (8006f0c <DMA_SetConfig+0x260>)
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d00e      	beq.n	8006e7c <DMA_SetConfig+0x1d0>
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	4a2b      	ldr	r2, [pc, #172]	; (8006f10 <DMA_SetConfig+0x264>)
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d009      	beq.n	8006e7c <DMA_SetConfig+0x1d0>
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	4a29      	ldr	r2, [pc, #164]	; (8006f14 <DMA_SetConfig+0x268>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d004      	beq.n	8006e7c <DMA_SetConfig+0x1d0>
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	4a28      	ldr	r2, [pc, #160]	; (8006f18 <DMA_SetConfig+0x26c>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d101      	bne.n	8006e80 <DMA_SetConfig+0x1d4>
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	e000      	b.n	8006e82 <DMA_SetConfig+0x1d6>
 8006e80:	2300      	movs	r3, #0
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d05a      	beq.n	8006f3c <DMA_SetConfig+0x290>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e8a:	f003 031f 	and.w	r3, r3, #31
 8006e8e:	223f      	movs	r2, #63	; 0x3f
 8006e90:	409a      	lsls	r2, r3
 8006e92:	697b      	ldr	r3, [r7, #20]
 8006e94:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	681a      	ldr	r2, [r3, #0]
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006ea4:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	683a      	ldr	r2, [r7, #0]
 8006eac:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	689b      	ldr	r3, [r3, #8]
 8006eb2:	2b40      	cmp	r3, #64	; 0x40
 8006eb4:	d108      	bne.n	8006ec8 <DMA_SetConfig+0x21c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	687a      	ldr	r2, [r7, #4]
 8006ebc:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	68ba      	ldr	r2, [r7, #8]
 8006ec4:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006ec6:	e087      	b.n	8006fd8 <DMA_SetConfig+0x32c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	68ba      	ldr	r2, [r7, #8]
 8006ece:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	687a      	ldr	r2, [r7, #4]
 8006ed6:	60da      	str	r2, [r3, #12]
}
 8006ed8:	e07e      	b.n	8006fd8 <DMA_SetConfig+0x32c>
 8006eda:	bf00      	nop
 8006edc:	40020010 	.word	0x40020010
 8006ee0:	40020028 	.word	0x40020028
 8006ee4:	40020040 	.word	0x40020040
 8006ee8:	40020058 	.word	0x40020058
 8006eec:	40020070 	.word	0x40020070
 8006ef0:	40020088 	.word	0x40020088
 8006ef4:	400200a0 	.word	0x400200a0
 8006ef8:	400200b8 	.word	0x400200b8
 8006efc:	40020410 	.word	0x40020410
 8006f00:	40020428 	.word	0x40020428
 8006f04:	40020440 	.word	0x40020440
 8006f08:	40020458 	.word	0x40020458
 8006f0c:	40020470 	.word	0x40020470
 8006f10:	40020488 	.word	0x40020488
 8006f14:	400204a0 	.word	0x400204a0
 8006f18:	400204b8 	.word	0x400204b8
 8006f1c:	58025408 	.word	0x58025408
 8006f20:	5802541c 	.word	0x5802541c
 8006f24:	58025430 	.word	0x58025430
 8006f28:	58025444 	.word	0x58025444
 8006f2c:	58025458 	.word	0x58025458
 8006f30:	5802546c 	.word	0x5802546c
 8006f34:	58025480 	.word	0x58025480
 8006f38:	58025494 	.word	0x58025494
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4a28      	ldr	r2, [pc, #160]	; (8006fe4 <DMA_SetConfig+0x338>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d022      	beq.n	8006f8c <DMA_SetConfig+0x2e0>
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	4a27      	ldr	r2, [pc, #156]	; (8006fe8 <DMA_SetConfig+0x33c>)
 8006f4c:	4293      	cmp	r3, r2
 8006f4e:	d01d      	beq.n	8006f8c <DMA_SetConfig+0x2e0>
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	4a25      	ldr	r2, [pc, #148]	; (8006fec <DMA_SetConfig+0x340>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d018      	beq.n	8006f8c <DMA_SetConfig+0x2e0>
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	4a24      	ldr	r2, [pc, #144]	; (8006ff0 <DMA_SetConfig+0x344>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d013      	beq.n	8006f8c <DMA_SetConfig+0x2e0>
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	4a22      	ldr	r2, [pc, #136]	; (8006ff4 <DMA_SetConfig+0x348>)
 8006f6a:	4293      	cmp	r3, r2
 8006f6c:	d00e      	beq.n	8006f8c <DMA_SetConfig+0x2e0>
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	4a21      	ldr	r2, [pc, #132]	; (8006ff8 <DMA_SetConfig+0x34c>)
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d009      	beq.n	8006f8c <DMA_SetConfig+0x2e0>
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	4a1f      	ldr	r2, [pc, #124]	; (8006ffc <DMA_SetConfig+0x350>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d004      	beq.n	8006f8c <DMA_SetConfig+0x2e0>
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4a1e      	ldr	r2, [pc, #120]	; (8007000 <DMA_SetConfig+0x354>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d101      	bne.n	8006f90 <DMA_SetConfig+0x2e4>
 8006f8c:	2301      	movs	r3, #1
 8006f8e:	e000      	b.n	8006f92 <DMA_SetConfig+0x2e6>
 8006f90:	2300      	movs	r3, #0
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d020      	beq.n	8006fd8 <DMA_SetConfig+0x32c>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f9a:	f003 031f 	and.w	r3, r3, #31
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	409a      	lsls	r2, r3
 8006fa2:	693b      	ldr	r3, [r7, #16]
 8006fa4:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	683a      	ldr	r2, [r7, #0]
 8006fac:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	689b      	ldr	r3, [r3, #8]
 8006fb2:	2b40      	cmp	r3, #64	; 0x40
 8006fb4:	d108      	bne.n	8006fc8 <DMA_SetConfig+0x31c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	687a      	ldr	r2, [r7, #4]
 8006fbc:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	68ba      	ldr	r2, [r7, #8]
 8006fc4:	60da      	str	r2, [r3, #12]
}
 8006fc6:	e007      	b.n	8006fd8 <DMA_SetConfig+0x32c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	68ba      	ldr	r2, [r7, #8]
 8006fce:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	687a      	ldr	r2, [r7, #4]
 8006fd6:	60da      	str	r2, [r3, #12]
}
 8006fd8:	bf00      	nop
 8006fda:	371c      	adds	r7, #28
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe2:	4770      	bx	lr
 8006fe4:	58025408 	.word	0x58025408
 8006fe8:	5802541c 	.word	0x5802541c
 8006fec:	58025430 	.word	0x58025430
 8006ff0:	58025444 	.word	0x58025444
 8006ff4:	58025458 	.word	0x58025458
 8006ff8:	5802546c 	.word	0x5802546c
 8006ffc:	58025480 	.word	0x58025480
 8007000:	58025494 	.word	0x58025494

08007004 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007004:	b480      	push	{r7}
 8007006:	b085      	sub	sp, #20
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4a42      	ldr	r2, [pc, #264]	; (800711c <DMA_CalcBaseAndBitshift+0x118>)
 8007012:	4293      	cmp	r3, r2
 8007014:	d04a      	beq.n	80070ac <DMA_CalcBaseAndBitshift+0xa8>
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	4a41      	ldr	r2, [pc, #260]	; (8007120 <DMA_CalcBaseAndBitshift+0x11c>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d045      	beq.n	80070ac <DMA_CalcBaseAndBitshift+0xa8>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4a3f      	ldr	r2, [pc, #252]	; (8007124 <DMA_CalcBaseAndBitshift+0x120>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d040      	beq.n	80070ac <DMA_CalcBaseAndBitshift+0xa8>
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	4a3e      	ldr	r2, [pc, #248]	; (8007128 <DMA_CalcBaseAndBitshift+0x124>)
 8007030:	4293      	cmp	r3, r2
 8007032:	d03b      	beq.n	80070ac <DMA_CalcBaseAndBitshift+0xa8>
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	4a3c      	ldr	r2, [pc, #240]	; (800712c <DMA_CalcBaseAndBitshift+0x128>)
 800703a:	4293      	cmp	r3, r2
 800703c:	d036      	beq.n	80070ac <DMA_CalcBaseAndBitshift+0xa8>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	4a3b      	ldr	r2, [pc, #236]	; (8007130 <DMA_CalcBaseAndBitshift+0x12c>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d031      	beq.n	80070ac <DMA_CalcBaseAndBitshift+0xa8>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	4a39      	ldr	r2, [pc, #228]	; (8007134 <DMA_CalcBaseAndBitshift+0x130>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d02c      	beq.n	80070ac <DMA_CalcBaseAndBitshift+0xa8>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a38      	ldr	r2, [pc, #224]	; (8007138 <DMA_CalcBaseAndBitshift+0x134>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d027      	beq.n	80070ac <DMA_CalcBaseAndBitshift+0xa8>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	4a36      	ldr	r2, [pc, #216]	; (800713c <DMA_CalcBaseAndBitshift+0x138>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d022      	beq.n	80070ac <DMA_CalcBaseAndBitshift+0xa8>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	4a35      	ldr	r2, [pc, #212]	; (8007140 <DMA_CalcBaseAndBitshift+0x13c>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d01d      	beq.n	80070ac <DMA_CalcBaseAndBitshift+0xa8>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4a33      	ldr	r2, [pc, #204]	; (8007144 <DMA_CalcBaseAndBitshift+0x140>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d018      	beq.n	80070ac <DMA_CalcBaseAndBitshift+0xa8>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	4a32      	ldr	r2, [pc, #200]	; (8007148 <DMA_CalcBaseAndBitshift+0x144>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d013      	beq.n	80070ac <DMA_CalcBaseAndBitshift+0xa8>
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4a30      	ldr	r2, [pc, #192]	; (800714c <DMA_CalcBaseAndBitshift+0x148>)
 800708a:	4293      	cmp	r3, r2
 800708c:	d00e      	beq.n	80070ac <DMA_CalcBaseAndBitshift+0xa8>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	4a2f      	ldr	r2, [pc, #188]	; (8007150 <DMA_CalcBaseAndBitshift+0x14c>)
 8007094:	4293      	cmp	r3, r2
 8007096:	d009      	beq.n	80070ac <DMA_CalcBaseAndBitshift+0xa8>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	4a2d      	ldr	r2, [pc, #180]	; (8007154 <DMA_CalcBaseAndBitshift+0x150>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d004      	beq.n	80070ac <DMA_CalcBaseAndBitshift+0xa8>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	4a2c      	ldr	r2, [pc, #176]	; (8007158 <DMA_CalcBaseAndBitshift+0x154>)
 80070a8:	4293      	cmp	r3, r2
 80070aa:	d101      	bne.n	80070b0 <DMA_CalcBaseAndBitshift+0xac>
 80070ac:	2301      	movs	r3, #1
 80070ae:	e000      	b.n	80070b2 <DMA_CalcBaseAndBitshift+0xae>
 80070b0:	2300      	movs	r3, #0
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d024      	beq.n	8007100 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	b2db      	uxtb	r3, r3
 80070bc:	3b10      	subs	r3, #16
 80070be:	4a27      	ldr	r2, [pc, #156]	; (800715c <DMA_CalcBaseAndBitshift+0x158>)
 80070c0:	fba2 2303 	umull	r2, r3, r2, r3
 80070c4:	091b      	lsrs	r3, r3, #4
 80070c6:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	f003 0307 	and.w	r3, r3, #7
 80070ce:	4a24      	ldr	r2, [pc, #144]	; (8007160 <DMA_CalcBaseAndBitshift+0x15c>)
 80070d0:	5cd3      	ldrb	r3, [r2, r3]
 80070d2:	461a      	mov	r2, r3
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	2b03      	cmp	r3, #3
 80070dc:	d908      	bls.n	80070f0 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	461a      	mov	r2, r3
 80070e4:	4b1f      	ldr	r3, [pc, #124]	; (8007164 <DMA_CalcBaseAndBitshift+0x160>)
 80070e6:	4013      	ands	r3, r2
 80070e8:	1d1a      	adds	r2, r3, #4
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	659a      	str	r2, [r3, #88]	; 0x58
 80070ee:	e00d      	b.n	800710c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	461a      	mov	r2, r3
 80070f6:	4b1b      	ldr	r3, [pc, #108]	; (8007164 <DMA_CalcBaseAndBitshift+0x160>)
 80070f8:	4013      	ands	r3, r2
 80070fa:	687a      	ldr	r2, [r7, #4]
 80070fc:	6593      	str	r3, [r2, #88]	; 0x58
 80070fe:	e005      	b.n	800710c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8007110:	4618      	mov	r0, r3
 8007112:	3714      	adds	r7, #20
 8007114:	46bd      	mov	sp, r7
 8007116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711a:	4770      	bx	lr
 800711c:	40020010 	.word	0x40020010
 8007120:	40020028 	.word	0x40020028
 8007124:	40020040 	.word	0x40020040
 8007128:	40020058 	.word	0x40020058
 800712c:	40020070 	.word	0x40020070
 8007130:	40020088 	.word	0x40020088
 8007134:	400200a0 	.word	0x400200a0
 8007138:	400200b8 	.word	0x400200b8
 800713c:	40020410 	.word	0x40020410
 8007140:	40020428 	.word	0x40020428
 8007144:	40020440 	.word	0x40020440
 8007148:	40020458 	.word	0x40020458
 800714c:	40020470 	.word	0x40020470
 8007150:	40020488 	.word	0x40020488
 8007154:	400204a0 	.word	0x400204a0
 8007158:	400204b8 	.word	0x400204b8
 800715c:	aaaaaaab 	.word	0xaaaaaaab
 8007160:	0800f7c4 	.word	0x0800f7c4
 8007164:	fffffc00 	.word	0xfffffc00

08007168 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007168:	b480      	push	{r7}
 800716a:	b085      	sub	sp, #20
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007170:	2300      	movs	r3, #0
 8007172:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	699b      	ldr	r3, [r3, #24]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d120      	bne.n	80071be <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007180:	2b03      	cmp	r3, #3
 8007182:	d858      	bhi.n	8007236 <DMA_CheckFifoParam+0xce>
 8007184:	a201      	add	r2, pc, #4	; (adr r2, 800718c <DMA_CheckFifoParam+0x24>)
 8007186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800718a:	bf00      	nop
 800718c:	0800719d 	.word	0x0800719d
 8007190:	080071af 	.word	0x080071af
 8007194:	0800719d 	.word	0x0800719d
 8007198:	08007237 	.word	0x08007237
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d048      	beq.n	800723a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80071a8:	2301      	movs	r3, #1
 80071aa:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80071ac:	e045      	b.n	800723a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071b2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80071b6:	d142      	bne.n	800723e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80071b8:	2301      	movs	r3, #1
 80071ba:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80071bc:	e03f      	b.n	800723e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	699b      	ldr	r3, [r3, #24]
 80071c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80071c6:	d123      	bne.n	8007210 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071cc:	2b03      	cmp	r3, #3
 80071ce:	d838      	bhi.n	8007242 <DMA_CheckFifoParam+0xda>
 80071d0:	a201      	add	r2, pc, #4	; (adr r2, 80071d8 <DMA_CheckFifoParam+0x70>)
 80071d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071d6:	bf00      	nop
 80071d8:	080071e9 	.word	0x080071e9
 80071dc:	080071ef 	.word	0x080071ef
 80071e0:	080071e9 	.word	0x080071e9
 80071e4:	08007201 	.word	0x08007201
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80071e8:	2301      	movs	r3, #1
 80071ea:	73fb      	strb	r3, [r7, #15]
        break;
 80071ec:	e030      	b.n	8007250 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d025      	beq.n	8007246 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80071fa:	2301      	movs	r3, #1
 80071fc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80071fe:	e022      	b.n	8007246 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007204:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007208:	d11f      	bne.n	800724a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800720a:	2301      	movs	r3, #1
 800720c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800720e:	e01c      	b.n	800724a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007214:	2b02      	cmp	r3, #2
 8007216:	d902      	bls.n	800721e <DMA_CheckFifoParam+0xb6>
 8007218:	2b03      	cmp	r3, #3
 800721a:	d003      	beq.n	8007224 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800721c:	e018      	b.n	8007250 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800721e:	2301      	movs	r3, #1
 8007220:	73fb      	strb	r3, [r7, #15]
        break;
 8007222:	e015      	b.n	8007250 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007228:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800722c:	2b00      	cmp	r3, #0
 800722e:	d00e      	beq.n	800724e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8007230:	2301      	movs	r3, #1
 8007232:	73fb      	strb	r3, [r7, #15]
    break;
 8007234:	e00b      	b.n	800724e <DMA_CheckFifoParam+0xe6>
        break;
 8007236:	bf00      	nop
 8007238:	e00a      	b.n	8007250 <DMA_CheckFifoParam+0xe8>
        break;
 800723a:	bf00      	nop
 800723c:	e008      	b.n	8007250 <DMA_CheckFifoParam+0xe8>
        break;
 800723e:	bf00      	nop
 8007240:	e006      	b.n	8007250 <DMA_CheckFifoParam+0xe8>
        break;
 8007242:	bf00      	nop
 8007244:	e004      	b.n	8007250 <DMA_CheckFifoParam+0xe8>
        break;
 8007246:	bf00      	nop
 8007248:	e002      	b.n	8007250 <DMA_CheckFifoParam+0xe8>
        break;
 800724a:	bf00      	nop
 800724c:	e000      	b.n	8007250 <DMA_CheckFifoParam+0xe8>
    break;
 800724e:	bf00      	nop
    }
  }

  return status;
 8007250:	7bfb      	ldrb	r3, [r7, #15]
}
 8007252:	4618      	mov	r0, r3
 8007254:	3714      	adds	r7, #20
 8007256:	46bd      	mov	sp, r7
 8007258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725c:	4770      	bx	lr
 800725e:	bf00      	nop

08007260 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007260:	b480      	push	{r7}
 8007262:	b085      	sub	sp, #20
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4a38      	ldr	r2, [pc, #224]	; (8007354 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8007274:	4293      	cmp	r3, r2
 8007276:	d022      	beq.n	80072be <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4a36      	ldr	r2, [pc, #216]	; (8007358 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d01d      	beq.n	80072be <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4a35      	ldr	r2, [pc, #212]	; (800735c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d018      	beq.n	80072be <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4a33      	ldr	r2, [pc, #204]	; (8007360 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d013      	beq.n	80072be <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4a32      	ldr	r2, [pc, #200]	; (8007364 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800729c:	4293      	cmp	r3, r2
 800729e:	d00e      	beq.n	80072be <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4a30      	ldr	r2, [pc, #192]	; (8007368 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d009      	beq.n	80072be <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	4a2f      	ldr	r2, [pc, #188]	; (800736c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d004      	beq.n	80072be <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	4a2d      	ldr	r2, [pc, #180]	; (8007370 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d101      	bne.n	80072c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80072be:	2301      	movs	r3, #1
 80072c0:	e000      	b.n	80072c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80072c2:	2300      	movs	r3, #0
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d01a      	beq.n	80072fe <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	b2db      	uxtb	r3, r3
 80072ce:	3b08      	subs	r3, #8
 80072d0:	4a28      	ldr	r2, [pc, #160]	; (8007374 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80072d2:	fba2 2303 	umull	r2, r3, r2, r3
 80072d6:	091b      	lsrs	r3, r3, #4
 80072d8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80072da:	68fa      	ldr	r2, [r7, #12]
 80072dc:	4b26      	ldr	r3, [pc, #152]	; (8007378 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80072de:	4413      	add	r3, r2
 80072e0:	009b      	lsls	r3, r3, #2
 80072e2:	461a      	mov	r2, r3
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	4a24      	ldr	r2, [pc, #144]	; (800737c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80072ec:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	f003 031f 	and.w	r3, r3, #31
 80072f4:	2201      	movs	r2, #1
 80072f6:	409a      	lsls	r2, r3
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80072fc:	e024      	b.n	8007348 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	b2db      	uxtb	r3, r3
 8007304:	3b10      	subs	r3, #16
 8007306:	4a1e      	ldr	r2, [pc, #120]	; (8007380 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8007308:	fba2 2303 	umull	r2, r3, r2, r3
 800730c:	091b      	lsrs	r3, r3, #4
 800730e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8007310:	68bb      	ldr	r3, [r7, #8]
 8007312:	4a1c      	ldr	r2, [pc, #112]	; (8007384 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8007314:	4293      	cmp	r3, r2
 8007316:	d806      	bhi.n	8007326 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	4a1b      	ldr	r2, [pc, #108]	; (8007388 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800731c:	4293      	cmp	r3, r2
 800731e:	d902      	bls.n	8007326 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	3308      	adds	r3, #8
 8007324:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8007326:	68fa      	ldr	r2, [r7, #12]
 8007328:	4b18      	ldr	r3, [pc, #96]	; (800738c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800732a:	4413      	add	r3, r2
 800732c:	009b      	lsls	r3, r3, #2
 800732e:	461a      	mov	r2, r3
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	4a16      	ldr	r2, [pc, #88]	; (8007390 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8007338:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	f003 031f 	and.w	r3, r3, #31
 8007340:	2201      	movs	r2, #1
 8007342:	409a      	lsls	r2, r3
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007348:	bf00      	nop
 800734a:	3714      	adds	r7, #20
 800734c:	46bd      	mov	sp, r7
 800734e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007352:	4770      	bx	lr
 8007354:	58025408 	.word	0x58025408
 8007358:	5802541c 	.word	0x5802541c
 800735c:	58025430 	.word	0x58025430
 8007360:	58025444 	.word	0x58025444
 8007364:	58025458 	.word	0x58025458
 8007368:	5802546c 	.word	0x5802546c
 800736c:	58025480 	.word	0x58025480
 8007370:	58025494 	.word	0x58025494
 8007374:	cccccccd 	.word	0xcccccccd
 8007378:	16009600 	.word	0x16009600
 800737c:	58025880 	.word	0x58025880
 8007380:	aaaaaaab 	.word	0xaaaaaaab
 8007384:	400204b8 	.word	0x400204b8
 8007388:	4002040f 	.word	0x4002040f
 800738c:	10008200 	.word	0x10008200
 8007390:	40020880 	.word	0x40020880

08007394 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007394:	b480      	push	{r7}
 8007396:	b085      	sub	sp, #20
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	685b      	ldr	r3, [r3, #4]
 80073a0:	b2db      	uxtb	r3, r3
 80073a2:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d04a      	beq.n	8007440 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2b08      	cmp	r3, #8
 80073ae:	d847      	bhi.n	8007440 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	4a25      	ldr	r2, [pc, #148]	; (800744c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d022      	beq.n	8007400 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4a24      	ldr	r2, [pc, #144]	; (8007450 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d01d      	beq.n	8007400 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	4a22      	ldr	r2, [pc, #136]	; (8007454 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d018      	beq.n	8007400 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	4a21      	ldr	r2, [pc, #132]	; (8007458 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80073d4:	4293      	cmp	r3, r2
 80073d6:	d013      	beq.n	8007400 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	4a1f      	ldr	r2, [pc, #124]	; (800745c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d00e      	beq.n	8007400 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	4a1e      	ldr	r2, [pc, #120]	; (8007460 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d009      	beq.n	8007400 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4a1c      	ldr	r2, [pc, #112]	; (8007464 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d004      	beq.n	8007400 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4a1b      	ldr	r2, [pc, #108]	; (8007468 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d101      	bne.n	8007404 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8007400:	2301      	movs	r3, #1
 8007402:	e000      	b.n	8007406 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8007404:	2300      	movs	r3, #0
 8007406:	2b00      	cmp	r3, #0
 8007408:	d00a      	beq.n	8007420 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800740a:	68fa      	ldr	r2, [r7, #12]
 800740c:	4b17      	ldr	r3, [pc, #92]	; (800746c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800740e:	4413      	add	r3, r2
 8007410:	009b      	lsls	r3, r3, #2
 8007412:	461a      	mov	r2, r3
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	4a15      	ldr	r2, [pc, #84]	; (8007470 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800741c:	671a      	str	r2, [r3, #112]	; 0x70
 800741e:	e009      	b.n	8007434 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007420:	68fa      	ldr	r2, [r7, #12]
 8007422:	4b14      	ldr	r3, [pc, #80]	; (8007474 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8007424:	4413      	add	r3, r2
 8007426:	009b      	lsls	r3, r3, #2
 8007428:	461a      	mov	r2, r3
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	4a11      	ldr	r2, [pc, #68]	; (8007478 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8007432:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	3b01      	subs	r3, #1
 8007438:	2201      	movs	r2, #1
 800743a:	409a      	lsls	r2, r3
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8007440:	bf00      	nop
 8007442:	3714      	adds	r7, #20
 8007444:	46bd      	mov	sp, r7
 8007446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744a:	4770      	bx	lr
 800744c:	58025408 	.word	0x58025408
 8007450:	5802541c 	.word	0x5802541c
 8007454:	58025430 	.word	0x58025430
 8007458:	58025444 	.word	0x58025444
 800745c:	58025458 	.word	0x58025458
 8007460:	5802546c 	.word	0x5802546c
 8007464:	58025480 	.word	0x58025480
 8007468:	58025494 	.word	0x58025494
 800746c:	1600963f 	.word	0x1600963f
 8007470:	58025940 	.word	0x58025940
 8007474:	1000823f 	.word	0x1000823f
 8007478:	40020940 	.word	0x40020940

0800747c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b084      	sub	sp, #16
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if(heth == NULL)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d101      	bne.n	800748e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800748a:	2301      	movs	r3, #1
 800748c:	e0c6      	b.n	800761c <HAL_ETH_Init+0x1a0>
  }

#else

  /* Check the ETH peripheral state */
  if(heth->gState == HAL_ETH_STATE_RESET)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007492:	2b00      	cmp	r3, #0
 8007494:	d102      	bne.n	800749c <HAL_ETH_Init+0x20>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8007496:	6878      	ldr	r0, [r7, #4]
 8007498:	f7fb f97c 	bl	8002794 <HAL_ETH_MspInit>
  }
#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */

  heth->gState = HAL_ETH_STATE_BUSY;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2223      	movs	r2, #35	; 0x23
 80074a0:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80074a2:	4b60      	ldr	r3, [pc, #384]	; (8007624 <HAL_ETH_Init+0x1a8>)
 80074a4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80074a8:	4a5e      	ldr	r2, [pc, #376]	; (8007624 <HAL_ETH_Init+0x1a8>)
 80074aa:	f043 0302 	orr.w	r3, r3, #2
 80074ae:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80074b2:	4b5c      	ldr	r3, [pc, #368]	; (8007624 <HAL_ETH_Init+0x1a8>)
 80074b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80074b8:	f003 0302 	and.w	r3, r3, #2
 80074bc:	60bb      	str	r3, [r7, #8]
 80074be:	68bb      	ldr	r3, [r7, #8]

  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	7a1b      	ldrb	r3, [r3, #8]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d103      	bne.n	80074d0 <HAL_ETH_Init+0x54>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 80074c8:	2000      	movs	r0, #0
 80074ca:	f7fc f8dd 	bl	8003688 <HAL_SYSCFG_ETHInterfaceSelect>
 80074ce:	e003      	b.n	80074d8 <HAL_ETH_Init+0x5c>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 80074d0:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 80074d4:	f7fc f8d8 	bl	8003688 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80074e0:	681a      	ldr	r2, [r3, #0]
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f042 0201 	orr.w	r2, r2, #1
 80074ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80074ee:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80074f0:	f7fc f88e 	bl	8003610 <HAL_GetTick>
 80074f4:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80074f6:	e00f      	b.n	8007518 <HAL_ETH_Init+0x9c>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 80074f8:	f7fc f88a 	bl	8003610 <HAL_GetTick>
 80074fc:	4602      	mov	r2, r0
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	1ad3      	subs	r3, r2, r3
 8007502:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8007506:	d907      	bls.n	8007518 <HAL_ETH_Init+0x9c>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2204      	movs	r2, #4
 800750c:	675a      	str	r2, [r3, #116]	; 0x74
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	22e0      	movs	r2, #224	; 0xe0
 8007512:	66da      	str	r2, [r3, #108]	; 0x6c
      /* Return Error */
      return HAL_ERROR;
 8007514:	2301      	movs	r3, #1
 8007516:	e081      	b.n	800761c <HAL_ETH_Init+0x1a0>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f003 0301 	and.w	r3, r3, #1
 8007526:	2b00      	cmp	r3, #0
 8007528:	d1e6      	bne.n	80074f8 <HAL_ETH_Init+0x7c>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  ETH_MAC_MDIO_ClkConfig(heth);
 800752a:	6878      	ldr	r0, [r7, #4]
 800752c:	f000 fac0 	bl	8007ab0 <ETH_MAC_MDIO_ClkConfig>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8007530:	f001 fe8c 	bl	800924c <HAL_RCC_GetHCLKFreq>
 8007534:	4603      	mov	r3, r0
 8007536:	4a3c      	ldr	r2, [pc, #240]	; (8007628 <HAL_ETH_Init+0x1ac>)
 8007538:	fba2 2303 	umull	r2, r3, r2, r3
 800753c:	0c9a      	lsrs	r2, r3, #18
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	3a01      	subs	r2, #1
 8007544:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8007548:	6878      	ldr	r0, [r7, #4]
 800754a:	f000 fa13 	bl	8007974 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f423 12e0 	bic.w	r2, r3, #1835008	; 0x1c0000
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8007564:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8007568:	601a      	str	r2, [r3, #0]

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	695b      	ldr	r3, [r3, #20]
 800756e:	f003 0303 	and.w	r3, r3, #3
 8007572:	2b00      	cmp	r3, #0
 8007574:	d007      	beq.n	8007586 <HAL_ETH_Init+0x10a>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2201      	movs	r2, #1
 800757a:	675a      	str	r2, [r3, #116]	; 0x74
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	22e0      	movs	r2, #224	; 0xe0
 8007580:	66da      	str	r2, [r3, #108]	; 0x6c
    /* Return Error */
    return HAL_ERROR;
 8007582:	2301      	movs	r3, #1
 8007584:	e04a      	b.n	800761c <HAL_ETH_Init+0x1a0>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681a      	ldr	r2, [r3, #0]
 800758a:	f241 1308 	movw	r3, #4360	; 0x1108
 800758e:	4413      	add	r3, r2
 8007590:	681a      	ldr	r2, [r3, #0]
 8007592:	4b26      	ldr	r3, [pc, #152]	; (800762c <HAL_ETH_Init+0x1b0>)
 8007594:	4013      	ands	r3, r2
 8007596:	687a      	ldr	r2, [r7, #4]
 8007598:	6952      	ldr	r2, [r2, #20]
 800759a:	0052      	lsls	r2, r2, #1
 800759c:	6879      	ldr	r1, [r7, #4]
 800759e:	6809      	ldr	r1, [r1, #0]
 80075a0:	431a      	orrs	r2, r3
 80075a2:	f241 1308 	movw	r3, #4360	; 0x1108
 80075a6:	440b      	add	r3, r1
 80075a8:	601a      	str	r2, [r3, #0]
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80075aa:	6878      	ldr	r0, [r7, #4]
 80075ac:	f000 fad8 	bl	8007b60 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80075b0:	6878      	ldr	r0, [r7, #4]
 80075b2:	f000 fb1c 	bl	8007bee <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	685b      	ldr	r3, [r3, #4]
 80075ba:	3305      	adds	r3, #5
 80075bc:	781b      	ldrb	r3, [r3, #0]
 80075be:	021a      	lsls	r2, r3, #8
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	685b      	ldr	r3, [r3, #4]
 80075c4:	3304      	adds	r3, #4
 80075c6:	781b      	ldrb	r3, [r3, #0]
 80075c8:	4619      	mov	r1, r3
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	430a      	orrs	r2, r1
 80075d0:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	685b      	ldr	r3, [r3, #4]
 80075d8:	3303      	adds	r3, #3
 80075da:	781b      	ldrb	r3, [r3, #0]
 80075dc:	061a      	lsls	r2, r3, #24
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	685b      	ldr	r3, [r3, #4]
 80075e2:	3302      	adds	r3, #2
 80075e4:	781b      	ldrb	r3, [r3, #0]
 80075e6:	041b      	lsls	r3, r3, #16
 80075e8:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	685b      	ldr	r3, [r3, #4]
 80075ee:	3301      	adds	r3, #1
 80075f0:	781b      	ldrb	r3, [r3, #0]
 80075f2:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80075f4:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	685b      	ldr	r3, [r3, #4]
 80075fa:	781b      	ldrb	r3, [r3, #0]
 80075fc:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8007602:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8007604:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2200      	movs	r2, #0
 800760c:	675a      	str	r2, [r3, #116]	; 0x74
  heth->gState = HAL_ETH_STATE_READY;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2210      	movs	r2, #16
 8007612:	66da      	str	r2, [r3, #108]	; 0x6c
  heth->RxState = HAL_ETH_STATE_READY;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2210      	movs	r2, #16
 8007618:	671a      	str	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800761a:	2300      	movs	r3, #0
}
 800761c:	4618      	mov	r0, r3
 800761e:	3710      	adds	r7, #16
 8007620:	46bd      	mov	sp, r7
 8007622:	bd80      	pop	{r7, pc}
 8007624:	58024400 	.word	0x58024400
 8007628:	431bde83 	.word	0x431bde83
 800762c:	ffff8001 	.word	0xffff8001

08007630 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8007630:	b480      	push	{r7}
 8007632:	b085      	sub	sp, #20
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
 8007638:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval =(macconf->InterPacketGapVal |
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	689a      	ldr	r2, [r3, #8]
              macconf->SourceAddrControl |
 800763e:	683b      	ldr	r3, [r7, #0]
 8007640:	681b      	ldr	r3, [r3, #0]
  macregval =(macconf->InterPacketGapVal |
 8007642:	431a      	orrs	r2, r3
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	791b      	ldrb	r3, [r3, #4]
 8007648:	06db      	lsls	r3, r3, #27
              macconf->SourceAddrControl |
 800764a:	431a      	orrs	r2, r3
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	7b1b      	ldrb	r3, [r3, #12]
 8007650:	05db      	lsls	r3, r3, #23
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8007652:	431a      	orrs	r2, r3
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	7b5b      	ldrb	r3, [r3, #13]
 8007658:	059b      	lsls	r3, r3, #22
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 800765a:	431a      	orrs	r2, r3
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	7b9b      	ldrb	r3, [r3, #14]
 8007660:	055b      	lsls	r3, r3, #21
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8007662:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	7bdb      	ldrb	r3, [r3, #15]
 8007668:	051b      	lsls	r3, r3, #20
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 800766a:	4313      	orrs	r3, r2
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800766c:	683a      	ldr	r2, [r7, #0]
 800766e:	7c12      	ldrb	r2, [r2, #16]
 8007670:	2a00      	cmp	r2, #0
 8007672:	d102      	bne.n	800767a <ETH_SetMACConfig+0x4a>
 8007674:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8007678:	e000      	b.n	800767c <ETH_SetMACConfig+0x4c>
 800767a:	2200      	movs	r2, #0
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 800767c:	4313      	orrs	r3, r2
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800767e:	683a      	ldr	r2, [r7, #0]
 8007680:	7c52      	ldrb	r2, [r2, #17]
 8007682:	2a00      	cmp	r2, #0
 8007684:	d102      	bne.n	800768c <ETH_SetMACConfig+0x5c>
 8007686:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800768a:	e000      	b.n	800768e <ETH_SetMACConfig+0x5e>
 800768c:	2200      	movs	r2, #0
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800768e:	431a      	orrs	r2, r3
                              ((uint32_t)macconf->JumboPacket << 16) |
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	7c9b      	ldrb	r3, [r3, #18]
 8007694:	041b      	lsls	r3, r3, #16
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8007696:	431a      	orrs	r2, r3
                                macconf->Speed |
 8007698:	683b      	ldr	r3, [r7, #0]
 800769a:	695b      	ldr	r3, [r3, #20]
                              ((uint32_t)macconf->JumboPacket << 16) |
 800769c:	431a      	orrs	r2, r3
                                  macconf->DuplexMode |
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	699b      	ldr	r3, [r3, #24]
                                macconf->Speed |
 80076a2:	431a      	orrs	r2, r3
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	7f1b      	ldrb	r3, [r3, #28]
 80076a8:	031b      	lsls	r3, r3, #12
                                  macconf->DuplexMode |
 80076aa:	431a      	orrs	r2, r3
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	7f5b      	ldrb	r3, [r3, #29]
 80076b0:	02db      	lsls	r3, r3, #11
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 80076b2:	4313      	orrs	r3, r2
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 80076b4:	683a      	ldr	r2, [r7, #0]
 80076b6:	7f92      	ldrb	r2, [r2, #30]
 80076b8:	2a00      	cmp	r2, #0
 80076ba:	d102      	bne.n	80076c2 <ETH_SetMACConfig+0x92>
 80076bc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80076c0:	e000      	b.n	80076c4 <ETH_SetMACConfig+0x94>
 80076c2:	2200      	movs	r2, #0
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 80076c4:	431a      	orrs	r2, r3
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	7fdb      	ldrb	r3, [r3, #31]
 80076ca:	025b      	lsls	r3, r3, #9
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 80076cc:	4313      	orrs	r3, r2
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 80076ce:	683a      	ldr	r2, [r7, #0]
 80076d0:	f892 2020 	ldrb.w	r2, [r2, #32]
 80076d4:	2a00      	cmp	r2, #0
 80076d6:	d102      	bne.n	80076de <ETH_SetMACConfig+0xae>
 80076d8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80076dc:	e000      	b.n	80076e0 <ETH_SetMACConfig+0xb0>
 80076de:	2200      	movs	r2, #0
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 80076e0:	431a      	orrs	r2, r3
                                              macconf->BackOffLimit |
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 80076e6:	431a      	orrs	r2, r3
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80076ee:	011b      	lsls	r3, r3, #4
                                              macconf->BackOffLimit |
 80076f0:	431a      	orrs	r2, r3
                                                  macconf->PreambleLength);
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval =(macconf->InterPacketGapVal |
 80076f6:	4313      	orrs	r3, r2
 80076f8:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	681a      	ldr	r2, [r3, #0]
 8007700:	4b56      	ldr	r3, [pc, #344]	; (800785c <ETH_SetMACConfig+0x22c>)
 8007702:	4013      	ands	r3, r2
 8007704:	687a      	ldr	r2, [r7, #4]
 8007706:	6812      	ldr	r2, [r2, #0]
 8007708:	68f9      	ldr	r1, [r7, #12]
 800770a:	430b      	orrs	r3, r1
 800770c:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007712:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800771a:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 800771c:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007724:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8007726:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800772e:	045b      	lsls	r3, r3, #17
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8007730:	4313      	orrs	r3, r2
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 8007732:	683a      	ldr	r2, [r7, #0]
 8007734:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8007738:	2a00      	cmp	r2, #0
 800773a:	d102      	bne.n	8007742 <ETH_SetMACConfig+0x112>
 800773c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8007740:	e000      	b.n	8007744 <ETH_SetMACConfig+0x114>
 8007742:	2200      	movs	r2, #0
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8007744:	431a      	orrs	r2, r3
                       macconf->GiantPacketSizeLimit);
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 800774a:	4313      	orrs	r3, r2
 800774c:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	685a      	ldr	r2, [r3, #4]
 8007754:	4b42      	ldr	r3, [pc, #264]	; (8007860 <ETH_SetMACConfig+0x230>)
 8007756:	4013      	ands	r3, r2
 8007758:	687a      	ldr	r2, [r7, #4]
 800775a:	6812      	ldr	r2, [r2, #0]
 800775c:	68f9      	ldr	r1, [r7, #12]
 800775e:	430b      	orrs	r3, r1
 8007760:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007768:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 800776e:	4313      	orrs	r3, r2
 8007770:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	68da      	ldr	r2, [r3, #12]
 8007778:	4b3a      	ldr	r3, [pc, #232]	; (8007864 <ETH_SetMACConfig+0x234>)
 800777a:	4013      	ands	r3, r2
 800777c:	687a      	ldr	r2, [r7, #4]
 800777e:	6812      	ldr	r2, [r2, #0]
 8007780:	68f9      	ldr	r1, [r7, #12]
 8007782:	430b      	orrs	r3, r1
 8007784:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800778c:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8007792:	4313      	orrs	r3, r2
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 8007794:	683a      	ldr	r2, [r7, #0]
 8007796:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 800779a:	2a00      	cmp	r2, #0
 800779c:	d101      	bne.n	80077a2 <ETH_SetMACConfig+0x172>
 800779e:	2280      	movs	r2, #128	; 0x80
 80077a0:	e000      	b.n	80077a4 <ETH_SetMACConfig+0x174>
 80077a2:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 80077a4:	431a      	orrs	r2, r3
                   (macconf->PauseTime << 16));
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80077aa:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 80077ac:	4313      	orrs	r3, r2
 80077ae:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80077b6:	f64f 730d 	movw	r3, #65293	; 0xff0d
 80077ba:	4013      	ands	r3, r2
 80077bc:	687a      	ldr	r2, [r7, #4]
 80077be:	6812      	ldr	r2, [r2, #0]
 80077c0:	68f9      	ldr	r1, [r7, #12]
 80077c2:	430b      	orrs	r3, r1
 80077c4:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80077cc:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 80077d4:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80077d6:	4313      	orrs	r3, r2
 80077d8:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077e2:	f023 0103 	bic.w	r1, r3, #3
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	68fa      	ldr	r2, [r7, #12]
 80077ec:	430a      	orrs	r2, r1
 80077ee:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 80077fa:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	430a      	orrs	r2, r1
 8007808:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8007810:	683a      	ldr	r2, [r7, #0]
 8007812:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8007816:	2a00      	cmp	r2, #0
 8007818:	d101      	bne.n	800781e <ETH_SetMACConfig+0x1ee>
 800781a:	2240      	movs	r2, #64	; 0x40
 800781c:	e000      	b.n	8007820 <ETH_SetMACConfig+0x1f0>
 800781e:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8007820:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8007828:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 800782a:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8007832:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8007834:	4313      	orrs	r3, r2
 8007836:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8007840:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	68fa      	ldr	r2, [r7, #12]
 800784a:	430a      	orrs	r2, r1
 800784c:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8007850:	bf00      	nop
 8007852:	3714      	adds	r7, #20
 8007854:	46bd      	mov	sp, r7
 8007856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785a:	4770      	bx	lr
 800785c:	00048083 	.word	0x00048083
 8007860:	c0f88000 	.word	0xc0f88000
 8007864:	fffffef0 	.word	0xfffffef0

08007868 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8007868:	b480      	push	{r7}
 800786a:	b085      	sub	sp, #20
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
 8007870:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800787a:	681a      	ldr	r2, [r3, #0]
 800787c:	4b38      	ldr	r3, [pc, #224]	; (8007960 <ETH_SetDMAConfig+0xf8>)
 800787e:	4013      	ands	r3, r2
 8007880:	683a      	ldr	r2, [r7, #0]
 8007882:	6812      	ldr	r2, [r2, #0]
 8007884:	6879      	ldr	r1, [r7, #4]
 8007886:	6809      	ldr	r1, [r1, #0]
 8007888:	431a      	orrs	r2, r3
 800788a:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 800788e:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	791b      	ldrb	r3, [r3, #4]
 8007894:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800789a:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	7b1b      	ldrb	r3, [r3, #12]
 80078a0:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80078a2:	4313      	orrs	r3, r2
 80078a4:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681a      	ldr	r2, [r3, #0]
 80078aa:	f241 0304 	movw	r3, #4100	; 0x1004
 80078ae:	4413      	add	r3, r2
 80078b0:	681a      	ldr	r2, [r3, #0]
 80078b2:	4b2c      	ldr	r3, [pc, #176]	; (8007964 <ETH_SetDMAConfig+0xfc>)
 80078b4:	4013      	ands	r3, r2
 80078b6:	687a      	ldr	r2, [r7, #4]
 80078b8:	6811      	ldr	r1, [r2, #0]
 80078ba:	68fa      	ldr	r2, [r7, #12]
 80078bc:	431a      	orrs	r2, r3
 80078be:	f241 0304 	movw	r3, #4100	; 0x1004
 80078c2:	440b      	add	r3, r1
 80078c4:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	7b5b      	ldrb	r3, [r3, #13]
 80078ca:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80078d0:	4313      	orrs	r3, r2
 80078d2:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 80078dc:	681a      	ldr	r2, [r3, #0]
 80078de:	4b22      	ldr	r3, [pc, #136]	; (8007968 <ETH_SetDMAConfig+0x100>)
 80078e0:	4013      	ands	r3, r2
 80078e2:	687a      	ldr	r2, [r7, #4]
 80078e4:	6811      	ldr	r1, [r2, #0]
 80078e6:	68fa      	ldr	r2, [r7, #12]
 80078e8:	431a      	orrs	r2, r3
 80078ea:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 80078ee:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 80078f0:	683b      	ldr	r3, [r7, #0]
 80078f2:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	7d1b      	ldrb	r3, [r3, #20]
 80078f8:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 80078fa:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	7f5b      	ldrb	r3, [r3, #29]
 8007900:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8007902:	4313      	orrs	r3, r2
 8007904:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681a      	ldr	r2, [r3, #0]
 800790a:	f241 1304 	movw	r3, #4356	; 0x1104
 800790e:	4413      	add	r3, r2
 8007910:	681a      	ldr	r2, [r3, #0]
 8007912:	4b16      	ldr	r3, [pc, #88]	; (800796c <ETH_SetDMAConfig+0x104>)
 8007914:	4013      	ands	r3, r2
 8007916:	687a      	ldr	r2, [r7, #4]
 8007918:	6811      	ldr	r1, [r2, #0]
 800791a:	68fa      	ldr	r2, [r7, #12]
 800791c:	431a      	orrs	r2, r3
 800791e:	f241 1304 	movw	r3, #4356	; 0x1104
 8007922:	440b      	add	r3, r1
 8007924:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	7f1b      	ldrb	r3, [r3, #28]
 800792a:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8007930:	4313      	orrs	r3, r2
 8007932:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681a      	ldr	r2, [r3, #0]
 8007938:	f241 1308 	movw	r3, #4360	; 0x1108
 800793c:	4413      	add	r3, r2
 800793e:	681a      	ldr	r2, [r3, #0]
 8007940:	4b0b      	ldr	r3, [pc, #44]	; (8007970 <ETH_SetDMAConfig+0x108>)
 8007942:	4013      	ands	r3, r2
 8007944:	687a      	ldr	r2, [r7, #4]
 8007946:	6811      	ldr	r1, [r2, #0]
 8007948:	68fa      	ldr	r2, [r7, #12]
 800794a:	431a      	orrs	r2, r3
 800794c:	f241 1308 	movw	r3, #4360	; 0x1108
 8007950:	440b      	add	r3, r1
 8007952:	601a      	str	r2, [r3, #0]
}
 8007954:	bf00      	nop
 8007956:	3714      	adds	r7, #20
 8007958:	46bd      	mov	sp, r7
 800795a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795e:	4770      	bx	lr
 8007960:	ffff87fd 	.word	0xffff87fd
 8007964:	ffff2ffe 	.word	0xffff2ffe
 8007968:	fffec000 	.word	0xfffec000
 800796c:	ffc0efef 	.word	0xffc0efef
 8007970:	7fc0ffff 	.word	0x7fc0ffff

08007974 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8007974:	b580      	push	{r7, lr}
 8007976:	b0a4      	sub	sp, #144	; 0x90
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 800797c:	2301      	movs	r3, #1
 800797e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8007982:	2300      	movs	r3, #0
 8007984:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8007986:	2300      	movs	r3, #0
 8007988:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800798c:	2300      	movs	r3, #0
 800798e:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8007992:	2301      	movs	r3, #1
 8007994:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8007998:	2301      	movs	r3, #1
 800799a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800799e:	2301      	movs	r3, #1
 80079a0:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 80079a4:	2300      	movs	r3, #0
 80079a6:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 80079aa:	2301      	movs	r3, #1
 80079ac:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80079b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80079b4:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 80079b6:	2300      	movs	r3, #0
 80079b8:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 80079bc:	2300      	movs	r3, #0
 80079be:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 80079c0:	2300      	movs	r3, #0
 80079c2:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 80079c6:	2300      	movs	r3, #0
 80079c8:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 80079cc:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 80079d0:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 80079d2:	2300      	movs	r3, #0
 80079d4:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 80079d8:	2300      	movs	r3, #0
 80079da:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 80079dc:	2301      	movs	r3, #1
 80079de:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 80079e2:	2300      	movs	r3, #0
 80079e4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 80079e8:	2300      	movs	r3, #0
 80079ea:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 80079ee:	2300      	movs	r3, #0
 80079f0:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 80079f2:	2300      	movs	r3, #0
 80079f4:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 80079f6:	2300      	movs	r3, #0
 80079f8:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 80079fa:	2300      	movs	r3, #0
 80079fc:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8007a00:	2300      	movs	r3, #0
 8007a02:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8007a06:	2301      	movs	r3, #1
 8007a08:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8007a0c:	2320      	movs	r3, #32
 8007a0e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8007a12:	2301      	movs	r3, #1
 8007a14:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8007a18:	2300      	movs	r3, #0
 8007a1a:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8007a1e:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8007a22:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8007a24:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007a28:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8007a30:	2302      	movs	r3, #2
 8007a32:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8007a36:	2300      	movs	r3, #0
 8007a38:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8007a42:	2300      	movs	r3, #0
 8007a44:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8007a48:	2301      	movs	r3, #1
 8007a4a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8007a4e:	2300      	movs	r3, #0
 8007a50:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8007a52:	2301      	movs	r3, #1
 8007a54:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8007a58:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8007a5c:	4619      	mov	r1, r3
 8007a5e:	6878      	ldr	r0, [r7, #4]
 8007a60:	f7ff fde6 	bl	8007630 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8007a64:	2301      	movs	r3, #1
 8007a66:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8007a68:	2301      	movs	r3, #1
 8007a6a:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8007a70:	2300      	movs	r3, #0
 8007a72:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8007a76:	2300      	movs	r3, #0
 8007a78:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8007a7e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007a82:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8007a84:	2300      	movs	r3, #0
 8007a86:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8007a88:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007a8c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8007a8e:	2300      	movs	r3, #0
 8007a90:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = 536;
 8007a94:	f44f 7306 	mov.w	r3, #536	; 0x218
 8007a98:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8007a9a:	f107 0308 	add.w	r3, r7, #8
 8007a9e:	4619      	mov	r1, r3
 8007aa0:	6878      	ldr	r0, [r7, #4]
 8007aa2:	f7ff fee1 	bl	8007868 <ETH_SetDMAConfig>
}
 8007aa6:	bf00      	nop
 8007aa8:	3790      	adds	r7, #144	; 0x90
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	bd80      	pop	{r7, pc}
	...

08007ab0 <ETH_MAC_MDIO_ClkConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b084      	sub	sp, #16
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007ac0:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007ac8:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8007aca:	f001 fbbf 	bl	800924c <HAL_RCC_GetHCLKFreq>
 8007ace:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8007ad0:	68bb      	ldr	r3, [r7, #8]
 8007ad2:	4a1e      	ldr	r2, [pc, #120]	; (8007b4c <ETH_MAC_MDIO_ClkConfig+0x9c>)
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d908      	bls.n	8007aea <ETH_MAC_MDIO_ClkConfig+0x3a>
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	4a1d      	ldr	r2, [pc, #116]	; (8007b50 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d804      	bhi.n	8007aea <ETH_MAC_MDIO_ClkConfig+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007ae6:	60fb      	str	r3, [r7, #12]
 8007ae8:	e027      	b.n	8007b3a <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	4a18      	ldr	r2, [pc, #96]	; (8007b50 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 8007aee:	4293      	cmp	r3, r2
 8007af0:	d908      	bls.n	8007b04 <ETH_MAC_MDIO_ClkConfig+0x54>
 8007af2:	68bb      	ldr	r3, [r7, #8]
 8007af4:	4a17      	ldr	r2, [pc, #92]	; (8007b54 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d204      	bcs.n	8007b04 <ETH_MAC_MDIO_ClkConfig+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8007b00:	60fb      	str	r3, [r7, #12]
 8007b02:	e01a      	b.n	8007b3a <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8007b04:	68bb      	ldr	r3, [r7, #8]
 8007b06:	4a13      	ldr	r2, [pc, #76]	; (8007b54 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8007b08:	4293      	cmp	r3, r2
 8007b0a:	d303      	bcc.n	8007b14 <ETH_MAC_MDIO_ClkConfig+0x64>
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	4a12      	ldr	r2, [pc, #72]	; (8007b58 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8007b10:	4293      	cmp	r3, r2
 8007b12:	d911      	bls.n	8007b38 <ETH_MAC_MDIO_ClkConfig+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	4a10      	ldr	r2, [pc, #64]	; (8007b58 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8007b18:	4293      	cmp	r3, r2
 8007b1a:	d908      	bls.n	8007b2e <ETH_MAC_MDIO_ClkConfig+0x7e>
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	4a0f      	ldr	r2, [pc, #60]	; (8007b5c <ETH_MAC_MDIO_ClkConfig+0xac>)
 8007b20:	4293      	cmp	r3, r2
 8007b22:	d804      	bhi.n	8007b2e <ETH_MAC_MDIO_ClkConfig+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007b2a:	60fb      	str	r3, [r7, #12]
 8007b2c:	e005      	b.n	8007b3a <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007b34:	60fb      	str	r3, [r7, #12]
 8007b36:	e000      	b.n	8007b3a <ETH_MAC_MDIO_ClkConfig+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8007b38:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	68fa      	ldr	r2, [r7, #12]
 8007b40:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8007b44:	bf00      	nop
 8007b46:	3710      	adds	r7, #16
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	bd80      	pop	{r7, pc}
 8007b4c:	01312cff 	.word	0x01312cff
 8007b50:	02160ebf 	.word	0x02160ebf
 8007b54:	03938700 	.word	0x03938700
 8007b58:	05f5e0ff 	.word	0x05f5e0ff
 8007b5c:	08f0d17f 	.word	0x08f0d17f

08007b60 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8007b60:	b480      	push	{r7}
 8007b62:	b085      	sub	sp, #20
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8007b68:	2300      	movs	r3, #0
 8007b6a:	60fb      	str	r3, [r7, #12]
 8007b6c:	e01d      	b.n	8007baa <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	68d9      	ldr	r1, [r3, #12]
 8007b72:	68fa      	ldr	r2, [r7, #12]
 8007b74:	4613      	mov	r3, r2
 8007b76:	005b      	lsls	r3, r3, #1
 8007b78:	4413      	add	r3, r2
 8007b7a:	00db      	lsls	r3, r3, #3
 8007b7c:	440b      	add	r3, r1
 8007b7e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8007b80:	68bb      	ldr	r3, [r7, #8]
 8007b82:	2200      	movs	r2, #0
 8007b84:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8007b86:	68bb      	ldr	r3, [r7, #8]
 8007b88:	2200      	movs	r2, #0
 8007b8a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8007b8c:	68bb      	ldr	r3, [r7, #8]
 8007b8e:	2200      	movs	r2, #0
 8007b90:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8007b92:	68bb      	ldr	r3, [r7, #8]
 8007b94:	2200      	movs	r2, #0
 8007b96:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8007b98:	68b9      	ldr	r1, [r7, #8]
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	68fa      	ldr	r2, [r7, #12]
 8007b9e:	3206      	adds	r2, #6
 8007ba0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	3301      	adds	r3, #1
 8007ba8:	60fb      	str	r3, [r7, #12]
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	2b03      	cmp	r3, #3
 8007bae:	d9de      	bls.n	8007b6e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681a      	ldr	r2, [r3, #0]
 8007bba:	f241 132c 	movw	r3, #4396	; 0x112c
 8007bbe:	4413      	add	r3, r2
 8007bc0:	2203      	movs	r2, #3
 8007bc2:	601a      	str	r2, [r3, #0]

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	68d9      	ldr	r1, [r3, #12]
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681a      	ldr	r2, [r3, #0]
 8007bcc:	f241 1314 	movw	r3, #4372	; 0x1114
 8007bd0:	4413      	add	r3, r2
 8007bd2:	6019      	str	r1, [r3, #0]

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	68da      	ldr	r2, [r3, #12]
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8007be0:	601a      	str	r2, [r3, #0]
}
 8007be2:	bf00      	nop
 8007be4:	3714      	adds	r7, #20
 8007be6:	46bd      	mov	sp, r7
 8007be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bec:	4770      	bx	lr

08007bee <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8007bee:	b480      	push	{r7}
 8007bf0:	b085      	sub	sp, #20
 8007bf2:	af00      	add	r7, sp, #0
 8007bf4:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	60fb      	str	r3, [r7, #12]
 8007bfa:	e024      	b.n	8007c46 <ETH_DMARxDescListInit+0x58>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	6919      	ldr	r1, [r3, #16]
 8007c00:	68fa      	ldr	r2, [r7, #12]
 8007c02:	4613      	mov	r3, r2
 8007c04:	005b      	lsls	r3, r3, #1
 8007c06:	4413      	add	r3, r2
 8007c08:	00db      	lsls	r3, r3, #3
 8007c0a:	440b      	add	r3, r1
 8007c0c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	2200      	movs	r2, #0
 8007c12:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	2200      	movs	r2, #0
 8007c18:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8007c1a:	68bb      	ldr	r3, [r7, #8]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8007c20:	68bb      	ldr	r3, [r7, #8]
 8007c22:	2200      	movs	r2, #0
 8007c24:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	2200      	movs	r2, #0
 8007c30:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8007c32:	68ba      	ldr	r2, [r7, #8]
 8007c34:	6879      	ldr	r1, [r7, #4]
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	3310      	adds	r3, #16
 8007c3a:	009b      	lsls	r3, r3, #2
 8007c3c:	440b      	add	r3, r1
 8007c3e:	605a      	str	r2, [r3, #4]
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	3301      	adds	r3, #1
 8007c44:	60fb      	str	r3, [r7, #12]
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	2b03      	cmp	r3, #3
 8007c4a:	d9d7      	bls.n	8007bfc <ETH_DMARxDescListInit+0xe>
  }

  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2200      	movs	r2, #0
 8007c50:	655a      	str	r2, [r3, #84]	; 0x54
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2200      	movs	r2, #0
 8007c56:	659a      	str	r2, [r3, #88]	; 0x58
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2200      	movs	r2, #0
 8007c62:	665a      	str	r2, [r3, #100]	; 0x64
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2200      	movs	r2, #0
 8007c68:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681a      	ldr	r2, [r3, #0]
 8007c6e:	f241 1330 	movw	r3, #4400	; 0x1130
 8007c72:	4413      	add	r3, r2
 8007c74:	2203      	movs	r2, #3
 8007c76:	601a      	str	r2, [r3, #0]

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	6919      	ldr	r1, [r3, #16]
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681a      	ldr	r2, [r3, #0]
 8007c80:	f241 131c 	movw	r3, #4380	; 0x111c
 8007c84:	4413      	add	r3, r2
 8007c86:	6019      	str	r1, [r3, #0]

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1))));
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	691b      	ldr	r3, [r3, #16]
 8007c8c:	f103 0148 	add.w	r1, r3, #72	; 0x48
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681a      	ldr	r2, [r3, #0]
 8007c94:	f241 1328 	movw	r3, #4392	; 0x1128
 8007c98:	4413      	add	r3, r2
 8007c9a:	6019      	str	r1, [r3, #0]
}
 8007c9c:	bf00      	nop
 8007c9e:	3714      	adds	r7, #20
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca6:	4770      	bx	lr

08007ca8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b089      	sub	sp, #36	; 0x24
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
 8007cb0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8007cb6:	4b89      	ldr	r3, [pc, #548]	; (8007edc <HAL_GPIO_Init+0x234>)
 8007cb8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007cba:	e194      	b.n	8007fe6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	681a      	ldr	r2, [r3, #0]
 8007cc0:	2101      	movs	r1, #1
 8007cc2:	69fb      	ldr	r3, [r7, #28]
 8007cc4:	fa01 f303 	lsl.w	r3, r1, r3
 8007cc8:	4013      	ands	r3, r2
 8007cca:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8007ccc:	693b      	ldr	r3, [r7, #16]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	f000 8186 	beq.w	8007fe0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	685b      	ldr	r3, [r3, #4]
 8007cd8:	f003 0303 	and.w	r3, r3, #3
 8007cdc:	2b01      	cmp	r3, #1
 8007cde:	d005      	beq.n	8007cec <HAL_GPIO_Init+0x44>
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	685b      	ldr	r3, [r3, #4]
 8007ce4:	f003 0303 	and.w	r3, r3, #3
 8007ce8:	2b02      	cmp	r3, #2
 8007cea:	d130      	bne.n	8007d4e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	689b      	ldr	r3, [r3, #8]
 8007cf0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007cf2:	69fb      	ldr	r3, [r7, #28]
 8007cf4:	005b      	lsls	r3, r3, #1
 8007cf6:	2203      	movs	r2, #3
 8007cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8007cfc:	43db      	mvns	r3, r3
 8007cfe:	69ba      	ldr	r2, [r7, #24]
 8007d00:	4013      	ands	r3, r2
 8007d02:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007d04:	683b      	ldr	r3, [r7, #0]
 8007d06:	68da      	ldr	r2, [r3, #12]
 8007d08:	69fb      	ldr	r3, [r7, #28]
 8007d0a:	005b      	lsls	r3, r3, #1
 8007d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8007d10:	69ba      	ldr	r2, [r7, #24]
 8007d12:	4313      	orrs	r3, r2
 8007d14:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	69ba      	ldr	r2, [r7, #24]
 8007d1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	685b      	ldr	r3, [r3, #4]
 8007d20:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007d22:	2201      	movs	r2, #1
 8007d24:	69fb      	ldr	r3, [r7, #28]
 8007d26:	fa02 f303 	lsl.w	r3, r2, r3
 8007d2a:	43db      	mvns	r3, r3
 8007d2c:	69ba      	ldr	r2, [r7, #24]
 8007d2e:	4013      	ands	r3, r2
 8007d30:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	685b      	ldr	r3, [r3, #4]
 8007d36:	091b      	lsrs	r3, r3, #4
 8007d38:	f003 0201 	and.w	r2, r3, #1
 8007d3c:	69fb      	ldr	r3, [r7, #28]
 8007d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8007d42:	69ba      	ldr	r2, [r7, #24]
 8007d44:	4313      	orrs	r3, r2
 8007d46:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	69ba      	ldr	r2, [r7, #24]
 8007d4c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	685b      	ldr	r3, [r3, #4]
 8007d52:	f003 0303 	and.w	r3, r3, #3
 8007d56:	2b03      	cmp	r3, #3
 8007d58:	d017      	beq.n	8007d8a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	68db      	ldr	r3, [r3, #12]
 8007d5e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007d60:	69fb      	ldr	r3, [r7, #28]
 8007d62:	005b      	lsls	r3, r3, #1
 8007d64:	2203      	movs	r2, #3
 8007d66:	fa02 f303 	lsl.w	r3, r2, r3
 8007d6a:	43db      	mvns	r3, r3
 8007d6c:	69ba      	ldr	r2, [r7, #24]
 8007d6e:	4013      	ands	r3, r2
 8007d70:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	689a      	ldr	r2, [r3, #8]
 8007d76:	69fb      	ldr	r3, [r7, #28]
 8007d78:	005b      	lsls	r3, r3, #1
 8007d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8007d7e:	69ba      	ldr	r2, [r7, #24]
 8007d80:	4313      	orrs	r3, r2
 8007d82:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	69ba      	ldr	r2, [r7, #24]
 8007d88:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007d8a:	683b      	ldr	r3, [r7, #0]
 8007d8c:	685b      	ldr	r3, [r3, #4]
 8007d8e:	f003 0303 	and.w	r3, r3, #3
 8007d92:	2b02      	cmp	r3, #2
 8007d94:	d123      	bne.n	8007dde <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007d96:	69fb      	ldr	r3, [r7, #28]
 8007d98:	08da      	lsrs	r2, r3, #3
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	3208      	adds	r2, #8
 8007d9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007da2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007da4:	69fb      	ldr	r3, [r7, #28]
 8007da6:	f003 0307 	and.w	r3, r3, #7
 8007daa:	009b      	lsls	r3, r3, #2
 8007dac:	220f      	movs	r2, #15
 8007dae:	fa02 f303 	lsl.w	r3, r2, r3
 8007db2:	43db      	mvns	r3, r3
 8007db4:	69ba      	ldr	r2, [r7, #24]
 8007db6:	4013      	ands	r3, r2
 8007db8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	691a      	ldr	r2, [r3, #16]
 8007dbe:	69fb      	ldr	r3, [r7, #28]
 8007dc0:	f003 0307 	and.w	r3, r3, #7
 8007dc4:	009b      	lsls	r3, r3, #2
 8007dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8007dca:	69ba      	ldr	r2, [r7, #24]
 8007dcc:	4313      	orrs	r3, r2
 8007dce:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007dd0:	69fb      	ldr	r3, [r7, #28]
 8007dd2:	08da      	lsrs	r2, r3, #3
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	3208      	adds	r2, #8
 8007dd8:	69b9      	ldr	r1, [r7, #24]
 8007dda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007de4:	69fb      	ldr	r3, [r7, #28]
 8007de6:	005b      	lsls	r3, r3, #1
 8007de8:	2203      	movs	r2, #3
 8007dea:	fa02 f303 	lsl.w	r3, r2, r3
 8007dee:	43db      	mvns	r3, r3
 8007df0:	69ba      	ldr	r2, [r7, #24]
 8007df2:	4013      	ands	r3, r2
 8007df4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007df6:	683b      	ldr	r3, [r7, #0]
 8007df8:	685b      	ldr	r3, [r3, #4]
 8007dfa:	f003 0203 	and.w	r2, r3, #3
 8007dfe:	69fb      	ldr	r3, [r7, #28]
 8007e00:	005b      	lsls	r3, r3, #1
 8007e02:	fa02 f303 	lsl.w	r3, r2, r3
 8007e06:	69ba      	ldr	r2, [r7, #24]
 8007e08:	4313      	orrs	r3, r2
 8007e0a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	69ba      	ldr	r2, [r7, #24]
 8007e10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	685b      	ldr	r3, [r3, #4]
 8007e16:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	f000 80e0 	beq.w	8007fe0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007e20:	4b2f      	ldr	r3, [pc, #188]	; (8007ee0 <HAL_GPIO_Init+0x238>)
 8007e22:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007e26:	4a2e      	ldr	r2, [pc, #184]	; (8007ee0 <HAL_GPIO_Init+0x238>)
 8007e28:	f043 0302 	orr.w	r3, r3, #2
 8007e2c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8007e30:	4b2b      	ldr	r3, [pc, #172]	; (8007ee0 <HAL_GPIO_Init+0x238>)
 8007e32:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007e36:	f003 0302 	and.w	r3, r3, #2
 8007e3a:	60fb      	str	r3, [r7, #12]
 8007e3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007e3e:	4a29      	ldr	r2, [pc, #164]	; (8007ee4 <HAL_GPIO_Init+0x23c>)
 8007e40:	69fb      	ldr	r3, [r7, #28]
 8007e42:	089b      	lsrs	r3, r3, #2
 8007e44:	3302      	adds	r3, #2
 8007e46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007e4c:	69fb      	ldr	r3, [r7, #28]
 8007e4e:	f003 0303 	and.w	r3, r3, #3
 8007e52:	009b      	lsls	r3, r3, #2
 8007e54:	220f      	movs	r2, #15
 8007e56:	fa02 f303 	lsl.w	r3, r2, r3
 8007e5a:	43db      	mvns	r3, r3
 8007e5c:	69ba      	ldr	r2, [r7, #24]
 8007e5e:	4013      	ands	r3, r2
 8007e60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	4a20      	ldr	r2, [pc, #128]	; (8007ee8 <HAL_GPIO_Init+0x240>)
 8007e66:	4293      	cmp	r3, r2
 8007e68:	d052      	beq.n	8007f10 <HAL_GPIO_Init+0x268>
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	4a1f      	ldr	r2, [pc, #124]	; (8007eec <HAL_GPIO_Init+0x244>)
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	d031      	beq.n	8007ed6 <HAL_GPIO_Init+0x22e>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	4a1e      	ldr	r2, [pc, #120]	; (8007ef0 <HAL_GPIO_Init+0x248>)
 8007e76:	4293      	cmp	r3, r2
 8007e78:	d02b      	beq.n	8007ed2 <HAL_GPIO_Init+0x22a>
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	4a1d      	ldr	r2, [pc, #116]	; (8007ef4 <HAL_GPIO_Init+0x24c>)
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d025      	beq.n	8007ece <HAL_GPIO_Init+0x226>
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	4a1c      	ldr	r2, [pc, #112]	; (8007ef8 <HAL_GPIO_Init+0x250>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d01f      	beq.n	8007eca <HAL_GPIO_Init+0x222>
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	4a1b      	ldr	r2, [pc, #108]	; (8007efc <HAL_GPIO_Init+0x254>)
 8007e8e:	4293      	cmp	r3, r2
 8007e90:	d019      	beq.n	8007ec6 <HAL_GPIO_Init+0x21e>
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	4a1a      	ldr	r2, [pc, #104]	; (8007f00 <HAL_GPIO_Init+0x258>)
 8007e96:	4293      	cmp	r3, r2
 8007e98:	d013      	beq.n	8007ec2 <HAL_GPIO_Init+0x21a>
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	4a19      	ldr	r2, [pc, #100]	; (8007f04 <HAL_GPIO_Init+0x25c>)
 8007e9e:	4293      	cmp	r3, r2
 8007ea0:	d00d      	beq.n	8007ebe <HAL_GPIO_Init+0x216>
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	4a18      	ldr	r2, [pc, #96]	; (8007f08 <HAL_GPIO_Init+0x260>)
 8007ea6:	4293      	cmp	r3, r2
 8007ea8:	d007      	beq.n	8007eba <HAL_GPIO_Init+0x212>
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	4a17      	ldr	r2, [pc, #92]	; (8007f0c <HAL_GPIO_Init+0x264>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d101      	bne.n	8007eb6 <HAL_GPIO_Init+0x20e>
 8007eb2:	2309      	movs	r3, #9
 8007eb4:	e02d      	b.n	8007f12 <HAL_GPIO_Init+0x26a>
 8007eb6:	230a      	movs	r3, #10
 8007eb8:	e02b      	b.n	8007f12 <HAL_GPIO_Init+0x26a>
 8007eba:	2308      	movs	r3, #8
 8007ebc:	e029      	b.n	8007f12 <HAL_GPIO_Init+0x26a>
 8007ebe:	2307      	movs	r3, #7
 8007ec0:	e027      	b.n	8007f12 <HAL_GPIO_Init+0x26a>
 8007ec2:	2306      	movs	r3, #6
 8007ec4:	e025      	b.n	8007f12 <HAL_GPIO_Init+0x26a>
 8007ec6:	2305      	movs	r3, #5
 8007ec8:	e023      	b.n	8007f12 <HAL_GPIO_Init+0x26a>
 8007eca:	2304      	movs	r3, #4
 8007ecc:	e021      	b.n	8007f12 <HAL_GPIO_Init+0x26a>
 8007ece:	2303      	movs	r3, #3
 8007ed0:	e01f      	b.n	8007f12 <HAL_GPIO_Init+0x26a>
 8007ed2:	2302      	movs	r3, #2
 8007ed4:	e01d      	b.n	8007f12 <HAL_GPIO_Init+0x26a>
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	e01b      	b.n	8007f12 <HAL_GPIO_Init+0x26a>
 8007eda:	bf00      	nop
 8007edc:	58000080 	.word	0x58000080
 8007ee0:	58024400 	.word	0x58024400
 8007ee4:	58000400 	.word	0x58000400
 8007ee8:	58020000 	.word	0x58020000
 8007eec:	58020400 	.word	0x58020400
 8007ef0:	58020800 	.word	0x58020800
 8007ef4:	58020c00 	.word	0x58020c00
 8007ef8:	58021000 	.word	0x58021000
 8007efc:	58021400 	.word	0x58021400
 8007f00:	58021800 	.word	0x58021800
 8007f04:	58021c00 	.word	0x58021c00
 8007f08:	58022000 	.word	0x58022000
 8007f0c:	58022400 	.word	0x58022400
 8007f10:	2300      	movs	r3, #0
 8007f12:	69fa      	ldr	r2, [r7, #28]
 8007f14:	f002 0203 	and.w	r2, r2, #3
 8007f18:	0092      	lsls	r2, r2, #2
 8007f1a:	4093      	lsls	r3, r2
 8007f1c:	69ba      	ldr	r2, [r7, #24]
 8007f1e:	4313      	orrs	r3, r2
 8007f20:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007f22:	4938      	ldr	r1, [pc, #224]	; (8008004 <HAL_GPIO_Init+0x35c>)
 8007f24:	69fb      	ldr	r3, [r7, #28]
 8007f26:	089b      	lsrs	r3, r3, #2
 8007f28:	3302      	adds	r3, #2
 8007f2a:	69ba      	ldr	r2, [r7, #24]
 8007f2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007f30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007f38:	693b      	ldr	r3, [r7, #16]
 8007f3a:	43db      	mvns	r3, r3
 8007f3c:	69ba      	ldr	r2, [r7, #24]
 8007f3e:	4013      	ands	r3, r2
 8007f40:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	685b      	ldr	r3, [r3, #4]
 8007f46:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d003      	beq.n	8007f56 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8007f4e:	69ba      	ldr	r2, [r7, #24]
 8007f50:	693b      	ldr	r3, [r7, #16]
 8007f52:	4313      	orrs	r3, r2
 8007f54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8007f56:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007f5a:	69bb      	ldr	r3, [r7, #24]
 8007f5c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007f5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007f62:	685b      	ldr	r3, [r3, #4]
 8007f64:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007f66:	693b      	ldr	r3, [r7, #16]
 8007f68:	43db      	mvns	r3, r3
 8007f6a:	69ba      	ldr	r2, [r7, #24]
 8007f6c:	4013      	ands	r3, r2
 8007f6e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	685b      	ldr	r3, [r3, #4]
 8007f74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d003      	beq.n	8007f84 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007f7c:	69ba      	ldr	r2, [r7, #24]
 8007f7e:	693b      	ldr	r3, [r7, #16]
 8007f80:	4313      	orrs	r3, r2
 8007f82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007f84:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007f88:	69bb      	ldr	r3, [r7, #24]
 8007f8a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007f8c:	697b      	ldr	r3, [r7, #20]
 8007f8e:	685b      	ldr	r3, [r3, #4]
 8007f90:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007f92:	693b      	ldr	r3, [r7, #16]
 8007f94:	43db      	mvns	r3, r3
 8007f96:	69ba      	ldr	r2, [r7, #24]
 8007f98:	4013      	ands	r3, r2
 8007f9a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007f9c:	683b      	ldr	r3, [r7, #0]
 8007f9e:	685b      	ldr	r3, [r3, #4]
 8007fa0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d003      	beq.n	8007fb0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8007fa8:	69ba      	ldr	r2, [r7, #24]
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	4313      	orrs	r3, r2
 8007fae:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007fb0:	697b      	ldr	r3, [r7, #20]
 8007fb2:	69ba      	ldr	r2, [r7, #24]
 8007fb4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007fb6:	697b      	ldr	r3, [r7, #20]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007fbc:	693b      	ldr	r3, [r7, #16]
 8007fbe:	43db      	mvns	r3, r3
 8007fc0:	69ba      	ldr	r2, [r7, #24]
 8007fc2:	4013      	ands	r3, r2
 8007fc4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	685b      	ldr	r3, [r3, #4]
 8007fca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d003      	beq.n	8007fda <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8007fd2:	69ba      	ldr	r2, [r7, #24]
 8007fd4:	693b      	ldr	r3, [r7, #16]
 8007fd6:	4313      	orrs	r3, r2
 8007fd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007fda:	697b      	ldr	r3, [r7, #20]
 8007fdc:	69ba      	ldr	r2, [r7, #24]
 8007fde:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8007fe0:	69fb      	ldr	r3, [r7, #28]
 8007fe2:	3301      	adds	r3, #1
 8007fe4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	681a      	ldr	r2, [r3, #0]
 8007fea:	69fb      	ldr	r3, [r7, #28]
 8007fec:	fa22 f303 	lsr.w	r3, r2, r3
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	f47f ae63 	bne.w	8007cbc <HAL_GPIO_Init+0x14>
  }
}
 8007ff6:	bf00      	nop
 8007ff8:	bf00      	nop
 8007ffa:	3724      	adds	r7, #36	; 0x24
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008002:	4770      	bx	lr
 8008004:	58000400 	.word	0x58000400

08008008 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008008:	b480      	push	{r7}
 800800a:	b083      	sub	sp, #12
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
 8008010:	460b      	mov	r3, r1
 8008012:	807b      	strh	r3, [r7, #2]
 8008014:	4613      	mov	r3, r2
 8008016:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008018:	787b      	ldrb	r3, [r7, #1]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d003      	beq.n	8008026 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800801e:	887a      	ldrh	r2, [r7, #2]
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8008024:	e003      	b.n	800802e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8008026:	887b      	ldrh	r3, [r7, #2]
 8008028:	041a      	lsls	r2, r3, #16
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	619a      	str	r2, [r3, #24]
}
 800802e:	bf00      	nop
 8008030:	370c      	adds	r7, #12
 8008032:	46bd      	mov	sp, r7
 8008034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008038:	4770      	bx	lr

0800803a <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800803a:	b580      	push	{r7, lr}
 800803c:	b082      	sub	sp, #8
 800803e:	af00      	add	r7, sp, #0
 8008040:	4603      	mov	r3, r0
 8008042:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8008044:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008048:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800804c:	88fb      	ldrh	r3, [r7, #6]
 800804e:	4013      	ands	r3, r2
 8008050:	2b00      	cmp	r3, #0
 8008052:	d008      	beq.n	8008066 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008054:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008058:	88fb      	ldrh	r3, [r7, #6]
 800805a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800805e:	88fb      	ldrh	r3, [r7, #6]
 8008060:	4618      	mov	r0, r3
 8008062:	f7fa fa99 	bl	8002598 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8008066:	bf00      	nop
 8008068:	3708      	adds	r7, #8
 800806a:	46bd      	mov	sp, r7
 800806c:	bd80      	pop	{r7, pc}

0800806e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800806e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008070:	b08f      	sub	sp, #60	; 0x3c
 8008072:	af0a      	add	r7, sp, #40	; 0x28
 8008074:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d101      	bne.n	8008080 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800807c:	2301      	movs	r3, #1
 800807e:	e116      	b.n	80082ae <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800808c:	b2db      	uxtb	r3, r3
 800808e:	2b00      	cmp	r3, #0
 8008090:	d106      	bne.n	80080a0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2200      	movs	r2, #0
 8008096:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800809a:	6878      	ldr	r0, [r7, #4]
 800809c:	f7fb f862 	bl	8003164 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2203      	movs	r2, #3
 80080a4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80080a8:	68bb      	ldr	r3, [r7, #8]
 80080aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d102      	bne.n	80080ba <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2200      	movs	r2, #0
 80080b8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	4618      	mov	r0, r3
 80080c0:	f007 f8aa 	bl	800f218 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	603b      	str	r3, [r7, #0]
 80080ca:	687e      	ldr	r6, [r7, #4]
 80080cc:	466d      	mov	r5, sp
 80080ce:	f106 0410 	add.w	r4, r6, #16
 80080d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80080d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80080d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80080d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80080da:	e894 0003 	ldmia.w	r4, {r0, r1}
 80080de:	e885 0003 	stmia.w	r5, {r0, r1}
 80080e2:	1d33      	adds	r3, r6, #4
 80080e4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80080e6:	6838      	ldr	r0, [r7, #0]
 80080e8:	f007 f828 	bl	800f13c <USB_CoreInit>
 80080ec:	4603      	mov	r3, r0
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d005      	beq.n	80080fe <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2202      	movs	r2, #2
 80080f6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80080fa:	2301      	movs	r3, #1
 80080fc:	e0d7      	b.n	80082ae <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	2100      	movs	r1, #0
 8008104:	4618      	mov	r0, r3
 8008106:	f007 f898 	bl	800f23a <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800810a:	2300      	movs	r3, #0
 800810c:	73fb      	strb	r3, [r7, #15]
 800810e:	e04a      	b.n	80081a6 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008110:	7bfa      	ldrb	r2, [r7, #15]
 8008112:	6879      	ldr	r1, [r7, #4]
 8008114:	4613      	mov	r3, r2
 8008116:	00db      	lsls	r3, r3, #3
 8008118:	1a9b      	subs	r3, r3, r2
 800811a:	009b      	lsls	r3, r3, #2
 800811c:	440b      	add	r3, r1
 800811e:	333d      	adds	r3, #61	; 0x3d
 8008120:	2201      	movs	r2, #1
 8008122:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008124:	7bfa      	ldrb	r2, [r7, #15]
 8008126:	6879      	ldr	r1, [r7, #4]
 8008128:	4613      	mov	r3, r2
 800812a:	00db      	lsls	r3, r3, #3
 800812c:	1a9b      	subs	r3, r3, r2
 800812e:	009b      	lsls	r3, r3, #2
 8008130:	440b      	add	r3, r1
 8008132:	333c      	adds	r3, #60	; 0x3c
 8008134:	7bfa      	ldrb	r2, [r7, #15]
 8008136:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8008138:	7bfa      	ldrb	r2, [r7, #15]
 800813a:	7bfb      	ldrb	r3, [r7, #15]
 800813c:	b298      	uxth	r0, r3
 800813e:	6879      	ldr	r1, [r7, #4]
 8008140:	4613      	mov	r3, r2
 8008142:	00db      	lsls	r3, r3, #3
 8008144:	1a9b      	subs	r3, r3, r2
 8008146:	009b      	lsls	r3, r3, #2
 8008148:	440b      	add	r3, r1
 800814a:	3342      	adds	r3, #66	; 0x42
 800814c:	4602      	mov	r2, r0
 800814e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008150:	7bfa      	ldrb	r2, [r7, #15]
 8008152:	6879      	ldr	r1, [r7, #4]
 8008154:	4613      	mov	r3, r2
 8008156:	00db      	lsls	r3, r3, #3
 8008158:	1a9b      	subs	r3, r3, r2
 800815a:	009b      	lsls	r3, r3, #2
 800815c:	440b      	add	r3, r1
 800815e:	333f      	adds	r3, #63	; 0x3f
 8008160:	2200      	movs	r2, #0
 8008162:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008164:	7bfa      	ldrb	r2, [r7, #15]
 8008166:	6879      	ldr	r1, [r7, #4]
 8008168:	4613      	mov	r3, r2
 800816a:	00db      	lsls	r3, r3, #3
 800816c:	1a9b      	subs	r3, r3, r2
 800816e:	009b      	lsls	r3, r3, #2
 8008170:	440b      	add	r3, r1
 8008172:	3344      	adds	r3, #68	; 0x44
 8008174:	2200      	movs	r2, #0
 8008176:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008178:	7bfa      	ldrb	r2, [r7, #15]
 800817a:	6879      	ldr	r1, [r7, #4]
 800817c:	4613      	mov	r3, r2
 800817e:	00db      	lsls	r3, r3, #3
 8008180:	1a9b      	subs	r3, r3, r2
 8008182:	009b      	lsls	r3, r3, #2
 8008184:	440b      	add	r3, r1
 8008186:	3348      	adds	r3, #72	; 0x48
 8008188:	2200      	movs	r2, #0
 800818a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800818c:	7bfa      	ldrb	r2, [r7, #15]
 800818e:	6879      	ldr	r1, [r7, #4]
 8008190:	4613      	mov	r3, r2
 8008192:	00db      	lsls	r3, r3, #3
 8008194:	1a9b      	subs	r3, r3, r2
 8008196:	009b      	lsls	r3, r3, #2
 8008198:	440b      	add	r3, r1
 800819a:	3350      	adds	r3, #80	; 0x50
 800819c:	2200      	movs	r2, #0
 800819e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80081a0:	7bfb      	ldrb	r3, [r7, #15]
 80081a2:	3301      	adds	r3, #1
 80081a4:	73fb      	strb	r3, [r7, #15]
 80081a6:	7bfa      	ldrb	r2, [r7, #15]
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	685b      	ldr	r3, [r3, #4]
 80081ac:	429a      	cmp	r2, r3
 80081ae:	d3af      	bcc.n	8008110 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80081b0:	2300      	movs	r3, #0
 80081b2:	73fb      	strb	r3, [r7, #15]
 80081b4:	e044      	b.n	8008240 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80081b6:	7bfa      	ldrb	r2, [r7, #15]
 80081b8:	6879      	ldr	r1, [r7, #4]
 80081ba:	4613      	mov	r3, r2
 80081bc:	00db      	lsls	r3, r3, #3
 80081be:	1a9b      	subs	r3, r3, r2
 80081c0:	009b      	lsls	r3, r3, #2
 80081c2:	440b      	add	r3, r1
 80081c4:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80081c8:	2200      	movs	r2, #0
 80081ca:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80081cc:	7bfa      	ldrb	r2, [r7, #15]
 80081ce:	6879      	ldr	r1, [r7, #4]
 80081d0:	4613      	mov	r3, r2
 80081d2:	00db      	lsls	r3, r3, #3
 80081d4:	1a9b      	subs	r3, r3, r2
 80081d6:	009b      	lsls	r3, r3, #2
 80081d8:	440b      	add	r3, r1
 80081da:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80081de:	7bfa      	ldrb	r2, [r7, #15]
 80081e0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80081e2:	7bfa      	ldrb	r2, [r7, #15]
 80081e4:	6879      	ldr	r1, [r7, #4]
 80081e6:	4613      	mov	r3, r2
 80081e8:	00db      	lsls	r3, r3, #3
 80081ea:	1a9b      	subs	r3, r3, r2
 80081ec:	009b      	lsls	r3, r3, #2
 80081ee:	440b      	add	r3, r1
 80081f0:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80081f4:	2200      	movs	r2, #0
 80081f6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80081f8:	7bfa      	ldrb	r2, [r7, #15]
 80081fa:	6879      	ldr	r1, [r7, #4]
 80081fc:	4613      	mov	r3, r2
 80081fe:	00db      	lsls	r3, r3, #3
 8008200:	1a9b      	subs	r3, r3, r2
 8008202:	009b      	lsls	r3, r3, #2
 8008204:	440b      	add	r3, r1
 8008206:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800820a:	2200      	movs	r2, #0
 800820c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800820e:	7bfa      	ldrb	r2, [r7, #15]
 8008210:	6879      	ldr	r1, [r7, #4]
 8008212:	4613      	mov	r3, r2
 8008214:	00db      	lsls	r3, r3, #3
 8008216:	1a9b      	subs	r3, r3, r2
 8008218:	009b      	lsls	r3, r3, #2
 800821a:	440b      	add	r3, r1
 800821c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008220:	2200      	movs	r2, #0
 8008222:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008224:	7bfa      	ldrb	r2, [r7, #15]
 8008226:	6879      	ldr	r1, [r7, #4]
 8008228:	4613      	mov	r3, r2
 800822a:	00db      	lsls	r3, r3, #3
 800822c:	1a9b      	subs	r3, r3, r2
 800822e:	009b      	lsls	r3, r3, #2
 8008230:	440b      	add	r3, r1
 8008232:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8008236:	2200      	movs	r2, #0
 8008238:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800823a:	7bfb      	ldrb	r3, [r7, #15]
 800823c:	3301      	adds	r3, #1
 800823e:	73fb      	strb	r3, [r7, #15]
 8008240:	7bfa      	ldrb	r2, [r7, #15]
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	685b      	ldr	r3, [r3, #4]
 8008246:	429a      	cmp	r2, r3
 8008248:	d3b5      	bcc.n	80081b6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	603b      	str	r3, [r7, #0]
 8008250:	687e      	ldr	r6, [r7, #4]
 8008252:	466d      	mov	r5, sp
 8008254:	f106 0410 	add.w	r4, r6, #16
 8008258:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800825a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800825c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800825e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008260:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008264:	e885 0003 	stmia.w	r5, {r0, r1}
 8008268:	1d33      	adds	r3, r6, #4
 800826a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800826c:	6838      	ldr	r0, [r7, #0]
 800826e:	f007 f831 	bl	800f2d4 <USB_DevInit>
 8008272:	4603      	mov	r3, r0
 8008274:	2b00      	cmp	r3, #0
 8008276:	d005      	beq.n	8008284 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2202      	movs	r2, #2
 800827c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8008280:	2301      	movs	r3, #1
 8008282:	e014      	b.n	80082ae <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2200      	movs	r2, #0
 8008288:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2201      	movs	r2, #1
 8008290:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008298:	2b01      	cmp	r3, #1
 800829a:	d102      	bne.n	80082a2 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800829c:	6878      	ldr	r0, [r7, #4]
 800829e:	f000 f80b 	bl	80082b8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	4618      	mov	r0, r3
 80082a8:	f007 f9eb 	bl	800f682 <USB_DevDisconnect>

  return HAL_OK;
 80082ac:	2300      	movs	r3, #0
}
 80082ae:	4618      	mov	r0, r3
 80082b0:	3714      	adds	r7, #20
 80082b2:	46bd      	mov	sp, r7
 80082b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080082b8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80082b8:	b480      	push	{r7}
 80082ba:	b085      	sub	sp, #20
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2201      	movs	r2, #1
 80082ca:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	2200      	movs	r2, #0
 80082d2:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	699b      	ldr	r3, [r3, #24]
 80082da:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80082e6:	4b05      	ldr	r3, [pc, #20]	; (80082fc <HAL_PCDEx_ActivateLPM+0x44>)
 80082e8:	4313      	orrs	r3, r2
 80082ea:	68fa      	ldr	r2, [r7, #12]
 80082ec:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80082ee:	2300      	movs	r3, #0
}
 80082f0:	4618      	mov	r0, r3
 80082f2:	3714      	adds	r7, #20
 80082f4:	46bd      	mov	sp, r7
 80082f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fa:	4770      	bx	lr
 80082fc:	10000003 	.word	0x10000003

08008300 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8008300:	b580      	push	{r7, lr}
 8008302:	b084      	sub	sp, #16
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8008308:	4b19      	ldr	r3, [pc, #100]	; (8008370 <HAL_PWREx_ConfigSupply+0x70>)
 800830a:	68db      	ldr	r3, [r3, #12]
 800830c:	f003 0304 	and.w	r3, r3, #4
 8008310:	2b04      	cmp	r3, #4
 8008312:	d00a      	beq.n	800832a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8008314:	4b16      	ldr	r3, [pc, #88]	; (8008370 <HAL_PWREx_ConfigSupply+0x70>)
 8008316:	68db      	ldr	r3, [r3, #12]
 8008318:	f003 0307 	and.w	r3, r3, #7
 800831c:	687a      	ldr	r2, [r7, #4]
 800831e:	429a      	cmp	r2, r3
 8008320:	d001      	beq.n	8008326 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8008322:	2301      	movs	r3, #1
 8008324:	e01f      	b.n	8008366 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8008326:	2300      	movs	r3, #0
 8008328:	e01d      	b.n	8008366 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800832a:	4b11      	ldr	r3, [pc, #68]	; (8008370 <HAL_PWREx_ConfigSupply+0x70>)
 800832c:	68db      	ldr	r3, [r3, #12]
 800832e:	f023 0207 	bic.w	r2, r3, #7
 8008332:	490f      	ldr	r1, [pc, #60]	; (8008370 <HAL_PWREx_ConfigSupply+0x70>)
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	4313      	orrs	r3, r2
 8008338:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800833a:	f7fb f969 	bl	8003610 <HAL_GetTick>
 800833e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008340:	e009      	b.n	8008356 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8008342:	f7fb f965 	bl	8003610 <HAL_GetTick>
 8008346:	4602      	mov	r2, r0
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	1ad3      	subs	r3, r2, r3
 800834c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008350:	d901      	bls.n	8008356 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8008352:	2301      	movs	r3, #1
 8008354:	e007      	b.n	8008366 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8008356:	4b06      	ldr	r3, [pc, #24]	; (8008370 <HAL_PWREx_ConfigSupply+0x70>)
 8008358:	685b      	ldr	r3, [r3, #4]
 800835a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800835e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008362:	d1ee      	bne.n	8008342 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8008364:	2300      	movs	r3, #0
}
 8008366:	4618      	mov	r0, r3
 8008368:	3710      	adds	r7, #16
 800836a:	46bd      	mov	sp, r7
 800836c:	bd80      	pop	{r7, pc}
 800836e:	bf00      	nop
 8008370:	58024800 	.word	0x58024800

08008374 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8008374:	b480      	push	{r7}
 8008376:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8008378:	4b05      	ldr	r3, [pc, #20]	; (8008390 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800837a:	68db      	ldr	r3, [r3, #12]
 800837c:	4a04      	ldr	r2, [pc, #16]	; (8008390 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800837e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008382:	60d3      	str	r3, [r2, #12]
}
 8008384:	bf00      	nop
 8008386:	46bd      	mov	sp, r7
 8008388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838c:	4770      	bx	lr
 800838e:	bf00      	nop
 8008390:	58024800 	.word	0x58024800

08008394 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008394:	b580      	push	{r7, lr}
 8008396:	b08c      	sub	sp, #48	; 0x30
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d102      	bne.n	80083a8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80083a2:	2301      	movs	r3, #1
 80083a4:	f000 bc1c 	b.w	8008be0 <HAL_RCC_OscConfig+0x84c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f003 0301 	and.w	r3, r3, #1
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	f000 8087 	beq.w	80084c4 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80083b6:	4b9e      	ldr	r3, [pc, #632]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 80083b8:	691b      	ldr	r3, [r3, #16]
 80083ba:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80083be:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80083c0:	4b9b      	ldr	r3, [pc, #620]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 80083c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083c4:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80083c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083c8:	2b10      	cmp	r3, #16
 80083ca:	d007      	beq.n	80083dc <HAL_RCC_OscConfig+0x48>
 80083cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083ce:	2b18      	cmp	r3, #24
 80083d0:	d110      	bne.n	80083f4 <HAL_RCC_OscConfig+0x60>
 80083d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083d4:	f003 0303 	and.w	r3, r3, #3
 80083d8:	2b02      	cmp	r3, #2
 80083da:	d10b      	bne.n	80083f4 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80083dc:	4b94      	ldr	r3, [pc, #592]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d06c      	beq.n	80084c2 <HAL_RCC_OscConfig+0x12e>
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	685b      	ldr	r3, [r3, #4]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d168      	bne.n	80084c2 <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 80083f0:	2301      	movs	r3, #1
 80083f2:	e3f5      	b.n	8008be0 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	685b      	ldr	r3, [r3, #4]
 80083f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80083fc:	d106      	bne.n	800840c <HAL_RCC_OscConfig+0x78>
 80083fe:	4b8c      	ldr	r3, [pc, #560]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	4a8b      	ldr	r2, [pc, #556]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 8008404:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008408:	6013      	str	r3, [r2, #0]
 800840a:	e02e      	b.n	800846a <HAL_RCC_OscConfig+0xd6>
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	685b      	ldr	r3, [r3, #4]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d10c      	bne.n	800842e <HAL_RCC_OscConfig+0x9a>
 8008414:	4b86      	ldr	r3, [pc, #536]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	4a85      	ldr	r2, [pc, #532]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 800841a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800841e:	6013      	str	r3, [r2, #0]
 8008420:	4b83      	ldr	r3, [pc, #524]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	4a82      	ldr	r2, [pc, #520]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 8008426:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800842a:	6013      	str	r3, [r2, #0]
 800842c:	e01d      	b.n	800846a <HAL_RCC_OscConfig+0xd6>
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	685b      	ldr	r3, [r3, #4]
 8008432:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008436:	d10c      	bne.n	8008452 <HAL_RCC_OscConfig+0xbe>
 8008438:	4b7d      	ldr	r3, [pc, #500]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	4a7c      	ldr	r2, [pc, #496]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 800843e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008442:	6013      	str	r3, [r2, #0]
 8008444:	4b7a      	ldr	r3, [pc, #488]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	4a79      	ldr	r2, [pc, #484]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 800844a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800844e:	6013      	str	r3, [r2, #0]
 8008450:	e00b      	b.n	800846a <HAL_RCC_OscConfig+0xd6>
 8008452:	4b77      	ldr	r3, [pc, #476]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	4a76      	ldr	r2, [pc, #472]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 8008458:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800845c:	6013      	str	r3, [r2, #0]
 800845e:	4b74      	ldr	r3, [pc, #464]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	4a73      	ldr	r2, [pc, #460]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 8008464:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008468:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	685b      	ldr	r3, [r3, #4]
 800846e:	2b00      	cmp	r3, #0
 8008470:	d013      	beq.n	800849a <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008472:	f7fb f8cd 	bl	8003610 <HAL_GetTick>
 8008476:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008478:	e008      	b.n	800848c <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800847a:	f7fb f8c9 	bl	8003610 <HAL_GetTick>
 800847e:	4602      	mov	r2, r0
 8008480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008482:	1ad3      	subs	r3, r2, r3
 8008484:	2b64      	cmp	r3, #100	; 0x64
 8008486:	d901      	bls.n	800848c <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8008488:	2303      	movs	r3, #3
 800848a:	e3a9      	b.n	8008be0 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800848c:	4b68      	ldr	r3, [pc, #416]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008494:	2b00      	cmp	r3, #0
 8008496:	d0f0      	beq.n	800847a <HAL_RCC_OscConfig+0xe6>
 8008498:	e014      	b.n	80084c4 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800849a:	f7fb f8b9 	bl	8003610 <HAL_GetTick>
 800849e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80084a0:	e008      	b.n	80084b4 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80084a2:	f7fb f8b5 	bl	8003610 <HAL_GetTick>
 80084a6:	4602      	mov	r2, r0
 80084a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084aa:	1ad3      	subs	r3, r2, r3
 80084ac:	2b64      	cmp	r3, #100	; 0x64
 80084ae:	d901      	bls.n	80084b4 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 80084b0:	2303      	movs	r3, #3
 80084b2:	e395      	b.n	8008be0 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80084b4:	4b5e      	ldr	r3, [pc, #376]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d1f0      	bne.n	80084a2 <HAL_RCC_OscConfig+0x10e>
 80084c0:	e000      	b.n	80084c4 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80084c2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f003 0302 	and.w	r3, r3, #2
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	f000 80ca 	beq.w	8008666 <HAL_RCC_OscConfig+0x2d2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80084d2:	4b57      	ldr	r3, [pc, #348]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 80084d4:	691b      	ldr	r3, [r3, #16]
 80084d6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80084da:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80084dc:	4b54      	ldr	r3, [pc, #336]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 80084de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084e0:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80084e2:	6a3b      	ldr	r3, [r7, #32]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d007      	beq.n	80084f8 <HAL_RCC_OscConfig+0x164>
 80084e8:	6a3b      	ldr	r3, [r7, #32]
 80084ea:	2b18      	cmp	r3, #24
 80084ec:	d156      	bne.n	800859c <HAL_RCC_OscConfig+0x208>
 80084ee:	69fb      	ldr	r3, [r7, #28]
 80084f0:	f003 0303 	and.w	r3, r3, #3
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d151      	bne.n	800859c <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80084f8:	4b4d      	ldr	r3, [pc, #308]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f003 0304 	and.w	r3, r3, #4
 8008500:	2b00      	cmp	r3, #0
 8008502:	d005      	beq.n	8008510 <HAL_RCC_OscConfig+0x17c>
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	68db      	ldr	r3, [r3, #12]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d101      	bne.n	8008510 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 800850c:	2301      	movs	r3, #1
 800850e:	e367      	b.n	8008be0 <HAL_RCC_OscConfig+0x84c>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008510:	4b47      	ldr	r3, [pc, #284]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	f023 0219 	bic.w	r2, r3, #25
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	68db      	ldr	r3, [r3, #12]
 800851c:	4944      	ldr	r1, [pc, #272]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 800851e:	4313      	orrs	r3, r2
 8008520:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008522:	f7fb f875 	bl	8003610 <HAL_GetTick>
 8008526:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008528:	e008      	b.n	800853c <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800852a:	f7fb f871 	bl	8003610 <HAL_GetTick>
 800852e:	4602      	mov	r2, r0
 8008530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008532:	1ad3      	subs	r3, r2, r3
 8008534:	2b02      	cmp	r3, #2
 8008536:	d901      	bls.n	800853c <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 8008538:	2303      	movs	r3, #3
 800853a:	e351      	b.n	8008be0 <HAL_RCC_OscConfig+0x84c>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800853c:	4b3c      	ldr	r3, [pc, #240]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	f003 0304 	and.w	r3, r3, #4
 8008544:	2b00      	cmp	r3, #0
 8008546:	d0f0      	beq.n	800852a <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008548:	f7fb f892 	bl	8003670 <HAL_GetREVID>
 800854c:	4603      	mov	r3, r0
 800854e:	f241 0203 	movw	r2, #4099	; 0x1003
 8008552:	4293      	cmp	r3, r2
 8008554:	d817      	bhi.n	8008586 <HAL_RCC_OscConfig+0x1f2>
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	691b      	ldr	r3, [r3, #16]
 800855a:	2b40      	cmp	r3, #64	; 0x40
 800855c:	d108      	bne.n	8008570 <HAL_RCC_OscConfig+0x1dc>
 800855e:	4b34      	ldr	r3, [pc, #208]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 8008560:	685b      	ldr	r3, [r3, #4]
 8008562:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8008566:	4a32      	ldr	r2, [pc, #200]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 8008568:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800856c:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800856e:	e07a      	b.n	8008666 <HAL_RCC_OscConfig+0x2d2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008570:	4b2f      	ldr	r3, [pc, #188]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 8008572:	685b      	ldr	r3, [r3, #4]
 8008574:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	691b      	ldr	r3, [r3, #16]
 800857c:	031b      	lsls	r3, r3, #12
 800857e:	492c      	ldr	r1, [pc, #176]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 8008580:	4313      	orrs	r3, r2
 8008582:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008584:	e06f      	b.n	8008666 <HAL_RCC_OscConfig+0x2d2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008586:	4b2a      	ldr	r3, [pc, #168]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 8008588:	685b      	ldr	r3, [r3, #4]
 800858a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	691b      	ldr	r3, [r3, #16]
 8008592:	061b      	lsls	r3, r3, #24
 8008594:	4926      	ldr	r1, [pc, #152]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 8008596:	4313      	orrs	r3, r2
 8008598:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800859a:	e064      	b.n	8008666 <HAL_RCC_OscConfig+0x2d2>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	68db      	ldr	r3, [r3, #12]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d047      	beq.n	8008634 <HAL_RCC_OscConfig+0x2a0>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80085a4:	4b22      	ldr	r3, [pc, #136]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	f023 0219 	bic.w	r2, r3, #25
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	68db      	ldr	r3, [r3, #12]
 80085b0:	491f      	ldr	r1, [pc, #124]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 80085b2:	4313      	orrs	r3, r2
 80085b4:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085b6:	f7fb f82b 	bl	8003610 <HAL_GetTick>
 80085ba:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80085bc:	e008      	b.n	80085d0 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80085be:	f7fb f827 	bl	8003610 <HAL_GetTick>
 80085c2:	4602      	mov	r2, r0
 80085c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085c6:	1ad3      	subs	r3, r2, r3
 80085c8:	2b02      	cmp	r3, #2
 80085ca:	d901      	bls.n	80085d0 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 80085cc:	2303      	movs	r3, #3
 80085ce:	e307      	b.n	8008be0 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80085d0:	4b17      	ldr	r3, [pc, #92]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f003 0304 	and.w	r3, r3, #4
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d0f0      	beq.n	80085be <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80085dc:	f7fb f848 	bl	8003670 <HAL_GetREVID>
 80085e0:	4603      	mov	r3, r0
 80085e2:	f241 0203 	movw	r2, #4099	; 0x1003
 80085e6:	4293      	cmp	r3, r2
 80085e8:	d817      	bhi.n	800861a <HAL_RCC_OscConfig+0x286>
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	691b      	ldr	r3, [r3, #16]
 80085ee:	2b40      	cmp	r3, #64	; 0x40
 80085f0:	d108      	bne.n	8008604 <HAL_RCC_OscConfig+0x270>
 80085f2:	4b0f      	ldr	r3, [pc, #60]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 80085f4:	685b      	ldr	r3, [r3, #4]
 80085f6:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80085fa:	4a0d      	ldr	r2, [pc, #52]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 80085fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008600:	6053      	str	r3, [r2, #4]
 8008602:	e030      	b.n	8008666 <HAL_RCC_OscConfig+0x2d2>
 8008604:	4b0a      	ldr	r3, [pc, #40]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 8008606:	685b      	ldr	r3, [r3, #4]
 8008608:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	691b      	ldr	r3, [r3, #16]
 8008610:	031b      	lsls	r3, r3, #12
 8008612:	4907      	ldr	r1, [pc, #28]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 8008614:	4313      	orrs	r3, r2
 8008616:	604b      	str	r3, [r1, #4]
 8008618:	e025      	b.n	8008666 <HAL_RCC_OscConfig+0x2d2>
 800861a:	4b05      	ldr	r3, [pc, #20]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 800861c:	685b      	ldr	r3, [r3, #4]
 800861e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	691b      	ldr	r3, [r3, #16]
 8008626:	061b      	lsls	r3, r3, #24
 8008628:	4901      	ldr	r1, [pc, #4]	; (8008630 <HAL_RCC_OscConfig+0x29c>)
 800862a:	4313      	orrs	r3, r2
 800862c:	604b      	str	r3, [r1, #4]
 800862e:	e01a      	b.n	8008666 <HAL_RCC_OscConfig+0x2d2>
 8008630:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008634:	4b9e      	ldr	r3, [pc, #632]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	4a9d      	ldr	r2, [pc, #628]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 800863a:	f023 0301 	bic.w	r3, r3, #1
 800863e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008640:	f7fa ffe6 	bl	8003610 <HAL_GetTick>
 8008644:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008646:	e008      	b.n	800865a <HAL_RCC_OscConfig+0x2c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008648:	f7fa ffe2 	bl	8003610 <HAL_GetTick>
 800864c:	4602      	mov	r2, r0
 800864e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008650:	1ad3      	subs	r3, r2, r3
 8008652:	2b02      	cmp	r3, #2
 8008654:	d901      	bls.n	800865a <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8008656:	2303      	movs	r3, #3
 8008658:	e2c2      	b.n	8008be0 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800865a:	4b95      	ldr	r3, [pc, #596]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	f003 0304 	and.w	r3, r3, #4
 8008662:	2b00      	cmp	r3, #0
 8008664:	d1f0      	bne.n	8008648 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	f003 0310 	and.w	r3, r3, #16
 800866e:	2b00      	cmp	r3, #0
 8008670:	f000 80a9 	beq.w	80087c6 <HAL_RCC_OscConfig+0x432>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008674:	4b8e      	ldr	r3, [pc, #568]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 8008676:	691b      	ldr	r3, [r3, #16]
 8008678:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800867c:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800867e:	4b8c      	ldr	r3, [pc, #560]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 8008680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008682:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8008684:	69bb      	ldr	r3, [r7, #24]
 8008686:	2b08      	cmp	r3, #8
 8008688:	d007      	beq.n	800869a <HAL_RCC_OscConfig+0x306>
 800868a:	69bb      	ldr	r3, [r7, #24]
 800868c:	2b18      	cmp	r3, #24
 800868e:	d13a      	bne.n	8008706 <HAL_RCC_OscConfig+0x372>
 8008690:	697b      	ldr	r3, [r7, #20]
 8008692:	f003 0303 	and.w	r3, r3, #3
 8008696:	2b01      	cmp	r3, #1
 8008698:	d135      	bne.n	8008706 <HAL_RCC_OscConfig+0x372>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800869a:	4b85      	ldr	r3, [pc, #532]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d005      	beq.n	80086b2 <HAL_RCC_OscConfig+0x31e>
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	69db      	ldr	r3, [r3, #28]
 80086aa:	2b80      	cmp	r3, #128	; 0x80
 80086ac:	d001      	beq.n	80086b2 <HAL_RCC_OscConfig+0x31e>
      {
        return HAL_ERROR;
 80086ae:	2301      	movs	r3, #1
 80086b0:	e296      	b.n	8008be0 <HAL_RCC_OscConfig+0x84c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80086b2:	f7fa ffdd 	bl	8003670 <HAL_GetREVID>
 80086b6:	4603      	mov	r3, r0
 80086b8:	f241 0203 	movw	r2, #4099	; 0x1003
 80086bc:	4293      	cmp	r3, r2
 80086be:	d817      	bhi.n	80086f0 <HAL_RCC_OscConfig+0x35c>
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6a1b      	ldr	r3, [r3, #32]
 80086c4:	2b20      	cmp	r3, #32
 80086c6:	d108      	bne.n	80086da <HAL_RCC_OscConfig+0x346>
 80086c8:	4b79      	ldr	r3, [pc, #484]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 80086ca:	685b      	ldr	r3, [r3, #4]
 80086cc:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80086d0:	4a77      	ldr	r2, [pc, #476]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 80086d2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80086d6:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80086d8:	e075      	b.n	80087c6 <HAL_RCC_OscConfig+0x432>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80086da:	4b75      	ldr	r3, [pc, #468]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 80086dc:	685b      	ldr	r3, [r3, #4]
 80086de:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6a1b      	ldr	r3, [r3, #32]
 80086e6:	069b      	lsls	r3, r3, #26
 80086e8:	4971      	ldr	r1, [pc, #452]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 80086ea:	4313      	orrs	r3, r2
 80086ec:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80086ee:	e06a      	b.n	80087c6 <HAL_RCC_OscConfig+0x432>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80086f0:	4b6f      	ldr	r3, [pc, #444]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 80086f2:	68db      	ldr	r3, [r3, #12]
 80086f4:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	6a1b      	ldr	r3, [r3, #32]
 80086fc:	061b      	lsls	r3, r3, #24
 80086fe:	496c      	ldr	r1, [pc, #432]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 8008700:	4313      	orrs	r3, r2
 8008702:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008704:	e05f      	b.n	80087c6 <HAL_RCC_OscConfig+0x432>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	69db      	ldr	r3, [r3, #28]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d042      	beq.n	8008794 <HAL_RCC_OscConfig+0x400>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800870e:	4b68      	ldr	r3, [pc, #416]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	4a67      	ldr	r2, [pc, #412]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 8008714:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008718:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800871a:	f7fa ff79 	bl	8003610 <HAL_GetTick>
 800871e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008720:	e008      	b.n	8008734 <HAL_RCC_OscConfig+0x3a0>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8008722:	f7fa ff75 	bl	8003610 <HAL_GetTick>
 8008726:	4602      	mov	r2, r0
 8008728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800872a:	1ad3      	subs	r3, r2, r3
 800872c:	2b02      	cmp	r3, #2
 800872e:	d901      	bls.n	8008734 <HAL_RCC_OscConfig+0x3a0>
          {
            return HAL_TIMEOUT;
 8008730:	2303      	movs	r3, #3
 8008732:	e255      	b.n	8008be0 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008734:	4b5e      	ldr	r3, [pc, #376]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800873c:	2b00      	cmp	r3, #0
 800873e:	d0f0      	beq.n	8008722 <HAL_RCC_OscConfig+0x38e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008740:	f7fa ff96 	bl	8003670 <HAL_GetREVID>
 8008744:	4603      	mov	r3, r0
 8008746:	f241 0203 	movw	r2, #4099	; 0x1003
 800874a:	4293      	cmp	r3, r2
 800874c:	d817      	bhi.n	800877e <HAL_RCC_OscConfig+0x3ea>
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	6a1b      	ldr	r3, [r3, #32]
 8008752:	2b20      	cmp	r3, #32
 8008754:	d108      	bne.n	8008768 <HAL_RCC_OscConfig+0x3d4>
 8008756:	4b56      	ldr	r3, [pc, #344]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 8008758:	685b      	ldr	r3, [r3, #4]
 800875a:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800875e:	4a54      	ldr	r2, [pc, #336]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 8008760:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008764:	6053      	str	r3, [r2, #4]
 8008766:	e02e      	b.n	80087c6 <HAL_RCC_OscConfig+0x432>
 8008768:	4b51      	ldr	r3, [pc, #324]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 800876a:	685b      	ldr	r3, [r3, #4]
 800876c:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	6a1b      	ldr	r3, [r3, #32]
 8008774:	069b      	lsls	r3, r3, #26
 8008776:	494e      	ldr	r1, [pc, #312]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 8008778:	4313      	orrs	r3, r2
 800877a:	604b      	str	r3, [r1, #4]
 800877c:	e023      	b.n	80087c6 <HAL_RCC_OscConfig+0x432>
 800877e:	4b4c      	ldr	r3, [pc, #304]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 8008780:	68db      	ldr	r3, [r3, #12]
 8008782:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6a1b      	ldr	r3, [r3, #32]
 800878a:	061b      	lsls	r3, r3, #24
 800878c:	4948      	ldr	r1, [pc, #288]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 800878e:	4313      	orrs	r3, r2
 8008790:	60cb      	str	r3, [r1, #12]
 8008792:	e018      	b.n	80087c6 <HAL_RCC_OscConfig+0x432>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8008794:	4b46      	ldr	r3, [pc, #280]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	4a45      	ldr	r2, [pc, #276]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 800879a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800879e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80087a0:	f7fa ff36 	bl	8003610 <HAL_GetTick>
 80087a4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80087a6:	e008      	b.n	80087ba <HAL_RCC_OscConfig+0x426>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80087a8:	f7fa ff32 	bl	8003610 <HAL_GetTick>
 80087ac:	4602      	mov	r2, r0
 80087ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087b0:	1ad3      	subs	r3, r2, r3
 80087b2:	2b02      	cmp	r3, #2
 80087b4:	d901      	bls.n	80087ba <HAL_RCC_OscConfig+0x426>
          {
            return HAL_TIMEOUT;
 80087b6:	2303      	movs	r3, #3
 80087b8:	e212      	b.n	8008be0 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80087ba:	4b3d      	ldr	r3, [pc, #244]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d1f0      	bne.n	80087a8 <HAL_RCC_OscConfig+0x414>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f003 0308 	and.w	r3, r3, #8
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d036      	beq.n	8008840 <HAL_RCC_OscConfig+0x4ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	695b      	ldr	r3, [r3, #20]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d019      	beq.n	800880e <HAL_RCC_OscConfig+0x47a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80087da:	4b35      	ldr	r3, [pc, #212]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 80087dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80087de:	4a34      	ldr	r2, [pc, #208]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 80087e0:	f043 0301 	orr.w	r3, r3, #1
 80087e4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80087e6:	f7fa ff13 	bl	8003610 <HAL_GetTick>
 80087ea:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80087ec:	e008      	b.n	8008800 <HAL_RCC_OscConfig+0x46c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80087ee:	f7fa ff0f 	bl	8003610 <HAL_GetTick>
 80087f2:	4602      	mov	r2, r0
 80087f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087f6:	1ad3      	subs	r3, r2, r3
 80087f8:	2b02      	cmp	r3, #2
 80087fa:	d901      	bls.n	8008800 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 80087fc:	2303      	movs	r3, #3
 80087fe:	e1ef      	b.n	8008be0 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008800:	4b2b      	ldr	r3, [pc, #172]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 8008802:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008804:	f003 0302 	and.w	r3, r3, #2
 8008808:	2b00      	cmp	r3, #0
 800880a:	d0f0      	beq.n	80087ee <HAL_RCC_OscConfig+0x45a>
 800880c:	e018      	b.n	8008840 <HAL_RCC_OscConfig+0x4ac>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800880e:	4b28      	ldr	r3, [pc, #160]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 8008810:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008812:	4a27      	ldr	r2, [pc, #156]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 8008814:	f023 0301 	bic.w	r3, r3, #1
 8008818:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800881a:	f7fa fef9 	bl	8003610 <HAL_GetTick>
 800881e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008820:	e008      	b.n	8008834 <HAL_RCC_OscConfig+0x4a0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008822:	f7fa fef5 	bl	8003610 <HAL_GetTick>
 8008826:	4602      	mov	r2, r0
 8008828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800882a:	1ad3      	subs	r3, r2, r3
 800882c:	2b02      	cmp	r3, #2
 800882e:	d901      	bls.n	8008834 <HAL_RCC_OscConfig+0x4a0>
        {
          return HAL_TIMEOUT;
 8008830:	2303      	movs	r3, #3
 8008832:	e1d5      	b.n	8008be0 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008834:	4b1e      	ldr	r3, [pc, #120]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 8008836:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008838:	f003 0302 	and.w	r3, r3, #2
 800883c:	2b00      	cmp	r3, #0
 800883e:	d1f0      	bne.n	8008822 <HAL_RCC_OscConfig+0x48e>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	f003 0320 	and.w	r3, r3, #32
 8008848:	2b00      	cmp	r3, #0
 800884a:	d039      	beq.n	80088c0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	699b      	ldr	r3, [r3, #24]
 8008850:	2b00      	cmp	r3, #0
 8008852:	d019      	beq.n	8008888 <HAL_RCC_OscConfig+0x4f4>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008854:	4b16      	ldr	r3, [pc, #88]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	4a15      	ldr	r2, [pc, #84]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 800885a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800885e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008860:	f7fa fed6 	bl	8003610 <HAL_GetTick>
 8008864:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008866:	e008      	b.n	800887a <HAL_RCC_OscConfig+0x4e6>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8008868:	f7fa fed2 	bl	8003610 <HAL_GetTick>
 800886c:	4602      	mov	r2, r0
 800886e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008870:	1ad3      	subs	r3, r2, r3
 8008872:	2b02      	cmp	r3, #2
 8008874:	d901      	bls.n	800887a <HAL_RCC_OscConfig+0x4e6>
        {
          return HAL_TIMEOUT;
 8008876:	2303      	movs	r3, #3
 8008878:	e1b2      	b.n	8008be0 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800887a:	4b0d      	ldr	r3, [pc, #52]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008882:	2b00      	cmp	r3, #0
 8008884:	d0f0      	beq.n	8008868 <HAL_RCC_OscConfig+0x4d4>
 8008886:	e01b      	b.n	80088c0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008888:	4b09      	ldr	r3, [pc, #36]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	4a08      	ldr	r2, [pc, #32]	; (80088b0 <HAL_RCC_OscConfig+0x51c>)
 800888e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008892:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008894:	f7fa febc 	bl	8003610 <HAL_GetTick>
 8008898:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800889a:	e00b      	b.n	80088b4 <HAL_RCC_OscConfig+0x520>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800889c:	f7fa feb8 	bl	8003610 <HAL_GetTick>
 80088a0:	4602      	mov	r2, r0
 80088a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088a4:	1ad3      	subs	r3, r2, r3
 80088a6:	2b02      	cmp	r3, #2
 80088a8:	d904      	bls.n	80088b4 <HAL_RCC_OscConfig+0x520>
        {
          return HAL_TIMEOUT;
 80088aa:	2303      	movs	r3, #3
 80088ac:	e198      	b.n	8008be0 <HAL_RCC_OscConfig+0x84c>
 80088ae:	bf00      	nop
 80088b0:	58024400 	.word	0x58024400
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80088b4:	4ba3      	ldr	r3, [pc, #652]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d1ed      	bne.n	800889c <HAL_RCC_OscConfig+0x508>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f003 0304 	and.w	r3, r3, #4
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	f000 8081 	beq.w	80089d0 <HAL_RCC_OscConfig+0x63c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80088ce:	4b9e      	ldr	r3, [pc, #632]	; (8008b48 <HAL_RCC_OscConfig+0x7b4>)
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	4a9d      	ldr	r2, [pc, #628]	; (8008b48 <HAL_RCC_OscConfig+0x7b4>)
 80088d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80088d8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80088da:	f7fa fe99 	bl	8003610 <HAL_GetTick>
 80088de:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80088e0:	e008      	b.n	80088f4 <HAL_RCC_OscConfig+0x560>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80088e2:	f7fa fe95 	bl	8003610 <HAL_GetTick>
 80088e6:	4602      	mov	r2, r0
 80088e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ea:	1ad3      	subs	r3, r2, r3
 80088ec:	2b64      	cmp	r3, #100	; 0x64
 80088ee:	d901      	bls.n	80088f4 <HAL_RCC_OscConfig+0x560>
      {
        return HAL_TIMEOUT;
 80088f0:	2303      	movs	r3, #3
 80088f2:	e175      	b.n	8008be0 <HAL_RCC_OscConfig+0x84c>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80088f4:	4b94      	ldr	r3, [pc, #592]	; (8008b48 <HAL_RCC_OscConfig+0x7b4>)
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d0f0      	beq.n	80088e2 <HAL_RCC_OscConfig+0x54e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	689b      	ldr	r3, [r3, #8]
 8008904:	2b01      	cmp	r3, #1
 8008906:	d106      	bne.n	8008916 <HAL_RCC_OscConfig+0x582>
 8008908:	4b8e      	ldr	r3, [pc, #568]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 800890a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800890c:	4a8d      	ldr	r2, [pc, #564]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 800890e:	f043 0301 	orr.w	r3, r3, #1
 8008912:	6713      	str	r3, [r2, #112]	; 0x70
 8008914:	e02d      	b.n	8008972 <HAL_RCC_OscConfig+0x5de>
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	689b      	ldr	r3, [r3, #8]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d10c      	bne.n	8008938 <HAL_RCC_OscConfig+0x5a4>
 800891e:	4b89      	ldr	r3, [pc, #548]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008920:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008922:	4a88      	ldr	r2, [pc, #544]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008924:	f023 0301 	bic.w	r3, r3, #1
 8008928:	6713      	str	r3, [r2, #112]	; 0x70
 800892a:	4b86      	ldr	r3, [pc, #536]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 800892c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800892e:	4a85      	ldr	r2, [pc, #532]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008930:	f023 0304 	bic.w	r3, r3, #4
 8008934:	6713      	str	r3, [r2, #112]	; 0x70
 8008936:	e01c      	b.n	8008972 <HAL_RCC_OscConfig+0x5de>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	689b      	ldr	r3, [r3, #8]
 800893c:	2b05      	cmp	r3, #5
 800893e:	d10c      	bne.n	800895a <HAL_RCC_OscConfig+0x5c6>
 8008940:	4b80      	ldr	r3, [pc, #512]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008942:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008944:	4a7f      	ldr	r2, [pc, #508]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008946:	f043 0304 	orr.w	r3, r3, #4
 800894a:	6713      	str	r3, [r2, #112]	; 0x70
 800894c:	4b7d      	ldr	r3, [pc, #500]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 800894e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008950:	4a7c      	ldr	r2, [pc, #496]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008952:	f043 0301 	orr.w	r3, r3, #1
 8008956:	6713      	str	r3, [r2, #112]	; 0x70
 8008958:	e00b      	b.n	8008972 <HAL_RCC_OscConfig+0x5de>
 800895a:	4b7a      	ldr	r3, [pc, #488]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 800895c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800895e:	4a79      	ldr	r2, [pc, #484]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008960:	f023 0301 	bic.w	r3, r3, #1
 8008964:	6713      	str	r3, [r2, #112]	; 0x70
 8008966:	4b77      	ldr	r3, [pc, #476]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008968:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800896a:	4a76      	ldr	r2, [pc, #472]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 800896c:	f023 0304 	bic.w	r3, r3, #4
 8008970:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	689b      	ldr	r3, [r3, #8]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d015      	beq.n	80089a6 <HAL_RCC_OscConfig+0x612>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800897a:	f7fa fe49 	bl	8003610 <HAL_GetTick>
 800897e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008980:	e00a      	b.n	8008998 <HAL_RCC_OscConfig+0x604>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008982:	f7fa fe45 	bl	8003610 <HAL_GetTick>
 8008986:	4602      	mov	r2, r0
 8008988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800898a:	1ad3      	subs	r3, r2, r3
 800898c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008990:	4293      	cmp	r3, r2
 8008992:	d901      	bls.n	8008998 <HAL_RCC_OscConfig+0x604>
        {
          return HAL_TIMEOUT;
 8008994:	2303      	movs	r3, #3
 8008996:	e123      	b.n	8008be0 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008998:	4b6a      	ldr	r3, [pc, #424]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 800899a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800899c:	f003 0302 	and.w	r3, r3, #2
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d0ee      	beq.n	8008982 <HAL_RCC_OscConfig+0x5ee>
 80089a4:	e014      	b.n	80089d0 <HAL_RCC_OscConfig+0x63c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80089a6:	f7fa fe33 	bl	8003610 <HAL_GetTick>
 80089aa:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80089ac:	e00a      	b.n	80089c4 <HAL_RCC_OscConfig+0x630>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80089ae:	f7fa fe2f 	bl	8003610 <HAL_GetTick>
 80089b2:	4602      	mov	r2, r0
 80089b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089b6:	1ad3      	subs	r3, r2, r3
 80089b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80089bc:	4293      	cmp	r3, r2
 80089be:	d901      	bls.n	80089c4 <HAL_RCC_OscConfig+0x630>
        {
          return HAL_TIMEOUT;
 80089c0:	2303      	movs	r3, #3
 80089c2:	e10d      	b.n	8008be0 <HAL_RCC_OscConfig+0x84c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80089c4:	4b5f      	ldr	r3, [pc, #380]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 80089c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089c8:	f003 0302 	and.w	r3, r3, #2
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d1ee      	bne.n	80089ae <HAL_RCC_OscConfig+0x61a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	f000 8102 	beq.w	8008bde <HAL_RCC_OscConfig+0x84a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80089da:	4b5a      	ldr	r3, [pc, #360]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 80089dc:	691b      	ldr	r3, [r3, #16]
 80089de:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80089e2:	2b18      	cmp	r3, #24
 80089e4:	f000 80bd 	beq.w	8008b62 <HAL_RCC_OscConfig+0x7ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089ec:	2b02      	cmp	r3, #2
 80089ee:	f040 8095 	bne.w	8008b1c <HAL_RCC_OscConfig+0x788>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80089f2:	4b54      	ldr	r3, [pc, #336]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	4a53      	ldr	r2, [pc, #332]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 80089f8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80089fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089fe:	f7fa fe07 	bl	8003610 <HAL_GetTick>
 8008a02:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008a04:	e008      	b.n	8008a18 <HAL_RCC_OscConfig+0x684>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008a06:	f7fa fe03 	bl	8003610 <HAL_GetTick>
 8008a0a:	4602      	mov	r2, r0
 8008a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a0e:	1ad3      	subs	r3, r2, r3
 8008a10:	2b02      	cmp	r3, #2
 8008a12:	d901      	bls.n	8008a18 <HAL_RCC_OscConfig+0x684>
          {
            return HAL_TIMEOUT;
 8008a14:	2303      	movs	r3, #3
 8008a16:	e0e3      	b.n	8008be0 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008a18:	4b4a      	ldr	r3, [pc, #296]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d1f0      	bne.n	8008a06 <HAL_RCC_OscConfig+0x672>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008a24:	4b47      	ldr	r3, [pc, #284]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008a26:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008a28:	4b48      	ldr	r3, [pc, #288]	; (8008b4c <HAL_RCC_OscConfig+0x7b8>)
 8008a2a:	4013      	ands	r3, r2
 8008a2c:	687a      	ldr	r2, [r7, #4]
 8008a2e:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8008a30:	687a      	ldr	r2, [r7, #4]
 8008a32:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008a34:	0112      	lsls	r2, r2, #4
 8008a36:	430a      	orrs	r2, r1
 8008a38:	4942      	ldr	r1, [pc, #264]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008a3a:	4313      	orrs	r3, r2
 8008a3c:	628b      	str	r3, [r1, #40]	; 0x28
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a42:	3b01      	subs	r3, #1
 8008a44:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a4c:	3b01      	subs	r3, #1
 8008a4e:	025b      	lsls	r3, r3, #9
 8008a50:	b29b      	uxth	r3, r3
 8008a52:	431a      	orrs	r2, r3
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a58:	3b01      	subs	r3, #1
 8008a5a:	041b      	lsls	r3, r3, #16
 8008a5c:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8008a60:	431a      	orrs	r2, r3
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a66:	3b01      	subs	r3, #1
 8008a68:	061b      	lsls	r3, r3, #24
 8008a6a:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008a6e:	4935      	ldr	r1, [pc, #212]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008a70:	4313      	orrs	r3, r2
 8008a72:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8008a74:	4b33      	ldr	r3, [pc, #204]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a78:	4a32      	ldr	r2, [pc, #200]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008a7a:	f023 0301 	bic.w	r3, r3, #1
 8008a7e:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008a80:	4b30      	ldr	r3, [pc, #192]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008a82:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008a84:	4b32      	ldr	r3, [pc, #200]	; (8008b50 <HAL_RCC_OscConfig+0x7bc>)
 8008a86:	4013      	ands	r3, r2
 8008a88:	687a      	ldr	r2, [r7, #4]
 8008a8a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8008a8c:	00d2      	lsls	r2, r2, #3
 8008a8e:	492d      	ldr	r1, [pc, #180]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008a90:	4313      	orrs	r3, r2
 8008a92:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8008a94:	4b2b      	ldr	r3, [pc, #172]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a98:	f023 020c 	bic.w	r2, r3, #12
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008aa0:	4928      	ldr	r1, [pc, #160]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008aa2:	4313      	orrs	r3, r2
 8008aa4:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8008aa6:	4b27      	ldr	r3, [pc, #156]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008aaa:	f023 0202 	bic.w	r2, r3, #2
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ab2:	4924      	ldr	r1, [pc, #144]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008ab4:	4313      	orrs	r3, r2
 8008ab6:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008ab8:	4b22      	ldr	r3, [pc, #136]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008abc:	4a21      	ldr	r2, [pc, #132]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008abe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008ac2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008ac4:	4b1f      	ldr	r3, [pc, #124]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ac8:	4a1e      	ldr	r2, [pc, #120]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008aca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008ace:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008ad0:	4b1c      	ldr	r3, [pc, #112]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008ad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ad4:	4a1b      	ldr	r2, [pc, #108]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008ad6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008ada:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8008adc:	4b19      	ldr	r3, [pc, #100]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ae0:	4a18      	ldr	r2, [pc, #96]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008ae2:	f043 0301 	orr.w	r3, r3, #1
 8008ae6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008ae8:	4b16      	ldr	r3, [pc, #88]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	4a15      	ldr	r2, [pc, #84]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008aee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008af2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008af4:	f7fa fd8c 	bl	8003610 <HAL_GetTick>
 8008af8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008afa:	e008      	b.n	8008b0e <HAL_RCC_OscConfig+0x77a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008afc:	f7fa fd88 	bl	8003610 <HAL_GetTick>
 8008b00:	4602      	mov	r2, r0
 8008b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b04:	1ad3      	subs	r3, r2, r3
 8008b06:	2b02      	cmp	r3, #2
 8008b08:	d901      	bls.n	8008b0e <HAL_RCC_OscConfig+0x77a>
          {
            return HAL_TIMEOUT;
 8008b0a:	2303      	movs	r3, #3
 8008b0c:	e068      	b.n	8008be0 <HAL_RCC_OscConfig+0x84c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008b0e:	4b0d      	ldr	r3, [pc, #52]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d0f0      	beq.n	8008afc <HAL_RCC_OscConfig+0x768>
 8008b1a:	e060      	b.n	8008bde <HAL_RCC_OscConfig+0x84a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008b1c:	4b09      	ldr	r3, [pc, #36]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	4a08      	ldr	r2, [pc, #32]	; (8008b44 <HAL_RCC_OscConfig+0x7b0>)
 8008b22:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008b26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b28:	f7fa fd72 	bl	8003610 <HAL_GetTick>
 8008b2c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008b2e:	e011      	b.n	8008b54 <HAL_RCC_OscConfig+0x7c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008b30:	f7fa fd6e 	bl	8003610 <HAL_GetTick>
 8008b34:	4602      	mov	r2, r0
 8008b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b38:	1ad3      	subs	r3, r2, r3
 8008b3a:	2b02      	cmp	r3, #2
 8008b3c:	d90a      	bls.n	8008b54 <HAL_RCC_OscConfig+0x7c0>
          {
            return HAL_TIMEOUT;
 8008b3e:	2303      	movs	r3, #3
 8008b40:	e04e      	b.n	8008be0 <HAL_RCC_OscConfig+0x84c>
 8008b42:	bf00      	nop
 8008b44:	58024400 	.word	0x58024400
 8008b48:	58024800 	.word	0x58024800
 8008b4c:	fffffc0c 	.word	0xfffffc0c
 8008b50:	ffff0007 	.word	0xffff0007
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008b54:	4b24      	ldr	r3, [pc, #144]	; (8008be8 <HAL_RCC_OscConfig+0x854>)
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d1e7      	bne.n	8008b30 <HAL_RCC_OscConfig+0x79c>
 8008b60:	e03d      	b.n	8008bde <HAL_RCC_OscConfig+0x84a>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8008b62:	4b21      	ldr	r3, [pc, #132]	; (8008be8 <HAL_RCC_OscConfig+0x854>)
 8008b64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b66:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008b68:	4b1f      	ldr	r3, [pc, #124]	; (8008be8 <HAL_RCC_OscConfig+0x854>)
 8008b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b6c:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b72:	2b01      	cmp	r3, #1
 8008b74:	d031      	beq.n	8008bda <HAL_RCC_OscConfig+0x846>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008b76:	693b      	ldr	r3, [r7, #16]
 8008b78:	f003 0203 	and.w	r2, r3, #3
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008b80:	429a      	cmp	r2, r3
 8008b82:	d12a      	bne.n	8008bda <HAL_RCC_OscConfig+0x846>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008b84:	693b      	ldr	r3, [r7, #16]
 8008b86:	091b      	lsrs	r3, r3, #4
 8008b88:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008b90:	429a      	cmp	r2, r3
 8008b92:	d122      	bne.n	8008bda <HAL_RCC_OscConfig+0x846>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b9e:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008ba0:	429a      	cmp	r2, r3
 8008ba2:	d11a      	bne.n	8008bda <HAL_RCC_OscConfig+0x846>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	0a5b      	lsrs	r3, r3, #9
 8008ba8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bb0:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008bb2:	429a      	cmp	r2, r3
 8008bb4:	d111      	bne.n	8008bda <HAL_RCC_OscConfig+0x846>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	0c1b      	lsrs	r3, r3, #16
 8008bba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bc2:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008bc4:	429a      	cmp	r2, r3
 8008bc6:	d108      	bne.n	8008bda <HAL_RCC_OscConfig+0x846>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	0e1b      	lsrs	r3, r3, #24
 8008bcc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008bd4:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008bd6:	429a      	cmp	r2, r3
 8008bd8:	d001      	beq.n	8008bde <HAL_RCC_OscConfig+0x84a>
      {
        return HAL_ERROR;
 8008bda:	2301      	movs	r3, #1
 8008bdc:	e000      	b.n	8008be0 <HAL_RCC_OscConfig+0x84c>
      }
    }
  }
  return HAL_OK;
 8008bde:	2300      	movs	r3, #0
}
 8008be0:	4618      	mov	r0, r3
 8008be2:	3730      	adds	r7, #48	; 0x30
 8008be4:	46bd      	mov	sp, r7
 8008be6:	bd80      	pop	{r7, pc}
 8008be8:	58024400 	.word	0x58024400

08008bec <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b086      	sub	sp, #24
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
 8008bf4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d101      	bne.n	8008c00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008bfc:	2301      	movs	r3, #1
 8008bfe:	e19c      	b.n	8008f3a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008c00:	4b8a      	ldr	r3, [pc, #552]	; (8008e2c <HAL_RCC_ClockConfig+0x240>)
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	f003 030f 	and.w	r3, r3, #15
 8008c08:	683a      	ldr	r2, [r7, #0]
 8008c0a:	429a      	cmp	r2, r3
 8008c0c:	d910      	bls.n	8008c30 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008c0e:	4b87      	ldr	r3, [pc, #540]	; (8008e2c <HAL_RCC_ClockConfig+0x240>)
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	f023 020f 	bic.w	r2, r3, #15
 8008c16:	4985      	ldr	r1, [pc, #532]	; (8008e2c <HAL_RCC_ClockConfig+0x240>)
 8008c18:	683b      	ldr	r3, [r7, #0]
 8008c1a:	4313      	orrs	r3, r2
 8008c1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008c1e:	4b83      	ldr	r3, [pc, #524]	; (8008e2c <HAL_RCC_ClockConfig+0x240>)
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f003 030f 	and.w	r3, r3, #15
 8008c26:	683a      	ldr	r2, [r7, #0]
 8008c28:	429a      	cmp	r2, r3
 8008c2a:	d001      	beq.n	8008c30 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008c2c:	2301      	movs	r3, #1
 8008c2e:	e184      	b.n	8008f3a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	f003 0304 	and.w	r3, r3, #4
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d010      	beq.n	8008c5e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	691a      	ldr	r2, [r3, #16]
 8008c40:	4b7b      	ldr	r3, [pc, #492]	; (8008e30 <HAL_RCC_ClockConfig+0x244>)
 8008c42:	699b      	ldr	r3, [r3, #24]
 8008c44:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008c48:	429a      	cmp	r2, r3
 8008c4a:	d908      	bls.n	8008c5e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008c4c:	4b78      	ldr	r3, [pc, #480]	; (8008e30 <HAL_RCC_ClockConfig+0x244>)
 8008c4e:	699b      	ldr	r3, [r3, #24]
 8008c50:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	691b      	ldr	r3, [r3, #16]
 8008c58:	4975      	ldr	r1, [pc, #468]	; (8008e30 <HAL_RCC_ClockConfig+0x244>)
 8008c5a:	4313      	orrs	r3, r2
 8008c5c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	f003 0308 	and.w	r3, r3, #8
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d010      	beq.n	8008c8c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	695a      	ldr	r2, [r3, #20]
 8008c6e:	4b70      	ldr	r3, [pc, #448]	; (8008e30 <HAL_RCC_ClockConfig+0x244>)
 8008c70:	69db      	ldr	r3, [r3, #28]
 8008c72:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008c76:	429a      	cmp	r2, r3
 8008c78:	d908      	bls.n	8008c8c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008c7a:	4b6d      	ldr	r3, [pc, #436]	; (8008e30 <HAL_RCC_ClockConfig+0x244>)
 8008c7c:	69db      	ldr	r3, [r3, #28]
 8008c7e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	695b      	ldr	r3, [r3, #20]
 8008c86:	496a      	ldr	r1, [pc, #424]	; (8008e30 <HAL_RCC_ClockConfig+0x244>)
 8008c88:	4313      	orrs	r3, r2
 8008c8a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	f003 0310 	and.w	r3, r3, #16
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d010      	beq.n	8008cba <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	699a      	ldr	r2, [r3, #24]
 8008c9c:	4b64      	ldr	r3, [pc, #400]	; (8008e30 <HAL_RCC_ClockConfig+0x244>)
 8008c9e:	69db      	ldr	r3, [r3, #28]
 8008ca0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008ca4:	429a      	cmp	r2, r3
 8008ca6:	d908      	bls.n	8008cba <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008ca8:	4b61      	ldr	r3, [pc, #388]	; (8008e30 <HAL_RCC_ClockConfig+0x244>)
 8008caa:	69db      	ldr	r3, [r3, #28]
 8008cac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	699b      	ldr	r3, [r3, #24]
 8008cb4:	495e      	ldr	r1, [pc, #376]	; (8008e30 <HAL_RCC_ClockConfig+0x244>)
 8008cb6:	4313      	orrs	r3, r2
 8008cb8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	f003 0320 	and.w	r3, r3, #32
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d010      	beq.n	8008ce8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	69da      	ldr	r2, [r3, #28]
 8008cca:	4b59      	ldr	r3, [pc, #356]	; (8008e30 <HAL_RCC_ClockConfig+0x244>)
 8008ccc:	6a1b      	ldr	r3, [r3, #32]
 8008cce:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008cd2:	429a      	cmp	r2, r3
 8008cd4:	d908      	bls.n	8008ce8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8008cd6:	4b56      	ldr	r3, [pc, #344]	; (8008e30 <HAL_RCC_ClockConfig+0x244>)
 8008cd8:	6a1b      	ldr	r3, [r3, #32]
 8008cda:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	69db      	ldr	r3, [r3, #28]
 8008ce2:	4953      	ldr	r1, [pc, #332]	; (8008e30 <HAL_RCC_ClockConfig+0x244>)
 8008ce4:	4313      	orrs	r3, r2
 8008ce6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f003 0302 	and.w	r3, r3, #2
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d010      	beq.n	8008d16 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	68da      	ldr	r2, [r3, #12]
 8008cf8:	4b4d      	ldr	r3, [pc, #308]	; (8008e30 <HAL_RCC_ClockConfig+0x244>)
 8008cfa:	699b      	ldr	r3, [r3, #24]
 8008cfc:	f003 030f 	and.w	r3, r3, #15
 8008d00:	429a      	cmp	r2, r3
 8008d02:	d908      	bls.n	8008d16 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008d04:	4b4a      	ldr	r3, [pc, #296]	; (8008e30 <HAL_RCC_ClockConfig+0x244>)
 8008d06:	699b      	ldr	r3, [r3, #24]
 8008d08:	f023 020f 	bic.w	r2, r3, #15
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	68db      	ldr	r3, [r3, #12]
 8008d10:	4947      	ldr	r1, [pc, #284]	; (8008e30 <HAL_RCC_ClockConfig+0x244>)
 8008d12:	4313      	orrs	r3, r2
 8008d14:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	f003 0301 	and.w	r3, r3, #1
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d055      	beq.n	8008dce <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8008d22:	4b43      	ldr	r3, [pc, #268]	; (8008e30 <HAL_RCC_ClockConfig+0x244>)
 8008d24:	699b      	ldr	r3, [r3, #24]
 8008d26:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	689b      	ldr	r3, [r3, #8]
 8008d2e:	4940      	ldr	r1, [pc, #256]	; (8008e30 <HAL_RCC_ClockConfig+0x244>)
 8008d30:	4313      	orrs	r3, r2
 8008d32:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	685b      	ldr	r3, [r3, #4]
 8008d38:	2b02      	cmp	r3, #2
 8008d3a:	d107      	bne.n	8008d4c <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008d3c:	4b3c      	ldr	r3, [pc, #240]	; (8008e30 <HAL_RCC_ClockConfig+0x244>)
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d121      	bne.n	8008d8c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8008d48:	2301      	movs	r3, #1
 8008d4a:	e0f6      	b.n	8008f3a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	685b      	ldr	r3, [r3, #4]
 8008d50:	2b03      	cmp	r3, #3
 8008d52:	d107      	bne.n	8008d64 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008d54:	4b36      	ldr	r3, [pc, #216]	; (8008e30 <HAL_RCC_ClockConfig+0x244>)
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d115      	bne.n	8008d8c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8008d60:	2301      	movs	r3, #1
 8008d62:	e0ea      	b.n	8008f3a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	685b      	ldr	r3, [r3, #4]
 8008d68:	2b01      	cmp	r3, #1
 8008d6a:	d107      	bne.n	8008d7c <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008d6c:	4b30      	ldr	r3, [pc, #192]	; (8008e30 <HAL_RCC_ClockConfig+0x244>)
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d109      	bne.n	8008d8c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8008d78:	2301      	movs	r3, #1
 8008d7a:	e0de      	b.n	8008f3a <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008d7c:	4b2c      	ldr	r3, [pc, #176]	; (8008e30 <HAL_RCC_ClockConfig+0x244>)
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	f003 0304 	and.w	r3, r3, #4
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d101      	bne.n	8008d8c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8008d88:	2301      	movs	r3, #1
 8008d8a:	e0d6      	b.n	8008f3a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008d8c:	4b28      	ldr	r3, [pc, #160]	; (8008e30 <HAL_RCC_ClockConfig+0x244>)
 8008d8e:	691b      	ldr	r3, [r3, #16]
 8008d90:	f023 0207 	bic.w	r2, r3, #7
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	685b      	ldr	r3, [r3, #4]
 8008d98:	4925      	ldr	r1, [pc, #148]	; (8008e30 <HAL_RCC_ClockConfig+0x244>)
 8008d9a:	4313      	orrs	r3, r2
 8008d9c:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008d9e:	f7fa fc37 	bl	8003610 <HAL_GetTick>
 8008da2:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008da4:	e00a      	b.n	8008dbc <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008da6:	f7fa fc33 	bl	8003610 <HAL_GetTick>
 8008daa:	4602      	mov	r2, r0
 8008dac:	697b      	ldr	r3, [r7, #20]
 8008dae:	1ad3      	subs	r3, r2, r3
 8008db0:	f241 3288 	movw	r2, #5000	; 0x1388
 8008db4:	4293      	cmp	r3, r2
 8008db6:	d901      	bls.n	8008dbc <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8008db8:	2303      	movs	r3, #3
 8008dba:	e0be      	b.n	8008f3a <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008dbc:	4b1c      	ldr	r3, [pc, #112]	; (8008e30 <HAL_RCC_ClockConfig+0x244>)
 8008dbe:	691b      	ldr	r3, [r3, #16]
 8008dc0:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	685b      	ldr	r3, [r3, #4]
 8008dc8:	00db      	lsls	r3, r3, #3
 8008dca:	429a      	cmp	r2, r3
 8008dcc:	d1eb      	bne.n	8008da6 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	f003 0302 	and.w	r3, r3, #2
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d010      	beq.n	8008dfc <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	68da      	ldr	r2, [r3, #12]
 8008dde:	4b14      	ldr	r3, [pc, #80]	; (8008e30 <HAL_RCC_ClockConfig+0x244>)
 8008de0:	699b      	ldr	r3, [r3, #24]
 8008de2:	f003 030f 	and.w	r3, r3, #15
 8008de6:	429a      	cmp	r2, r3
 8008de8:	d208      	bcs.n	8008dfc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008dea:	4b11      	ldr	r3, [pc, #68]	; (8008e30 <HAL_RCC_ClockConfig+0x244>)
 8008dec:	699b      	ldr	r3, [r3, #24]
 8008dee:	f023 020f 	bic.w	r2, r3, #15
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	68db      	ldr	r3, [r3, #12]
 8008df6:	490e      	ldr	r1, [pc, #56]	; (8008e30 <HAL_RCC_ClockConfig+0x244>)
 8008df8:	4313      	orrs	r3, r2
 8008dfa:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008dfc:	4b0b      	ldr	r3, [pc, #44]	; (8008e2c <HAL_RCC_ClockConfig+0x240>)
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	f003 030f 	and.w	r3, r3, #15
 8008e04:	683a      	ldr	r2, [r7, #0]
 8008e06:	429a      	cmp	r2, r3
 8008e08:	d214      	bcs.n	8008e34 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008e0a:	4b08      	ldr	r3, [pc, #32]	; (8008e2c <HAL_RCC_ClockConfig+0x240>)
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	f023 020f 	bic.w	r2, r3, #15
 8008e12:	4906      	ldr	r1, [pc, #24]	; (8008e2c <HAL_RCC_ClockConfig+0x240>)
 8008e14:	683b      	ldr	r3, [r7, #0]
 8008e16:	4313      	orrs	r3, r2
 8008e18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008e1a:	4b04      	ldr	r3, [pc, #16]	; (8008e2c <HAL_RCC_ClockConfig+0x240>)
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	f003 030f 	and.w	r3, r3, #15
 8008e22:	683a      	ldr	r2, [r7, #0]
 8008e24:	429a      	cmp	r2, r3
 8008e26:	d005      	beq.n	8008e34 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8008e28:	2301      	movs	r3, #1
 8008e2a:	e086      	b.n	8008f3a <HAL_RCC_ClockConfig+0x34e>
 8008e2c:	52002000 	.word	0x52002000
 8008e30:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	f003 0304 	and.w	r3, r3, #4
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d010      	beq.n	8008e62 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	691a      	ldr	r2, [r3, #16]
 8008e44:	4b3f      	ldr	r3, [pc, #252]	; (8008f44 <HAL_RCC_ClockConfig+0x358>)
 8008e46:	699b      	ldr	r3, [r3, #24]
 8008e48:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008e4c:	429a      	cmp	r2, r3
 8008e4e:	d208      	bcs.n	8008e62 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008e50:	4b3c      	ldr	r3, [pc, #240]	; (8008f44 <HAL_RCC_ClockConfig+0x358>)
 8008e52:	699b      	ldr	r3, [r3, #24]
 8008e54:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	691b      	ldr	r3, [r3, #16]
 8008e5c:	4939      	ldr	r1, [pc, #228]	; (8008f44 <HAL_RCC_ClockConfig+0x358>)
 8008e5e:	4313      	orrs	r3, r2
 8008e60:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	f003 0308 	and.w	r3, r3, #8
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d010      	beq.n	8008e90 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	695a      	ldr	r2, [r3, #20]
 8008e72:	4b34      	ldr	r3, [pc, #208]	; (8008f44 <HAL_RCC_ClockConfig+0x358>)
 8008e74:	69db      	ldr	r3, [r3, #28]
 8008e76:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008e7a:	429a      	cmp	r2, r3
 8008e7c:	d208      	bcs.n	8008e90 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008e7e:	4b31      	ldr	r3, [pc, #196]	; (8008f44 <HAL_RCC_ClockConfig+0x358>)
 8008e80:	69db      	ldr	r3, [r3, #28]
 8008e82:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	695b      	ldr	r3, [r3, #20]
 8008e8a:	492e      	ldr	r1, [pc, #184]	; (8008f44 <HAL_RCC_ClockConfig+0x358>)
 8008e8c:	4313      	orrs	r3, r2
 8008e8e:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f003 0310 	and.w	r3, r3, #16
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d010      	beq.n	8008ebe <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	699a      	ldr	r2, [r3, #24]
 8008ea0:	4b28      	ldr	r3, [pc, #160]	; (8008f44 <HAL_RCC_ClockConfig+0x358>)
 8008ea2:	69db      	ldr	r3, [r3, #28]
 8008ea4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008ea8:	429a      	cmp	r2, r3
 8008eaa:	d208      	bcs.n	8008ebe <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008eac:	4b25      	ldr	r3, [pc, #148]	; (8008f44 <HAL_RCC_ClockConfig+0x358>)
 8008eae:	69db      	ldr	r3, [r3, #28]
 8008eb0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	699b      	ldr	r3, [r3, #24]
 8008eb8:	4922      	ldr	r1, [pc, #136]	; (8008f44 <HAL_RCC_ClockConfig+0x358>)
 8008eba:	4313      	orrs	r3, r2
 8008ebc:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	f003 0320 	and.w	r3, r3, #32
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d010      	beq.n	8008eec <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	69da      	ldr	r2, [r3, #28]
 8008ece:	4b1d      	ldr	r3, [pc, #116]	; (8008f44 <HAL_RCC_ClockConfig+0x358>)
 8008ed0:	6a1b      	ldr	r3, [r3, #32]
 8008ed2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008ed6:	429a      	cmp	r2, r3
 8008ed8:	d208      	bcs.n	8008eec <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8008eda:	4b1a      	ldr	r3, [pc, #104]	; (8008f44 <HAL_RCC_ClockConfig+0x358>)
 8008edc:	6a1b      	ldr	r3, [r3, #32]
 8008ede:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	69db      	ldr	r3, [r3, #28]
 8008ee6:	4917      	ldr	r1, [pc, #92]	; (8008f44 <HAL_RCC_ClockConfig+0x358>)
 8008ee8:	4313      	orrs	r3, r2
 8008eea:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008eec:	f000 f834 	bl	8008f58 <HAL_RCC_GetSysClockFreq>
 8008ef0:	4602      	mov	r2, r0
 8008ef2:	4b14      	ldr	r3, [pc, #80]	; (8008f44 <HAL_RCC_ClockConfig+0x358>)
 8008ef4:	699b      	ldr	r3, [r3, #24]
 8008ef6:	0a1b      	lsrs	r3, r3, #8
 8008ef8:	f003 030f 	and.w	r3, r3, #15
 8008efc:	4912      	ldr	r1, [pc, #72]	; (8008f48 <HAL_RCC_ClockConfig+0x35c>)
 8008efe:	5ccb      	ldrb	r3, [r1, r3]
 8008f00:	f003 031f 	and.w	r3, r3, #31
 8008f04:	fa22 f303 	lsr.w	r3, r2, r3
 8008f08:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008f0a:	4b0e      	ldr	r3, [pc, #56]	; (8008f44 <HAL_RCC_ClockConfig+0x358>)
 8008f0c:	699b      	ldr	r3, [r3, #24]
 8008f0e:	f003 030f 	and.w	r3, r3, #15
 8008f12:	4a0d      	ldr	r2, [pc, #52]	; (8008f48 <HAL_RCC_ClockConfig+0x35c>)
 8008f14:	5cd3      	ldrb	r3, [r2, r3]
 8008f16:	f003 031f 	and.w	r3, r3, #31
 8008f1a:	693a      	ldr	r2, [r7, #16]
 8008f1c:	fa22 f303 	lsr.w	r3, r2, r3
 8008f20:	4a0a      	ldr	r2, [pc, #40]	; (8008f4c <HAL_RCC_ClockConfig+0x360>)
 8008f22:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008f24:	4a0a      	ldr	r2, [pc, #40]	; (8008f50 <HAL_RCC_ClockConfig+0x364>)
 8008f26:	693b      	ldr	r3, [r7, #16]
 8008f28:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8008f2a:	4b0a      	ldr	r3, [pc, #40]	; (8008f54 <HAL_RCC_ClockConfig+0x368>)
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	4618      	mov	r0, r3
 8008f30:	f7fa fb24 	bl	800357c <HAL_InitTick>
 8008f34:	4603      	mov	r3, r0
 8008f36:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8008f38:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	3718      	adds	r7, #24
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	bd80      	pop	{r7, pc}
 8008f42:	bf00      	nop
 8008f44:	58024400 	.word	0x58024400
 8008f48:	0800f7b4 	.word	0x0800f7b4
 8008f4c:	24000004 	.word	0x24000004
 8008f50:	24000000 	.word	0x24000000
 8008f54:	24000008 	.word	0x24000008

08008f58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008f58:	b480      	push	{r7}
 8008f5a:	b089      	sub	sp, #36	; 0x24
 8008f5c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008f5e:	4bb3      	ldr	r3, [pc, #716]	; (800922c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008f60:	691b      	ldr	r3, [r3, #16]
 8008f62:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008f66:	2b18      	cmp	r3, #24
 8008f68:	f200 8155 	bhi.w	8009216 <HAL_RCC_GetSysClockFreq+0x2be>
 8008f6c:	a201      	add	r2, pc, #4	; (adr r2, 8008f74 <HAL_RCC_GetSysClockFreq+0x1c>)
 8008f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f72:	bf00      	nop
 8008f74:	08008fd9 	.word	0x08008fd9
 8008f78:	08009217 	.word	0x08009217
 8008f7c:	08009217 	.word	0x08009217
 8008f80:	08009217 	.word	0x08009217
 8008f84:	08009217 	.word	0x08009217
 8008f88:	08009217 	.word	0x08009217
 8008f8c:	08009217 	.word	0x08009217
 8008f90:	08009217 	.word	0x08009217
 8008f94:	08008fff 	.word	0x08008fff
 8008f98:	08009217 	.word	0x08009217
 8008f9c:	08009217 	.word	0x08009217
 8008fa0:	08009217 	.word	0x08009217
 8008fa4:	08009217 	.word	0x08009217
 8008fa8:	08009217 	.word	0x08009217
 8008fac:	08009217 	.word	0x08009217
 8008fb0:	08009217 	.word	0x08009217
 8008fb4:	08009005 	.word	0x08009005
 8008fb8:	08009217 	.word	0x08009217
 8008fbc:	08009217 	.word	0x08009217
 8008fc0:	08009217 	.word	0x08009217
 8008fc4:	08009217 	.word	0x08009217
 8008fc8:	08009217 	.word	0x08009217
 8008fcc:	08009217 	.word	0x08009217
 8008fd0:	08009217 	.word	0x08009217
 8008fd4:	0800900b 	.word	0x0800900b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008fd8:	4b94      	ldr	r3, [pc, #592]	; (800922c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	f003 0320 	and.w	r3, r3, #32
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d009      	beq.n	8008ff8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008fe4:	4b91      	ldr	r3, [pc, #580]	; (800922c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	08db      	lsrs	r3, r3, #3
 8008fea:	f003 0303 	and.w	r3, r3, #3
 8008fee:	4a90      	ldr	r2, [pc, #576]	; (8009230 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008ff0:	fa22 f303 	lsr.w	r3, r2, r3
 8008ff4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8008ff6:	e111      	b.n	800921c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008ff8:	4b8d      	ldr	r3, [pc, #564]	; (8009230 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008ffa:	61bb      	str	r3, [r7, #24]
    break;
 8008ffc:	e10e      	b.n	800921c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8008ffe:	4b8d      	ldr	r3, [pc, #564]	; (8009234 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009000:	61bb      	str	r3, [r7, #24]
    break;
 8009002:	e10b      	b.n	800921c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8009004:	4b8c      	ldr	r3, [pc, #560]	; (8009238 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8009006:	61bb      	str	r3, [r7, #24]
    break;
 8009008:	e108      	b.n	800921c <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800900a:	4b88      	ldr	r3, [pc, #544]	; (800922c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800900c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800900e:	f003 0303 	and.w	r3, r3, #3
 8009012:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8009014:	4b85      	ldr	r3, [pc, #532]	; (800922c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009016:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009018:	091b      	lsrs	r3, r3, #4
 800901a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800901e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8009020:	4b82      	ldr	r3, [pc, #520]	; (800922c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009024:	f003 0301 	and.w	r3, r3, #1
 8009028:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800902a:	4b80      	ldr	r3, [pc, #512]	; (800922c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800902c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800902e:	08db      	lsrs	r3, r3, #3
 8009030:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009034:	68fa      	ldr	r2, [r7, #12]
 8009036:	fb02 f303 	mul.w	r3, r2, r3
 800903a:	ee07 3a90 	vmov	s15, r3
 800903e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009042:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8009046:	693b      	ldr	r3, [r7, #16]
 8009048:	2b00      	cmp	r3, #0
 800904a:	f000 80e1 	beq.w	8009210 <HAL_RCC_GetSysClockFreq+0x2b8>
 800904e:	697b      	ldr	r3, [r7, #20]
 8009050:	2b02      	cmp	r3, #2
 8009052:	f000 8083 	beq.w	800915c <HAL_RCC_GetSysClockFreq+0x204>
 8009056:	697b      	ldr	r3, [r7, #20]
 8009058:	2b02      	cmp	r3, #2
 800905a:	f200 80a1 	bhi.w	80091a0 <HAL_RCC_GetSysClockFreq+0x248>
 800905e:	697b      	ldr	r3, [r7, #20]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d003      	beq.n	800906c <HAL_RCC_GetSysClockFreq+0x114>
 8009064:	697b      	ldr	r3, [r7, #20]
 8009066:	2b01      	cmp	r3, #1
 8009068:	d056      	beq.n	8009118 <HAL_RCC_GetSysClockFreq+0x1c0>
 800906a:	e099      	b.n	80091a0 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800906c:	4b6f      	ldr	r3, [pc, #444]	; (800922c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	f003 0320 	and.w	r3, r3, #32
 8009074:	2b00      	cmp	r3, #0
 8009076:	d02d      	beq.n	80090d4 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009078:	4b6c      	ldr	r3, [pc, #432]	; (800922c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	08db      	lsrs	r3, r3, #3
 800907e:	f003 0303 	and.w	r3, r3, #3
 8009082:	4a6b      	ldr	r2, [pc, #428]	; (8009230 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009084:	fa22 f303 	lsr.w	r3, r2, r3
 8009088:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	ee07 3a90 	vmov	s15, r3
 8009090:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009094:	693b      	ldr	r3, [r7, #16]
 8009096:	ee07 3a90 	vmov	s15, r3
 800909a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800909e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80090a2:	4b62      	ldr	r3, [pc, #392]	; (800922c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80090a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090aa:	ee07 3a90 	vmov	s15, r3
 80090ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090b2:	ed97 6a02 	vldr	s12, [r7, #8]
 80090b6:	eddf 5a61 	vldr	s11, [pc, #388]	; 800923c <HAL_RCC_GetSysClockFreq+0x2e4>
 80090ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80090be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80090c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80090c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80090ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80090ce:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80090d2:	e087      	b.n	80091e4 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80090d4:	693b      	ldr	r3, [r7, #16]
 80090d6:	ee07 3a90 	vmov	s15, r3
 80090da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090de:	eddf 6a58 	vldr	s13, [pc, #352]	; 8009240 <HAL_RCC_GetSysClockFreq+0x2e8>
 80090e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80090e6:	4b51      	ldr	r3, [pc, #324]	; (800922c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80090e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090ee:	ee07 3a90 	vmov	s15, r3
 80090f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090f6:	ed97 6a02 	vldr	s12, [r7, #8]
 80090fa:	eddf 5a50 	vldr	s11, [pc, #320]	; 800923c <HAL_RCC_GetSysClockFreq+0x2e4>
 80090fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009102:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009106:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800910a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800910e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009112:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009116:	e065      	b.n	80091e4 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009118:	693b      	ldr	r3, [r7, #16]
 800911a:	ee07 3a90 	vmov	s15, r3
 800911e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009122:	eddf 6a48 	vldr	s13, [pc, #288]	; 8009244 <HAL_RCC_GetSysClockFreq+0x2ec>
 8009126:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800912a:	4b40      	ldr	r3, [pc, #256]	; (800922c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800912c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800912e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009132:	ee07 3a90 	vmov	s15, r3
 8009136:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800913a:	ed97 6a02 	vldr	s12, [r7, #8]
 800913e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800923c <HAL_RCC_GetSysClockFreq+0x2e4>
 8009142:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009146:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800914a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800914e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009152:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009156:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800915a:	e043      	b.n	80091e4 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800915c:	693b      	ldr	r3, [r7, #16]
 800915e:	ee07 3a90 	vmov	s15, r3
 8009162:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009166:	eddf 6a38 	vldr	s13, [pc, #224]	; 8009248 <HAL_RCC_GetSysClockFreq+0x2f0>
 800916a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800916e:	4b2f      	ldr	r3, [pc, #188]	; (800922c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009172:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009176:	ee07 3a90 	vmov	s15, r3
 800917a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800917e:	ed97 6a02 	vldr	s12, [r7, #8]
 8009182:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800923c <HAL_RCC_GetSysClockFreq+0x2e4>
 8009186:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800918a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800918e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009192:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009196:	ee67 7a27 	vmul.f32	s15, s14, s15
 800919a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800919e:	e021      	b.n	80091e4 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80091a0:	693b      	ldr	r3, [r7, #16]
 80091a2:	ee07 3a90 	vmov	s15, r3
 80091a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091aa:	eddf 6a26 	vldr	s13, [pc, #152]	; 8009244 <HAL_RCC_GetSysClockFreq+0x2ec>
 80091ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80091b2:	4b1e      	ldr	r3, [pc, #120]	; (800922c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80091b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091ba:	ee07 3a90 	vmov	s15, r3
 80091be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80091c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80091c6:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800923c <HAL_RCC_GetSysClockFreq+0x2e4>
 80091ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80091ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80091d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80091d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80091da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80091e2:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80091e4:	4b11      	ldr	r3, [pc, #68]	; (800922c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80091e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091e8:	0a5b      	lsrs	r3, r3, #9
 80091ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80091ee:	3301      	adds	r3, #1
 80091f0:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	ee07 3a90 	vmov	s15, r3
 80091f8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80091fc:	edd7 6a07 	vldr	s13, [r7, #28]
 8009200:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009204:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009208:	ee17 3a90 	vmov	r3, s15
 800920c:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800920e:	e005      	b.n	800921c <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8009210:	2300      	movs	r3, #0
 8009212:	61bb      	str	r3, [r7, #24]
    break;
 8009214:	e002      	b.n	800921c <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8009216:	4b07      	ldr	r3, [pc, #28]	; (8009234 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009218:	61bb      	str	r3, [r7, #24]
    break;
 800921a:	bf00      	nop
  }

  return sysclockfreq;
 800921c:	69bb      	ldr	r3, [r7, #24]
}
 800921e:	4618      	mov	r0, r3
 8009220:	3724      	adds	r7, #36	; 0x24
 8009222:	46bd      	mov	sp, r7
 8009224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009228:	4770      	bx	lr
 800922a:	bf00      	nop
 800922c:	58024400 	.word	0x58024400
 8009230:	03d09000 	.word	0x03d09000
 8009234:	003d0900 	.word	0x003d0900
 8009238:	02dc6c00 	.word	0x02dc6c00
 800923c:	46000000 	.word	0x46000000
 8009240:	4c742400 	.word	0x4c742400
 8009244:	4a742400 	.word	0x4a742400
 8009248:	4c371b00 	.word	0x4c371b00

0800924c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800924c:	b580      	push	{r7, lr}
 800924e:	b082      	sub	sp, #8
 8009250:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8009252:	f7ff fe81 	bl	8008f58 <HAL_RCC_GetSysClockFreq>
 8009256:	4602      	mov	r2, r0
 8009258:	4b10      	ldr	r3, [pc, #64]	; (800929c <HAL_RCC_GetHCLKFreq+0x50>)
 800925a:	699b      	ldr	r3, [r3, #24]
 800925c:	0a1b      	lsrs	r3, r3, #8
 800925e:	f003 030f 	and.w	r3, r3, #15
 8009262:	490f      	ldr	r1, [pc, #60]	; (80092a0 <HAL_RCC_GetHCLKFreq+0x54>)
 8009264:	5ccb      	ldrb	r3, [r1, r3]
 8009266:	f003 031f 	and.w	r3, r3, #31
 800926a:	fa22 f303 	lsr.w	r3, r2, r3
 800926e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009270:	4b0a      	ldr	r3, [pc, #40]	; (800929c <HAL_RCC_GetHCLKFreq+0x50>)
 8009272:	699b      	ldr	r3, [r3, #24]
 8009274:	f003 030f 	and.w	r3, r3, #15
 8009278:	4a09      	ldr	r2, [pc, #36]	; (80092a0 <HAL_RCC_GetHCLKFreq+0x54>)
 800927a:	5cd3      	ldrb	r3, [r2, r3]
 800927c:	f003 031f 	and.w	r3, r3, #31
 8009280:	687a      	ldr	r2, [r7, #4]
 8009282:	fa22 f303 	lsr.w	r3, r2, r3
 8009286:	4a07      	ldr	r2, [pc, #28]	; (80092a4 <HAL_RCC_GetHCLKFreq+0x58>)
 8009288:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800928a:	4a07      	ldr	r2, [pc, #28]	; (80092a8 <HAL_RCC_GetHCLKFreq+0x5c>)
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8009290:	4b04      	ldr	r3, [pc, #16]	; (80092a4 <HAL_RCC_GetHCLKFreq+0x58>)
 8009292:	681b      	ldr	r3, [r3, #0]
}
 8009294:	4618      	mov	r0, r3
 8009296:	3708      	adds	r7, #8
 8009298:	46bd      	mov	sp, r7
 800929a:	bd80      	pop	{r7, pc}
 800929c:	58024400 	.word	0x58024400
 80092a0:	0800f7b4 	.word	0x0800f7b4
 80092a4:	24000004 	.word	0x24000004
 80092a8:	24000000 	.word	0x24000000

080092ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80092ac:	b580      	push	{r7, lr}
 80092ae:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80092b0:	f7ff ffcc 	bl	800924c <HAL_RCC_GetHCLKFreq>
 80092b4:	4602      	mov	r2, r0
 80092b6:	4b06      	ldr	r3, [pc, #24]	; (80092d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80092b8:	69db      	ldr	r3, [r3, #28]
 80092ba:	091b      	lsrs	r3, r3, #4
 80092bc:	f003 0307 	and.w	r3, r3, #7
 80092c0:	4904      	ldr	r1, [pc, #16]	; (80092d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80092c2:	5ccb      	ldrb	r3, [r1, r3]
 80092c4:	f003 031f 	and.w	r3, r3, #31
 80092c8:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80092cc:	4618      	mov	r0, r3
 80092ce:	bd80      	pop	{r7, pc}
 80092d0:	58024400 	.word	0x58024400
 80092d4:	0800f7b4 	.word	0x0800f7b4

080092d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80092d8:	b580      	push	{r7, lr}
 80092da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80092dc:	f7ff ffb6 	bl	800924c <HAL_RCC_GetHCLKFreq>
 80092e0:	4602      	mov	r2, r0
 80092e2:	4b06      	ldr	r3, [pc, #24]	; (80092fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80092e4:	69db      	ldr	r3, [r3, #28]
 80092e6:	0a1b      	lsrs	r3, r3, #8
 80092e8:	f003 0307 	and.w	r3, r3, #7
 80092ec:	4904      	ldr	r1, [pc, #16]	; (8009300 <HAL_RCC_GetPCLK2Freq+0x28>)
 80092ee:	5ccb      	ldrb	r3, [r1, r3]
 80092f0:	f003 031f 	and.w	r3, r3, #31
 80092f4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80092f8:	4618      	mov	r0, r3
 80092fa:	bd80      	pop	{r7, pc}
 80092fc:	58024400 	.word	0x58024400
 8009300:	0800f7b4 	.word	0x0800f7b4

08009304 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009304:	b580      	push	{r7, lr}
 8009306:	b086      	sub	sp, #24
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800930c:	2300      	movs	r3, #0
 800930e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009310:	2300      	movs	r3, #0
 8009312:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800931c:	2b00      	cmp	r3, #0
 800931e:	d03f      	beq.n	80093a0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009324:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009328:	d02a      	beq.n	8009380 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800932a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800932e:	d824      	bhi.n	800937a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8009330:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009334:	d018      	beq.n	8009368 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8009336:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800933a:	d81e      	bhi.n	800937a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800933c:	2b00      	cmp	r3, #0
 800933e:	d003      	beq.n	8009348 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8009340:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009344:	d007      	beq.n	8009356 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8009346:	e018      	b.n	800937a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009348:	4bab      	ldr	r3, [pc, #684]	; (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800934a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800934c:	4aaa      	ldr	r2, [pc, #680]	; (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800934e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009352:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8009354:	e015      	b.n	8009382 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	3304      	adds	r3, #4
 800935a:	2102      	movs	r1, #2
 800935c:	4618      	mov	r0, r3
 800935e:	f001 fff3 	bl	800b348 <RCCEx_PLL2_Config>
 8009362:	4603      	mov	r3, r0
 8009364:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8009366:	e00c      	b.n	8009382 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	3324      	adds	r3, #36	; 0x24
 800936c:	2102      	movs	r1, #2
 800936e:	4618      	mov	r0, r3
 8009370:	f002 f89c 	bl	800b4ac <RCCEx_PLL3_Config>
 8009374:	4603      	mov	r3, r0
 8009376:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8009378:	e003      	b.n	8009382 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800937a:	2301      	movs	r3, #1
 800937c:	75fb      	strb	r3, [r7, #23]
      break;
 800937e:	e000      	b.n	8009382 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8009380:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009382:	7dfb      	ldrb	r3, [r7, #23]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d109      	bne.n	800939c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8009388:	4b9b      	ldr	r3, [pc, #620]	; (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800938a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800938c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009394:	4998      	ldr	r1, [pc, #608]	; (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8009396:	4313      	orrs	r3, r2
 8009398:	650b      	str	r3, [r1, #80]	; 0x50
 800939a:	e001      	b.n	80093a0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800939c:	7dfb      	ldrb	r3, [r7, #23]
 800939e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d03d      	beq.n	8009428 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80093b0:	2b04      	cmp	r3, #4
 80093b2:	d826      	bhi.n	8009402 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80093b4:	a201      	add	r2, pc, #4	; (adr r2, 80093bc <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80093b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093ba:	bf00      	nop
 80093bc:	080093d1 	.word	0x080093d1
 80093c0:	080093df 	.word	0x080093df
 80093c4:	080093f1 	.word	0x080093f1
 80093c8:	08009409 	.word	0x08009409
 80093cc:	08009409 	.word	0x08009409
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80093d0:	4b89      	ldr	r3, [pc, #548]	; (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80093d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093d4:	4a88      	ldr	r2, [pc, #544]	; (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80093d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80093da:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80093dc:	e015      	b.n	800940a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	3304      	adds	r3, #4
 80093e2:	2100      	movs	r1, #0
 80093e4:	4618      	mov	r0, r3
 80093e6:	f001 ffaf 	bl	800b348 <RCCEx_PLL2_Config>
 80093ea:	4603      	mov	r3, r0
 80093ec:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80093ee:	e00c      	b.n	800940a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	3324      	adds	r3, #36	; 0x24
 80093f4:	2100      	movs	r1, #0
 80093f6:	4618      	mov	r0, r3
 80093f8:	f002 f858 	bl	800b4ac <RCCEx_PLL3_Config>
 80093fc:	4603      	mov	r3, r0
 80093fe:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009400:	e003      	b.n	800940a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009402:	2301      	movs	r3, #1
 8009404:	75fb      	strb	r3, [r7, #23]
      break;
 8009406:	e000      	b.n	800940a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8009408:	bf00      	nop
    }

    if(ret == HAL_OK)
 800940a:	7dfb      	ldrb	r3, [r7, #23]
 800940c:	2b00      	cmp	r3, #0
 800940e:	d109      	bne.n	8009424 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009410:	4b79      	ldr	r3, [pc, #484]	; (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8009412:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009414:	f023 0207 	bic.w	r2, r3, #7
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800941c:	4976      	ldr	r1, [pc, #472]	; (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800941e:	4313      	orrs	r3, r2
 8009420:	650b      	str	r3, [r1, #80]	; 0x50
 8009422:	e001      	b.n	8009428 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009424:	7dfb      	ldrb	r3, [r7, #23]
 8009426:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009430:	2b00      	cmp	r3, #0
 8009432:	d042      	beq.n	80094ba <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009438:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800943c:	d02b      	beq.n	8009496 <HAL_RCCEx_PeriphCLKConfig+0x192>
 800943e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009442:	d825      	bhi.n	8009490 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8009444:	2bc0      	cmp	r3, #192	; 0xc0
 8009446:	d028      	beq.n	800949a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8009448:	2bc0      	cmp	r3, #192	; 0xc0
 800944a:	d821      	bhi.n	8009490 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800944c:	2b80      	cmp	r3, #128	; 0x80
 800944e:	d016      	beq.n	800947e <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8009450:	2b80      	cmp	r3, #128	; 0x80
 8009452:	d81d      	bhi.n	8009490 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8009454:	2b00      	cmp	r3, #0
 8009456:	d002      	beq.n	800945e <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8009458:	2b40      	cmp	r3, #64	; 0x40
 800945a:	d007      	beq.n	800946c <HAL_RCCEx_PeriphCLKConfig+0x168>
 800945c:	e018      	b.n	8009490 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800945e:	4b66      	ldr	r3, [pc, #408]	; (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8009460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009462:	4a65      	ldr	r2, [pc, #404]	; (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8009464:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009468:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800946a:	e017      	b.n	800949c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	3304      	adds	r3, #4
 8009470:	2100      	movs	r1, #0
 8009472:	4618      	mov	r0, r3
 8009474:	f001 ff68 	bl	800b348 <RCCEx_PLL2_Config>
 8009478:	4603      	mov	r3, r0
 800947a:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800947c:	e00e      	b.n	800949c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	3324      	adds	r3, #36	; 0x24
 8009482:	2100      	movs	r1, #0
 8009484:	4618      	mov	r0, r3
 8009486:	f002 f811 	bl	800b4ac <RCCEx_PLL3_Config>
 800948a:	4603      	mov	r3, r0
 800948c:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800948e:	e005      	b.n	800949c <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009490:	2301      	movs	r3, #1
 8009492:	75fb      	strb	r3, [r7, #23]
      break;
 8009494:	e002      	b.n	800949c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8009496:	bf00      	nop
 8009498:	e000      	b.n	800949c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800949a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800949c:	7dfb      	ldrb	r3, [r7, #23]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d109      	bne.n	80094b6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80094a2:	4b55      	ldr	r3, [pc, #340]	; (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80094a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80094a6:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80094ae:	4952      	ldr	r1, [pc, #328]	; (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80094b0:	4313      	orrs	r3, r2
 80094b2:	650b      	str	r3, [r1, #80]	; 0x50
 80094b4:	e001      	b.n	80094ba <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80094b6:	7dfb      	ldrb	r3, [r7, #23]
 80094b8:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d049      	beq.n	800955a <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80094cc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80094d0:	d030      	beq.n	8009534 <HAL_RCCEx_PeriphCLKConfig+0x230>
 80094d2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80094d6:	d82a      	bhi.n	800952e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80094d8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80094dc:	d02c      	beq.n	8009538 <HAL_RCCEx_PeriphCLKConfig+0x234>
 80094de:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80094e2:	d824      	bhi.n	800952e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80094e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80094e8:	d018      	beq.n	800951c <HAL_RCCEx_PeriphCLKConfig+0x218>
 80094ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80094ee:	d81e      	bhi.n	800952e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d003      	beq.n	80094fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 80094f4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80094f8:	d007      	beq.n	800950a <HAL_RCCEx_PeriphCLKConfig+0x206>
 80094fa:	e018      	b.n	800952e <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80094fc:	4b3e      	ldr	r3, [pc, #248]	; (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80094fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009500:	4a3d      	ldr	r2, [pc, #244]	; (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8009502:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009506:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8009508:	e017      	b.n	800953a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	3304      	adds	r3, #4
 800950e:	2100      	movs	r1, #0
 8009510:	4618      	mov	r0, r3
 8009512:	f001 ff19 	bl	800b348 <RCCEx_PLL2_Config>
 8009516:	4603      	mov	r3, r0
 8009518:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800951a:	e00e      	b.n	800953a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	3324      	adds	r3, #36	; 0x24
 8009520:	2100      	movs	r1, #0
 8009522:	4618      	mov	r0, r3
 8009524:	f001 ffc2 	bl	800b4ac <RCCEx_PLL3_Config>
 8009528:	4603      	mov	r3, r0
 800952a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800952c:	e005      	b.n	800953a <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800952e:	2301      	movs	r3, #1
 8009530:	75fb      	strb	r3, [r7, #23]
      break;
 8009532:	e002      	b.n	800953a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8009534:	bf00      	nop
 8009536:	e000      	b.n	800953a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8009538:	bf00      	nop
    }

    if(ret == HAL_OK)
 800953a:	7dfb      	ldrb	r3, [r7, #23]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d10a      	bne.n	8009556 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8009540:	4b2d      	ldr	r3, [pc, #180]	; (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8009542:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009544:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800954e:	492a      	ldr	r1, [pc, #168]	; (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8009550:	4313      	orrs	r3, r2
 8009552:	658b      	str	r3, [r1, #88]	; 0x58
 8009554:	e001      	b.n	800955a <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009556:	7dfb      	ldrb	r3, [r7, #23]
 8009558:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009562:	2b00      	cmp	r3, #0
 8009564:	d04c      	beq.n	8009600 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800956c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009570:	d030      	beq.n	80095d4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8009572:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009576:	d82a      	bhi.n	80095ce <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8009578:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800957c:	d02c      	beq.n	80095d8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 800957e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009582:	d824      	bhi.n	80095ce <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8009584:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009588:	d018      	beq.n	80095bc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 800958a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800958e:	d81e      	bhi.n	80095ce <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8009590:	2b00      	cmp	r3, #0
 8009592:	d003      	beq.n	800959c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8009594:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009598:	d007      	beq.n	80095aa <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800959a:	e018      	b.n	80095ce <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800959c:	4b16      	ldr	r3, [pc, #88]	; (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800959e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095a0:	4a15      	ldr	r2, [pc, #84]	; (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80095a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80095a6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80095a8:	e017      	b.n	80095da <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	3304      	adds	r3, #4
 80095ae:	2100      	movs	r1, #0
 80095b0:	4618      	mov	r0, r3
 80095b2:	f001 fec9 	bl	800b348 <RCCEx_PLL2_Config>
 80095b6:	4603      	mov	r3, r0
 80095b8:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80095ba:	e00e      	b.n	80095da <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	3324      	adds	r3, #36	; 0x24
 80095c0:	2100      	movs	r1, #0
 80095c2:	4618      	mov	r0, r3
 80095c4:	f001 ff72 	bl	800b4ac <RCCEx_PLL3_Config>
 80095c8:	4603      	mov	r3, r0
 80095ca:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80095cc:	e005      	b.n	80095da <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80095ce:	2301      	movs	r3, #1
 80095d0:	75fb      	strb	r3, [r7, #23]
      break;
 80095d2:	e002      	b.n	80095da <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 80095d4:	bf00      	nop
 80095d6:	e000      	b.n	80095da <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 80095d8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80095da:	7dfb      	ldrb	r3, [r7, #23]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d10d      	bne.n	80095fc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80095e0:	4b05      	ldr	r3, [pc, #20]	; (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80095e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80095e4:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80095ee:	4902      	ldr	r1, [pc, #8]	; (80095f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80095f0:	4313      	orrs	r3, r2
 80095f2:	658b      	str	r3, [r1, #88]	; 0x58
 80095f4:	e004      	b.n	8009600 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 80095f6:	bf00      	nop
 80095f8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80095fc:	7dfb      	ldrb	r3, [r7, #23]
 80095fe:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009608:	2b00      	cmp	r3, #0
 800960a:	d032      	beq.n	8009672 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009610:	2b30      	cmp	r3, #48	; 0x30
 8009612:	d01c      	beq.n	800964e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8009614:	2b30      	cmp	r3, #48	; 0x30
 8009616:	d817      	bhi.n	8009648 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8009618:	2b20      	cmp	r3, #32
 800961a:	d00c      	beq.n	8009636 <HAL_RCCEx_PeriphCLKConfig+0x332>
 800961c:	2b20      	cmp	r3, #32
 800961e:	d813      	bhi.n	8009648 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8009620:	2b00      	cmp	r3, #0
 8009622:	d016      	beq.n	8009652 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8009624:	2b10      	cmp	r3, #16
 8009626:	d10f      	bne.n	8009648 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009628:	4baf      	ldr	r3, [pc, #700]	; (80098e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800962a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800962c:	4aae      	ldr	r2, [pc, #696]	; (80098e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800962e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009632:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8009634:	e00e      	b.n	8009654 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	3304      	adds	r3, #4
 800963a:	2102      	movs	r1, #2
 800963c:	4618      	mov	r0, r3
 800963e:	f001 fe83 	bl	800b348 <RCCEx_PLL2_Config>
 8009642:	4603      	mov	r3, r0
 8009644:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8009646:	e005      	b.n	8009654 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8009648:	2301      	movs	r3, #1
 800964a:	75fb      	strb	r3, [r7, #23]
      break;
 800964c:	e002      	b.n	8009654 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 800964e:	bf00      	nop
 8009650:	e000      	b.n	8009654 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8009652:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009654:	7dfb      	ldrb	r3, [r7, #23]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d109      	bne.n	800966e <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800965a:	4ba3      	ldr	r3, [pc, #652]	; (80098e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800965c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800965e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009666:	49a0      	ldr	r1, [pc, #640]	; (80098e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8009668:	4313      	orrs	r3, r2
 800966a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800966c:	e001      	b.n	8009672 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800966e:	7dfb      	ldrb	r3, [r7, #23]
 8009670:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800967a:	2b00      	cmp	r3, #0
 800967c:	d047      	beq.n	800970e <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009682:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009686:	d030      	beq.n	80096ea <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8009688:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800968c:	d82a      	bhi.n	80096e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 800968e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009692:	d02c      	beq.n	80096ee <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8009694:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009698:	d824      	bhi.n	80096e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 800969a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800969e:	d018      	beq.n	80096d2 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 80096a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80096a4:	d81e      	bhi.n	80096e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d003      	beq.n	80096b2 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 80096aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80096ae:	d007      	beq.n	80096c0 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 80096b0:	e018      	b.n	80096e4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80096b2:	4b8d      	ldr	r3, [pc, #564]	; (80098e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80096b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096b6:	4a8c      	ldr	r2, [pc, #560]	; (80098e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80096b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80096bc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80096be:	e017      	b.n	80096f0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	3304      	adds	r3, #4
 80096c4:	2100      	movs	r1, #0
 80096c6:	4618      	mov	r0, r3
 80096c8:	f001 fe3e 	bl	800b348 <RCCEx_PLL2_Config>
 80096cc:	4603      	mov	r3, r0
 80096ce:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80096d0:	e00e      	b.n	80096f0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	3324      	adds	r3, #36	; 0x24
 80096d6:	2100      	movs	r1, #0
 80096d8:	4618      	mov	r0, r3
 80096da:	f001 fee7 	bl	800b4ac <RCCEx_PLL3_Config>
 80096de:	4603      	mov	r3, r0
 80096e0:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80096e2:	e005      	b.n	80096f0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80096e4:	2301      	movs	r3, #1
 80096e6:	75fb      	strb	r3, [r7, #23]
      break;
 80096e8:	e002      	b.n	80096f0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 80096ea:	bf00      	nop
 80096ec:	e000      	b.n	80096f0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 80096ee:	bf00      	nop
    }

    if(ret == HAL_OK)
 80096f0:	7dfb      	ldrb	r3, [r7, #23]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d109      	bne.n	800970a <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80096f6:	4b7c      	ldr	r3, [pc, #496]	; (80098e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80096f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80096fa:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009702:	4979      	ldr	r1, [pc, #484]	; (80098e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8009704:	4313      	orrs	r3, r2
 8009706:	650b      	str	r3, [r1, #80]	; 0x50
 8009708:	e001      	b.n	800970e <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800970a:	7dfb      	ldrb	r3, [r7, #23]
 800970c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009716:	2b00      	cmp	r3, #0
 8009718:	d049      	beq.n	80097ae <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800971e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009722:	d02e      	beq.n	8009782 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8009724:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009728:	d828      	bhi.n	800977c <HAL_RCCEx_PeriphCLKConfig+0x478>
 800972a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800972e:	d02a      	beq.n	8009786 <HAL_RCCEx_PeriphCLKConfig+0x482>
 8009730:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009734:	d822      	bhi.n	800977c <HAL_RCCEx_PeriphCLKConfig+0x478>
 8009736:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800973a:	d026      	beq.n	800978a <HAL_RCCEx_PeriphCLKConfig+0x486>
 800973c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8009740:	d81c      	bhi.n	800977c <HAL_RCCEx_PeriphCLKConfig+0x478>
 8009742:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009746:	d010      	beq.n	800976a <HAL_RCCEx_PeriphCLKConfig+0x466>
 8009748:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800974c:	d816      	bhi.n	800977c <HAL_RCCEx_PeriphCLKConfig+0x478>
 800974e:	2b00      	cmp	r3, #0
 8009750:	d01d      	beq.n	800978e <HAL_RCCEx_PeriphCLKConfig+0x48a>
 8009752:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009756:	d111      	bne.n	800977c <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	3304      	adds	r3, #4
 800975c:	2101      	movs	r1, #1
 800975e:	4618      	mov	r0, r3
 8009760:	f001 fdf2 	bl	800b348 <RCCEx_PLL2_Config>
 8009764:	4603      	mov	r3, r0
 8009766:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8009768:	e012      	b.n	8009790 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	3324      	adds	r3, #36	; 0x24
 800976e:	2101      	movs	r1, #1
 8009770:	4618      	mov	r0, r3
 8009772:	f001 fe9b 	bl	800b4ac <RCCEx_PLL3_Config>
 8009776:	4603      	mov	r3, r0
 8009778:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800977a:	e009      	b.n	8009790 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800977c:	2301      	movs	r3, #1
 800977e:	75fb      	strb	r3, [r7, #23]
      break;
 8009780:	e006      	b.n	8009790 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8009782:	bf00      	nop
 8009784:	e004      	b.n	8009790 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8009786:	bf00      	nop
 8009788:	e002      	b.n	8009790 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800978a:	bf00      	nop
 800978c:	e000      	b.n	8009790 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800978e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009790:	7dfb      	ldrb	r3, [r7, #23]
 8009792:	2b00      	cmp	r3, #0
 8009794:	d109      	bne.n	80097aa <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8009796:	4b54      	ldr	r3, [pc, #336]	; (80098e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8009798:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800979a:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80097a2:	4951      	ldr	r1, [pc, #324]	; (80098e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80097a4:	4313      	orrs	r3, r2
 80097a6:	650b      	str	r3, [r1, #80]	; 0x50
 80097a8:	e001      	b.n	80097ae <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80097aa:	7dfb      	ldrb	r3, [r7, #23]
 80097ac:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d04b      	beq.n	8009852 <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80097c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80097c4:	d02e      	beq.n	8009824 <HAL_RCCEx_PeriphCLKConfig+0x520>
 80097c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80097ca:	d828      	bhi.n	800981e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80097cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80097d0:	d02a      	beq.n	8009828 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80097d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80097d6:	d822      	bhi.n	800981e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80097d8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80097dc:	d026      	beq.n	800982c <HAL_RCCEx_PeriphCLKConfig+0x528>
 80097de:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80097e2:	d81c      	bhi.n	800981e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80097e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80097e8:	d010      	beq.n	800980c <HAL_RCCEx_PeriphCLKConfig+0x508>
 80097ea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80097ee:	d816      	bhi.n	800981e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d01d      	beq.n	8009830 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 80097f4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80097f8:	d111      	bne.n	800981e <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	3304      	adds	r3, #4
 80097fe:	2101      	movs	r1, #1
 8009800:	4618      	mov	r0, r3
 8009802:	f001 fda1 	bl	800b348 <RCCEx_PLL2_Config>
 8009806:	4603      	mov	r3, r0
 8009808:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800980a:	e012      	b.n	8009832 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	3324      	adds	r3, #36	; 0x24
 8009810:	2101      	movs	r1, #1
 8009812:	4618      	mov	r0, r3
 8009814:	f001 fe4a 	bl	800b4ac <RCCEx_PLL3_Config>
 8009818:	4603      	mov	r3, r0
 800981a:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800981c:	e009      	b.n	8009832 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800981e:	2301      	movs	r3, #1
 8009820:	75fb      	strb	r3, [r7, #23]
      break;
 8009822:	e006      	b.n	8009832 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8009824:	bf00      	nop
 8009826:	e004      	b.n	8009832 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8009828:	bf00      	nop
 800982a:	e002      	b.n	8009832 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800982c:	bf00      	nop
 800982e:	e000      	b.n	8009832 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8009830:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009832:	7dfb      	ldrb	r3, [r7, #23]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d10a      	bne.n	800984e <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8009838:	4b2b      	ldr	r3, [pc, #172]	; (80098e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800983a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800983c:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8009846:	4928      	ldr	r1, [pc, #160]	; (80098e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8009848:	4313      	orrs	r3, r2
 800984a:	658b      	str	r3, [r1, #88]	; 0x58
 800984c:	e001      	b.n	8009852 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800984e:	7dfb      	ldrb	r3, [r7, #23]
 8009850:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800985a:	2b00      	cmp	r3, #0
 800985c:	d02f      	beq.n	80098be <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009862:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009866:	d00e      	beq.n	8009886 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8009868:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800986c:	d814      	bhi.n	8009898 <HAL_RCCEx_PeriphCLKConfig+0x594>
 800986e:	2b00      	cmp	r3, #0
 8009870:	d015      	beq.n	800989e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8009872:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009876:	d10f      	bne.n	8009898 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009878:	4b1b      	ldr	r3, [pc, #108]	; (80098e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800987a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800987c:	4a1a      	ldr	r2, [pc, #104]	; (80098e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800987e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009882:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8009884:	e00c      	b.n	80098a0 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	3304      	adds	r3, #4
 800988a:	2101      	movs	r1, #1
 800988c:	4618      	mov	r0, r3
 800988e:	f001 fd5b 	bl	800b348 <RCCEx_PLL2_Config>
 8009892:	4603      	mov	r3, r0
 8009894:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8009896:	e003      	b.n	80098a0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009898:	2301      	movs	r3, #1
 800989a:	75fb      	strb	r3, [r7, #23]
      break;
 800989c:	e000      	b.n	80098a0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 800989e:	bf00      	nop
    }

    if(ret == HAL_OK)
 80098a0:	7dfb      	ldrb	r3, [r7, #23]
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d109      	bne.n	80098ba <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80098a6:	4b10      	ldr	r3, [pc, #64]	; (80098e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80098a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80098aa:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80098b2:	490d      	ldr	r1, [pc, #52]	; (80098e8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80098b4:	4313      	orrs	r3, r2
 80098b6:	650b      	str	r3, [r1, #80]	; 0x50
 80098b8:	e001      	b.n	80098be <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80098ba:	7dfb      	ldrb	r3, [r7, #23]
 80098bc:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d033      	beq.n	8009932 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098ce:	2b03      	cmp	r3, #3
 80098d0:	d81c      	bhi.n	800990c <HAL_RCCEx_PeriphCLKConfig+0x608>
 80098d2:	a201      	add	r2, pc, #4	; (adr r2, 80098d8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 80098d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098d8:	08009913 	.word	0x08009913
 80098dc:	080098ed 	.word	0x080098ed
 80098e0:	080098fb 	.word	0x080098fb
 80098e4:	08009913 	.word	0x08009913
 80098e8:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80098ec:	4bb8      	ldr	r3, [pc, #736]	; (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80098ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098f0:	4ab7      	ldr	r2, [pc, #732]	; (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80098f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80098f6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 80098f8:	e00c      	b.n	8009914 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	3304      	adds	r3, #4
 80098fe:	2102      	movs	r1, #2
 8009900:	4618      	mov	r0, r3
 8009902:	f001 fd21 	bl	800b348 <RCCEx_PLL2_Config>
 8009906:	4603      	mov	r3, r0
 8009908:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800990a:	e003      	b.n	8009914 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800990c:	2301      	movs	r3, #1
 800990e:	75fb      	strb	r3, [r7, #23]
      break;
 8009910:	e000      	b.n	8009914 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8009912:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009914:	7dfb      	ldrb	r3, [r7, #23]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d109      	bne.n	800992e <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800991a:	4bad      	ldr	r3, [pc, #692]	; (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800991c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800991e:	f023 0203 	bic.w	r2, r3, #3
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009926:	49aa      	ldr	r1, [pc, #680]	; (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009928:	4313      	orrs	r3, r2
 800992a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800992c:	e001      	b.n	8009932 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800992e:	7dfb      	ldrb	r3, [r7, #23]
 8009930:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800993a:	2b00      	cmp	r3, #0
 800993c:	f000 8086 	beq.w	8009a4c <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009940:	4ba4      	ldr	r3, [pc, #656]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	4aa3      	ldr	r2, [pc, #652]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8009946:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800994a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800994c:	f7f9 fe60 	bl	8003610 <HAL_GetTick>
 8009950:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009952:	e009      	b.n	8009968 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009954:	f7f9 fe5c 	bl	8003610 <HAL_GetTick>
 8009958:	4602      	mov	r2, r0
 800995a:	693b      	ldr	r3, [r7, #16]
 800995c:	1ad3      	subs	r3, r2, r3
 800995e:	2b64      	cmp	r3, #100	; 0x64
 8009960:	d902      	bls.n	8009968 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8009962:	2303      	movs	r3, #3
 8009964:	75fb      	strb	r3, [r7, #23]
        break;
 8009966:	e005      	b.n	8009974 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009968:	4b9a      	ldr	r3, [pc, #616]	; (8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009970:	2b00      	cmp	r3, #0
 8009972:	d0ef      	beq.n	8009954 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8009974:	7dfb      	ldrb	r3, [r7, #23]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d166      	bne.n	8009a48 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800997a:	4b95      	ldr	r3, [pc, #596]	; (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800997c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009984:	4053      	eors	r3, r2
 8009986:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800998a:	2b00      	cmp	r3, #0
 800998c:	d013      	beq.n	80099b6 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800998e:	4b90      	ldr	r3, [pc, #576]	; (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009990:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009992:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009996:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009998:	4b8d      	ldr	r3, [pc, #564]	; (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800999a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800999c:	4a8c      	ldr	r2, [pc, #560]	; (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800999e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80099a2:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80099a4:	4b8a      	ldr	r3, [pc, #552]	; (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80099a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80099a8:	4a89      	ldr	r2, [pc, #548]	; (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80099aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80099ae:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80099b0:	4a87      	ldr	r2, [pc, #540]	; (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80099bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80099c0:	d115      	bne.n	80099ee <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099c2:	f7f9 fe25 	bl	8003610 <HAL_GetTick>
 80099c6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80099c8:	e00b      	b.n	80099e2 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80099ca:	f7f9 fe21 	bl	8003610 <HAL_GetTick>
 80099ce:	4602      	mov	r2, r0
 80099d0:	693b      	ldr	r3, [r7, #16]
 80099d2:	1ad3      	subs	r3, r2, r3
 80099d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80099d8:	4293      	cmp	r3, r2
 80099da:	d902      	bls.n	80099e2 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 80099dc:	2303      	movs	r3, #3
 80099de:	75fb      	strb	r3, [r7, #23]
            break;
 80099e0:	e005      	b.n	80099ee <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80099e2:	4b7b      	ldr	r3, [pc, #492]	; (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80099e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80099e6:	f003 0302 	and.w	r3, r3, #2
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d0ed      	beq.n	80099ca <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 80099ee:	7dfb      	ldrb	r3, [r7, #23]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d126      	bne.n	8009a42 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80099fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80099fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009a02:	d10d      	bne.n	8009a20 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8009a04:	4b72      	ldr	r3, [pc, #456]	; (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009a06:	691b      	ldr	r3, [r3, #16]
 8009a08:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009a12:	0919      	lsrs	r1, r3, #4
 8009a14:	4b70      	ldr	r3, [pc, #448]	; (8009bd8 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8009a16:	400b      	ands	r3, r1
 8009a18:	496d      	ldr	r1, [pc, #436]	; (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009a1a:	4313      	orrs	r3, r2
 8009a1c:	610b      	str	r3, [r1, #16]
 8009a1e:	e005      	b.n	8009a2c <HAL_RCCEx_PeriphCLKConfig+0x728>
 8009a20:	4b6b      	ldr	r3, [pc, #428]	; (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009a22:	691b      	ldr	r3, [r3, #16]
 8009a24:	4a6a      	ldr	r2, [pc, #424]	; (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009a26:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8009a2a:	6113      	str	r3, [r2, #16]
 8009a2c:	4b68      	ldr	r3, [pc, #416]	; (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009a2e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009a36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009a3a:	4965      	ldr	r1, [pc, #404]	; (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009a3c:	4313      	orrs	r3, r2
 8009a3e:	670b      	str	r3, [r1, #112]	; 0x70
 8009a40:	e004      	b.n	8009a4c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009a42:	7dfb      	ldrb	r3, [r7, #23]
 8009a44:	75bb      	strb	r3, [r7, #22]
 8009a46:	e001      	b.n	8009a4c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a48:	7dfb      	ldrb	r3, [r7, #23]
 8009a4a:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	f003 0301 	and.w	r3, r3, #1
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d07e      	beq.n	8009b56 <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009a5c:	2b28      	cmp	r3, #40	; 0x28
 8009a5e:	d867      	bhi.n	8009b30 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8009a60:	a201      	add	r2, pc, #4	; (adr r2, 8009a68 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8009a62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a66:	bf00      	nop
 8009a68:	08009b37 	.word	0x08009b37
 8009a6c:	08009b31 	.word	0x08009b31
 8009a70:	08009b31 	.word	0x08009b31
 8009a74:	08009b31 	.word	0x08009b31
 8009a78:	08009b31 	.word	0x08009b31
 8009a7c:	08009b31 	.word	0x08009b31
 8009a80:	08009b31 	.word	0x08009b31
 8009a84:	08009b31 	.word	0x08009b31
 8009a88:	08009b0d 	.word	0x08009b0d
 8009a8c:	08009b31 	.word	0x08009b31
 8009a90:	08009b31 	.word	0x08009b31
 8009a94:	08009b31 	.word	0x08009b31
 8009a98:	08009b31 	.word	0x08009b31
 8009a9c:	08009b31 	.word	0x08009b31
 8009aa0:	08009b31 	.word	0x08009b31
 8009aa4:	08009b31 	.word	0x08009b31
 8009aa8:	08009b1f 	.word	0x08009b1f
 8009aac:	08009b31 	.word	0x08009b31
 8009ab0:	08009b31 	.word	0x08009b31
 8009ab4:	08009b31 	.word	0x08009b31
 8009ab8:	08009b31 	.word	0x08009b31
 8009abc:	08009b31 	.word	0x08009b31
 8009ac0:	08009b31 	.word	0x08009b31
 8009ac4:	08009b31 	.word	0x08009b31
 8009ac8:	08009b37 	.word	0x08009b37
 8009acc:	08009b31 	.word	0x08009b31
 8009ad0:	08009b31 	.word	0x08009b31
 8009ad4:	08009b31 	.word	0x08009b31
 8009ad8:	08009b31 	.word	0x08009b31
 8009adc:	08009b31 	.word	0x08009b31
 8009ae0:	08009b31 	.word	0x08009b31
 8009ae4:	08009b31 	.word	0x08009b31
 8009ae8:	08009b37 	.word	0x08009b37
 8009aec:	08009b31 	.word	0x08009b31
 8009af0:	08009b31 	.word	0x08009b31
 8009af4:	08009b31 	.word	0x08009b31
 8009af8:	08009b31 	.word	0x08009b31
 8009afc:	08009b31 	.word	0x08009b31
 8009b00:	08009b31 	.word	0x08009b31
 8009b04:	08009b31 	.word	0x08009b31
 8009b08:	08009b37 	.word	0x08009b37
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	3304      	adds	r3, #4
 8009b10:	2101      	movs	r1, #1
 8009b12:	4618      	mov	r0, r3
 8009b14:	f001 fc18 	bl	800b348 <RCCEx_PLL2_Config>
 8009b18:	4603      	mov	r3, r0
 8009b1a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8009b1c:	e00c      	b.n	8009b38 <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	3324      	adds	r3, #36	; 0x24
 8009b22:	2101      	movs	r1, #1
 8009b24:	4618      	mov	r0, r3
 8009b26:	f001 fcc1 	bl	800b4ac <RCCEx_PLL3_Config>
 8009b2a:	4603      	mov	r3, r0
 8009b2c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8009b2e:	e003      	b.n	8009b38 <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009b30:	2301      	movs	r3, #1
 8009b32:	75fb      	strb	r3, [r7, #23]
      break;
 8009b34:	e000      	b.n	8009b38 <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 8009b36:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009b38:	7dfb      	ldrb	r3, [r7, #23]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d109      	bne.n	8009b52 <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8009b3e:	4b24      	ldr	r3, [pc, #144]	; (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009b40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b42:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009b4a:	4921      	ldr	r1, [pc, #132]	; (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009b4c:	4313      	orrs	r3, r2
 8009b4e:	654b      	str	r3, [r1, #84]	; 0x54
 8009b50:	e001      	b.n	8009b56 <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b52:	7dfb      	ldrb	r3, [r7, #23]
 8009b54:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	f003 0302 	and.w	r3, r3, #2
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d03e      	beq.n	8009be0 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009b66:	2b05      	cmp	r3, #5
 8009b68:	d820      	bhi.n	8009bac <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 8009b6a:	a201      	add	r2, pc, #4	; (adr r2, 8009b70 <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 8009b6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b70:	08009bb3 	.word	0x08009bb3
 8009b74:	08009b89 	.word	0x08009b89
 8009b78:	08009b9b 	.word	0x08009b9b
 8009b7c:	08009bb3 	.word	0x08009bb3
 8009b80:	08009bb3 	.word	0x08009bb3
 8009b84:	08009bb3 	.word	0x08009bb3
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	3304      	adds	r3, #4
 8009b8c:	2101      	movs	r1, #1
 8009b8e:	4618      	mov	r0, r3
 8009b90:	f001 fbda 	bl	800b348 <RCCEx_PLL2_Config>
 8009b94:	4603      	mov	r3, r0
 8009b96:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8009b98:	e00c      	b.n	8009bb4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	3324      	adds	r3, #36	; 0x24
 8009b9e:	2101      	movs	r1, #1
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	f001 fc83 	bl	800b4ac <RCCEx_PLL3_Config>
 8009ba6:	4603      	mov	r3, r0
 8009ba8:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8009baa:	e003      	b.n	8009bb4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009bac:	2301      	movs	r3, #1
 8009bae:	75fb      	strb	r3, [r7, #23]
      break;
 8009bb0:	e000      	b.n	8009bb4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 8009bb2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009bb4:	7dfb      	ldrb	r3, [r7, #23]
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d110      	bne.n	8009bdc <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8009bba:	4b05      	ldr	r3, [pc, #20]	; (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009bbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009bbe:	f023 0207 	bic.w	r2, r3, #7
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009bc6:	4902      	ldr	r1, [pc, #8]	; (8009bd0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8009bc8:	4313      	orrs	r3, r2
 8009bca:	654b      	str	r3, [r1, #84]	; 0x54
 8009bcc:	e008      	b.n	8009be0 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 8009bce:	bf00      	nop
 8009bd0:	58024400 	.word	0x58024400
 8009bd4:	58024800 	.word	0x58024800
 8009bd8:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009bdc:	7dfb      	ldrb	r3, [r7, #23]
 8009bde:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	f003 0304 	and.w	r3, r3, #4
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d039      	beq.n	8009c60 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009bf2:	2b05      	cmp	r3, #5
 8009bf4:	d820      	bhi.n	8009c38 <HAL_RCCEx_PeriphCLKConfig+0x934>
 8009bf6:	a201      	add	r2, pc, #4	; (adr r2, 8009bfc <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8009bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bfc:	08009c3f 	.word	0x08009c3f
 8009c00:	08009c15 	.word	0x08009c15
 8009c04:	08009c27 	.word	0x08009c27
 8009c08:	08009c3f 	.word	0x08009c3f
 8009c0c:	08009c3f 	.word	0x08009c3f
 8009c10:	08009c3f 	.word	0x08009c3f
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	3304      	adds	r3, #4
 8009c18:	2101      	movs	r1, #1
 8009c1a:	4618      	mov	r0, r3
 8009c1c:	f001 fb94 	bl	800b348 <RCCEx_PLL2_Config>
 8009c20:	4603      	mov	r3, r0
 8009c22:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8009c24:	e00c      	b.n	8009c40 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	3324      	adds	r3, #36	; 0x24
 8009c2a:	2101      	movs	r1, #1
 8009c2c:	4618      	mov	r0, r3
 8009c2e:	f001 fc3d 	bl	800b4ac <RCCEx_PLL3_Config>
 8009c32:	4603      	mov	r3, r0
 8009c34:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8009c36:	e003      	b.n	8009c40 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009c38:	2301      	movs	r3, #1
 8009c3a:	75fb      	strb	r3, [r7, #23]
      break;
 8009c3c:	e000      	b.n	8009c40 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 8009c3e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009c40:	7dfb      	ldrb	r3, [r7, #23]
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d10a      	bne.n	8009c5c <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009c46:	4bb7      	ldr	r3, [pc, #732]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8009c48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c4a:	f023 0207 	bic.w	r2, r3, #7
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009c54:	49b3      	ldr	r1, [pc, #716]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8009c56:	4313      	orrs	r3, r2
 8009c58:	658b      	str	r3, [r1, #88]	; 0x58
 8009c5a:	e001      	b.n	8009c60 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c5c:	7dfb      	ldrb	r3, [r7, #23]
 8009c5e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	f003 0320 	and.w	r3, r3, #32
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d04b      	beq.n	8009d04 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009c72:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009c76:	d02e      	beq.n	8009cd6 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 8009c78:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009c7c:	d828      	bhi.n	8009cd0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8009c7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009c82:	d02a      	beq.n	8009cda <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8009c84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009c88:	d822      	bhi.n	8009cd0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8009c8a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009c8e:	d026      	beq.n	8009cde <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8009c90:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8009c94:	d81c      	bhi.n	8009cd0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8009c96:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009c9a:	d010      	beq.n	8009cbe <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 8009c9c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009ca0:	d816      	bhi.n	8009cd0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d01d      	beq.n	8009ce2 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8009ca6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009caa:	d111      	bne.n	8009cd0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	3304      	adds	r3, #4
 8009cb0:	2100      	movs	r1, #0
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	f001 fb48 	bl	800b348 <RCCEx_PLL2_Config>
 8009cb8:	4603      	mov	r3, r0
 8009cba:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8009cbc:	e012      	b.n	8009ce4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	3324      	adds	r3, #36	; 0x24
 8009cc2:	2102      	movs	r1, #2
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	f001 fbf1 	bl	800b4ac <RCCEx_PLL3_Config>
 8009cca:	4603      	mov	r3, r0
 8009ccc:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8009cce:	e009      	b.n	8009ce4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009cd0:	2301      	movs	r3, #1
 8009cd2:	75fb      	strb	r3, [r7, #23]
      break;
 8009cd4:	e006      	b.n	8009ce4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8009cd6:	bf00      	nop
 8009cd8:	e004      	b.n	8009ce4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8009cda:	bf00      	nop
 8009cdc:	e002      	b.n	8009ce4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8009cde:	bf00      	nop
 8009ce0:	e000      	b.n	8009ce4 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8009ce2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009ce4:	7dfb      	ldrb	r3, [r7, #23]
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d10a      	bne.n	8009d00 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009cea:	4b8e      	ldr	r3, [pc, #568]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8009cec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cee:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009cf8:	498a      	ldr	r1, [pc, #552]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8009cfa:	4313      	orrs	r3, r2
 8009cfc:	654b      	str	r3, [r1, #84]	; 0x54
 8009cfe:	e001      	b.n	8009d04 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d00:	7dfb      	ldrb	r3, [r7, #23]
 8009d02:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d04b      	beq.n	8009da8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009d16:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8009d1a:	d02e      	beq.n	8009d7a <HAL_RCCEx_PeriphCLKConfig+0xa76>
 8009d1c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8009d20:	d828      	bhi.n	8009d74 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8009d22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009d26:	d02a      	beq.n	8009d7e <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8009d28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009d2c:	d822      	bhi.n	8009d74 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8009d2e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009d32:	d026      	beq.n	8009d82 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8009d34:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009d38:	d81c      	bhi.n	8009d74 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8009d3a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009d3e:	d010      	beq.n	8009d62 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 8009d40:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009d44:	d816      	bhi.n	8009d74 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d01d      	beq.n	8009d86 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8009d4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009d4e:	d111      	bne.n	8009d74 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	3304      	adds	r3, #4
 8009d54:	2100      	movs	r1, #0
 8009d56:	4618      	mov	r0, r3
 8009d58:	f001 faf6 	bl	800b348 <RCCEx_PLL2_Config>
 8009d5c:	4603      	mov	r3, r0
 8009d5e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8009d60:	e012      	b.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	3324      	adds	r3, #36	; 0x24
 8009d66:	2102      	movs	r1, #2
 8009d68:	4618      	mov	r0, r3
 8009d6a:	f001 fb9f 	bl	800b4ac <RCCEx_PLL3_Config>
 8009d6e:	4603      	mov	r3, r0
 8009d70:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8009d72:	e009      	b.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009d74:	2301      	movs	r3, #1
 8009d76:	75fb      	strb	r3, [r7, #23]
      break;
 8009d78:	e006      	b.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8009d7a:	bf00      	nop
 8009d7c:	e004      	b.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8009d7e:	bf00      	nop
 8009d80:	e002      	b.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8009d82:	bf00      	nop
 8009d84:	e000      	b.n	8009d88 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8009d86:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009d88:	7dfb      	ldrb	r3, [r7, #23]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d10a      	bne.n	8009da4 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009d8e:	4b65      	ldr	r3, [pc, #404]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8009d90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d92:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009d9c:	4961      	ldr	r1, [pc, #388]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8009d9e:	4313      	orrs	r3, r2
 8009da0:	658b      	str	r3, [r1, #88]	; 0x58
 8009da2:	e001      	b.n	8009da8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009da4:	7dfb      	ldrb	r3, [r7, #23]
 8009da6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d04b      	beq.n	8009e4c <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009dba:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8009dbe:	d02e      	beq.n	8009e1e <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8009dc0:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8009dc4:	d828      	bhi.n	8009e18 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8009dc6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009dca:	d02a      	beq.n	8009e22 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 8009dcc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009dd0:	d822      	bhi.n	8009e18 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8009dd2:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8009dd6:	d026      	beq.n	8009e26 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8009dd8:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8009ddc:	d81c      	bhi.n	8009e18 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8009dde:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009de2:	d010      	beq.n	8009e06 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8009de4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009de8:	d816      	bhi.n	8009e18 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d01d      	beq.n	8009e2a <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8009dee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009df2:	d111      	bne.n	8009e18 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	3304      	adds	r3, #4
 8009df8:	2100      	movs	r1, #0
 8009dfa:	4618      	mov	r0, r3
 8009dfc:	f001 faa4 	bl	800b348 <RCCEx_PLL2_Config>
 8009e00:	4603      	mov	r3, r0
 8009e02:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8009e04:	e012      	b.n	8009e2c <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	3324      	adds	r3, #36	; 0x24
 8009e0a:	2102      	movs	r1, #2
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	f001 fb4d 	bl	800b4ac <RCCEx_PLL3_Config>
 8009e12:	4603      	mov	r3, r0
 8009e14:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8009e16:	e009      	b.n	8009e2c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009e18:	2301      	movs	r3, #1
 8009e1a:	75fb      	strb	r3, [r7, #23]
      break;
 8009e1c:	e006      	b.n	8009e2c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8009e1e:	bf00      	nop
 8009e20:	e004      	b.n	8009e2c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8009e22:	bf00      	nop
 8009e24:	e002      	b.n	8009e2c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8009e26:	bf00      	nop
 8009e28:	e000      	b.n	8009e2c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8009e2a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009e2c:	7dfb      	ldrb	r3, [r7, #23]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d10a      	bne.n	8009e48 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009e32:	4b3c      	ldr	r3, [pc, #240]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8009e34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009e36:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009e40:	4938      	ldr	r1, [pc, #224]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8009e42:	4313      	orrs	r3, r2
 8009e44:	658b      	str	r3, [r1, #88]	; 0x58
 8009e46:	e001      	b.n	8009e4c <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e48:	7dfb      	ldrb	r3, [r7, #23]
 8009e4a:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	f003 0308 	and.w	r3, r3, #8
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d01a      	beq.n	8009e8e <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009e5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e62:	d10a      	bne.n	8009e7a <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	3324      	adds	r3, #36	; 0x24
 8009e68:	2102      	movs	r1, #2
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	f001 fb1e 	bl	800b4ac <RCCEx_PLL3_Config>
 8009e70:	4603      	mov	r3, r0
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d001      	beq.n	8009e7a <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 8009e76:	2301      	movs	r3, #1
 8009e78:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8009e7a:	4b2a      	ldr	r3, [pc, #168]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8009e7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e7e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009e88:	4926      	ldr	r1, [pc, #152]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8009e8a:	4313      	orrs	r3, r2
 8009e8c:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	f003 0310 	and.w	r3, r3, #16
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d01a      	beq.n	8009ed0 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009ea0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009ea4:	d10a      	bne.n	8009ebc <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	3324      	adds	r3, #36	; 0x24
 8009eaa:	2102      	movs	r1, #2
 8009eac:	4618      	mov	r0, r3
 8009eae:	f001 fafd 	bl	800b4ac <RCCEx_PLL3_Config>
 8009eb2:	4603      	mov	r3, r0
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d001      	beq.n	8009ebc <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 8009eb8:	2301      	movs	r3, #1
 8009eba:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009ebc:	4b19      	ldr	r3, [pc, #100]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8009ebe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ec0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009eca:	4916      	ldr	r1, [pc, #88]	; (8009f24 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8009ecc:	4313      	orrs	r3, r2
 8009ece:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d036      	beq.n	8009f4a <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8009ee2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009ee6:	d01f      	beq.n	8009f28 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8009ee8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009eec:	d817      	bhi.n	8009f1e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d003      	beq.n	8009efa <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 8009ef2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009ef6:	d009      	beq.n	8009f0c <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8009ef8:	e011      	b.n	8009f1e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	3304      	adds	r3, #4
 8009efe:	2100      	movs	r1, #0
 8009f00:	4618      	mov	r0, r3
 8009f02:	f001 fa21 	bl	800b348 <RCCEx_PLL2_Config>
 8009f06:	4603      	mov	r3, r0
 8009f08:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8009f0a:	e00e      	b.n	8009f2a <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	3324      	adds	r3, #36	; 0x24
 8009f10:	2102      	movs	r1, #2
 8009f12:	4618      	mov	r0, r3
 8009f14:	f001 faca 	bl	800b4ac <RCCEx_PLL3_Config>
 8009f18:	4603      	mov	r3, r0
 8009f1a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8009f1c:	e005      	b.n	8009f2a <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009f1e:	2301      	movs	r3, #1
 8009f20:	75fb      	strb	r3, [r7, #23]
      break;
 8009f22:	e002      	b.n	8009f2a <HAL_RCCEx_PeriphCLKConfig+0xc26>
 8009f24:	58024400 	.word	0x58024400
      break;
 8009f28:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009f2a:	7dfb      	ldrb	r3, [r7, #23]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d10a      	bne.n	8009f46 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009f30:	4b93      	ldr	r3, [pc, #588]	; (800a180 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8009f32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f34:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8009f3e:	4990      	ldr	r1, [pc, #576]	; (800a180 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8009f40:	4313      	orrs	r3, r2
 8009f42:	658b      	str	r3, [r1, #88]	; 0x58
 8009f44:	e001      	b.n	8009f4a <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f46:	7dfb      	ldrb	r3, [r7, #23]
 8009f48:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d033      	beq.n	8009fbe <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009f5c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009f60:	d01c      	beq.n	8009f9c <HAL_RCCEx_PeriphCLKConfig+0xc98>
 8009f62:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009f66:	d816      	bhi.n	8009f96 <HAL_RCCEx_PeriphCLKConfig+0xc92>
 8009f68:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009f6c:	d003      	beq.n	8009f76 <HAL_RCCEx_PeriphCLKConfig+0xc72>
 8009f6e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009f72:	d007      	beq.n	8009f84 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 8009f74:	e00f      	b.n	8009f96 <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009f76:	4b82      	ldr	r3, [pc, #520]	; (800a180 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8009f78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f7a:	4a81      	ldr	r2, [pc, #516]	; (800a180 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8009f7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009f80:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8009f82:	e00c      	b.n	8009f9e <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	3324      	adds	r3, #36	; 0x24
 8009f88:	2101      	movs	r1, #1
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	f001 fa8e 	bl	800b4ac <RCCEx_PLL3_Config>
 8009f90:	4603      	mov	r3, r0
 8009f92:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8009f94:	e003      	b.n	8009f9e <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009f96:	2301      	movs	r3, #1
 8009f98:	75fb      	strb	r3, [r7, #23]
      break;
 8009f9a:	e000      	b.n	8009f9e <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 8009f9c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009f9e:	7dfb      	ldrb	r3, [r7, #23]
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d10a      	bne.n	8009fba <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009fa4:	4b76      	ldr	r3, [pc, #472]	; (800a180 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8009fa6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009fa8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009fb2:	4973      	ldr	r1, [pc, #460]	; (800a180 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8009fb4:	4313      	orrs	r3, r2
 8009fb6:	654b      	str	r3, [r1, #84]	; 0x54
 8009fb8:	e001      	b.n	8009fbe <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009fba:	7dfb      	ldrb	r3, [r7, #23]
 8009fbc:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d029      	beq.n	800a01e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d003      	beq.n	8009fda <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 8009fd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009fd6:	d007      	beq.n	8009fe8 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8009fd8:	e00f      	b.n	8009ffa <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009fda:	4b69      	ldr	r3, [pc, #420]	; (800a180 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8009fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fde:	4a68      	ldr	r2, [pc, #416]	; (800a180 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8009fe0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009fe4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8009fe6:	e00b      	b.n	800a000 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	3304      	adds	r3, #4
 8009fec:	2102      	movs	r1, #2
 8009fee:	4618      	mov	r0, r3
 8009ff0:	f001 f9aa 	bl	800b348 <RCCEx_PLL2_Config>
 8009ff4:	4603      	mov	r3, r0
 8009ff6:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8009ff8:	e002      	b.n	800a000 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 8009ffa:	2301      	movs	r3, #1
 8009ffc:	75fb      	strb	r3, [r7, #23]
      break;
 8009ffe:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a000:	7dfb      	ldrb	r3, [r7, #23]
 800a002:	2b00      	cmp	r3, #0
 800a004:	d109      	bne.n	800a01a <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800a006:	4b5e      	ldr	r3, [pc, #376]	; (800a180 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a008:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a00a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a012:	495b      	ldr	r1, [pc, #364]	; (800a180 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a014:	4313      	orrs	r3, r2
 800a016:	64cb      	str	r3, [r1, #76]	; 0x4c
 800a018:	e001      	b.n	800a01e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a01a:	7dfb      	ldrb	r3, [r7, #23]
 800a01c:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a026:	2b00      	cmp	r3, #0
 800a028:	d00a      	beq.n	800a040 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	3324      	adds	r3, #36	; 0x24
 800a02e:	2102      	movs	r1, #2
 800a030:	4618      	mov	r0, r3
 800a032:	f001 fa3b 	bl	800b4ac <RCCEx_PLL3_Config>
 800a036:	4603      	mov	r3, r0
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d001      	beq.n	800a040 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 800a03c:	2301      	movs	r3, #1
 800a03e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d030      	beq.n	800a0ae <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a050:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a054:	d017      	beq.n	800a086 <HAL_RCCEx_PeriphCLKConfig+0xd82>
 800a056:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a05a:	d811      	bhi.n	800a080 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 800a05c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a060:	d013      	beq.n	800a08a <HAL_RCCEx_PeriphCLKConfig+0xd86>
 800a062:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a066:	d80b      	bhi.n	800a080 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d010      	beq.n	800a08e <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 800a06c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a070:	d106      	bne.n	800a080 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a072:	4b43      	ldr	r3, [pc, #268]	; (800a180 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a076:	4a42      	ldr	r2, [pc, #264]	; (800a180 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a078:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a07c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800a07e:	e007      	b.n	800a090 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a080:	2301      	movs	r3, #1
 800a082:	75fb      	strb	r3, [r7, #23]
      break;
 800a084:	e004      	b.n	800a090 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800a086:	bf00      	nop
 800a088:	e002      	b.n	800a090 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800a08a:	bf00      	nop
 800a08c:	e000      	b.n	800a090 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800a08e:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a090:	7dfb      	ldrb	r3, [r7, #23]
 800a092:	2b00      	cmp	r3, #0
 800a094:	d109      	bne.n	800a0aa <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a096:	4b3a      	ldr	r3, [pc, #232]	; (800a180 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a098:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a09a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a0a2:	4937      	ldr	r1, [pc, #220]	; (800a180 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a0a4:	4313      	orrs	r3, r2
 800a0a6:	654b      	str	r3, [r1, #84]	; 0x54
 800a0a8:	e001      	b.n	800a0ae <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a0aa:	7dfb      	ldrb	r3, [r7, #23]
 800a0ac:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d008      	beq.n	800a0cc <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a0ba:	4b31      	ldr	r3, [pc, #196]	; (800a180 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a0bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a0be:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a0c6:	492e      	ldr	r1, [pc, #184]	; (800a180 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a0c8:	4313      	orrs	r3, r2
 800a0ca:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d009      	beq.n	800a0ec <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800a0d8:	4b29      	ldr	r3, [pc, #164]	; (800a180 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a0da:	691b      	ldr	r3, [r3, #16]
 800a0dc:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800a0e6:	4926      	ldr	r1, [pc, #152]	; (800a180 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a0e8:	4313      	orrs	r3, r2
 800a0ea:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d008      	beq.n	800a10a <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a0f8:	4b21      	ldr	r3, [pc, #132]	; (800a180 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a0fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a0fc:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a104:	491e      	ldr	r1, [pc, #120]	; (800a180 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a106:	4313      	orrs	r3, r2
 800a108:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a112:	2b00      	cmp	r3, #0
 800a114:	d00d      	beq.n	800a132 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a116:	4b1a      	ldr	r3, [pc, #104]	; (800a180 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a118:	691b      	ldr	r3, [r3, #16]
 800a11a:	4a19      	ldr	r2, [pc, #100]	; (800a180 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a11c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a120:	6113      	str	r3, [r2, #16]
 800a122:	4b17      	ldr	r3, [pc, #92]	; (800a180 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a124:	691a      	ldr	r2, [r3, #16]
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800a12c:	4914      	ldr	r1, [pc, #80]	; (800a180 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a12e:	4313      	orrs	r3, r2
 800a130:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	2b00      	cmp	r3, #0
 800a138:	da08      	bge.n	800a14c <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a13a:	4b11      	ldr	r3, [pc, #68]	; (800a180 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a13c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a13e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a146:	490e      	ldr	r1, [pc, #56]	; (800a180 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a148:	4313      	orrs	r3, r2
 800a14a:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a154:	2b00      	cmp	r3, #0
 800a156:	d009      	beq.n	800a16c <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a158:	4b09      	ldr	r3, [pc, #36]	; (800a180 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a15a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a15c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a166:	4906      	ldr	r1, [pc, #24]	; (800a180 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800a168:	4313      	orrs	r3, r2
 800a16a:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800a16c:	7dbb      	ldrb	r3, [r7, #22]
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d101      	bne.n	800a176 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 800a172:	2300      	movs	r3, #0
 800a174:	e000      	b.n	800a178 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 800a176:	2301      	movs	r3, #1
}
 800a178:	4618      	mov	r0, r3
 800a17a:	3718      	adds	r7, #24
 800a17c:	46bd      	mov	sp, r7
 800a17e:	bd80      	pop	{r7, pc}
 800a180:	58024400 	.word	0x58024400

0800a184 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800a184:	b580      	push	{r7, lr}
 800a186:	b090      	sub	sp, #64	; 0x40
 800a188:	af00      	add	r7, sp, #0
 800a18a:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a192:	f040 8095 	bne.w	800a2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 800a196:	4bae      	ldr	r3, [pc, #696]	; (800a450 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a198:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a19a:	f003 0307 	and.w	r3, r3, #7
 800a19e:	633b      	str	r3, [r7, #48]	; 0x30
 800a1a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1a2:	2b04      	cmp	r3, #4
 800a1a4:	f200 8088 	bhi.w	800a2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800a1a8:	a201      	add	r2, pc, #4	; (adr r2, 800a1b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 800a1aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1ae:	bf00      	nop
 800a1b0:	0800a1c5 	.word	0x0800a1c5
 800a1b4:	0800a1ed 	.word	0x0800a1ed
 800a1b8:	0800a215 	.word	0x0800a215
 800a1bc:	0800a2b1 	.word	0x0800a2b1
 800a1c0:	0800a23d 	.word	0x0800a23d

      switch (saiclocksource)
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a1c4:	4ba2      	ldr	r3, [pc, #648]	; (800a450 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a1cc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a1d0:	d108      	bne.n	800a1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a1d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a1d6:	4618      	mov	r0, r3
 800a1d8:	f000 ff64 	bl	800b0a4 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 800a1dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1de:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a1e0:	f000 bc95 	b.w	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a1e8:	f000 bc91 	b.w	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a1ec:	4b98      	ldr	r3, [pc, #608]	; (800a450 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a1f4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a1f8:	d108      	bne.n	800a20c <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a1fa:	f107 0318 	add.w	r3, r7, #24
 800a1fe:	4618      	mov	r0, r3
 800a200:	f000 fca8 	bl	800ab54 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a204:	69bb      	ldr	r3, [r7, #24]
 800a206:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a208:	f000 bc81 	b.w	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a20c:	2300      	movs	r3, #0
 800a20e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a210:	f000 bc7d 	b.w	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a214:	4b8e      	ldr	r3, [pc, #568]	; (800a450 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a21c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a220:	d108      	bne.n	800a234 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a222:	f107 030c 	add.w	r3, r7, #12
 800a226:	4618      	mov	r0, r3
 800a228:	f000 fde8 	bl	800adfc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a230:	f000 bc6d 	b.w	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a234:	2300      	movs	r3, #0
 800a236:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a238:	f000 bc69 	b.w	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800a23c:	4b84      	ldr	r3, [pc, #528]	; (800a450 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a23e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a240:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a244:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a246:	4b82      	ldr	r3, [pc, #520]	; (800a450 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	f003 0304 	and.w	r3, r3, #4
 800a24e:	2b04      	cmp	r3, #4
 800a250:	d10c      	bne.n	800a26c <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 800a252:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a254:	2b00      	cmp	r3, #0
 800a256:	d109      	bne.n	800a26c <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a258:	4b7d      	ldr	r3, [pc, #500]	; (800a450 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	08db      	lsrs	r3, r3, #3
 800a25e:	f003 0303 	and.w	r3, r3, #3
 800a262:	4a7c      	ldr	r2, [pc, #496]	; (800a454 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 800a264:	fa22 f303 	lsr.w	r3, r2, r3
 800a268:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a26a:	e01f      	b.n	800a2ac <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a26c:	4b78      	ldr	r3, [pc, #480]	; (800a450 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a274:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a278:	d106      	bne.n	800a288 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 800a27a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a27c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a280:	d102      	bne.n	800a288 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800a282:	4b75      	ldr	r3, [pc, #468]	; (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a284:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a286:	e011      	b.n	800a2ac <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a288:	4b71      	ldr	r3, [pc, #452]	; (800a450 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a290:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a294:	d106      	bne.n	800a2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 800a296:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a298:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a29c:	d102      	bne.n	800a2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800a29e:	4b6f      	ldr	r3, [pc, #444]	; (800a45c <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 800a2a0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a2a2:	e003      	b.n	800a2ac <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800a2a8:	f000 bc31 	b.w	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a2ac:	f000 bc2f 	b.w	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800a2b0:	4b6b      	ldr	r3, [pc, #428]	; (800a460 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800a2b2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a2b4:	f000 bc2b 	b.w	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 800a2b8:	2300      	movs	r3, #0
 800a2ba:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a2bc:	f000 bc27 	b.w	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a2c6:	f040 8095 	bne.w	800a3f4 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 800a2ca:	4b61      	ldr	r3, [pc, #388]	; (800a450 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a2cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a2ce:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 800a2d2:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800a2d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a2da:	d04d      	beq.n	800a378 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 800a2dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a2e2:	f200 8084 	bhi.w	800a3ee <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800a2e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2e8:	2bc0      	cmp	r3, #192	; 0xc0
 800a2ea:	d07d      	beq.n	800a3e8 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 800a2ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2ee:	2bc0      	cmp	r3, #192	; 0xc0
 800a2f0:	d87d      	bhi.n	800a3ee <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800a2f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2f4:	2b80      	cmp	r3, #128	; 0x80
 800a2f6:	d02d      	beq.n	800a354 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 800a2f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2fa:	2b80      	cmp	r3, #128	; 0x80
 800a2fc:	d877      	bhi.n	800a3ee <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800a2fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a300:	2b00      	cmp	r3, #0
 800a302:	d003      	beq.n	800a30c <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 800a304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a306:	2b40      	cmp	r3, #64	; 0x40
 800a308:	d012      	beq.n	800a330 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 800a30a:	e070      	b.n	800a3ee <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
      {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a30c:	4b50      	ldr	r3, [pc, #320]	; (800a450 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a314:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a318:	d107      	bne.n	800a32a <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a31a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a31e:	4618      	mov	r0, r3
 800a320:	f000 fec0 	bl	800b0a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a326:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a328:	e3f1      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a32a:	2300      	movs	r3, #0
 800a32c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a32e:	e3ee      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a330:	4b47      	ldr	r3, [pc, #284]	; (800a450 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a338:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a33c:	d107      	bne.n	800a34e <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a33e:	f107 0318 	add.w	r3, r7, #24
 800a342:	4618      	mov	r0, r3
 800a344:	f000 fc06 	bl	800ab54 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a348:	69bb      	ldr	r3, [r7, #24]
 800a34a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a34c:	e3df      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a34e:	2300      	movs	r3, #0
 800a350:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a352:	e3dc      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a354:	4b3e      	ldr	r3, [pc, #248]	; (800a450 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a35c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a360:	d107      	bne.n	800a372 <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a362:	f107 030c 	add.w	r3, r7, #12
 800a366:	4618      	mov	r0, r3
 800a368:	f000 fd48 	bl	800adfc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a370:	e3cd      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a372:	2300      	movs	r3, #0
 800a374:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a376:	e3ca      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800a378:	4b35      	ldr	r3, [pc, #212]	; (800a450 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a37a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a37c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a380:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a382:	4b33      	ldr	r3, [pc, #204]	; (800a450 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	f003 0304 	and.w	r3, r3, #4
 800a38a:	2b04      	cmp	r3, #4
 800a38c:	d10c      	bne.n	800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
 800a38e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a390:	2b00      	cmp	r3, #0
 800a392:	d109      	bne.n	800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a394:	4b2e      	ldr	r3, [pc, #184]	; (800a450 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	08db      	lsrs	r3, r3, #3
 800a39a:	f003 0303 	and.w	r3, r3, #3
 800a39e:	4a2d      	ldr	r2, [pc, #180]	; (800a454 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 800a3a0:	fa22 f303 	lsr.w	r3, r2, r3
 800a3a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a3a6:	e01e      	b.n	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a3a8:	4b29      	ldr	r3, [pc, #164]	; (800a450 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a3b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a3b4:	d106      	bne.n	800a3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 800a3b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a3b8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a3bc:	d102      	bne.n	800a3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800a3be:	4b26      	ldr	r3, [pc, #152]	; (800a458 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
 800a3c0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a3c2:	e010      	b.n	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a3c4:	4b22      	ldr	r3, [pc, #136]	; (800a450 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a3cc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a3d0:	d106      	bne.n	800a3e0 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 800a3d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a3d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a3d8:	d102      	bne.n	800a3e0 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800a3da:	4b20      	ldr	r3, [pc, #128]	; (800a45c <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 800a3dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a3de:	e002      	b.n	800a3e6 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800a3e0:	2300      	movs	r3, #0
 800a3e2:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800a3e4:	e393      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a3e6:	e392      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800a3e8:	4b1d      	ldr	r3, [pc, #116]	; (800a460 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800a3ea:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a3ec:	e38f      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a3f2:	e38c      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a3fa:	f040 80a7 	bne.w	800a54c <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 800a3fe:	4b14      	ldr	r3, [pc, #80]	; (800a450 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800a400:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a402:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800a406:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800a408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a40a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a40e:	d05f      	beq.n	800a4d0 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 800a410:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a412:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a416:	f200 8096 	bhi.w	800a546 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 800a41a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a41c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800a420:	f000 808e 	beq.w	800a540 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 800a424:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a426:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800a42a:	f200 808c 	bhi.w	800a546 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 800a42e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a430:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a434:	d03a      	beq.n	800a4ac <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 800a436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a438:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a43c:	f200 8083 	bhi.w	800a546 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 800a440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a442:	2b00      	cmp	r3, #0
 800a444:	d00e      	beq.n	800a464 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
 800a446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a448:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a44c:	d01c      	beq.n	800a488 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 800a44e:	e07a      	b.n	800a546 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 800a450:	58024400 	.word	0x58024400
 800a454:	03d09000 	.word	0x03d09000
 800a458:	003d0900 	.word	0x003d0900
 800a45c:	02dc6c00 	.word	0x02dc6c00
 800a460:	00bb8000 	.word	0x00bb8000
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a464:	4baa      	ldr	r3, [pc, #680]	; (800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a46c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a470:	d107      	bne.n	800a482 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a472:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a476:	4618      	mov	r0, r3
 800a478:	f000 fe14 	bl	800b0a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a47c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a47e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a480:	e345      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a482:	2300      	movs	r3, #0
 800a484:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a486:	e342      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a488:	4ba1      	ldr	r3, [pc, #644]	; (800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a490:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a494:	d107      	bne.n	800a4a6 <HAL_RCCEx_GetPeriphCLKFreq+0x322>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a496:	f107 0318 	add.w	r3, r7, #24
 800a49a:	4618      	mov	r0, r3
 800a49c:	f000 fb5a 	bl	800ab54 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a4a0:	69bb      	ldr	r3, [r7, #24]
 800a4a2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a4a4:	e333      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a4a6:	2300      	movs	r3, #0
 800a4a8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a4aa:	e330      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a4ac:	4b98      	ldr	r3, [pc, #608]	; (800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a4b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a4b8:	d107      	bne.n	800a4ca <HAL_RCCEx_GetPeriphCLKFreq+0x346>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a4ba:	f107 030c 	add.w	r3, r7, #12
 800a4be:	4618      	mov	r0, r3
 800a4c0:	f000 fc9c 	bl	800adfc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a4c8:	e321      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a4ce:	e31e      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800a4d0:	4b8f      	ldr	r3, [pc, #572]	; (800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a4d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a4d4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a4d8:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a4da:	4b8d      	ldr	r3, [pc, #564]	; (800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	f003 0304 	and.w	r3, r3, #4
 800a4e2:	2b04      	cmp	r3, #4
 800a4e4:	d10c      	bne.n	800a500 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 800a4e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d109      	bne.n	800a500 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a4ec:	4b88      	ldr	r3, [pc, #544]	; (800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	08db      	lsrs	r3, r3, #3
 800a4f2:	f003 0303 	and.w	r3, r3, #3
 800a4f6:	4a87      	ldr	r2, [pc, #540]	; (800a714 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a4f8:	fa22 f303 	lsr.w	r3, r2, r3
 800a4fc:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a4fe:	e01e      	b.n	800a53e <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a500:	4b83      	ldr	r3, [pc, #524]	; (800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a508:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a50c:	d106      	bne.n	800a51c <HAL_RCCEx_GetPeriphCLKFreq+0x398>
 800a50e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a510:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a514:	d102      	bne.n	800a51c <HAL_RCCEx_GetPeriphCLKFreq+0x398>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800a516:	4b80      	ldr	r3, [pc, #512]	; (800a718 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a518:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a51a:	e010      	b.n	800a53e <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a51c:	4b7c      	ldr	r3, [pc, #496]	; (800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a524:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a528:	d106      	bne.n	800a538 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
 800a52a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a52c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a530:	d102      	bne.n	800a538 <HAL_RCCEx_GetPeriphCLKFreq+0x3b4>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800a532:	4b7a      	ldr	r3, [pc, #488]	; (800a71c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800a534:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a536:	e002      	b.n	800a53e <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800a538:	2300      	movs	r3, #0
 800a53a:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800a53c:	e2e7      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a53e:	e2e6      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800a540:	4b77      	ldr	r3, [pc, #476]	; (800a720 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800a542:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a544:	e2e3      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 800a546:	2300      	movs	r3, #0
 800a548:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a54a:	e2e0      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a552:	f040 809c 	bne.w	800a68e <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 800a556:	4b6e      	ldr	r3, [pc, #440]	; (800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a558:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a55a:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800a55e:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800a560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a562:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a566:	d054      	beq.n	800a612 <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
 800a568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a56a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a56e:	f200 808b 	bhi.w	800a688 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 800a572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a574:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800a578:	f000 8083 	beq.w	800a682 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 800a57c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a57e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800a582:	f200 8081 	bhi.w	800a688 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 800a586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a588:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a58c:	d02f      	beq.n	800a5ee <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 800a58e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a590:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a594:	d878      	bhi.n	800a688 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 800a596:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d004      	beq.n	800a5a6 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 800a59c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a59e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a5a2:	d012      	beq.n	800a5ca <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 800a5a4:	e070      	b.n	800a688 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a5a6:	4b5a      	ldr	r3, [pc, #360]	; (800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a5ae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a5b2:	d107      	bne.n	800a5c4 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a5b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a5b8:	4618      	mov	r0, r3
 800a5ba:	f000 fd73 	bl	800b0a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a5be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5c0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a5c2:	e2a4      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a5c8:	e2a1      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a5ca:	4b51      	ldr	r3, [pc, #324]	; (800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a5d2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a5d6:	d107      	bne.n	800a5e8 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a5d8:	f107 0318 	add.w	r3, r7, #24
 800a5dc:	4618      	mov	r0, r3
 800a5de:	f000 fab9 	bl	800ab54 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a5e2:	69bb      	ldr	r3, [r7, #24]
 800a5e4:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 800a5e6:	e292      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a5ec:	e28f      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a5ee:	4b48      	ldr	r3, [pc, #288]	; (800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a5f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a5fa:	d107      	bne.n	800a60c <HAL_RCCEx_GetPeriphCLKFreq+0x488>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a5fc:	f107 030c 	add.w	r3, r7, #12
 800a600:	4618      	mov	r0, r3
 800a602:	f000 fbfb 	bl	800adfc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a60a:	e280      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a60c:	2300      	movs	r3, #0
 800a60e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a610:	e27d      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800a612:	4b3f      	ldr	r3, [pc, #252]	; (800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a616:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a61a:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a61c:	4b3c      	ldr	r3, [pc, #240]	; (800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	f003 0304 	and.w	r3, r3, #4
 800a624:	2b04      	cmp	r3, #4
 800a626:	d10c      	bne.n	800a642 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 800a628:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d109      	bne.n	800a642 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a62e:	4b38      	ldr	r3, [pc, #224]	; (800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	08db      	lsrs	r3, r3, #3
 800a634:	f003 0303 	and.w	r3, r3, #3
 800a638:	4a36      	ldr	r2, [pc, #216]	; (800a714 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800a63a:	fa22 f303 	lsr.w	r3, r2, r3
 800a63e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a640:	e01e      	b.n	800a680 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a642:	4b33      	ldr	r3, [pc, #204]	; (800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a64a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a64e:	d106      	bne.n	800a65e <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
 800a650:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a652:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a656:	d102      	bne.n	800a65e <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800a658:	4b2f      	ldr	r3, [pc, #188]	; (800a718 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800a65a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a65c:	e010      	b.n	800a680 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a65e:	4b2c      	ldr	r3, [pc, #176]	; (800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a666:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a66a:	d106      	bne.n	800a67a <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 800a66c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a66e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a672:	d102      	bne.n	800a67a <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800a674:	4b29      	ldr	r3, [pc, #164]	; (800a71c <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800a676:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a678:	e002      	b.n	800a680 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800a67a:	2300      	movs	r3, #0
 800a67c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800a67e:	e246      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a680:	e245      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800a682:	4b27      	ldr	r3, [pc, #156]	; (800a720 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800a684:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a686:	e242      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 800a688:	2300      	movs	r3, #0
 800a68a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a68c:	e23f      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a694:	f040 80a8 	bne.w	800a7e8 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 800a698:	4b1d      	ldr	r3, [pc, #116]	; (800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a69a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a69c:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800a6a0:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800a6a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a6a8:	d060      	beq.n	800a76c <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
 800a6aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6ac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a6b0:	f200 8097 	bhi.w	800a7e2 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 800a6b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6b6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a6ba:	f000 808f 	beq.w	800a7dc <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 800a6be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6c0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a6c4:	f200 808d 	bhi.w	800a7e2 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 800a6c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a6ce:	d03b      	beq.n	800a748 <HAL_RCCEx_GetPeriphCLKFreq+0x5c4>
 800a6d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a6d6:	f200 8084 	bhi.w	800a7e2 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 800a6da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d004      	beq.n	800a6ea <HAL_RCCEx_GetPeriphCLKFreq+0x566>
 800a6e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a6e6:	d01d      	beq.n	800a724 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
 800a6e8:	e07b      	b.n	800a7e2 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a6ea:	4b09      	ldr	r3, [pc, #36]	; (800a710 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a6f2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a6f6:	d107      	bne.n	800a708 <HAL_RCCEx_GetPeriphCLKFreq+0x584>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a6f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a6fc:	4618      	mov	r0, r3
 800a6fe:	f000 fcd1 	bl	800b0a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a704:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a706:	e202      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a708:	2300      	movs	r3, #0
 800a70a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a70c:	e1ff      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a70e:	bf00      	nop
 800a710:	58024400 	.word	0x58024400
 800a714:	03d09000 	.word	0x03d09000
 800a718:	003d0900 	.word	0x003d0900
 800a71c:	02dc6c00 	.word	0x02dc6c00
 800a720:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a724:	4ba3      	ldr	r3, [pc, #652]	; (800a9b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a72c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a730:	d107      	bne.n	800a742 <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a732:	f107 0318 	add.w	r3, r7, #24
 800a736:	4618      	mov	r0, r3
 800a738:	f000 fa0c 	bl	800ab54 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a73c:	69bb      	ldr	r3, [r7, #24]
 800a73e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a740:	e1e5      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a742:	2300      	movs	r3, #0
 800a744:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a746:	e1e2      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a748:	4b9a      	ldr	r3, [pc, #616]	; (800a9b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a750:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a754:	d107      	bne.n	800a766 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a756:	f107 030c 	add.w	r3, r7, #12
 800a75a:	4618      	mov	r0, r3
 800a75c:	f000 fb4e 	bl	800adfc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a764:	e1d3      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a766:	2300      	movs	r3, #0
 800a768:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a76a:	e1d0      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800a76c:	4b91      	ldr	r3, [pc, #580]	; (800a9b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a76e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a770:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a774:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a776:	4b8f      	ldr	r3, [pc, #572]	; (800a9b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	f003 0304 	and.w	r3, r3, #4
 800a77e:	2b04      	cmp	r3, #4
 800a780:	d10c      	bne.n	800a79c <HAL_RCCEx_GetPeriphCLKFreq+0x618>
 800a782:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a784:	2b00      	cmp	r3, #0
 800a786:	d109      	bne.n	800a79c <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a788:	4b8a      	ldr	r3, [pc, #552]	; (800a9b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	08db      	lsrs	r3, r3, #3
 800a78e:	f003 0303 	and.w	r3, r3, #3
 800a792:	4a89      	ldr	r2, [pc, #548]	; (800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a794:	fa22 f303 	lsr.w	r3, r2, r3
 800a798:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a79a:	e01e      	b.n	800a7da <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a79c:	4b85      	ldr	r3, [pc, #532]	; (800a9b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a7a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a7a8:	d106      	bne.n	800a7b8 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
 800a7aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a7ac:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a7b0:	d102      	bne.n	800a7b8 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800a7b2:	4b82      	ldr	r3, [pc, #520]	; (800a9bc <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800a7b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a7b6:	e010      	b.n	800a7da <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a7b8:	4b7e      	ldr	r3, [pc, #504]	; (800a9b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a7c0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a7c4:	d106      	bne.n	800a7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800a7c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a7c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a7cc:	d102      	bne.n	800a7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800a7ce:	4b7c      	ldr	r3, [pc, #496]	; (800a9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800a7d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a7d2:	e002      	b.n	800a7da <HAL_RCCEx_GetPeriphCLKFreq+0x656>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800a7d8:	e199      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a7da:	e198      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800a7dc:	4b79      	ldr	r3, [pc, #484]	; (800a9c4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800a7de:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a7e0:	e195      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 800a7e2:	2300      	movs	r3, #0
 800a7e4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a7e6:	e192      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800a7ee:	d173      	bne.n	800a8d8 <HAL_RCCEx_GetPeriphCLKFreq+0x754>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 800a7f0:	4b70      	ldr	r3, [pc, #448]	; (800a9b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a7f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a7f4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a7f8:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800a7fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7fc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a800:	d02f      	beq.n	800a862 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 800a802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a804:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a808:	d863      	bhi.n	800a8d2 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
 800a80a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d004      	beq.n	800a81a <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 800a810:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a812:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a816:	d012      	beq.n	800a83e <HAL_RCCEx_GetPeriphCLKFreq+0x6ba>
 800a818:	e05b      	b.n	800a8d2 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a81a:	4b66      	ldr	r3, [pc, #408]	; (800a9b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a822:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a826:	d107      	bne.n	800a838 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a828:	f107 0318 	add.w	r3, r7, #24
 800a82c:	4618      	mov	r0, r3
 800a82e:	f000 f991 	bl	800ab54 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a832:	69bb      	ldr	r3, [r7, #24]
 800a834:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a836:	e16a      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a838:	2300      	movs	r3, #0
 800a83a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a83c:	e167      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a83e:	4b5d      	ldr	r3, [pc, #372]	; (800a9b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a846:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a84a:	d107      	bne.n	800a85c <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a84c:	f107 030c 	add.w	r3, r7, #12
 800a850:	4618      	mov	r0, r3
 800a852:	f000 fad3 	bl	800adfc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800a856:	697b      	ldr	r3, [r7, #20]
 800a858:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800a85a:	e158      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800a85c:	2300      	movs	r3, #0
 800a85e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a860:	e155      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800a862:	4b54      	ldr	r3, [pc, #336]	; (800a9b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a864:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a866:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a86a:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a86c:	4b51      	ldr	r3, [pc, #324]	; (800a9b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	f003 0304 	and.w	r3, r3, #4
 800a874:	2b04      	cmp	r3, #4
 800a876:	d10c      	bne.n	800a892 <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
 800a878:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d109      	bne.n	800a892 <HAL_RCCEx_GetPeriphCLKFreq+0x70e>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800a87e:	4b4d      	ldr	r3, [pc, #308]	; (800a9b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	08db      	lsrs	r3, r3, #3
 800a884:	f003 0303 	and.w	r3, r3, #3
 800a888:	4a4b      	ldr	r2, [pc, #300]	; (800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800a88a:	fa22 f303 	lsr.w	r3, r2, r3
 800a88e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a890:	e01e      	b.n	800a8d0 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a892:	4b48      	ldr	r3, [pc, #288]	; (800a9b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a89a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a89e:	d106      	bne.n	800a8ae <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 800a8a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a8a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a8a6:	d102      	bne.n	800a8ae <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800a8a8:	4b44      	ldr	r3, [pc, #272]	; (800a9bc <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800a8aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a8ac:	e010      	b.n	800a8d0 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a8ae:	4b41      	ldr	r3, [pc, #260]	; (800a9b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a8b6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a8ba:	d106      	bne.n	800a8ca <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 800a8bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a8be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a8c2:	d102      	bne.n	800a8ca <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800a8c4:	4b3e      	ldr	r3, [pc, #248]	; (800a9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800a8c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a8c8:	e002      	b.n	800a8d0 <HAL_RCCEx_GetPeriphCLKFreq+0x74c>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800a8ce:	e11e      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a8d0:	e11d      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a8d6:	e11a      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a8de:	d133      	bne.n	800a948 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 800a8e0:	4b34      	ldr	r3, [pc, #208]	; (800a9b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a8e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a8e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a8e8:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800a8ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d004      	beq.n	800a8fa <HAL_RCCEx_GetPeriphCLKFreq+0x776>
 800a8f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a8f6:	d012      	beq.n	800a91e <HAL_RCCEx_GetPeriphCLKFreq+0x79a>
 800a8f8:	e023      	b.n	800a942 <HAL_RCCEx_GetPeriphCLKFreq+0x7be>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a8fa:	4b2e      	ldr	r3, [pc, #184]	; (800a9b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a902:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a906:	d107      	bne.n	800a918 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a908:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a90c:	4618      	mov	r0, r3
 800a90e:	f000 fbc9 	bl	800b0a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a912:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a914:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800a916:	e0fa      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a918:	2300      	movs	r3, #0
 800a91a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a91c:	e0f7      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a91e:	4b25      	ldr	r3, [pc, #148]	; (800a9b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a926:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a92a:	d107      	bne.n	800a93c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a92c:	f107 0318 	add.w	r3, r7, #24
 800a930:	4618      	mov	r0, r3
 800a932:	f000 f90f 	bl	800ab54 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800a936:	6a3b      	ldr	r3, [r7, #32]
 800a938:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800a93a:	e0e8      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a93c:	2300      	movs	r3, #0
 800a93e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a940:	e0e5      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }

      default :
        {
          frequency = 0;
 800a942:	2300      	movs	r3, #0
 800a944:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a946:	e0e2      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a94e:	f040 808f 	bne.w	800aa70 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 800a952:	4b18      	ldr	r3, [pc, #96]	; (800a9b4 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800a954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a956:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800a95a:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800a95c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a95e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a962:	d075      	beq.n	800aa50 <HAL_RCCEx_GetPeriphCLKFreq+0x8cc>
 800a964:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a966:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a96a:	d87e      	bhi.n	800aa6a <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 800a96c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a96e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a972:	d060      	beq.n	800aa36 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 800a974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a976:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a97a:	d876      	bhi.n	800aa6a <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 800a97c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a97e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800a982:	d045      	beq.n	800aa10 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>
 800a984:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a986:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800a98a:	d86e      	bhi.n	800aa6a <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 800a98c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a98e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a992:	d02b      	beq.n	800a9ec <HAL_RCCEx_GetPeriphCLKFreq+0x868>
 800a994:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a996:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a99a:	d866      	bhi.n	800aa6a <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 800a99c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d004      	beq.n	800a9ac <HAL_RCCEx_GetPeriphCLKFreq+0x828>
 800a9a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9a4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a9a8:	d00e      	beq.n	800a9c8 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 800a9aa:	e05e      	b.n	800aa6a <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800a9ac:	f000 f8bc 	bl	800ab28 <HAL_RCCEx_GetD3PCLK1Freq>
 800a9b0:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 800a9b2:	e0ac      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a9b4:	58024400 	.word	0x58024400
 800a9b8:	03d09000 	.word	0x03d09000
 800a9bc:	003d0900 	.word	0x003d0900
 800a9c0:	02dc6c00 	.word	0x02dc6c00
 800a9c4:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a9c8:	4b53      	ldr	r3, [pc, #332]	; (800ab18 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a9d0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a9d4:	d107      	bne.n	800a9e6 <HAL_RCCEx_GetPeriphCLKFreq+0x862>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a9d6:	f107 0318 	add.w	r3, r7, #24
 800a9da:	4618      	mov	r0, r3
 800a9dc:	f000 f8ba 	bl	800ab54 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a9e0:	69fb      	ldr	r3, [r7, #28]
 800a9e2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800a9e4:	e093      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a9e6:	2300      	movs	r3, #0
 800a9e8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800a9ea:	e090      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a9ec:	4b4a      	ldr	r3, [pc, #296]	; (800ab18 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a9f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a9f8:	d107      	bne.n	800aa0a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a9fa:	f107 030c 	add.w	r3, r7, #12
 800a9fe:	4618      	mov	r0, r3
 800aa00:	f000 f9fc 	bl	800adfc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800aa04:	693b      	ldr	r3, [r7, #16]
 800aa06:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800aa08:	e081      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800aa0e:	e07e      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800aa10:	4b41      	ldr	r3, [pc, #260]	; (800ab18 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	f003 0304 	and.w	r3, r3, #4
 800aa18:	2b04      	cmp	r3, #4
 800aa1a:	d109      	bne.n	800aa30 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800aa1c:	4b3e      	ldr	r3, [pc, #248]	; (800ab18 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	08db      	lsrs	r3, r3, #3
 800aa22:	f003 0303 	and.w	r3, r3, #3
 800aa26:	4a3d      	ldr	r2, [pc, #244]	; (800ab1c <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800aa28:	fa22 f303 	lsr.w	r3, r2, r3
 800aa2c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800aa2e:	e06e      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aa30:	2300      	movs	r3, #0
 800aa32:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800aa34:	e06b      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800aa36:	4b38      	ldr	r3, [pc, #224]	; (800ab18 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aa42:	d102      	bne.n	800aa4a <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
         {
          frequency = CSI_VALUE;
 800aa44:	4b36      	ldr	r3, [pc, #216]	; (800ab20 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800aa46:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800aa48:	e061      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
           frequency = 0;
 800aa4a:	2300      	movs	r3, #0
 800aa4c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800aa4e:	e05e      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800aa50:	4b31      	ldr	r3, [pc, #196]	; (800ab18 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aa58:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800aa5c:	d102      	bne.n	800aa64 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
         {
          frequency = HSE_VALUE;
 800aa5e:	4b31      	ldr	r3, [pc, #196]	; (800ab24 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800aa60:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800aa62:	e054      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aa64:	2300      	movs	r3, #0
 800aa66:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800aa68:	e051      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800aa6e:	e04e      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aa76:	d148      	bne.n	800ab0a <HAL_RCCEx_GetPeriphCLKFreq+0x986>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 800aa78:	4b27      	ldr	r3, [pc, #156]	; (800ab18 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800aa7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aa7c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800aa80:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800aa82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa84:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aa88:	d02a      	beq.n	800aae0 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800aa8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa8c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aa90:	d838      	bhi.n	800ab04 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800aa92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d004      	beq.n	800aaa2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800aa98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa9a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800aa9e:	d00d      	beq.n	800aabc <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800aaa0:	e030      	b.n	800ab04 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800aaa2:	4b1d      	ldr	r3, [pc, #116]	; (800ab18 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aaaa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800aaae:	d102      	bne.n	800aab6 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
         {
          frequency = HSE_VALUE;
 800aab0:	4b1c      	ldr	r3, [pc, #112]	; (800ab24 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800aab2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800aab4:	e02b      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aab6:	2300      	movs	r3, #0
 800aab8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800aaba:	e028      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800aabc:	4b16      	ldr	r3, [pc, #88]	; (800ab18 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aac4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800aac8:	d107      	bne.n	800aada <HAL_RCCEx_GetPeriphCLKFreq+0x956>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800aaca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800aace:	4618      	mov	r0, r3
 800aad0:	f000 fae8 	bl	800b0a4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800aad4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aad6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800aad8:	e019      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aada:	2300      	movs	r3, #0
 800aadc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800aade:	e016      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aae0:	4b0d      	ldr	r3, [pc, #52]	; (800ab18 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800aae8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800aaec:	d107      	bne.n	800aafe <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aaee:	f107 0318 	add.w	r3, r7, #24
 800aaf2:	4618      	mov	r0, r3
 800aaf4:	f000 f82e 	bl	800ab54 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800aaf8:	69fb      	ldr	r3, [r7, #28]
 800aafa:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800aafc:	e007      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aafe:	2300      	movs	r3, #0
 800ab00:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800ab02:	e004      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      default :
        {
          frequency = 0;
 800ab04:	2300      	movs	r3, #0
 800ab06:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800ab08:	e001      	b.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        }
      }
    }
  else
    {
      frequency = 0;
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 800ab0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800ab10:	4618      	mov	r0, r3
 800ab12:	3740      	adds	r7, #64	; 0x40
 800ab14:	46bd      	mov	sp, r7
 800ab16:	bd80      	pop	{r7, pc}
 800ab18:	58024400 	.word	0x58024400
 800ab1c:	03d09000 	.word	0x03d09000
 800ab20:	003d0900 	.word	0x003d0900
 800ab24:	02dc6c00 	.word	0x02dc6c00

0800ab28 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800ab28:	b580      	push	{r7, lr}
 800ab2a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800ab2c:	f7fe fb8e 	bl	800924c <HAL_RCC_GetHCLKFreq>
 800ab30:	4602      	mov	r2, r0
 800ab32:	4b06      	ldr	r3, [pc, #24]	; (800ab4c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800ab34:	6a1b      	ldr	r3, [r3, #32]
 800ab36:	091b      	lsrs	r3, r3, #4
 800ab38:	f003 0307 	and.w	r3, r3, #7
 800ab3c:	4904      	ldr	r1, [pc, #16]	; (800ab50 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800ab3e:	5ccb      	ldrb	r3, [r1, r3]
 800ab40:	f003 031f 	and.w	r3, r3, #31
 800ab44:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800ab48:	4618      	mov	r0, r3
 800ab4a:	bd80      	pop	{r7, pc}
 800ab4c:	58024400 	.word	0x58024400
 800ab50:	0800f7b4 	.word	0x0800f7b4

0800ab54 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 800ab54:	b480      	push	{r7}
 800ab56:	b089      	sub	sp, #36	; 0x24
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ab5c:	4ba1      	ldr	r3, [pc, #644]	; (800ade4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ab5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab60:	f003 0303 	and.w	r3, r3, #3
 800ab64:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800ab66:	4b9f      	ldr	r3, [pc, #636]	; (800ade4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ab68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab6a:	0b1b      	lsrs	r3, r3, #12
 800ab6c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ab70:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800ab72:	4b9c      	ldr	r3, [pc, #624]	; (800ade4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ab74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab76:	091b      	lsrs	r3, r3, #4
 800ab78:	f003 0301 	and.w	r3, r3, #1
 800ab7c:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800ab7e:	4b99      	ldr	r3, [pc, #612]	; (800ade4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ab80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab82:	08db      	lsrs	r3, r3, #3
 800ab84:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ab88:	693a      	ldr	r2, [r7, #16]
 800ab8a:	fb02 f303 	mul.w	r3, r2, r3
 800ab8e:	ee07 3a90 	vmov	s15, r3
 800ab92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ab96:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800ab9a:	697b      	ldr	r3, [r7, #20]
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	f000 8111 	beq.w	800adc4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800aba2:	69bb      	ldr	r3, [r7, #24]
 800aba4:	2b02      	cmp	r3, #2
 800aba6:	f000 8083 	beq.w	800acb0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800abaa:	69bb      	ldr	r3, [r7, #24]
 800abac:	2b02      	cmp	r3, #2
 800abae:	f200 80a1 	bhi.w	800acf4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800abb2:	69bb      	ldr	r3, [r7, #24]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d003      	beq.n	800abc0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800abb8:	69bb      	ldr	r3, [r7, #24]
 800abba:	2b01      	cmp	r3, #1
 800abbc:	d056      	beq.n	800ac6c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800abbe:	e099      	b.n	800acf4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800abc0:	4b88      	ldr	r3, [pc, #544]	; (800ade4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	f003 0320 	and.w	r3, r3, #32
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d02d      	beq.n	800ac28 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800abcc:	4b85      	ldr	r3, [pc, #532]	; (800ade4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	08db      	lsrs	r3, r3, #3
 800abd2:	f003 0303 	and.w	r3, r3, #3
 800abd6:	4a84      	ldr	r2, [pc, #528]	; (800ade8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800abd8:	fa22 f303 	lsr.w	r3, r2, r3
 800abdc:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800abde:	68bb      	ldr	r3, [r7, #8]
 800abe0:	ee07 3a90 	vmov	s15, r3
 800abe4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800abe8:	697b      	ldr	r3, [r7, #20]
 800abea:	ee07 3a90 	vmov	s15, r3
 800abee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800abf2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800abf6:	4b7b      	ldr	r3, [pc, #492]	; (800ade4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800abf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800abfe:	ee07 3a90 	vmov	s15, r3
 800ac02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ac06:	ed97 6a03 	vldr	s12, [r7, #12]
 800ac0a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800adec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ac0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ac12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ac16:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ac1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ac1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ac22:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800ac26:	e087      	b.n	800ad38 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800ac28:	697b      	ldr	r3, [r7, #20]
 800ac2a:	ee07 3a90 	vmov	s15, r3
 800ac2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac32:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800adf0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800ac36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ac3a:	4b6a      	ldr	r3, [pc, #424]	; (800ade4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ac3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac42:	ee07 3a90 	vmov	s15, r3
 800ac46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ac4a:	ed97 6a03 	vldr	s12, [r7, #12]
 800ac4e:	eddf 5a67 	vldr	s11, [pc, #412]	; 800adec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ac52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ac56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ac5a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ac5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ac62:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ac66:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800ac6a:	e065      	b.n	800ad38 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800ac6c:	697b      	ldr	r3, [r7, #20]
 800ac6e:	ee07 3a90 	vmov	s15, r3
 800ac72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ac76:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800adf4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800ac7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ac7e:	4b59      	ldr	r3, [pc, #356]	; (800ade4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ac80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac86:	ee07 3a90 	vmov	s15, r3
 800ac8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ac8e:	ed97 6a03 	vldr	s12, [r7, #12]
 800ac92:	eddf 5a56 	vldr	s11, [pc, #344]	; 800adec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ac96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ac9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ac9e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800aca2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aca6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800acaa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800acae:	e043      	b.n	800ad38 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800acb0:	697b      	ldr	r3, [r7, #20]
 800acb2:	ee07 3a90 	vmov	s15, r3
 800acb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800acba:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800adf8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800acbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800acc2:	4b48      	ldr	r3, [pc, #288]	; (800ade4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800acc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800acca:	ee07 3a90 	vmov	s15, r3
 800acce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800acd2:	ed97 6a03 	vldr	s12, [r7, #12]
 800acd6:	eddf 5a45 	vldr	s11, [pc, #276]	; 800adec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800acda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800acde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ace2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ace6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800acea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800acee:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800acf2:	e021      	b.n	800ad38 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800acf4:	697b      	ldr	r3, [r7, #20]
 800acf6:	ee07 3a90 	vmov	s15, r3
 800acfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800acfe:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800adf4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800ad02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ad06:	4b37      	ldr	r3, [pc, #220]	; (800ade4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad0e:	ee07 3a90 	vmov	s15, r3
 800ad12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ad16:	ed97 6a03 	vldr	s12, [r7, #12]
 800ad1a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800adec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ad1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ad22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ad26:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ad2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ad2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad32:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800ad36:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800ad38:	4b2a      	ldr	r3, [pc, #168]	; (800ade4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad3c:	0a5b      	lsrs	r3, r3, #9
 800ad3e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad42:	ee07 3a90 	vmov	s15, r3
 800ad46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad4a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ad4e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ad52:	edd7 6a07 	vldr	s13, [r7, #28]
 800ad56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ad5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ad5e:	ee17 2a90 	vmov	r2, s15
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800ad66:	4b1f      	ldr	r3, [pc, #124]	; (800ade4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad6a:	0c1b      	lsrs	r3, r3, #16
 800ad6c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad70:	ee07 3a90 	vmov	s15, r3
 800ad74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ad78:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ad7c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ad80:	edd7 6a07 	vldr	s13, [r7, #28]
 800ad84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ad88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ad8c:	ee17 2a90 	vmov	r2, s15
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 800ad94:	4b13      	ldr	r3, [pc, #76]	; (800ade4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ad96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad98:	0e1b      	lsrs	r3, r3, #24
 800ad9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad9e:	ee07 3a90 	vmov	s15, r3
 800ada2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ada6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800adaa:	ee37 7a87 	vadd.f32	s14, s15, s14
 800adae:	edd7 6a07 	vldr	s13, [r7, #28]
 800adb2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800adb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800adba:	ee17 2a90 	vmov	r2, s15
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800adc2:	e008      	b.n	800add6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	2200      	movs	r2, #0
 800adc8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	2200      	movs	r2, #0
 800adce:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	2200      	movs	r2, #0
 800add4:	609a      	str	r2, [r3, #8]
}
 800add6:	bf00      	nop
 800add8:	3724      	adds	r7, #36	; 0x24
 800adda:	46bd      	mov	sp, r7
 800addc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade0:	4770      	bx	lr
 800ade2:	bf00      	nop
 800ade4:	58024400 	.word	0x58024400
 800ade8:	03d09000 	.word	0x03d09000
 800adec:	46000000 	.word	0x46000000
 800adf0:	4c742400 	.word	0x4c742400
 800adf4:	4a742400 	.word	0x4a742400
 800adf8:	4c371b00 	.word	0x4c371b00

0800adfc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 800adfc:	b480      	push	{r7}
 800adfe:	b089      	sub	sp, #36	; 0x24
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ae04:	4ba1      	ldr	r3, [pc, #644]	; (800b08c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae08:	f003 0303 	and.w	r3, r3, #3
 800ae0c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800ae0e:	4b9f      	ldr	r3, [pc, #636]	; (800b08c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae12:	0d1b      	lsrs	r3, r3, #20
 800ae14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ae18:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800ae1a:	4b9c      	ldr	r3, [pc, #624]	; (800b08c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae1e:	0a1b      	lsrs	r3, r3, #8
 800ae20:	f003 0301 	and.w	r3, r3, #1
 800ae24:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800ae26:	4b99      	ldr	r3, [pc, #612]	; (800b08c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae2a:	08db      	lsrs	r3, r3, #3
 800ae2c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ae30:	693a      	ldr	r2, [r7, #16]
 800ae32:	fb02 f303 	mul.w	r3, r2, r3
 800ae36:	ee07 3a90 	vmov	s15, r3
 800ae3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae3e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800ae42:	697b      	ldr	r3, [r7, #20]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	f000 8111 	beq.w	800b06c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800ae4a:	69bb      	ldr	r3, [r7, #24]
 800ae4c:	2b02      	cmp	r3, #2
 800ae4e:	f000 8083 	beq.w	800af58 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800ae52:	69bb      	ldr	r3, [r7, #24]
 800ae54:	2b02      	cmp	r3, #2
 800ae56:	f200 80a1 	bhi.w	800af9c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800ae5a:	69bb      	ldr	r3, [r7, #24]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d003      	beq.n	800ae68 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800ae60:	69bb      	ldr	r3, [r7, #24]
 800ae62:	2b01      	cmp	r3, #1
 800ae64:	d056      	beq.n	800af14 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800ae66:	e099      	b.n	800af9c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ae68:	4b88      	ldr	r3, [pc, #544]	; (800b08c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	f003 0320 	and.w	r3, r3, #32
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d02d      	beq.n	800aed0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800ae74:	4b85      	ldr	r3, [pc, #532]	; (800b08c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	08db      	lsrs	r3, r3, #3
 800ae7a:	f003 0303 	and.w	r3, r3, #3
 800ae7e:	4a84      	ldr	r2, [pc, #528]	; (800b090 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800ae80:	fa22 f303 	lsr.w	r3, r2, r3
 800ae84:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800ae86:	68bb      	ldr	r3, [r7, #8]
 800ae88:	ee07 3a90 	vmov	s15, r3
 800ae8c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ae90:	697b      	ldr	r3, [r7, #20]
 800ae92:	ee07 3a90 	vmov	s15, r3
 800ae96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ae9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ae9e:	4b7b      	ldr	r3, [pc, #492]	; (800b08c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aea2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aea6:	ee07 3a90 	vmov	s15, r3
 800aeaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aeae:	ed97 6a03 	vldr	s12, [r7, #12]
 800aeb2:	eddf 5a78 	vldr	s11, [pc, #480]	; 800b094 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800aeb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aeba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aebe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800aec2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aec6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aeca:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800aece:	e087      	b.n	800afe0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800aed0:	697b      	ldr	r3, [r7, #20]
 800aed2:	ee07 3a90 	vmov	s15, r3
 800aed6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aeda:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800b098 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800aede:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aee2:	4b6a      	ldr	r3, [pc, #424]	; (800b08c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800aee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aee6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aeea:	ee07 3a90 	vmov	s15, r3
 800aeee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aef2:	ed97 6a03 	vldr	s12, [r7, #12]
 800aef6:	eddf 5a67 	vldr	s11, [pc, #412]	; 800b094 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800aefa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aefe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af02:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800af06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af0e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800af12:	e065      	b.n	800afe0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800af14:	697b      	ldr	r3, [r7, #20]
 800af16:	ee07 3a90 	vmov	s15, r3
 800af1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af1e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800b09c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800af22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800af26:	4b59      	ldr	r3, [pc, #356]	; (800b08c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800af28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af2e:	ee07 3a90 	vmov	s15, r3
 800af32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af36:	ed97 6a03 	vldr	s12, [r7, #12]
 800af3a:	eddf 5a56 	vldr	s11, [pc, #344]	; 800b094 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800af3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af46:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800af4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af52:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800af56:	e043      	b.n	800afe0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800af58:	697b      	ldr	r3, [r7, #20]
 800af5a:	ee07 3a90 	vmov	s15, r3
 800af5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af62:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800b0a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800af66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800af6a:	4b48      	ldr	r3, [pc, #288]	; (800b08c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800af6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af72:	ee07 3a90 	vmov	s15, r3
 800af76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800af7a:	ed97 6a03 	vldr	s12, [r7, #12]
 800af7e:	eddf 5a45 	vldr	s11, [pc, #276]	; 800b094 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800af82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800af86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800af8a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800af8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800af92:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af96:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800af9a:	e021      	b.n	800afe0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800af9c:	697b      	ldr	r3, [r7, #20]
 800af9e:	ee07 3a90 	vmov	s15, r3
 800afa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800afa6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800b09c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800afaa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800afae:	4b37      	ldr	r3, [pc, #220]	; (800b08c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800afb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800afb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800afb6:	ee07 3a90 	vmov	s15, r3
 800afba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800afbe:	ed97 6a03 	vldr	s12, [r7, #12]
 800afc2:	eddf 5a34 	vldr	s11, [pc, #208]	; 800b094 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800afc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800afca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800afce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800afd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800afd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800afda:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800afde:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800afe0:	4b2a      	ldr	r3, [pc, #168]	; (800b08c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800afe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800afe4:	0a5b      	lsrs	r3, r3, #9
 800afe6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800afea:	ee07 3a90 	vmov	s15, r3
 800afee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aff2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800aff6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800affa:	edd7 6a07 	vldr	s13, [r7, #28]
 800affe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b002:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b006:	ee17 2a90 	vmov	r2, s15
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800b00e:	4b1f      	ldr	r3, [pc, #124]	; (800b08c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b012:	0c1b      	lsrs	r3, r3, #16
 800b014:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b018:	ee07 3a90 	vmov	s15, r3
 800b01c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b020:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b024:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b028:	edd7 6a07 	vldr	s13, [r7, #28]
 800b02c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b030:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b034:	ee17 2a90 	vmov	r2, s15
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800b03c:	4b13      	ldr	r3, [pc, #76]	; (800b08c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b03e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b040:	0e1b      	lsrs	r3, r3, #24
 800b042:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b046:	ee07 3a90 	vmov	s15, r3
 800b04a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b04e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b052:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b056:	edd7 6a07 	vldr	s13, [r7, #28]
 800b05a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b05e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b062:	ee17 2a90 	vmov	r2, s15
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b06a:	e008      	b.n	800b07e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	2200      	movs	r2, #0
 800b070:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	2200      	movs	r2, #0
 800b076:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	2200      	movs	r2, #0
 800b07c:	609a      	str	r2, [r3, #8]
}
 800b07e:	bf00      	nop
 800b080:	3724      	adds	r7, #36	; 0x24
 800b082:	46bd      	mov	sp, r7
 800b084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b088:	4770      	bx	lr
 800b08a:	bf00      	nop
 800b08c:	58024400 	.word	0x58024400
 800b090:	03d09000 	.word	0x03d09000
 800b094:	46000000 	.word	0x46000000
 800b098:	4c742400 	.word	0x4c742400
 800b09c:	4a742400 	.word	0x4a742400
 800b0a0:	4c371b00 	.word	0x4c371b00

0800b0a4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 800b0a4:	b480      	push	{r7}
 800b0a6:	b089      	sub	sp, #36	; 0x24
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b0ac:	4ba0      	ldr	r3, [pc, #640]	; (800b330 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b0ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0b0:	f003 0303 	and.w	r3, r3, #3
 800b0b4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 800b0b6:	4b9e      	ldr	r3, [pc, #632]	; (800b330 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b0b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0ba:	091b      	lsrs	r3, r3, #4
 800b0bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b0c0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800b0c2:	4b9b      	ldr	r3, [pc, #620]	; (800b330 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b0c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0c6:	f003 0301 	and.w	r3, r3, #1
 800b0ca:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800b0cc:	4b98      	ldr	r3, [pc, #608]	; (800b330 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b0ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0d0:	08db      	lsrs	r3, r3, #3
 800b0d2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b0d6:	693a      	ldr	r2, [r7, #16]
 800b0d8:	fb02 f303 	mul.w	r3, r2, r3
 800b0dc:	ee07 3a90 	vmov	s15, r3
 800b0e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b0e4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800b0e8:	697b      	ldr	r3, [r7, #20]
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	f000 8111 	beq.w	800b312 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800b0f0:	69bb      	ldr	r3, [r7, #24]
 800b0f2:	2b02      	cmp	r3, #2
 800b0f4:	f000 8083 	beq.w	800b1fe <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800b0f8:	69bb      	ldr	r3, [r7, #24]
 800b0fa:	2b02      	cmp	r3, #2
 800b0fc:	f200 80a1 	bhi.w	800b242 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800b100:	69bb      	ldr	r3, [r7, #24]
 800b102:	2b00      	cmp	r3, #0
 800b104:	d003      	beq.n	800b10e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800b106:	69bb      	ldr	r3, [r7, #24]
 800b108:	2b01      	cmp	r3, #1
 800b10a:	d056      	beq.n	800b1ba <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800b10c:	e099      	b.n	800b242 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b10e:	4b88      	ldr	r3, [pc, #544]	; (800b330 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	f003 0320 	and.w	r3, r3, #32
 800b116:	2b00      	cmp	r3, #0
 800b118:	d02d      	beq.n	800b176 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800b11a:	4b85      	ldr	r3, [pc, #532]	; (800b330 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	08db      	lsrs	r3, r3, #3
 800b120:	f003 0303 	and.w	r3, r3, #3
 800b124:	4a83      	ldr	r2, [pc, #524]	; (800b334 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800b126:	fa22 f303 	lsr.w	r3, r2, r3
 800b12a:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b12c:	68bb      	ldr	r3, [r7, #8]
 800b12e:	ee07 3a90 	vmov	s15, r3
 800b132:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b136:	697b      	ldr	r3, [r7, #20]
 800b138:	ee07 3a90 	vmov	s15, r3
 800b13c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b140:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b144:	4b7a      	ldr	r3, [pc, #488]	; (800b330 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b146:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b148:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b14c:	ee07 3a90 	vmov	s15, r3
 800b150:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b154:	ed97 6a03 	vldr	s12, [r7, #12]
 800b158:	eddf 5a77 	vldr	s11, [pc, #476]	; 800b338 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b15c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b160:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b164:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b168:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b16c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b170:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800b174:	e087      	b.n	800b286 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b176:	697b      	ldr	r3, [r7, #20]
 800b178:	ee07 3a90 	vmov	s15, r3
 800b17c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b180:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800b33c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b184:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b188:	4b69      	ldr	r3, [pc, #420]	; (800b330 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b18a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b18c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b190:	ee07 3a90 	vmov	s15, r3
 800b194:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b198:	ed97 6a03 	vldr	s12, [r7, #12]
 800b19c:	eddf 5a66 	vldr	s11, [pc, #408]	; 800b338 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b1a0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b1a4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b1a8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b1ac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b1b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b1b4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b1b8:	e065      	b.n	800b286 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b1ba:	697b      	ldr	r3, [r7, #20]
 800b1bc:	ee07 3a90 	vmov	s15, r3
 800b1c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b1c4:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800b340 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800b1c8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b1cc:	4b58      	ldr	r3, [pc, #352]	; (800b330 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b1ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b1d4:	ee07 3a90 	vmov	s15, r3
 800b1d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b1dc:	ed97 6a03 	vldr	s12, [r7, #12]
 800b1e0:	eddf 5a55 	vldr	s11, [pc, #340]	; 800b338 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b1e4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b1e8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b1ec:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b1f0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b1f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b1f8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b1fc:	e043      	b.n	800b286 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b1fe:	697b      	ldr	r3, [r7, #20]
 800b200:	ee07 3a90 	vmov	s15, r3
 800b204:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b208:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800b344 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800b20c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b210:	4b47      	ldr	r3, [pc, #284]	; (800b330 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b214:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b218:	ee07 3a90 	vmov	s15, r3
 800b21c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b220:	ed97 6a03 	vldr	s12, [r7, #12]
 800b224:	eddf 5a44 	vldr	s11, [pc, #272]	; 800b338 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b228:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b22c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b230:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b234:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b238:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b23c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b240:	e021      	b.n	800b286 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b242:	697b      	ldr	r3, [r7, #20]
 800b244:	ee07 3a90 	vmov	s15, r3
 800b248:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b24c:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800b33c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b250:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b254:	4b36      	ldr	r3, [pc, #216]	; (800b330 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b258:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b25c:	ee07 3a90 	vmov	s15, r3
 800b260:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b264:	ed97 6a03 	vldr	s12, [r7, #12]
 800b268:	eddf 5a33 	vldr	s11, [pc, #204]	; 800b338 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b26c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b270:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b274:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b278:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b27c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b280:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800b284:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 800b286:	4b2a      	ldr	r3, [pc, #168]	; (800b330 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b28a:	0a5b      	lsrs	r3, r3, #9
 800b28c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b290:	ee07 3a90 	vmov	s15, r3
 800b294:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b298:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b29c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b2a0:	edd7 6a07 	vldr	s13, [r7, #28]
 800b2a4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b2a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b2ac:	ee17 2a90 	vmov	r2, s15
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 800b2b4:	4b1e      	ldr	r3, [pc, #120]	; (800b330 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b2b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b2b8:	0c1b      	lsrs	r3, r3, #16
 800b2ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b2be:	ee07 3a90 	vmov	s15, r3
 800b2c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2c6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b2ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b2ce:	edd7 6a07 	vldr	s13, [r7, #28]
 800b2d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b2d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b2da:	ee17 2a90 	vmov	r2, s15
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 800b2e2:	4b13      	ldr	r3, [pc, #76]	; (800b330 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b2e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b2e6:	0e1b      	lsrs	r3, r3, #24
 800b2e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b2ec:	ee07 3a90 	vmov	s15, r3
 800b2f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2f4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b2f8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b2fc:	edd7 6a07 	vldr	s13, [r7, #28]
 800b300:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b304:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b308:	ee17 2a90 	vmov	r2, s15
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800b310:	e008      	b.n	800b324 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	2200      	movs	r2, #0
 800b316:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	2200      	movs	r2, #0
 800b31c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	2200      	movs	r2, #0
 800b322:	609a      	str	r2, [r3, #8]
}
 800b324:	bf00      	nop
 800b326:	3724      	adds	r7, #36	; 0x24
 800b328:	46bd      	mov	sp, r7
 800b32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32e:	4770      	bx	lr
 800b330:	58024400 	.word	0x58024400
 800b334:	03d09000 	.word	0x03d09000
 800b338:	46000000 	.word	0x46000000
 800b33c:	4c742400 	.word	0x4c742400
 800b340:	4a742400 	.word	0x4a742400
 800b344:	4c371b00 	.word	0x4c371b00

0800b348 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800b348:	b580      	push	{r7, lr}
 800b34a:	b084      	sub	sp, #16
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	6078      	str	r0, [r7, #4]
 800b350:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b352:	2300      	movs	r3, #0
 800b354:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b356:	4b53      	ldr	r3, [pc, #332]	; (800b4a4 <RCCEx_PLL2_Config+0x15c>)
 800b358:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b35a:	f003 0303 	and.w	r3, r3, #3
 800b35e:	2b03      	cmp	r3, #3
 800b360:	d101      	bne.n	800b366 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800b362:	2301      	movs	r3, #1
 800b364:	e099      	b.n	800b49a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800b366:	4b4f      	ldr	r3, [pc, #316]	; (800b4a4 <RCCEx_PLL2_Config+0x15c>)
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	4a4e      	ldr	r2, [pc, #312]	; (800b4a4 <RCCEx_PLL2_Config+0x15c>)
 800b36c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800b370:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b372:	f7f8 f94d 	bl	8003610 <HAL_GetTick>
 800b376:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b378:	e008      	b.n	800b38c <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800b37a:	f7f8 f949 	bl	8003610 <HAL_GetTick>
 800b37e:	4602      	mov	r2, r0
 800b380:	68bb      	ldr	r3, [r7, #8]
 800b382:	1ad3      	subs	r3, r2, r3
 800b384:	2b02      	cmp	r3, #2
 800b386:	d901      	bls.n	800b38c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b388:	2303      	movs	r3, #3
 800b38a:	e086      	b.n	800b49a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b38c:	4b45      	ldr	r3, [pc, #276]	; (800b4a4 <RCCEx_PLL2_Config+0x15c>)
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b394:	2b00      	cmp	r3, #0
 800b396:	d1f0      	bne.n	800b37a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800b398:	4b42      	ldr	r3, [pc, #264]	; (800b4a4 <RCCEx_PLL2_Config+0x15c>)
 800b39a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b39c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	031b      	lsls	r3, r3, #12
 800b3a6:	493f      	ldr	r1, [pc, #252]	; (800b4a4 <RCCEx_PLL2_Config+0x15c>)
 800b3a8:	4313      	orrs	r3, r2
 800b3aa:	628b      	str	r3, [r1, #40]	; 0x28
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	685b      	ldr	r3, [r3, #4]
 800b3b0:	3b01      	subs	r3, #1
 800b3b2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	689b      	ldr	r3, [r3, #8]
 800b3ba:	3b01      	subs	r3, #1
 800b3bc:	025b      	lsls	r3, r3, #9
 800b3be:	b29b      	uxth	r3, r3
 800b3c0:	431a      	orrs	r2, r3
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	68db      	ldr	r3, [r3, #12]
 800b3c6:	3b01      	subs	r3, #1
 800b3c8:	041b      	lsls	r3, r3, #16
 800b3ca:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800b3ce:	431a      	orrs	r2, r3
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	691b      	ldr	r3, [r3, #16]
 800b3d4:	3b01      	subs	r3, #1
 800b3d6:	061b      	lsls	r3, r3, #24
 800b3d8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800b3dc:	4931      	ldr	r1, [pc, #196]	; (800b4a4 <RCCEx_PLL2_Config+0x15c>)
 800b3de:	4313      	orrs	r3, r2
 800b3e0:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800b3e2:	4b30      	ldr	r3, [pc, #192]	; (800b4a4 <RCCEx_PLL2_Config+0x15c>)
 800b3e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3e6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	695b      	ldr	r3, [r3, #20]
 800b3ee:	492d      	ldr	r1, [pc, #180]	; (800b4a4 <RCCEx_PLL2_Config+0x15c>)
 800b3f0:	4313      	orrs	r3, r2
 800b3f2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b3f4:	4b2b      	ldr	r3, [pc, #172]	; (800b4a4 <RCCEx_PLL2_Config+0x15c>)
 800b3f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3f8:	f023 0220 	bic.w	r2, r3, #32
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	699b      	ldr	r3, [r3, #24]
 800b400:	4928      	ldr	r1, [pc, #160]	; (800b4a4 <RCCEx_PLL2_Config+0x15c>)
 800b402:	4313      	orrs	r3, r2
 800b404:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800b406:	4b27      	ldr	r3, [pc, #156]	; (800b4a4 <RCCEx_PLL2_Config+0x15c>)
 800b408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b40a:	4a26      	ldr	r2, [pc, #152]	; (800b4a4 <RCCEx_PLL2_Config+0x15c>)
 800b40c:	f023 0310 	bic.w	r3, r3, #16
 800b410:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b412:	4b24      	ldr	r3, [pc, #144]	; (800b4a4 <RCCEx_PLL2_Config+0x15c>)
 800b414:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b416:	4b24      	ldr	r3, [pc, #144]	; (800b4a8 <RCCEx_PLL2_Config+0x160>)
 800b418:	4013      	ands	r3, r2
 800b41a:	687a      	ldr	r2, [r7, #4]
 800b41c:	69d2      	ldr	r2, [r2, #28]
 800b41e:	00d2      	lsls	r2, r2, #3
 800b420:	4920      	ldr	r1, [pc, #128]	; (800b4a4 <RCCEx_PLL2_Config+0x15c>)
 800b422:	4313      	orrs	r3, r2
 800b424:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800b426:	4b1f      	ldr	r3, [pc, #124]	; (800b4a4 <RCCEx_PLL2_Config+0x15c>)
 800b428:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b42a:	4a1e      	ldr	r2, [pc, #120]	; (800b4a4 <RCCEx_PLL2_Config+0x15c>)
 800b42c:	f043 0310 	orr.w	r3, r3, #16
 800b430:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800b432:	683b      	ldr	r3, [r7, #0]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d106      	bne.n	800b446 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b438:	4b1a      	ldr	r3, [pc, #104]	; (800b4a4 <RCCEx_PLL2_Config+0x15c>)
 800b43a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b43c:	4a19      	ldr	r2, [pc, #100]	; (800b4a4 <RCCEx_PLL2_Config+0x15c>)
 800b43e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b442:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b444:	e00f      	b.n	800b466 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800b446:	683b      	ldr	r3, [r7, #0]
 800b448:	2b01      	cmp	r3, #1
 800b44a:	d106      	bne.n	800b45a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800b44c:	4b15      	ldr	r3, [pc, #84]	; (800b4a4 <RCCEx_PLL2_Config+0x15c>)
 800b44e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b450:	4a14      	ldr	r2, [pc, #80]	; (800b4a4 <RCCEx_PLL2_Config+0x15c>)
 800b452:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b456:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b458:	e005      	b.n	800b466 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800b45a:	4b12      	ldr	r3, [pc, #72]	; (800b4a4 <RCCEx_PLL2_Config+0x15c>)
 800b45c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b45e:	4a11      	ldr	r2, [pc, #68]	; (800b4a4 <RCCEx_PLL2_Config+0x15c>)
 800b460:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b464:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800b466:	4b0f      	ldr	r3, [pc, #60]	; (800b4a4 <RCCEx_PLL2_Config+0x15c>)
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	4a0e      	ldr	r2, [pc, #56]	; (800b4a4 <RCCEx_PLL2_Config+0x15c>)
 800b46c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b470:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b472:	f7f8 f8cd 	bl	8003610 <HAL_GetTick>
 800b476:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b478:	e008      	b.n	800b48c <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800b47a:	f7f8 f8c9 	bl	8003610 <HAL_GetTick>
 800b47e:	4602      	mov	r2, r0
 800b480:	68bb      	ldr	r3, [r7, #8]
 800b482:	1ad3      	subs	r3, r2, r3
 800b484:	2b02      	cmp	r3, #2
 800b486:	d901      	bls.n	800b48c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b488:	2303      	movs	r3, #3
 800b48a:	e006      	b.n	800b49a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b48c:	4b05      	ldr	r3, [pc, #20]	; (800b4a4 <RCCEx_PLL2_Config+0x15c>)
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b494:	2b00      	cmp	r3, #0
 800b496:	d0f0      	beq.n	800b47a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800b498:	7bfb      	ldrb	r3, [r7, #15]
}
 800b49a:	4618      	mov	r0, r3
 800b49c:	3710      	adds	r7, #16
 800b49e:	46bd      	mov	sp, r7
 800b4a0:	bd80      	pop	{r7, pc}
 800b4a2:	bf00      	nop
 800b4a4:	58024400 	.word	0x58024400
 800b4a8:	ffff0007 	.word	0xffff0007

0800b4ac <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800b4ac:	b580      	push	{r7, lr}
 800b4ae:	b084      	sub	sp, #16
 800b4b0:	af00      	add	r7, sp, #0
 800b4b2:	6078      	str	r0, [r7, #4]
 800b4b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b4ba:	4b53      	ldr	r3, [pc, #332]	; (800b608 <RCCEx_PLL3_Config+0x15c>)
 800b4bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b4be:	f003 0303 	and.w	r3, r3, #3
 800b4c2:	2b03      	cmp	r3, #3
 800b4c4:	d101      	bne.n	800b4ca <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800b4c6:	2301      	movs	r3, #1
 800b4c8:	e099      	b.n	800b5fe <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800b4ca:	4b4f      	ldr	r3, [pc, #316]	; (800b608 <RCCEx_PLL3_Config+0x15c>)
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	4a4e      	ldr	r2, [pc, #312]	; (800b608 <RCCEx_PLL3_Config+0x15c>)
 800b4d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b4d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b4d6:	f7f8 f89b 	bl	8003610 <HAL_GetTick>
 800b4da:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b4dc:	e008      	b.n	800b4f0 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800b4de:	f7f8 f897 	bl	8003610 <HAL_GetTick>
 800b4e2:	4602      	mov	r2, r0
 800b4e4:	68bb      	ldr	r3, [r7, #8]
 800b4e6:	1ad3      	subs	r3, r2, r3
 800b4e8:	2b02      	cmp	r3, #2
 800b4ea:	d901      	bls.n	800b4f0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b4ec:	2303      	movs	r3, #3
 800b4ee:	e086      	b.n	800b5fe <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b4f0:	4b45      	ldr	r3, [pc, #276]	; (800b608 <RCCEx_PLL3_Config+0x15c>)
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d1f0      	bne.n	800b4de <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800b4fc:	4b42      	ldr	r3, [pc, #264]	; (800b608 <RCCEx_PLL3_Config+0x15c>)
 800b4fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b500:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	051b      	lsls	r3, r3, #20
 800b50a:	493f      	ldr	r1, [pc, #252]	; (800b608 <RCCEx_PLL3_Config+0x15c>)
 800b50c:	4313      	orrs	r3, r2
 800b50e:	628b      	str	r3, [r1, #40]	; 0x28
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	685b      	ldr	r3, [r3, #4]
 800b514:	3b01      	subs	r3, #1
 800b516:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	689b      	ldr	r3, [r3, #8]
 800b51e:	3b01      	subs	r3, #1
 800b520:	025b      	lsls	r3, r3, #9
 800b522:	b29b      	uxth	r3, r3
 800b524:	431a      	orrs	r2, r3
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	68db      	ldr	r3, [r3, #12]
 800b52a:	3b01      	subs	r3, #1
 800b52c:	041b      	lsls	r3, r3, #16
 800b52e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800b532:	431a      	orrs	r2, r3
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	691b      	ldr	r3, [r3, #16]
 800b538:	3b01      	subs	r3, #1
 800b53a:	061b      	lsls	r3, r3, #24
 800b53c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800b540:	4931      	ldr	r1, [pc, #196]	; (800b608 <RCCEx_PLL3_Config+0x15c>)
 800b542:	4313      	orrs	r3, r2
 800b544:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b546:	4b30      	ldr	r3, [pc, #192]	; (800b608 <RCCEx_PLL3_Config+0x15c>)
 800b548:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b54a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	695b      	ldr	r3, [r3, #20]
 800b552:	492d      	ldr	r1, [pc, #180]	; (800b608 <RCCEx_PLL3_Config+0x15c>)
 800b554:	4313      	orrs	r3, r2
 800b556:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b558:	4b2b      	ldr	r3, [pc, #172]	; (800b608 <RCCEx_PLL3_Config+0x15c>)
 800b55a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b55c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	699b      	ldr	r3, [r3, #24]
 800b564:	4928      	ldr	r1, [pc, #160]	; (800b608 <RCCEx_PLL3_Config+0x15c>)
 800b566:	4313      	orrs	r3, r2
 800b568:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800b56a:	4b27      	ldr	r3, [pc, #156]	; (800b608 <RCCEx_PLL3_Config+0x15c>)
 800b56c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b56e:	4a26      	ldr	r2, [pc, #152]	; (800b608 <RCCEx_PLL3_Config+0x15c>)
 800b570:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b574:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b576:	4b24      	ldr	r3, [pc, #144]	; (800b608 <RCCEx_PLL3_Config+0x15c>)
 800b578:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b57a:	4b24      	ldr	r3, [pc, #144]	; (800b60c <RCCEx_PLL3_Config+0x160>)
 800b57c:	4013      	ands	r3, r2
 800b57e:	687a      	ldr	r2, [r7, #4]
 800b580:	69d2      	ldr	r2, [r2, #28]
 800b582:	00d2      	lsls	r2, r2, #3
 800b584:	4920      	ldr	r1, [pc, #128]	; (800b608 <RCCEx_PLL3_Config+0x15c>)
 800b586:	4313      	orrs	r3, r2
 800b588:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800b58a:	4b1f      	ldr	r3, [pc, #124]	; (800b608 <RCCEx_PLL3_Config+0x15c>)
 800b58c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b58e:	4a1e      	ldr	r2, [pc, #120]	; (800b608 <RCCEx_PLL3_Config+0x15c>)
 800b590:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b594:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800b596:	683b      	ldr	r3, [r7, #0]
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d106      	bne.n	800b5aa <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b59c:	4b1a      	ldr	r3, [pc, #104]	; (800b608 <RCCEx_PLL3_Config+0x15c>)
 800b59e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5a0:	4a19      	ldr	r2, [pc, #100]	; (800b608 <RCCEx_PLL3_Config+0x15c>)
 800b5a2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b5a6:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b5a8:	e00f      	b.n	800b5ca <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800b5aa:	683b      	ldr	r3, [r7, #0]
 800b5ac:	2b01      	cmp	r3, #1
 800b5ae:	d106      	bne.n	800b5be <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800b5b0:	4b15      	ldr	r3, [pc, #84]	; (800b608 <RCCEx_PLL3_Config+0x15c>)
 800b5b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5b4:	4a14      	ldr	r2, [pc, #80]	; (800b608 <RCCEx_PLL3_Config+0x15c>)
 800b5b6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b5ba:	62d3      	str	r3, [r2, #44]	; 0x2c
 800b5bc:	e005      	b.n	800b5ca <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800b5be:	4b12      	ldr	r3, [pc, #72]	; (800b608 <RCCEx_PLL3_Config+0x15c>)
 800b5c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5c2:	4a11      	ldr	r2, [pc, #68]	; (800b608 <RCCEx_PLL3_Config+0x15c>)
 800b5c4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b5c8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800b5ca:	4b0f      	ldr	r3, [pc, #60]	; (800b608 <RCCEx_PLL3_Config+0x15c>)
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	4a0e      	ldr	r2, [pc, #56]	; (800b608 <RCCEx_PLL3_Config+0x15c>)
 800b5d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b5d4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b5d6:	f7f8 f81b 	bl	8003610 <HAL_GetTick>
 800b5da:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b5dc:	e008      	b.n	800b5f0 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800b5de:	f7f8 f817 	bl	8003610 <HAL_GetTick>
 800b5e2:	4602      	mov	r2, r0
 800b5e4:	68bb      	ldr	r3, [r7, #8]
 800b5e6:	1ad3      	subs	r3, r2, r3
 800b5e8:	2b02      	cmp	r3, #2
 800b5ea:	d901      	bls.n	800b5f0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b5ec:	2303      	movs	r3, #3
 800b5ee:	e006      	b.n	800b5fe <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b5f0:	4b05      	ldr	r3, [pc, #20]	; (800b608 <RCCEx_PLL3_Config+0x15c>)
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d0f0      	beq.n	800b5de <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800b5fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5fe:	4618      	mov	r0, r3
 800b600:	3710      	adds	r7, #16
 800b602:	46bd      	mov	sp, r7
 800b604:	bd80      	pop	{r7, pc}
 800b606:	bf00      	nop
 800b608:	58024400 	.word	0x58024400
 800b60c:	ffff0007 	.word	0xffff0007

0800b610 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b610:	b580      	push	{r7, lr}
 800b612:	b084      	sub	sp, #16
 800b614:	af00      	add	r7, sp, #0
 800b616:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d101      	bne.n	800b622 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b61e:	2301      	movs	r3, #1
 800b620:	e0f1      	b.n	800b806 <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	2200      	movs	r2, #0
 800b626:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	4a78      	ldr	r2, [pc, #480]	; (800b810 <HAL_SPI_Init+0x200>)
 800b62e:	4293      	cmp	r3, r2
 800b630:	d00f      	beq.n	800b652 <HAL_SPI_Init+0x42>
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	4a77      	ldr	r2, [pc, #476]	; (800b814 <HAL_SPI_Init+0x204>)
 800b638:	4293      	cmp	r3, r2
 800b63a:	d00a      	beq.n	800b652 <HAL_SPI_Init+0x42>
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	4a75      	ldr	r2, [pc, #468]	; (800b818 <HAL_SPI_Init+0x208>)
 800b642:	4293      	cmp	r3, r2
 800b644:	d005      	beq.n	800b652 <HAL_SPI_Init+0x42>
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	68db      	ldr	r3, [r3, #12]
 800b64a:	2b0f      	cmp	r3, #15
 800b64c:	d901      	bls.n	800b652 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800b64e:	2301      	movs	r3, #1
 800b650:	e0d9      	b.n	800b806 <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800b652:	6878      	ldr	r0, [r7, #4]
 800b654:	f000 f8e2 	bl	800b81c <SPI_GetPacketSize>
 800b658:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	4a6c      	ldr	r2, [pc, #432]	; (800b810 <HAL_SPI_Init+0x200>)
 800b660:	4293      	cmp	r3, r2
 800b662:	d00c      	beq.n	800b67e <HAL_SPI_Init+0x6e>
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	4a6a      	ldr	r2, [pc, #424]	; (800b814 <HAL_SPI_Init+0x204>)
 800b66a:	4293      	cmp	r3, r2
 800b66c:	d007      	beq.n	800b67e <HAL_SPI_Init+0x6e>
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	4a69      	ldr	r2, [pc, #420]	; (800b818 <HAL_SPI_Init+0x208>)
 800b674:	4293      	cmp	r3, r2
 800b676:	d002      	beq.n	800b67e <HAL_SPI_Init+0x6e>
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	2b08      	cmp	r3, #8
 800b67c:	d811      	bhi.n	800b6a2 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800b682:	4a63      	ldr	r2, [pc, #396]	; (800b810 <HAL_SPI_Init+0x200>)
 800b684:	4293      	cmp	r3, r2
 800b686:	d009      	beq.n	800b69c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	4a61      	ldr	r2, [pc, #388]	; (800b814 <HAL_SPI_Init+0x204>)
 800b68e:	4293      	cmp	r3, r2
 800b690:	d004      	beq.n	800b69c <HAL_SPI_Init+0x8c>
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	4a60      	ldr	r2, [pc, #384]	; (800b818 <HAL_SPI_Init+0x208>)
 800b698:	4293      	cmp	r3, r2
 800b69a:	d104      	bne.n	800b6a6 <HAL_SPI_Init+0x96>
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	2b10      	cmp	r3, #16
 800b6a0:	d901      	bls.n	800b6a6 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800b6a2:	2301      	movs	r3, #1
 800b6a4:	e0af      	b.n	800b806 <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800b6ac:	b2db      	uxtb	r3, r3
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d106      	bne.n	800b6c0 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	2200      	movs	r2, #0
 800b6b6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b6ba:	6878      	ldr	r0, [r7, #4]
 800b6bc:	f7f7 f938 	bl	8002930 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	2202      	movs	r2, #2
 800b6c4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	681a      	ldr	r2, [r3, #0]
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	681b      	ldr	r3, [r3, #0]
 800b6d2:	f022 0201 	bic.w	r2, r2, #1
 800b6d6:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	689b      	ldr	r3, [r3, #8]
 800b6de:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800b6e2:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	699b      	ldr	r3, [r3, #24]
 800b6e8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b6ec:	d119      	bne.n	800b722 <HAL_SPI_Init+0x112>
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	685b      	ldr	r3, [r3, #4]
 800b6f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b6f6:	d103      	bne.n	800b700 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d008      	beq.n	800b712 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800b704:	2b00      	cmp	r3, #0
 800b706:	d10c      	bne.n	800b722 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800b70c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b710:	d107      	bne.n	800b722 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	681a      	ldr	r2, [r3, #0]
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b720:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	69da      	ldr	r2, [r3, #28]
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b72a:	431a      	orrs	r2, r3
 800b72c:	68bb      	ldr	r3, [r7, #8]
 800b72e:	431a      	orrs	r2, r3
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b734:	ea42 0103 	orr.w	r1, r2, r3
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	68da      	ldr	r2, [r3, #12]
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	430a      	orrs	r2, r1
 800b742:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b74c:	431a      	orrs	r2, r3
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b752:	431a      	orrs	r2, r3
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	699b      	ldr	r3, [r3, #24]
 800b758:	431a      	orrs	r2, r3
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	691b      	ldr	r3, [r3, #16]
 800b75e:	431a      	orrs	r2, r3
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	695b      	ldr	r3, [r3, #20]
 800b764:	431a      	orrs	r2, r3
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	6a1b      	ldr	r3, [r3, #32]
 800b76a:	431a      	orrs	r2, r3
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	685b      	ldr	r3, [r3, #4]
 800b770:	431a      	orrs	r2, r3
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b776:	431a      	orrs	r2, r3
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	689b      	ldr	r3, [r3, #8]
 800b77c:	431a      	orrs	r2, r3
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b782:	ea42 0103 	orr.w	r1, r2, r3
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	430a      	orrs	r2, r1
 800b790:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	685b      	ldr	r3, [r3, #4]
 800b796:	2b00      	cmp	r3, #0
 800b798:	d113      	bne.n	800b7c2 <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	689b      	ldr	r3, [r3, #8]
 800b7a0:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b7ac:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	689b      	ldr	r3, [r3, #8]
 800b7b4:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800b7c0:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	f022 0201 	bic.w	r2, r2, #1
 800b7d0:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	685b      	ldr	r3, [r3, #4]
 800b7d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d00a      	beq.n	800b7f4 <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	68db      	ldr	r3, [r3, #12]
 800b7e4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	430a      	orrs	r2, r1
 800b7f2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	2200      	movs	r2, #0
 800b7f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	2201      	movs	r2, #1
 800b800:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800b804:	2300      	movs	r3, #0
}
 800b806:	4618      	mov	r0, r3
 800b808:	3710      	adds	r7, #16
 800b80a:	46bd      	mov	sp, r7
 800b80c:	bd80      	pop	{r7, pc}
 800b80e:	bf00      	nop
 800b810:	40013000 	.word	0x40013000
 800b814:	40003800 	.word	0x40003800
 800b818:	40003c00 	.word	0x40003c00

0800b81c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800b81c:	b480      	push	{r7}
 800b81e:	b085      	sub	sp, #20
 800b820:	af00      	add	r7, sp, #0
 800b822:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b828:	095b      	lsrs	r3, r3, #5
 800b82a:	3301      	adds	r3, #1
 800b82c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	68db      	ldr	r3, [r3, #12]
 800b832:	3301      	adds	r3, #1
 800b834:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800b836:	68bb      	ldr	r3, [r7, #8]
 800b838:	3307      	adds	r3, #7
 800b83a:	08db      	lsrs	r3, r3, #3
 800b83c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800b83e:	68bb      	ldr	r3, [r7, #8]
 800b840:	68fa      	ldr	r2, [r7, #12]
 800b842:	fb02 f303 	mul.w	r3, r2, r3
}
 800b846:	4618      	mov	r0, r3
 800b848:	3714      	adds	r7, #20
 800b84a:	46bd      	mov	sp, r7
 800b84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b850:	4770      	bx	lr

0800b852 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b852:	b580      	push	{r7, lr}
 800b854:	b082      	sub	sp, #8
 800b856:	af00      	add	r7, sp, #0
 800b858:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d101      	bne.n	800b864 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b860:	2301      	movs	r3, #1
 800b862:	e049      	b.n	800b8f8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b86a:	b2db      	uxtb	r3, r3
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d106      	bne.n	800b87e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	2200      	movs	r2, #0
 800b874:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b878:	6878      	ldr	r0, [r7, #4]
 800b87a:	f7f7 f9f5 	bl	8002c68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	2202      	movs	r2, #2
 800b882:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	681a      	ldr	r2, [r3, #0]
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	3304      	adds	r3, #4
 800b88e:	4619      	mov	r1, r3
 800b890:	4610      	mov	r0, r2
 800b892:	f000 ff3b 	bl	800c70c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	2201      	movs	r2, #1
 800b89a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	2201      	movs	r2, #1
 800b8a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	2201      	movs	r2, #1
 800b8aa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	2201      	movs	r2, #1
 800b8b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	2201      	movs	r2, #1
 800b8ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	2201      	movs	r2, #1
 800b8c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	2201      	movs	r2, #1
 800b8ca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	2201      	movs	r2, #1
 800b8d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	2201      	movs	r2, #1
 800b8da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	2201      	movs	r2, #1
 800b8e2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	2201      	movs	r2, #1
 800b8ea:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	2201      	movs	r2, #1
 800b8f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b8f6:	2300      	movs	r3, #0
}
 800b8f8:	4618      	mov	r0, r3
 800b8fa:	3708      	adds	r7, #8
 800b8fc:	46bd      	mov	sp, r7
 800b8fe:	bd80      	pop	{r7, pc}

0800b900 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b900:	b480      	push	{r7}
 800b902:	b085      	sub	sp, #20
 800b904:	af00      	add	r7, sp, #0
 800b906:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b90e:	b2db      	uxtb	r3, r3
 800b910:	2b01      	cmp	r3, #1
 800b912:	d001      	beq.n	800b918 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b914:	2301      	movs	r3, #1
 800b916:	e054      	b.n	800b9c2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	2202      	movs	r2, #2
 800b91c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	68da      	ldr	r2, [r3, #12]
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	f042 0201 	orr.w	r2, r2, #1
 800b92e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	4a26      	ldr	r2, [pc, #152]	; (800b9d0 <HAL_TIM_Base_Start_IT+0xd0>)
 800b936:	4293      	cmp	r3, r2
 800b938:	d022      	beq.n	800b980 <HAL_TIM_Base_Start_IT+0x80>
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b942:	d01d      	beq.n	800b980 <HAL_TIM_Base_Start_IT+0x80>
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	4a22      	ldr	r2, [pc, #136]	; (800b9d4 <HAL_TIM_Base_Start_IT+0xd4>)
 800b94a:	4293      	cmp	r3, r2
 800b94c:	d018      	beq.n	800b980 <HAL_TIM_Base_Start_IT+0x80>
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	4a21      	ldr	r2, [pc, #132]	; (800b9d8 <HAL_TIM_Base_Start_IT+0xd8>)
 800b954:	4293      	cmp	r3, r2
 800b956:	d013      	beq.n	800b980 <HAL_TIM_Base_Start_IT+0x80>
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	4a1f      	ldr	r2, [pc, #124]	; (800b9dc <HAL_TIM_Base_Start_IT+0xdc>)
 800b95e:	4293      	cmp	r3, r2
 800b960:	d00e      	beq.n	800b980 <HAL_TIM_Base_Start_IT+0x80>
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	4a1e      	ldr	r2, [pc, #120]	; (800b9e0 <HAL_TIM_Base_Start_IT+0xe0>)
 800b968:	4293      	cmp	r3, r2
 800b96a:	d009      	beq.n	800b980 <HAL_TIM_Base_Start_IT+0x80>
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	4a1c      	ldr	r2, [pc, #112]	; (800b9e4 <HAL_TIM_Base_Start_IT+0xe4>)
 800b972:	4293      	cmp	r3, r2
 800b974:	d004      	beq.n	800b980 <HAL_TIM_Base_Start_IT+0x80>
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	4a1b      	ldr	r2, [pc, #108]	; (800b9e8 <HAL_TIM_Base_Start_IT+0xe8>)
 800b97c:	4293      	cmp	r3, r2
 800b97e:	d115      	bne.n	800b9ac <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	689a      	ldr	r2, [r3, #8]
 800b986:	4b19      	ldr	r3, [pc, #100]	; (800b9ec <HAL_TIM_Base_Start_IT+0xec>)
 800b988:	4013      	ands	r3, r2
 800b98a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	2b06      	cmp	r3, #6
 800b990:	d015      	beq.n	800b9be <HAL_TIM_Base_Start_IT+0xbe>
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b998:	d011      	beq.n	800b9be <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	681a      	ldr	r2, [r3, #0]
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	f042 0201 	orr.w	r2, r2, #1
 800b9a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b9aa:	e008      	b.n	800b9be <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	681a      	ldr	r2, [r3, #0]
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	f042 0201 	orr.w	r2, r2, #1
 800b9ba:	601a      	str	r2, [r3, #0]
 800b9bc:	e000      	b.n	800b9c0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b9be:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b9c0:	2300      	movs	r3, #0
}
 800b9c2:	4618      	mov	r0, r3
 800b9c4:	3714      	adds	r7, #20
 800b9c6:	46bd      	mov	sp, r7
 800b9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9cc:	4770      	bx	lr
 800b9ce:	bf00      	nop
 800b9d0:	40010000 	.word	0x40010000
 800b9d4:	40000400 	.word	0x40000400
 800b9d8:	40000800 	.word	0x40000800
 800b9dc:	40000c00 	.word	0x40000c00
 800b9e0:	40010400 	.word	0x40010400
 800b9e4:	40001800 	.word	0x40001800
 800b9e8:	40014000 	.word	0x40014000
 800b9ec:	00010007 	.word	0x00010007

0800b9f0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b9f0:	b580      	push	{r7, lr}
 800b9f2:	b082      	sub	sp, #8
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d101      	bne.n	800ba02 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b9fe:	2301      	movs	r3, #1
 800ba00:	e049      	b.n	800ba96 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ba08:	b2db      	uxtb	r3, r3
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d106      	bne.n	800ba1c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	2200      	movs	r2, #0
 800ba12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ba16:	6878      	ldr	r0, [r7, #4]
 800ba18:	f000 f841 	bl	800ba9e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	2202      	movs	r2, #2
 800ba20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	681a      	ldr	r2, [r3, #0]
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	3304      	adds	r3, #4
 800ba2c:	4619      	mov	r1, r3
 800ba2e:	4610      	mov	r0, r2
 800ba30:	f000 fe6c 	bl	800c70c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	2201      	movs	r2, #1
 800ba38:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	2201      	movs	r2, #1
 800ba40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	2201      	movs	r2, #1
 800ba48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	2201      	movs	r2, #1
 800ba50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	2201      	movs	r2, #1
 800ba58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	2201      	movs	r2, #1
 800ba60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	2201      	movs	r2, #1
 800ba68:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	2201      	movs	r2, #1
 800ba70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	2201      	movs	r2, #1
 800ba78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	2201      	movs	r2, #1
 800ba80:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	2201      	movs	r2, #1
 800ba88:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	2201      	movs	r2, #1
 800ba90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ba94:	2300      	movs	r3, #0
}
 800ba96:	4618      	mov	r0, r3
 800ba98:	3708      	adds	r7, #8
 800ba9a:	46bd      	mov	sp, r7
 800ba9c:	bd80      	pop	{r7, pc}

0800ba9e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800ba9e:	b480      	push	{r7}
 800baa0:	b083      	sub	sp, #12
 800baa2:	af00      	add	r7, sp, #0
 800baa4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800baa6:	bf00      	nop
 800baa8:	370c      	adds	r7, #12
 800baaa:	46bd      	mov	sp, r7
 800baac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bab0:	4770      	bx	lr
	...

0800bab4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bab4:	b580      	push	{r7, lr}
 800bab6:	b084      	sub	sp, #16
 800bab8:	af00      	add	r7, sp, #0
 800baba:	6078      	str	r0, [r7, #4]
 800babc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800babe:	683b      	ldr	r3, [r7, #0]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d109      	bne.n	800bad8 <HAL_TIM_PWM_Start+0x24>
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800baca:	b2db      	uxtb	r3, r3
 800bacc:	2b01      	cmp	r3, #1
 800bace:	bf14      	ite	ne
 800bad0:	2301      	movne	r3, #1
 800bad2:	2300      	moveq	r3, #0
 800bad4:	b2db      	uxtb	r3, r3
 800bad6:	e03c      	b.n	800bb52 <HAL_TIM_PWM_Start+0x9e>
 800bad8:	683b      	ldr	r3, [r7, #0]
 800bada:	2b04      	cmp	r3, #4
 800badc:	d109      	bne.n	800baf2 <HAL_TIM_PWM_Start+0x3e>
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800bae4:	b2db      	uxtb	r3, r3
 800bae6:	2b01      	cmp	r3, #1
 800bae8:	bf14      	ite	ne
 800baea:	2301      	movne	r3, #1
 800baec:	2300      	moveq	r3, #0
 800baee:	b2db      	uxtb	r3, r3
 800baf0:	e02f      	b.n	800bb52 <HAL_TIM_PWM_Start+0x9e>
 800baf2:	683b      	ldr	r3, [r7, #0]
 800baf4:	2b08      	cmp	r3, #8
 800baf6:	d109      	bne.n	800bb0c <HAL_TIM_PWM_Start+0x58>
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800bafe:	b2db      	uxtb	r3, r3
 800bb00:	2b01      	cmp	r3, #1
 800bb02:	bf14      	ite	ne
 800bb04:	2301      	movne	r3, #1
 800bb06:	2300      	moveq	r3, #0
 800bb08:	b2db      	uxtb	r3, r3
 800bb0a:	e022      	b.n	800bb52 <HAL_TIM_PWM_Start+0x9e>
 800bb0c:	683b      	ldr	r3, [r7, #0]
 800bb0e:	2b0c      	cmp	r3, #12
 800bb10:	d109      	bne.n	800bb26 <HAL_TIM_PWM_Start+0x72>
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bb18:	b2db      	uxtb	r3, r3
 800bb1a:	2b01      	cmp	r3, #1
 800bb1c:	bf14      	ite	ne
 800bb1e:	2301      	movne	r3, #1
 800bb20:	2300      	moveq	r3, #0
 800bb22:	b2db      	uxtb	r3, r3
 800bb24:	e015      	b.n	800bb52 <HAL_TIM_PWM_Start+0x9e>
 800bb26:	683b      	ldr	r3, [r7, #0]
 800bb28:	2b10      	cmp	r3, #16
 800bb2a:	d109      	bne.n	800bb40 <HAL_TIM_PWM_Start+0x8c>
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800bb32:	b2db      	uxtb	r3, r3
 800bb34:	2b01      	cmp	r3, #1
 800bb36:	bf14      	ite	ne
 800bb38:	2301      	movne	r3, #1
 800bb3a:	2300      	moveq	r3, #0
 800bb3c:	b2db      	uxtb	r3, r3
 800bb3e:	e008      	b.n	800bb52 <HAL_TIM_PWM_Start+0x9e>
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800bb46:	b2db      	uxtb	r3, r3
 800bb48:	2b01      	cmp	r3, #1
 800bb4a:	bf14      	ite	ne
 800bb4c:	2301      	movne	r3, #1
 800bb4e:	2300      	moveq	r3, #0
 800bb50:	b2db      	uxtb	r3, r3
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d001      	beq.n	800bb5a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800bb56:	2301      	movs	r3, #1
 800bb58:	e0a1      	b.n	800bc9e <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bb5a:	683b      	ldr	r3, [r7, #0]
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d104      	bne.n	800bb6a <HAL_TIM_PWM_Start+0xb6>
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	2202      	movs	r2, #2
 800bb64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800bb68:	e023      	b.n	800bbb2 <HAL_TIM_PWM_Start+0xfe>
 800bb6a:	683b      	ldr	r3, [r7, #0]
 800bb6c:	2b04      	cmp	r3, #4
 800bb6e:	d104      	bne.n	800bb7a <HAL_TIM_PWM_Start+0xc6>
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	2202      	movs	r2, #2
 800bb74:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800bb78:	e01b      	b.n	800bbb2 <HAL_TIM_PWM_Start+0xfe>
 800bb7a:	683b      	ldr	r3, [r7, #0]
 800bb7c:	2b08      	cmp	r3, #8
 800bb7e:	d104      	bne.n	800bb8a <HAL_TIM_PWM_Start+0xd6>
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	2202      	movs	r2, #2
 800bb84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800bb88:	e013      	b.n	800bbb2 <HAL_TIM_PWM_Start+0xfe>
 800bb8a:	683b      	ldr	r3, [r7, #0]
 800bb8c:	2b0c      	cmp	r3, #12
 800bb8e:	d104      	bne.n	800bb9a <HAL_TIM_PWM_Start+0xe6>
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	2202      	movs	r2, #2
 800bb94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800bb98:	e00b      	b.n	800bbb2 <HAL_TIM_PWM_Start+0xfe>
 800bb9a:	683b      	ldr	r3, [r7, #0]
 800bb9c:	2b10      	cmp	r3, #16
 800bb9e:	d104      	bne.n	800bbaa <HAL_TIM_PWM_Start+0xf6>
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	2202      	movs	r2, #2
 800bba4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800bba8:	e003      	b.n	800bbb2 <HAL_TIM_PWM_Start+0xfe>
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	2202      	movs	r2, #2
 800bbae:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	2201      	movs	r2, #1
 800bbb8:	6839      	ldr	r1, [r7, #0]
 800bbba:	4618      	mov	r0, r3
 800bbbc:	f001 f9b4 	bl	800cf28 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	4a38      	ldr	r2, [pc, #224]	; (800bca8 <HAL_TIM_PWM_Start+0x1f4>)
 800bbc6:	4293      	cmp	r3, r2
 800bbc8:	d013      	beq.n	800bbf2 <HAL_TIM_PWM_Start+0x13e>
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	4a37      	ldr	r2, [pc, #220]	; (800bcac <HAL_TIM_PWM_Start+0x1f8>)
 800bbd0:	4293      	cmp	r3, r2
 800bbd2:	d00e      	beq.n	800bbf2 <HAL_TIM_PWM_Start+0x13e>
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	4a35      	ldr	r2, [pc, #212]	; (800bcb0 <HAL_TIM_PWM_Start+0x1fc>)
 800bbda:	4293      	cmp	r3, r2
 800bbdc:	d009      	beq.n	800bbf2 <HAL_TIM_PWM_Start+0x13e>
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	4a34      	ldr	r2, [pc, #208]	; (800bcb4 <HAL_TIM_PWM_Start+0x200>)
 800bbe4:	4293      	cmp	r3, r2
 800bbe6:	d004      	beq.n	800bbf2 <HAL_TIM_PWM_Start+0x13e>
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	4a32      	ldr	r2, [pc, #200]	; (800bcb8 <HAL_TIM_PWM_Start+0x204>)
 800bbee:	4293      	cmp	r3, r2
 800bbf0:	d101      	bne.n	800bbf6 <HAL_TIM_PWM_Start+0x142>
 800bbf2:	2301      	movs	r3, #1
 800bbf4:	e000      	b.n	800bbf8 <HAL_TIM_PWM_Start+0x144>
 800bbf6:	2300      	movs	r3, #0
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d007      	beq.n	800bc0c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800bc0a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	4a25      	ldr	r2, [pc, #148]	; (800bca8 <HAL_TIM_PWM_Start+0x1f4>)
 800bc12:	4293      	cmp	r3, r2
 800bc14:	d022      	beq.n	800bc5c <HAL_TIM_PWM_Start+0x1a8>
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bc1e:	d01d      	beq.n	800bc5c <HAL_TIM_PWM_Start+0x1a8>
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	4a25      	ldr	r2, [pc, #148]	; (800bcbc <HAL_TIM_PWM_Start+0x208>)
 800bc26:	4293      	cmp	r3, r2
 800bc28:	d018      	beq.n	800bc5c <HAL_TIM_PWM_Start+0x1a8>
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	4a24      	ldr	r2, [pc, #144]	; (800bcc0 <HAL_TIM_PWM_Start+0x20c>)
 800bc30:	4293      	cmp	r3, r2
 800bc32:	d013      	beq.n	800bc5c <HAL_TIM_PWM_Start+0x1a8>
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	4a22      	ldr	r2, [pc, #136]	; (800bcc4 <HAL_TIM_PWM_Start+0x210>)
 800bc3a:	4293      	cmp	r3, r2
 800bc3c:	d00e      	beq.n	800bc5c <HAL_TIM_PWM_Start+0x1a8>
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	4a1a      	ldr	r2, [pc, #104]	; (800bcac <HAL_TIM_PWM_Start+0x1f8>)
 800bc44:	4293      	cmp	r3, r2
 800bc46:	d009      	beq.n	800bc5c <HAL_TIM_PWM_Start+0x1a8>
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	4a1e      	ldr	r2, [pc, #120]	; (800bcc8 <HAL_TIM_PWM_Start+0x214>)
 800bc4e:	4293      	cmp	r3, r2
 800bc50:	d004      	beq.n	800bc5c <HAL_TIM_PWM_Start+0x1a8>
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	4a16      	ldr	r2, [pc, #88]	; (800bcb0 <HAL_TIM_PWM_Start+0x1fc>)
 800bc58:	4293      	cmp	r3, r2
 800bc5a:	d115      	bne.n	800bc88 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	689a      	ldr	r2, [r3, #8]
 800bc62:	4b1a      	ldr	r3, [pc, #104]	; (800bccc <HAL_TIM_PWM_Start+0x218>)
 800bc64:	4013      	ands	r3, r2
 800bc66:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	2b06      	cmp	r3, #6
 800bc6c:	d015      	beq.n	800bc9a <HAL_TIM_PWM_Start+0x1e6>
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bc74:	d011      	beq.n	800bc9a <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	681a      	ldr	r2, [r3, #0]
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	f042 0201 	orr.w	r2, r2, #1
 800bc84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bc86:	e008      	b.n	800bc9a <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	681a      	ldr	r2, [r3, #0]
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	f042 0201 	orr.w	r2, r2, #1
 800bc96:	601a      	str	r2, [r3, #0]
 800bc98:	e000      	b.n	800bc9c <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bc9a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800bc9c:	2300      	movs	r3, #0
}
 800bc9e:	4618      	mov	r0, r3
 800bca0:	3710      	adds	r7, #16
 800bca2:	46bd      	mov	sp, r7
 800bca4:	bd80      	pop	{r7, pc}
 800bca6:	bf00      	nop
 800bca8:	40010000 	.word	0x40010000
 800bcac:	40010400 	.word	0x40010400
 800bcb0:	40014000 	.word	0x40014000
 800bcb4:	40014400 	.word	0x40014400
 800bcb8:	40014800 	.word	0x40014800
 800bcbc:	40000400 	.word	0x40000400
 800bcc0:	40000800 	.word	0x40000800
 800bcc4:	40000c00 	.word	0x40000c00
 800bcc8:	40001800 	.word	0x40001800
 800bccc:	00010007 	.word	0x00010007

0800bcd0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bcd0:	b580      	push	{r7, lr}
 800bcd2:	b082      	sub	sp, #8
 800bcd4:	af00      	add	r7, sp, #0
 800bcd6:	6078      	str	r0, [r7, #4]
 800bcd8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	2200      	movs	r2, #0
 800bce0:	6839      	ldr	r1, [r7, #0]
 800bce2:	4618      	mov	r0, r3
 800bce4:	f001 f920 	bl	800cf28 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	4a3e      	ldr	r2, [pc, #248]	; (800bde8 <HAL_TIM_PWM_Stop+0x118>)
 800bcee:	4293      	cmp	r3, r2
 800bcf0:	d013      	beq.n	800bd1a <HAL_TIM_PWM_Stop+0x4a>
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	681b      	ldr	r3, [r3, #0]
 800bcf6:	4a3d      	ldr	r2, [pc, #244]	; (800bdec <HAL_TIM_PWM_Stop+0x11c>)
 800bcf8:	4293      	cmp	r3, r2
 800bcfa:	d00e      	beq.n	800bd1a <HAL_TIM_PWM_Stop+0x4a>
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	4a3b      	ldr	r2, [pc, #236]	; (800bdf0 <HAL_TIM_PWM_Stop+0x120>)
 800bd02:	4293      	cmp	r3, r2
 800bd04:	d009      	beq.n	800bd1a <HAL_TIM_PWM_Stop+0x4a>
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	4a3a      	ldr	r2, [pc, #232]	; (800bdf4 <HAL_TIM_PWM_Stop+0x124>)
 800bd0c:	4293      	cmp	r3, r2
 800bd0e:	d004      	beq.n	800bd1a <HAL_TIM_PWM_Stop+0x4a>
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	4a38      	ldr	r2, [pc, #224]	; (800bdf8 <HAL_TIM_PWM_Stop+0x128>)
 800bd16:	4293      	cmp	r3, r2
 800bd18:	d101      	bne.n	800bd1e <HAL_TIM_PWM_Stop+0x4e>
 800bd1a:	2301      	movs	r3, #1
 800bd1c:	e000      	b.n	800bd20 <HAL_TIM_PWM_Stop+0x50>
 800bd1e:	2300      	movs	r3, #0
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d017      	beq.n	800bd54 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	6a1a      	ldr	r2, [r3, #32]
 800bd2a:	f241 1311 	movw	r3, #4369	; 0x1111
 800bd2e:	4013      	ands	r3, r2
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d10f      	bne.n	800bd54 <HAL_TIM_PWM_Stop+0x84>
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	6a1a      	ldr	r2, [r3, #32]
 800bd3a:	f240 4344 	movw	r3, #1092	; 0x444
 800bd3e:	4013      	ands	r3, r2
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d107      	bne.n	800bd54 <HAL_TIM_PWM_Stop+0x84>
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800bd52:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	6a1a      	ldr	r2, [r3, #32]
 800bd5a:	f241 1311 	movw	r3, #4369	; 0x1111
 800bd5e:	4013      	ands	r3, r2
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d10f      	bne.n	800bd84 <HAL_TIM_PWM_Stop+0xb4>
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	6a1a      	ldr	r2, [r3, #32]
 800bd6a:	f240 4344 	movw	r3, #1092	; 0x444
 800bd6e:	4013      	ands	r3, r2
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d107      	bne.n	800bd84 <HAL_TIM_PWM_Stop+0xb4>
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	681a      	ldr	r2, [r3, #0]
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	f022 0201 	bic.w	r2, r2, #1
 800bd82:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800bd84:	683b      	ldr	r3, [r7, #0]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d104      	bne.n	800bd94 <HAL_TIM_PWM_Stop+0xc4>
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	2201      	movs	r2, #1
 800bd8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800bd92:	e023      	b.n	800bddc <HAL_TIM_PWM_Stop+0x10c>
 800bd94:	683b      	ldr	r3, [r7, #0]
 800bd96:	2b04      	cmp	r3, #4
 800bd98:	d104      	bne.n	800bda4 <HAL_TIM_PWM_Stop+0xd4>
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	2201      	movs	r2, #1
 800bd9e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800bda2:	e01b      	b.n	800bddc <HAL_TIM_PWM_Stop+0x10c>
 800bda4:	683b      	ldr	r3, [r7, #0]
 800bda6:	2b08      	cmp	r3, #8
 800bda8:	d104      	bne.n	800bdb4 <HAL_TIM_PWM_Stop+0xe4>
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	2201      	movs	r2, #1
 800bdae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800bdb2:	e013      	b.n	800bddc <HAL_TIM_PWM_Stop+0x10c>
 800bdb4:	683b      	ldr	r3, [r7, #0]
 800bdb6:	2b0c      	cmp	r3, #12
 800bdb8:	d104      	bne.n	800bdc4 <HAL_TIM_PWM_Stop+0xf4>
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	2201      	movs	r2, #1
 800bdbe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800bdc2:	e00b      	b.n	800bddc <HAL_TIM_PWM_Stop+0x10c>
 800bdc4:	683b      	ldr	r3, [r7, #0]
 800bdc6:	2b10      	cmp	r3, #16
 800bdc8:	d104      	bne.n	800bdd4 <HAL_TIM_PWM_Stop+0x104>
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	2201      	movs	r2, #1
 800bdce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800bdd2:	e003      	b.n	800bddc <HAL_TIM_PWM_Stop+0x10c>
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	2201      	movs	r2, #1
 800bdd8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 800bddc:	2300      	movs	r3, #0
}
 800bdde:	4618      	mov	r0, r3
 800bde0:	3708      	adds	r7, #8
 800bde2:	46bd      	mov	sp, r7
 800bde4:	bd80      	pop	{r7, pc}
 800bde6:	bf00      	nop
 800bde8:	40010000 	.word	0x40010000
 800bdec:	40010400 	.word	0x40010400
 800bdf0:	40014000 	.word	0x40014000
 800bdf4:	40014400 	.word	0x40014400
 800bdf8:	40014800 	.word	0x40014800

0800bdfc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800bdfc:	b580      	push	{r7, lr}
 800bdfe:	b086      	sub	sp, #24
 800be00:	af00      	add	r7, sp, #0
 800be02:	6078      	str	r0, [r7, #4]
 800be04:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d101      	bne.n	800be10 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800be0c:	2301      	movs	r3, #1
 800be0e:	e08f      	b.n	800bf30 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800be16:	b2db      	uxtb	r3, r3
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d106      	bne.n	800be2a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	2200      	movs	r2, #0
 800be20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800be24:	6878      	ldr	r0, [r7, #4]
 800be26:	f7f6 fe0f 	bl	8002a48 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	2202      	movs	r2, #2
 800be2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	6899      	ldr	r1, [r3, #8]
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	681a      	ldr	r2, [r3, #0]
 800be3c:	4b3e      	ldr	r3, [pc, #248]	; (800bf38 <HAL_TIM_Encoder_Init+0x13c>)
 800be3e:	400b      	ands	r3, r1
 800be40:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	681a      	ldr	r2, [r3, #0]
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	3304      	adds	r3, #4
 800be4a:	4619      	mov	r1, r3
 800be4c:	4610      	mov	r0, r2
 800be4e:	f000 fc5d 	bl	800c70c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	689b      	ldr	r3, [r3, #8]
 800be58:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	699b      	ldr	r3, [r3, #24]
 800be60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	6a1b      	ldr	r3, [r3, #32]
 800be68:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800be6a:	683b      	ldr	r3, [r7, #0]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	697a      	ldr	r2, [r7, #20]
 800be70:	4313      	orrs	r3, r2
 800be72:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800be74:	693a      	ldr	r2, [r7, #16]
 800be76:	4b31      	ldr	r3, [pc, #196]	; (800bf3c <HAL_TIM_Encoder_Init+0x140>)
 800be78:	4013      	ands	r3, r2
 800be7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800be7c:	683b      	ldr	r3, [r7, #0]
 800be7e:	689a      	ldr	r2, [r3, #8]
 800be80:	683b      	ldr	r3, [r7, #0]
 800be82:	699b      	ldr	r3, [r3, #24]
 800be84:	021b      	lsls	r3, r3, #8
 800be86:	4313      	orrs	r3, r2
 800be88:	693a      	ldr	r2, [r7, #16]
 800be8a:	4313      	orrs	r3, r2
 800be8c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800be8e:	693a      	ldr	r2, [r7, #16]
 800be90:	4b2b      	ldr	r3, [pc, #172]	; (800bf40 <HAL_TIM_Encoder_Init+0x144>)
 800be92:	4013      	ands	r3, r2
 800be94:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800be96:	693a      	ldr	r2, [r7, #16]
 800be98:	4b2a      	ldr	r3, [pc, #168]	; (800bf44 <HAL_TIM_Encoder_Init+0x148>)
 800be9a:	4013      	ands	r3, r2
 800be9c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800be9e:	683b      	ldr	r3, [r7, #0]
 800bea0:	68da      	ldr	r2, [r3, #12]
 800bea2:	683b      	ldr	r3, [r7, #0]
 800bea4:	69db      	ldr	r3, [r3, #28]
 800bea6:	021b      	lsls	r3, r3, #8
 800bea8:	4313      	orrs	r3, r2
 800beaa:	693a      	ldr	r2, [r7, #16]
 800beac:	4313      	orrs	r3, r2
 800beae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800beb0:	683b      	ldr	r3, [r7, #0]
 800beb2:	691b      	ldr	r3, [r3, #16]
 800beb4:	011a      	lsls	r2, r3, #4
 800beb6:	683b      	ldr	r3, [r7, #0]
 800beb8:	6a1b      	ldr	r3, [r3, #32]
 800beba:	031b      	lsls	r3, r3, #12
 800bebc:	4313      	orrs	r3, r2
 800bebe:	693a      	ldr	r2, [r7, #16]
 800bec0:	4313      	orrs	r3, r2
 800bec2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800beca:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800bed2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800bed4:	683b      	ldr	r3, [r7, #0]
 800bed6:	685a      	ldr	r2, [r3, #4]
 800bed8:	683b      	ldr	r3, [r7, #0]
 800beda:	695b      	ldr	r3, [r3, #20]
 800bedc:	011b      	lsls	r3, r3, #4
 800bede:	4313      	orrs	r3, r2
 800bee0:	68fa      	ldr	r2, [r7, #12]
 800bee2:	4313      	orrs	r3, r2
 800bee4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	697a      	ldr	r2, [r7, #20]
 800beec:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	693a      	ldr	r2, [r7, #16]
 800bef4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	68fa      	ldr	r2, [r7, #12]
 800befc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	2201      	movs	r2, #1
 800bf02:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	2201      	movs	r2, #1
 800bf0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	2201      	movs	r2, #1
 800bf12:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	2201      	movs	r2, #1
 800bf1a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	2201      	movs	r2, #1
 800bf22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	2201      	movs	r2, #1
 800bf2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bf2e:	2300      	movs	r3, #0
}
 800bf30:	4618      	mov	r0, r3
 800bf32:	3718      	adds	r7, #24
 800bf34:	46bd      	mov	sp, r7
 800bf36:	bd80      	pop	{r7, pc}
 800bf38:	fffebff8 	.word	0xfffebff8
 800bf3c:	fffffcfc 	.word	0xfffffcfc
 800bf40:	fffff3f3 	.word	0xfffff3f3
 800bf44:	ffff0f0f 	.word	0xffff0f0f

0800bf48 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bf48:	b580      	push	{r7, lr}
 800bf4a:	b084      	sub	sp, #16
 800bf4c:	af00      	add	r7, sp, #0
 800bf4e:	6078      	str	r0, [r7, #4]
 800bf50:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800bf58:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800bf60:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bf68:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bf70:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800bf72:	683b      	ldr	r3, [r7, #0]
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d110      	bne.n	800bf9a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800bf78:	7bfb      	ldrb	r3, [r7, #15]
 800bf7a:	2b01      	cmp	r3, #1
 800bf7c:	d102      	bne.n	800bf84 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800bf7e:	7b7b      	ldrb	r3, [r7, #13]
 800bf80:	2b01      	cmp	r3, #1
 800bf82:	d001      	beq.n	800bf88 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800bf84:	2301      	movs	r3, #1
 800bf86:	e069      	b.n	800c05c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	2202      	movs	r2, #2
 800bf8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	2202      	movs	r2, #2
 800bf94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bf98:	e031      	b.n	800bffe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800bf9a:	683b      	ldr	r3, [r7, #0]
 800bf9c:	2b04      	cmp	r3, #4
 800bf9e:	d110      	bne.n	800bfc2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800bfa0:	7bbb      	ldrb	r3, [r7, #14]
 800bfa2:	2b01      	cmp	r3, #1
 800bfa4:	d102      	bne.n	800bfac <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800bfa6:	7b3b      	ldrb	r3, [r7, #12]
 800bfa8:	2b01      	cmp	r3, #1
 800bfaa:	d001      	beq.n	800bfb0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800bfac:	2301      	movs	r3, #1
 800bfae:	e055      	b.n	800c05c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	2202      	movs	r2, #2
 800bfb4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	2202      	movs	r2, #2
 800bfbc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bfc0:	e01d      	b.n	800bffe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800bfc2:	7bfb      	ldrb	r3, [r7, #15]
 800bfc4:	2b01      	cmp	r3, #1
 800bfc6:	d108      	bne.n	800bfda <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800bfc8:	7bbb      	ldrb	r3, [r7, #14]
 800bfca:	2b01      	cmp	r3, #1
 800bfcc:	d105      	bne.n	800bfda <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800bfce:	7b7b      	ldrb	r3, [r7, #13]
 800bfd0:	2b01      	cmp	r3, #1
 800bfd2:	d102      	bne.n	800bfda <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800bfd4:	7b3b      	ldrb	r3, [r7, #12]
 800bfd6:	2b01      	cmp	r3, #1
 800bfd8:	d001      	beq.n	800bfde <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800bfda:	2301      	movs	r3, #1
 800bfdc:	e03e      	b.n	800c05c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	2202      	movs	r2, #2
 800bfe2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	2202      	movs	r2, #2
 800bfea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	2202      	movs	r2, #2
 800bff2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	2202      	movs	r2, #2
 800bffa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800bffe:	683b      	ldr	r3, [r7, #0]
 800c000:	2b00      	cmp	r3, #0
 800c002:	d003      	beq.n	800c00c <HAL_TIM_Encoder_Start+0xc4>
 800c004:	683b      	ldr	r3, [r7, #0]
 800c006:	2b04      	cmp	r3, #4
 800c008:	d008      	beq.n	800c01c <HAL_TIM_Encoder_Start+0xd4>
 800c00a:	e00f      	b.n	800c02c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	681b      	ldr	r3, [r3, #0]
 800c010:	2201      	movs	r2, #1
 800c012:	2100      	movs	r1, #0
 800c014:	4618      	mov	r0, r3
 800c016:	f000 ff87 	bl	800cf28 <TIM_CCxChannelCmd>
      break;
 800c01a:	e016      	b.n	800c04a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	2201      	movs	r2, #1
 800c022:	2104      	movs	r1, #4
 800c024:	4618      	mov	r0, r3
 800c026:	f000 ff7f 	bl	800cf28 <TIM_CCxChannelCmd>
      break;
 800c02a:	e00e      	b.n	800c04a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	2201      	movs	r2, #1
 800c032:	2100      	movs	r1, #0
 800c034:	4618      	mov	r0, r3
 800c036:	f000 ff77 	bl	800cf28 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	2201      	movs	r2, #1
 800c040:	2104      	movs	r1, #4
 800c042:	4618      	mov	r0, r3
 800c044:	f000 ff70 	bl	800cf28 <TIM_CCxChannelCmd>
      break;
 800c048:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	681a      	ldr	r2, [r3, #0]
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	f042 0201 	orr.w	r2, r2, #1
 800c058:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800c05a:	2300      	movs	r3, #0
}
 800c05c:	4618      	mov	r0, r3
 800c05e:	3710      	adds	r7, #16
 800c060:	46bd      	mov	sp, r7
 800c062:	bd80      	pop	{r7, pc}

0800c064 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c064:	b580      	push	{r7, lr}
 800c066:	b082      	sub	sp, #8
 800c068:	af00      	add	r7, sp, #0
 800c06a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	691b      	ldr	r3, [r3, #16]
 800c072:	f003 0302 	and.w	r3, r3, #2
 800c076:	2b02      	cmp	r3, #2
 800c078:	d122      	bne.n	800c0c0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	68db      	ldr	r3, [r3, #12]
 800c080:	f003 0302 	and.w	r3, r3, #2
 800c084:	2b02      	cmp	r3, #2
 800c086:	d11b      	bne.n	800c0c0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	f06f 0202 	mvn.w	r2, #2
 800c090:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	2201      	movs	r2, #1
 800c096:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	699b      	ldr	r3, [r3, #24]
 800c09e:	f003 0303 	and.w	r3, r3, #3
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d003      	beq.n	800c0ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c0a6:	6878      	ldr	r0, [r7, #4]
 800c0a8:	f000 fb12 	bl	800c6d0 <HAL_TIM_IC_CaptureCallback>
 800c0ac:	e005      	b.n	800c0ba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c0ae:	6878      	ldr	r0, [r7, #4]
 800c0b0:	f000 fb04 	bl	800c6bc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c0b4:	6878      	ldr	r0, [r7, #4]
 800c0b6:	f000 fb15 	bl	800c6e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	2200      	movs	r2, #0
 800c0be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	691b      	ldr	r3, [r3, #16]
 800c0c6:	f003 0304 	and.w	r3, r3, #4
 800c0ca:	2b04      	cmp	r3, #4
 800c0cc:	d122      	bne.n	800c114 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	68db      	ldr	r3, [r3, #12]
 800c0d4:	f003 0304 	and.w	r3, r3, #4
 800c0d8:	2b04      	cmp	r3, #4
 800c0da:	d11b      	bne.n	800c114 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	f06f 0204 	mvn.w	r2, #4
 800c0e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	2202      	movs	r2, #2
 800c0ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	699b      	ldr	r3, [r3, #24]
 800c0f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d003      	beq.n	800c102 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c0fa:	6878      	ldr	r0, [r7, #4]
 800c0fc:	f000 fae8 	bl	800c6d0 <HAL_TIM_IC_CaptureCallback>
 800c100:	e005      	b.n	800c10e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c102:	6878      	ldr	r0, [r7, #4]
 800c104:	f000 fada 	bl	800c6bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c108:	6878      	ldr	r0, [r7, #4]
 800c10a:	f000 faeb 	bl	800c6e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	2200      	movs	r2, #0
 800c112:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	691b      	ldr	r3, [r3, #16]
 800c11a:	f003 0308 	and.w	r3, r3, #8
 800c11e:	2b08      	cmp	r3, #8
 800c120:	d122      	bne.n	800c168 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	68db      	ldr	r3, [r3, #12]
 800c128:	f003 0308 	and.w	r3, r3, #8
 800c12c:	2b08      	cmp	r3, #8
 800c12e:	d11b      	bne.n	800c168 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	f06f 0208 	mvn.w	r2, #8
 800c138:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	2204      	movs	r2, #4
 800c13e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	69db      	ldr	r3, [r3, #28]
 800c146:	f003 0303 	and.w	r3, r3, #3
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d003      	beq.n	800c156 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c14e:	6878      	ldr	r0, [r7, #4]
 800c150:	f000 fabe 	bl	800c6d0 <HAL_TIM_IC_CaptureCallback>
 800c154:	e005      	b.n	800c162 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c156:	6878      	ldr	r0, [r7, #4]
 800c158:	f000 fab0 	bl	800c6bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c15c:	6878      	ldr	r0, [r7, #4]
 800c15e:	f000 fac1 	bl	800c6e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	2200      	movs	r2, #0
 800c166:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	691b      	ldr	r3, [r3, #16]
 800c16e:	f003 0310 	and.w	r3, r3, #16
 800c172:	2b10      	cmp	r3, #16
 800c174:	d122      	bne.n	800c1bc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	68db      	ldr	r3, [r3, #12]
 800c17c:	f003 0310 	and.w	r3, r3, #16
 800c180:	2b10      	cmp	r3, #16
 800c182:	d11b      	bne.n	800c1bc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	f06f 0210 	mvn.w	r2, #16
 800c18c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	2208      	movs	r2, #8
 800c192:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	69db      	ldr	r3, [r3, #28]
 800c19a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d003      	beq.n	800c1aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c1a2:	6878      	ldr	r0, [r7, #4]
 800c1a4:	f000 fa94 	bl	800c6d0 <HAL_TIM_IC_CaptureCallback>
 800c1a8:	e005      	b.n	800c1b6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c1aa:	6878      	ldr	r0, [r7, #4]
 800c1ac:	f000 fa86 	bl	800c6bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c1b0:	6878      	ldr	r0, [r7, #4]
 800c1b2:	f000 fa97 	bl	800c6e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	2200      	movs	r2, #0
 800c1ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	691b      	ldr	r3, [r3, #16]
 800c1c2:	f003 0301 	and.w	r3, r3, #1
 800c1c6:	2b01      	cmp	r3, #1
 800c1c8:	d10e      	bne.n	800c1e8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	68db      	ldr	r3, [r3, #12]
 800c1d0:	f003 0301 	and.w	r3, r3, #1
 800c1d4:	2b01      	cmp	r3, #1
 800c1d6:	d107      	bne.n	800c1e8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	f06f 0201 	mvn.w	r2, #1
 800c1e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c1e2:	6878      	ldr	r0, [r7, #4]
 800c1e4:	f7f6 f9c2 	bl	800256c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	691b      	ldr	r3, [r3, #16]
 800c1ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c1f2:	2b80      	cmp	r3, #128	; 0x80
 800c1f4:	d10e      	bne.n	800c214 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	68db      	ldr	r3, [r3, #12]
 800c1fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c200:	2b80      	cmp	r3, #128	; 0x80
 800c202:	d107      	bne.n	800c214 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c20c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c20e:	6878      	ldr	r0, [r7, #4]
 800c210:	f000 ffc6 	bl	800d1a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	691b      	ldr	r3, [r3, #16]
 800c21a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c21e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c222:	d10e      	bne.n	800c242 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	68db      	ldr	r3, [r3, #12]
 800c22a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c22e:	2b80      	cmp	r3, #128	; 0x80
 800c230:	d107      	bne.n	800c242 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800c23a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c23c:	6878      	ldr	r0, [r7, #4]
 800c23e:	f000 ffb9 	bl	800d1b4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	691b      	ldr	r3, [r3, #16]
 800c248:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c24c:	2b40      	cmp	r3, #64	; 0x40
 800c24e:	d10e      	bne.n	800c26e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	68db      	ldr	r3, [r3, #12]
 800c256:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c25a:	2b40      	cmp	r3, #64	; 0x40
 800c25c:	d107      	bne.n	800c26e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c266:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c268:	6878      	ldr	r0, [r7, #4]
 800c26a:	f000 fa45 	bl	800c6f8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	691b      	ldr	r3, [r3, #16]
 800c274:	f003 0320 	and.w	r3, r3, #32
 800c278:	2b20      	cmp	r3, #32
 800c27a:	d10e      	bne.n	800c29a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	68db      	ldr	r3, [r3, #12]
 800c282:	f003 0320 	and.w	r3, r3, #32
 800c286:	2b20      	cmp	r3, #32
 800c288:	d107      	bne.n	800c29a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	f06f 0220 	mvn.w	r2, #32
 800c292:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c294:	6878      	ldr	r0, [r7, #4]
 800c296:	f000 ff79 	bl	800d18c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c29a:	bf00      	nop
 800c29c:	3708      	adds	r7, #8
 800c29e:	46bd      	mov	sp, r7
 800c2a0:	bd80      	pop	{r7, pc}
	...

0800c2a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c2a4:	b580      	push	{r7, lr}
 800c2a6:	b086      	sub	sp, #24
 800c2a8:	af00      	add	r7, sp, #0
 800c2aa:	60f8      	str	r0, [r7, #12]
 800c2ac:	60b9      	str	r1, [r7, #8]
 800c2ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c2b0:	2300      	movs	r3, #0
 800c2b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c2ba:	2b01      	cmp	r3, #1
 800c2bc:	d101      	bne.n	800c2c2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c2be:	2302      	movs	r3, #2
 800c2c0:	e0ff      	b.n	800c4c2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	2201      	movs	r2, #1
 800c2c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	2b14      	cmp	r3, #20
 800c2ce:	f200 80f0 	bhi.w	800c4b2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800c2d2:	a201      	add	r2, pc, #4	; (adr r2, 800c2d8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c2d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2d8:	0800c32d 	.word	0x0800c32d
 800c2dc:	0800c4b3 	.word	0x0800c4b3
 800c2e0:	0800c4b3 	.word	0x0800c4b3
 800c2e4:	0800c4b3 	.word	0x0800c4b3
 800c2e8:	0800c36d 	.word	0x0800c36d
 800c2ec:	0800c4b3 	.word	0x0800c4b3
 800c2f0:	0800c4b3 	.word	0x0800c4b3
 800c2f4:	0800c4b3 	.word	0x0800c4b3
 800c2f8:	0800c3af 	.word	0x0800c3af
 800c2fc:	0800c4b3 	.word	0x0800c4b3
 800c300:	0800c4b3 	.word	0x0800c4b3
 800c304:	0800c4b3 	.word	0x0800c4b3
 800c308:	0800c3ef 	.word	0x0800c3ef
 800c30c:	0800c4b3 	.word	0x0800c4b3
 800c310:	0800c4b3 	.word	0x0800c4b3
 800c314:	0800c4b3 	.word	0x0800c4b3
 800c318:	0800c431 	.word	0x0800c431
 800c31c:	0800c4b3 	.word	0x0800c4b3
 800c320:	0800c4b3 	.word	0x0800c4b3
 800c324:	0800c4b3 	.word	0x0800c4b3
 800c328:	0800c471 	.word	0x0800c471
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	68b9      	ldr	r1, [r7, #8]
 800c332:	4618      	mov	r0, r3
 800c334:	f000 fa84 	bl	800c840 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	699a      	ldr	r2, [r3, #24]
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	f042 0208 	orr.w	r2, r2, #8
 800c346:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	699a      	ldr	r2, [r3, #24]
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	f022 0204 	bic.w	r2, r2, #4
 800c356:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	6999      	ldr	r1, [r3, #24]
 800c35e:	68bb      	ldr	r3, [r7, #8]
 800c360:	691a      	ldr	r2, [r3, #16]
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	430a      	orrs	r2, r1
 800c368:	619a      	str	r2, [r3, #24]
      break;
 800c36a:	e0a5      	b.n	800c4b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	68b9      	ldr	r1, [r7, #8]
 800c372:	4618      	mov	r0, r3
 800c374:	f000 faf4 	bl	800c960 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c378:	68fb      	ldr	r3, [r7, #12]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	699a      	ldr	r2, [r3, #24]
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c386:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	699a      	ldr	r2, [r3, #24]
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c396:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	6999      	ldr	r1, [r3, #24]
 800c39e:	68bb      	ldr	r3, [r7, #8]
 800c3a0:	691b      	ldr	r3, [r3, #16]
 800c3a2:	021a      	lsls	r2, r3, #8
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	430a      	orrs	r2, r1
 800c3aa:	619a      	str	r2, [r3, #24]
      break;
 800c3ac:	e084      	b.n	800c4b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	68b9      	ldr	r1, [r7, #8]
 800c3b4:	4618      	mov	r0, r3
 800c3b6:	f000 fb5d 	bl	800ca74 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	69da      	ldr	r2, [r3, #28]
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	f042 0208 	orr.w	r2, r2, #8
 800c3c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	69da      	ldr	r2, [r3, #28]
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	f022 0204 	bic.w	r2, r2, #4
 800c3d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	69d9      	ldr	r1, [r3, #28]
 800c3e0:	68bb      	ldr	r3, [r7, #8]
 800c3e2:	691a      	ldr	r2, [r3, #16]
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	430a      	orrs	r2, r1
 800c3ea:	61da      	str	r2, [r3, #28]
      break;
 800c3ec:	e064      	b.n	800c4b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	68b9      	ldr	r1, [r7, #8]
 800c3f4:	4618      	mov	r0, r3
 800c3f6:	f000 fbc5 	bl	800cb84 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	69da      	ldr	r2, [r3, #28]
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c408:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	69da      	ldr	r2, [r3, #28]
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c418:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	69d9      	ldr	r1, [r3, #28]
 800c420:	68bb      	ldr	r3, [r7, #8]
 800c422:	691b      	ldr	r3, [r3, #16]
 800c424:	021a      	lsls	r2, r3, #8
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	430a      	orrs	r2, r1
 800c42c:	61da      	str	r2, [r3, #28]
      break;
 800c42e:	e043      	b.n	800c4b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	68b9      	ldr	r1, [r7, #8]
 800c436:	4618      	mov	r0, r3
 800c438:	f000 fc0e 	bl	800cc58 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	f042 0208 	orr.w	r2, r2, #8
 800c44a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	f022 0204 	bic.w	r2, r2, #4
 800c45a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800c462:	68bb      	ldr	r3, [r7, #8]
 800c464:	691a      	ldr	r2, [r3, #16]
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	430a      	orrs	r2, r1
 800c46c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800c46e:	e023      	b.n	800c4b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	68b9      	ldr	r1, [r7, #8]
 800c476:	4618      	mov	r0, r3
 800c478:	f000 fc52 	bl	800cd20 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c48a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c49a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800c4a2:	68bb      	ldr	r3, [r7, #8]
 800c4a4:	691b      	ldr	r3, [r3, #16]
 800c4a6:	021a      	lsls	r2, r3, #8
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	430a      	orrs	r2, r1
 800c4ae:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800c4b0:	e002      	b.n	800c4b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800c4b2:	2301      	movs	r3, #1
 800c4b4:	75fb      	strb	r3, [r7, #23]
      break;
 800c4b6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	2200      	movs	r2, #0
 800c4bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800c4c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800c4c2:	4618      	mov	r0, r3
 800c4c4:	3718      	adds	r7, #24
 800c4c6:	46bd      	mov	sp, r7
 800c4c8:	bd80      	pop	{r7, pc}
 800c4ca:	bf00      	nop

0800c4cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c4cc:	b580      	push	{r7, lr}
 800c4ce:	b084      	sub	sp, #16
 800c4d0:	af00      	add	r7, sp, #0
 800c4d2:	6078      	str	r0, [r7, #4]
 800c4d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c4d6:	2300      	movs	r3, #0
 800c4d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c4e0:	2b01      	cmp	r3, #1
 800c4e2:	d101      	bne.n	800c4e8 <HAL_TIM_ConfigClockSource+0x1c>
 800c4e4:	2302      	movs	r3, #2
 800c4e6:	e0dc      	b.n	800c6a2 <HAL_TIM_ConfigClockSource+0x1d6>
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	2201      	movs	r2, #1
 800c4ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	2202      	movs	r2, #2
 800c4f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	689b      	ldr	r3, [r3, #8]
 800c4fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c500:	68ba      	ldr	r2, [r7, #8]
 800c502:	4b6a      	ldr	r3, [pc, #424]	; (800c6ac <HAL_TIM_ConfigClockSource+0x1e0>)
 800c504:	4013      	ands	r3, r2
 800c506:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c508:	68bb      	ldr	r3, [r7, #8]
 800c50a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c50e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	68ba      	ldr	r2, [r7, #8]
 800c516:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c518:	683b      	ldr	r3, [r7, #0]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	4a64      	ldr	r2, [pc, #400]	; (800c6b0 <HAL_TIM_ConfigClockSource+0x1e4>)
 800c51e:	4293      	cmp	r3, r2
 800c520:	f000 80a9 	beq.w	800c676 <HAL_TIM_ConfigClockSource+0x1aa>
 800c524:	4a62      	ldr	r2, [pc, #392]	; (800c6b0 <HAL_TIM_ConfigClockSource+0x1e4>)
 800c526:	4293      	cmp	r3, r2
 800c528:	f200 80ae 	bhi.w	800c688 <HAL_TIM_ConfigClockSource+0x1bc>
 800c52c:	4a61      	ldr	r2, [pc, #388]	; (800c6b4 <HAL_TIM_ConfigClockSource+0x1e8>)
 800c52e:	4293      	cmp	r3, r2
 800c530:	f000 80a1 	beq.w	800c676 <HAL_TIM_ConfigClockSource+0x1aa>
 800c534:	4a5f      	ldr	r2, [pc, #380]	; (800c6b4 <HAL_TIM_ConfigClockSource+0x1e8>)
 800c536:	4293      	cmp	r3, r2
 800c538:	f200 80a6 	bhi.w	800c688 <HAL_TIM_ConfigClockSource+0x1bc>
 800c53c:	4a5e      	ldr	r2, [pc, #376]	; (800c6b8 <HAL_TIM_ConfigClockSource+0x1ec>)
 800c53e:	4293      	cmp	r3, r2
 800c540:	f000 8099 	beq.w	800c676 <HAL_TIM_ConfigClockSource+0x1aa>
 800c544:	4a5c      	ldr	r2, [pc, #368]	; (800c6b8 <HAL_TIM_ConfigClockSource+0x1ec>)
 800c546:	4293      	cmp	r3, r2
 800c548:	f200 809e 	bhi.w	800c688 <HAL_TIM_ConfigClockSource+0x1bc>
 800c54c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800c550:	f000 8091 	beq.w	800c676 <HAL_TIM_ConfigClockSource+0x1aa>
 800c554:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800c558:	f200 8096 	bhi.w	800c688 <HAL_TIM_ConfigClockSource+0x1bc>
 800c55c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c560:	f000 8089 	beq.w	800c676 <HAL_TIM_ConfigClockSource+0x1aa>
 800c564:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c568:	f200 808e 	bhi.w	800c688 <HAL_TIM_ConfigClockSource+0x1bc>
 800c56c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c570:	d03e      	beq.n	800c5f0 <HAL_TIM_ConfigClockSource+0x124>
 800c572:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c576:	f200 8087 	bhi.w	800c688 <HAL_TIM_ConfigClockSource+0x1bc>
 800c57a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c57e:	f000 8086 	beq.w	800c68e <HAL_TIM_ConfigClockSource+0x1c2>
 800c582:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c586:	d87f      	bhi.n	800c688 <HAL_TIM_ConfigClockSource+0x1bc>
 800c588:	2b70      	cmp	r3, #112	; 0x70
 800c58a:	d01a      	beq.n	800c5c2 <HAL_TIM_ConfigClockSource+0xf6>
 800c58c:	2b70      	cmp	r3, #112	; 0x70
 800c58e:	d87b      	bhi.n	800c688 <HAL_TIM_ConfigClockSource+0x1bc>
 800c590:	2b60      	cmp	r3, #96	; 0x60
 800c592:	d050      	beq.n	800c636 <HAL_TIM_ConfigClockSource+0x16a>
 800c594:	2b60      	cmp	r3, #96	; 0x60
 800c596:	d877      	bhi.n	800c688 <HAL_TIM_ConfigClockSource+0x1bc>
 800c598:	2b50      	cmp	r3, #80	; 0x50
 800c59a:	d03c      	beq.n	800c616 <HAL_TIM_ConfigClockSource+0x14a>
 800c59c:	2b50      	cmp	r3, #80	; 0x50
 800c59e:	d873      	bhi.n	800c688 <HAL_TIM_ConfigClockSource+0x1bc>
 800c5a0:	2b40      	cmp	r3, #64	; 0x40
 800c5a2:	d058      	beq.n	800c656 <HAL_TIM_ConfigClockSource+0x18a>
 800c5a4:	2b40      	cmp	r3, #64	; 0x40
 800c5a6:	d86f      	bhi.n	800c688 <HAL_TIM_ConfigClockSource+0x1bc>
 800c5a8:	2b30      	cmp	r3, #48	; 0x30
 800c5aa:	d064      	beq.n	800c676 <HAL_TIM_ConfigClockSource+0x1aa>
 800c5ac:	2b30      	cmp	r3, #48	; 0x30
 800c5ae:	d86b      	bhi.n	800c688 <HAL_TIM_ConfigClockSource+0x1bc>
 800c5b0:	2b20      	cmp	r3, #32
 800c5b2:	d060      	beq.n	800c676 <HAL_TIM_ConfigClockSource+0x1aa>
 800c5b4:	2b20      	cmp	r3, #32
 800c5b6:	d867      	bhi.n	800c688 <HAL_TIM_ConfigClockSource+0x1bc>
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d05c      	beq.n	800c676 <HAL_TIM_ConfigClockSource+0x1aa>
 800c5bc:	2b10      	cmp	r3, #16
 800c5be:	d05a      	beq.n	800c676 <HAL_TIM_ConfigClockSource+0x1aa>
 800c5c0:	e062      	b.n	800c688 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	6818      	ldr	r0, [r3, #0]
 800c5c6:	683b      	ldr	r3, [r7, #0]
 800c5c8:	6899      	ldr	r1, [r3, #8]
 800c5ca:	683b      	ldr	r3, [r7, #0]
 800c5cc:	685a      	ldr	r2, [r3, #4]
 800c5ce:	683b      	ldr	r3, [r7, #0]
 800c5d0:	68db      	ldr	r3, [r3, #12]
 800c5d2:	f000 fc89 	bl	800cee8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	689b      	ldr	r3, [r3, #8]
 800c5dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c5de:	68bb      	ldr	r3, [r7, #8]
 800c5e0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800c5e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	68ba      	ldr	r2, [r7, #8]
 800c5ec:	609a      	str	r2, [r3, #8]
      break;
 800c5ee:	e04f      	b.n	800c690 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	6818      	ldr	r0, [r3, #0]
 800c5f4:	683b      	ldr	r3, [r7, #0]
 800c5f6:	6899      	ldr	r1, [r3, #8]
 800c5f8:	683b      	ldr	r3, [r7, #0]
 800c5fa:	685a      	ldr	r2, [r3, #4]
 800c5fc:	683b      	ldr	r3, [r7, #0]
 800c5fe:	68db      	ldr	r3, [r3, #12]
 800c600:	f000 fc72 	bl	800cee8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	689a      	ldr	r2, [r3, #8]
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c612:	609a      	str	r2, [r3, #8]
      break;
 800c614:	e03c      	b.n	800c690 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	6818      	ldr	r0, [r3, #0]
 800c61a:	683b      	ldr	r3, [r7, #0]
 800c61c:	6859      	ldr	r1, [r3, #4]
 800c61e:	683b      	ldr	r3, [r7, #0]
 800c620:	68db      	ldr	r3, [r3, #12]
 800c622:	461a      	mov	r2, r3
 800c624:	f000 fbe2 	bl	800cdec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	2150      	movs	r1, #80	; 0x50
 800c62e:	4618      	mov	r0, r3
 800c630:	f000 fc3c 	bl	800ceac <TIM_ITRx_SetConfig>
      break;
 800c634:	e02c      	b.n	800c690 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	6818      	ldr	r0, [r3, #0]
 800c63a:	683b      	ldr	r3, [r7, #0]
 800c63c:	6859      	ldr	r1, [r3, #4]
 800c63e:	683b      	ldr	r3, [r7, #0]
 800c640:	68db      	ldr	r3, [r3, #12]
 800c642:	461a      	mov	r2, r3
 800c644:	f000 fc01 	bl	800ce4a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	2160      	movs	r1, #96	; 0x60
 800c64e:	4618      	mov	r0, r3
 800c650:	f000 fc2c 	bl	800ceac <TIM_ITRx_SetConfig>
      break;
 800c654:	e01c      	b.n	800c690 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	6818      	ldr	r0, [r3, #0]
 800c65a:	683b      	ldr	r3, [r7, #0]
 800c65c:	6859      	ldr	r1, [r3, #4]
 800c65e:	683b      	ldr	r3, [r7, #0]
 800c660:	68db      	ldr	r3, [r3, #12]
 800c662:	461a      	mov	r2, r3
 800c664:	f000 fbc2 	bl	800cdec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	2140      	movs	r1, #64	; 0x40
 800c66e:	4618      	mov	r0, r3
 800c670:	f000 fc1c 	bl	800ceac <TIM_ITRx_SetConfig>
      break;
 800c674:	e00c      	b.n	800c690 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	681a      	ldr	r2, [r3, #0]
 800c67a:	683b      	ldr	r3, [r7, #0]
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	4619      	mov	r1, r3
 800c680:	4610      	mov	r0, r2
 800c682:	f000 fc13 	bl	800ceac <TIM_ITRx_SetConfig>
      break;
 800c686:	e003      	b.n	800c690 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800c688:	2301      	movs	r3, #1
 800c68a:	73fb      	strb	r3, [r7, #15]
      break;
 800c68c:	e000      	b.n	800c690 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800c68e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	2201      	movs	r2, #1
 800c694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	2200      	movs	r2, #0
 800c69c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800c6a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6a2:	4618      	mov	r0, r3
 800c6a4:	3710      	adds	r7, #16
 800c6a6:	46bd      	mov	sp, r7
 800c6a8:	bd80      	pop	{r7, pc}
 800c6aa:	bf00      	nop
 800c6ac:	ffceff88 	.word	0xffceff88
 800c6b0:	00100040 	.word	0x00100040
 800c6b4:	00100030 	.word	0x00100030
 800c6b8:	00100020 	.word	0x00100020

0800c6bc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c6bc:	b480      	push	{r7}
 800c6be:	b083      	sub	sp, #12
 800c6c0:	af00      	add	r7, sp, #0
 800c6c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c6c4:	bf00      	nop
 800c6c6:	370c      	adds	r7, #12
 800c6c8:	46bd      	mov	sp, r7
 800c6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ce:	4770      	bx	lr

0800c6d0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c6d0:	b480      	push	{r7}
 800c6d2:	b083      	sub	sp, #12
 800c6d4:	af00      	add	r7, sp, #0
 800c6d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c6d8:	bf00      	nop
 800c6da:	370c      	adds	r7, #12
 800c6dc:	46bd      	mov	sp, r7
 800c6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6e2:	4770      	bx	lr

0800c6e4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c6e4:	b480      	push	{r7}
 800c6e6:	b083      	sub	sp, #12
 800c6e8:	af00      	add	r7, sp, #0
 800c6ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c6ec:	bf00      	nop
 800c6ee:	370c      	adds	r7, #12
 800c6f0:	46bd      	mov	sp, r7
 800c6f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6f6:	4770      	bx	lr

0800c6f8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c6f8:	b480      	push	{r7}
 800c6fa:	b083      	sub	sp, #12
 800c6fc:	af00      	add	r7, sp, #0
 800c6fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c700:	bf00      	nop
 800c702:	370c      	adds	r7, #12
 800c704:	46bd      	mov	sp, r7
 800c706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c70a:	4770      	bx	lr

0800c70c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800c70c:	b480      	push	{r7}
 800c70e:	b085      	sub	sp, #20
 800c710:	af00      	add	r7, sp, #0
 800c712:	6078      	str	r0, [r7, #4]
 800c714:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	4a40      	ldr	r2, [pc, #256]	; (800c820 <TIM_Base_SetConfig+0x114>)
 800c720:	4293      	cmp	r3, r2
 800c722:	d013      	beq.n	800c74c <TIM_Base_SetConfig+0x40>
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c72a:	d00f      	beq.n	800c74c <TIM_Base_SetConfig+0x40>
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	4a3d      	ldr	r2, [pc, #244]	; (800c824 <TIM_Base_SetConfig+0x118>)
 800c730:	4293      	cmp	r3, r2
 800c732:	d00b      	beq.n	800c74c <TIM_Base_SetConfig+0x40>
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	4a3c      	ldr	r2, [pc, #240]	; (800c828 <TIM_Base_SetConfig+0x11c>)
 800c738:	4293      	cmp	r3, r2
 800c73a:	d007      	beq.n	800c74c <TIM_Base_SetConfig+0x40>
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	4a3b      	ldr	r2, [pc, #236]	; (800c82c <TIM_Base_SetConfig+0x120>)
 800c740:	4293      	cmp	r3, r2
 800c742:	d003      	beq.n	800c74c <TIM_Base_SetConfig+0x40>
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	4a3a      	ldr	r2, [pc, #232]	; (800c830 <TIM_Base_SetConfig+0x124>)
 800c748:	4293      	cmp	r3, r2
 800c74a:	d108      	bne.n	800c75e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c752:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c754:	683b      	ldr	r3, [r7, #0]
 800c756:	685b      	ldr	r3, [r3, #4]
 800c758:	68fa      	ldr	r2, [r7, #12]
 800c75a:	4313      	orrs	r3, r2
 800c75c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	4a2f      	ldr	r2, [pc, #188]	; (800c820 <TIM_Base_SetConfig+0x114>)
 800c762:	4293      	cmp	r3, r2
 800c764:	d01f      	beq.n	800c7a6 <TIM_Base_SetConfig+0x9a>
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c76c:	d01b      	beq.n	800c7a6 <TIM_Base_SetConfig+0x9a>
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	4a2c      	ldr	r2, [pc, #176]	; (800c824 <TIM_Base_SetConfig+0x118>)
 800c772:	4293      	cmp	r3, r2
 800c774:	d017      	beq.n	800c7a6 <TIM_Base_SetConfig+0x9a>
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	4a2b      	ldr	r2, [pc, #172]	; (800c828 <TIM_Base_SetConfig+0x11c>)
 800c77a:	4293      	cmp	r3, r2
 800c77c:	d013      	beq.n	800c7a6 <TIM_Base_SetConfig+0x9a>
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	4a2a      	ldr	r2, [pc, #168]	; (800c82c <TIM_Base_SetConfig+0x120>)
 800c782:	4293      	cmp	r3, r2
 800c784:	d00f      	beq.n	800c7a6 <TIM_Base_SetConfig+0x9a>
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	4a29      	ldr	r2, [pc, #164]	; (800c830 <TIM_Base_SetConfig+0x124>)
 800c78a:	4293      	cmp	r3, r2
 800c78c:	d00b      	beq.n	800c7a6 <TIM_Base_SetConfig+0x9a>
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	4a28      	ldr	r2, [pc, #160]	; (800c834 <TIM_Base_SetConfig+0x128>)
 800c792:	4293      	cmp	r3, r2
 800c794:	d007      	beq.n	800c7a6 <TIM_Base_SetConfig+0x9a>
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	4a27      	ldr	r2, [pc, #156]	; (800c838 <TIM_Base_SetConfig+0x12c>)
 800c79a:	4293      	cmp	r3, r2
 800c79c:	d003      	beq.n	800c7a6 <TIM_Base_SetConfig+0x9a>
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	4a26      	ldr	r2, [pc, #152]	; (800c83c <TIM_Base_SetConfig+0x130>)
 800c7a2:	4293      	cmp	r3, r2
 800c7a4:	d108      	bne.n	800c7b8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c7ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c7ae:	683b      	ldr	r3, [r7, #0]
 800c7b0:	68db      	ldr	r3, [r3, #12]
 800c7b2:	68fa      	ldr	r2, [r7, #12]
 800c7b4:	4313      	orrs	r3, r2
 800c7b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c7be:	683b      	ldr	r3, [r7, #0]
 800c7c0:	695b      	ldr	r3, [r3, #20]
 800c7c2:	4313      	orrs	r3, r2
 800c7c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	68fa      	ldr	r2, [r7, #12]
 800c7ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c7cc:	683b      	ldr	r3, [r7, #0]
 800c7ce:	689a      	ldr	r2, [r3, #8]
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c7d4:	683b      	ldr	r3, [r7, #0]
 800c7d6:	681a      	ldr	r2, [r3, #0]
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	4a10      	ldr	r2, [pc, #64]	; (800c820 <TIM_Base_SetConfig+0x114>)
 800c7e0:	4293      	cmp	r3, r2
 800c7e2:	d00f      	beq.n	800c804 <TIM_Base_SetConfig+0xf8>
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	4a12      	ldr	r2, [pc, #72]	; (800c830 <TIM_Base_SetConfig+0x124>)
 800c7e8:	4293      	cmp	r3, r2
 800c7ea:	d00b      	beq.n	800c804 <TIM_Base_SetConfig+0xf8>
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	4a11      	ldr	r2, [pc, #68]	; (800c834 <TIM_Base_SetConfig+0x128>)
 800c7f0:	4293      	cmp	r3, r2
 800c7f2:	d007      	beq.n	800c804 <TIM_Base_SetConfig+0xf8>
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	4a10      	ldr	r2, [pc, #64]	; (800c838 <TIM_Base_SetConfig+0x12c>)
 800c7f8:	4293      	cmp	r3, r2
 800c7fa:	d003      	beq.n	800c804 <TIM_Base_SetConfig+0xf8>
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	4a0f      	ldr	r2, [pc, #60]	; (800c83c <TIM_Base_SetConfig+0x130>)
 800c800:	4293      	cmp	r3, r2
 800c802:	d103      	bne.n	800c80c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c804:	683b      	ldr	r3, [r7, #0]
 800c806:	691a      	ldr	r2, [r3, #16]
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	2201      	movs	r2, #1
 800c810:	615a      	str	r2, [r3, #20]
}
 800c812:	bf00      	nop
 800c814:	3714      	adds	r7, #20
 800c816:	46bd      	mov	sp, r7
 800c818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c81c:	4770      	bx	lr
 800c81e:	bf00      	nop
 800c820:	40010000 	.word	0x40010000
 800c824:	40000400 	.word	0x40000400
 800c828:	40000800 	.word	0x40000800
 800c82c:	40000c00 	.word	0x40000c00
 800c830:	40010400 	.word	0x40010400
 800c834:	40014000 	.word	0x40014000
 800c838:	40014400 	.word	0x40014400
 800c83c:	40014800 	.word	0x40014800

0800c840 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c840:	b480      	push	{r7}
 800c842:	b087      	sub	sp, #28
 800c844:	af00      	add	r7, sp, #0
 800c846:	6078      	str	r0, [r7, #4]
 800c848:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	6a1b      	ldr	r3, [r3, #32]
 800c84e:	f023 0201 	bic.w	r2, r3, #1
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	6a1b      	ldr	r3, [r3, #32]
 800c85a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	685b      	ldr	r3, [r3, #4]
 800c860:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	699b      	ldr	r3, [r3, #24]
 800c866:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c868:	68fa      	ldr	r2, [r7, #12]
 800c86a:	4b37      	ldr	r3, [pc, #220]	; (800c948 <TIM_OC1_SetConfig+0x108>)
 800c86c:	4013      	ands	r3, r2
 800c86e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	f023 0303 	bic.w	r3, r3, #3
 800c876:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c878:	683b      	ldr	r3, [r7, #0]
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	68fa      	ldr	r2, [r7, #12]
 800c87e:	4313      	orrs	r3, r2
 800c880:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c882:	697b      	ldr	r3, [r7, #20]
 800c884:	f023 0302 	bic.w	r3, r3, #2
 800c888:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c88a:	683b      	ldr	r3, [r7, #0]
 800c88c:	689b      	ldr	r3, [r3, #8]
 800c88e:	697a      	ldr	r2, [r7, #20]
 800c890:	4313      	orrs	r3, r2
 800c892:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	4a2d      	ldr	r2, [pc, #180]	; (800c94c <TIM_OC1_SetConfig+0x10c>)
 800c898:	4293      	cmp	r3, r2
 800c89a:	d00f      	beq.n	800c8bc <TIM_OC1_SetConfig+0x7c>
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	4a2c      	ldr	r2, [pc, #176]	; (800c950 <TIM_OC1_SetConfig+0x110>)
 800c8a0:	4293      	cmp	r3, r2
 800c8a2:	d00b      	beq.n	800c8bc <TIM_OC1_SetConfig+0x7c>
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	4a2b      	ldr	r2, [pc, #172]	; (800c954 <TIM_OC1_SetConfig+0x114>)
 800c8a8:	4293      	cmp	r3, r2
 800c8aa:	d007      	beq.n	800c8bc <TIM_OC1_SetConfig+0x7c>
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	4a2a      	ldr	r2, [pc, #168]	; (800c958 <TIM_OC1_SetConfig+0x118>)
 800c8b0:	4293      	cmp	r3, r2
 800c8b2:	d003      	beq.n	800c8bc <TIM_OC1_SetConfig+0x7c>
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	4a29      	ldr	r2, [pc, #164]	; (800c95c <TIM_OC1_SetConfig+0x11c>)
 800c8b8:	4293      	cmp	r3, r2
 800c8ba:	d10c      	bne.n	800c8d6 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c8bc:	697b      	ldr	r3, [r7, #20]
 800c8be:	f023 0308 	bic.w	r3, r3, #8
 800c8c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c8c4:	683b      	ldr	r3, [r7, #0]
 800c8c6:	68db      	ldr	r3, [r3, #12]
 800c8c8:	697a      	ldr	r2, [r7, #20]
 800c8ca:	4313      	orrs	r3, r2
 800c8cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c8ce:	697b      	ldr	r3, [r7, #20]
 800c8d0:	f023 0304 	bic.w	r3, r3, #4
 800c8d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	4a1c      	ldr	r2, [pc, #112]	; (800c94c <TIM_OC1_SetConfig+0x10c>)
 800c8da:	4293      	cmp	r3, r2
 800c8dc:	d00f      	beq.n	800c8fe <TIM_OC1_SetConfig+0xbe>
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	4a1b      	ldr	r2, [pc, #108]	; (800c950 <TIM_OC1_SetConfig+0x110>)
 800c8e2:	4293      	cmp	r3, r2
 800c8e4:	d00b      	beq.n	800c8fe <TIM_OC1_SetConfig+0xbe>
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	4a1a      	ldr	r2, [pc, #104]	; (800c954 <TIM_OC1_SetConfig+0x114>)
 800c8ea:	4293      	cmp	r3, r2
 800c8ec:	d007      	beq.n	800c8fe <TIM_OC1_SetConfig+0xbe>
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	4a19      	ldr	r2, [pc, #100]	; (800c958 <TIM_OC1_SetConfig+0x118>)
 800c8f2:	4293      	cmp	r3, r2
 800c8f4:	d003      	beq.n	800c8fe <TIM_OC1_SetConfig+0xbe>
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	4a18      	ldr	r2, [pc, #96]	; (800c95c <TIM_OC1_SetConfig+0x11c>)
 800c8fa:	4293      	cmp	r3, r2
 800c8fc:	d111      	bne.n	800c922 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c8fe:	693b      	ldr	r3, [r7, #16]
 800c900:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c904:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c906:	693b      	ldr	r3, [r7, #16]
 800c908:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c90c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c90e:	683b      	ldr	r3, [r7, #0]
 800c910:	695b      	ldr	r3, [r3, #20]
 800c912:	693a      	ldr	r2, [r7, #16]
 800c914:	4313      	orrs	r3, r2
 800c916:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c918:	683b      	ldr	r3, [r7, #0]
 800c91a:	699b      	ldr	r3, [r3, #24]
 800c91c:	693a      	ldr	r2, [r7, #16]
 800c91e:	4313      	orrs	r3, r2
 800c920:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	693a      	ldr	r2, [r7, #16]
 800c926:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	68fa      	ldr	r2, [r7, #12]
 800c92c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c92e:	683b      	ldr	r3, [r7, #0]
 800c930:	685a      	ldr	r2, [r3, #4]
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	697a      	ldr	r2, [r7, #20]
 800c93a:	621a      	str	r2, [r3, #32]
}
 800c93c:	bf00      	nop
 800c93e:	371c      	adds	r7, #28
 800c940:	46bd      	mov	sp, r7
 800c942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c946:	4770      	bx	lr
 800c948:	fffeff8f 	.word	0xfffeff8f
 800c94c:	40010000 	.word	0x40010000
 800c950:	40010400 	.word	0x40010400
 800c954:	40014000 	.word	0x40014000
 800c958:	40014400 	.word	0x40014400
 800c95c:	40014800 	.word	0x40014800

0800c960 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c960:	b480      	push	{r7}
 800c962:	b087      	sub	sp, #28
 800c964:	af00      	add	r7, sp, #0
 800c966:	6078      	str	r0, [r7, #4]
 800c968:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	6a1b      	ldr	r3, [r3, #32]
 800c96e:	f023 0210 	bic.w	r2, r3, #16
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	6a1b      	ldr	r3, [r3, #32]
 800c97a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	685b      	ldr	r3, [r3, #4]
 800c980:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	699b      	ldr	r3, [r3, #24]
 800c986:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c988:	68fa      	ldr	r2, [r7, #12]
 800c98a:	4b34      	ldr	r3, [pc, #208]	; (800ca5c <TIM_OC2_SetConfig+0xfc>)
 800c98c:	4013      	ands	r3, r2
 800c98e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c996:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c998:	683b      	ldr	r3, [r7, #0]
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	021b      	lsls	r3, r3, #8
 800c99e:	68fa      	ldr	r2, [r7, #12]
 800c9a0:	4313      	orrs	r3, r2
 800c9a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c9a4:	697b      	ldr	r3, [r7, #20]
 800c9a6:	f023 0320 	bic.w	r3, r3, #32
 800c9aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c9ac:	683b      	ldr	r3, [r7, #0]
 800c9ae:	689b      	ldr	r3, [r3, #8]
 800c9b0:	011b      	lsls	r3, r3, #4
 800c9b2:	697a      	ldr	r2, [r7, #20]
 800c9b4:	4313      	orrs	r3, r2
 800c9b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	4a29      	ldr	r2, [pc, #164]	; (800ca60 <TIM_OC2_SetConfig+0x100>)
 800c9bc:	4293      	cmp	r3, r2
 800c9be:	d003      	beq.n	800c9c8 <TIM_OC2_SetConfig+0x68>
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	4a28      	ldr	r2, [pc, #160]	; (800ca64 <TIM_OC2_SetConfig+0x104>)
 800c9c4:	4293      	cmp	r3, r2
 800c9c6:	d10d      	bne.n	800c9e4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c9c8:	697b      	ldr	r3, [r7, #20]
 800c9ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c9ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c9d0:	683b      	ldr	r3, [r7, #0]
 800c9d2:	68db      	ldr	r3, [r3, #12]
 800c9d4:	011b      	lsls	r3, r3, #4
 800c9d6:	697a      	ldr	r2, [r7, #20]
 800c9d8:	4313      	orrs	r3, r2
 800c9da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c9dc:	697b      	ldr	r3, [r7, #20]
 800c9de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c9e2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	4a1e      	ldr	r2, [pc, #120]	; (800ca60 <TIM_OC2_SetConfig+0x100>)
 800c9e8:	4293      	cmp	r3, r2
 800c9ea:	d00f      	beq.n	800ca0c <TIM_OC2_SetConfig+0xac>
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	4a1d      	ldr	r2, [pc, #116]	; (800ca64 <TIM_OC2_SetConfig+0x104>)
 800c9f0:	4293      	cmp	r3, r2
 800c9f2:	d00b      	beq.n	800ca0c <TIM_OC2_SetConfig+0xac>
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	4a1c      	ldr	r2, [pc, #112]	; (800ca68 <TIM_OC2_SetConfig+0x108>)
 800c9f8:	4293      	cmp	r3, r2
 800c9fa:	d007      	beq.n	800ca0c <TIM_OC2_SetConfig+0xac>
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	4a1b      	ldr	r2, [pc, #108]	; (800ca6c <TIM_OC2_SetConfig+0x10c>)
 800ca00:	4293      	cmp	r3, r2
 800ca02:	d003      	beq.n	800ca0c <TIM_OC2_SetConfig+0xac>
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	4a1a      	ldr	r2, [pc, #104]	; (800ca70 <TIM_OC2_SetConfig+0x110>)
 800ca08:	4293      	cmp	r3, r2
 800ca0a:	d113      	bne.n	800ca34 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ca0c:	693b      	ldr	r3, [r7, #16]
 800ca0e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ca12:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ca14:	693b      	ldr	r3, [r7, #16]
 800ca16:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ca1a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ca1c:	683b      	ldr	r3, [r7, #0]
 800ca1e:	695b      	ldr	r3, [r3, #20]
 800ca20:	009b      	lsls	r3, r3, #2
 800ca22:	693a      	ldr	r2, [r7, #16]
 800ca24:	4313      	orrs	r3, r2
 800ca26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ca28:	683b      	ldr	r3, [r7, #0]
 800ca2a:	699b      	ldr	r3, [r3, #24]
 800ca2c:	009b      	lsls	r3, r3, #2
 800ca2e:	693a      	ldr	r2, [r7, #16]
 800ca30:	4313      	orrs	r3, r2
 800ca32:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	693a      	ldr	r2, [r7, #16]
 800ca38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	68fa      	ldr	r2, [r7, #12]
 800ca3e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ca40:	683b      	ldr	r3, [r7, #0]
 800ca42:	685a      	ldr	r2, [r3, #4]
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	697a      	ldr	r2, [r7, #20]
 800ca4c:	621a      	str	r2, [r3, #32]
}
 800ca4e:	bf00      	nop
 800ca50:	371c      	adds	r7, #28
 800ca52:	46bd      	mov	sp, r7
 800ca54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca58:	4770      	bx	lr
 800ca5a:	bf00      	nop
 800ca5c:	feff8fff 	.word	0xfeff8fff
 800ca60:	40010000 	.word	0x40010000
 800ca64:	40010400 	.word	0x40010400
 800ca68:	40014000 	.word	0x40014000
 800ca6c:	40014400 	.word	0x40014400
 800ca70:	40014800 	.word	0x40014800

0800ca74 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ca74:	b480      	push	{r7}
 800ca76:	b087      	sub	sp, #28
 800ca78:	af00      	add	r7, sp, #0
 800ca7a:	6078      	str	r0, [r7, #4]
 800ca7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	6a1b      	ldr	r3, [r3, #32]
 800ca82:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	6a1b      	ldr	r3, [r3, #32]
 800ca8e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	685b      	ldr	r3, [r3, #4]
 800ca94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	69db      	ldr	r3, [r3, #28]
 800ca9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ca9c:	68fa      	ldr	r2, [r7, #12]
 800ca9e:	4b33      	ldr	r3, [pc, #204]	; (800cb6c <TIM_OC3_SetConfig+0xf8>)
 800caa0:	4013      	ands	r3, r2
 800caa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800caa4:	68fb      	ldr	r3, [r7, #12]
 800caa6:	f023 0303 	bic.w	r3, r3, #3
 800caaa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800caac:	683b      	ldr	r3, [r7, #0]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	68fa      	ldr	r2, [r7, #12]
 800cab2:	4313      	orrs	r3, r2
 800cab4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800cab6:	697b      	ldr	r3, [r7, #20]
 800cab8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800cabc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800cabe:	683b      	ldr	r3, [r7, #0]
 800cac0:	689b      	ldr	r3, [r3, #8]
 800cac2:	021b      	lsls	r3, r3, #8
 800cac4:	697a      	ldr	r2, [r7, #20]
 800cac6:	4313      	orrs	r3, r2
 800cac8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	4a28      	ldr	r2, [pc, #160]	; (800cb70 <TIM_OC3_SetConfig+0xfc>)
 800cace:	4293      	cmp	r3, r2
 800cad0:	d003      	beq.n	800cada <TIM_OC3_SetConfig+0x66>
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	4a27      	ldr	r2, [pc, #156]	; (800cb74 <TIM_OC3_SetConfig+0x100>)
 800cad6:	4293      	cmp	r3, r2
 800cad8:	d10d      	bne.n	800caf6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800cada:	697b      	ldr	r3, [r7, #20]
 800cadc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800cae0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800cae2:	683b      	ldr	r3, [r7, #0]
 800cae4:	68db      	ldr	r3, [r3, #12]
 800cae6:	021b      	lsls	r3, r3, #8
 800cae8:	697a      	ldr	r2, [r7, #20]
 800caea:	4313      	orrs	r3, r2
 800caec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800caee:	697b      	ldr	r3, [r7, #20]
 800caf0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800caf4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	4a1d      	ldr	r2, [pc, #116]	; (800cb70 <TIM_OC3_SetConfig+0xfc>)
 800cafa:	4293      	cmp	r3, r2
 800cafc:	d00f      	beq.n	800cb1e <TIM_OC3_SetConfig+0xaa>
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	4a1c      	ldr	r2, [pc, #112]	; (800cb74 <TIM_OC3_SetConfig+0x100>)
 800cb02:	4293      	cmp	r3, r2
 800cb04:	d00b      	beq.n	800cb1e <TIM_OC3_SetConfig+0xaa>
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	4a1b      	ldr	r2, [pc, #108]	; (800cb78 <TIM_OC3_SetConfig+0x104>)
 800cb0a:	4293      	cmp	r3, r2
 800cb0c:	d007      	beq.n	800cb1e <TIM_OC3_SetConfig+0xaa>
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	4a1a      	ldr	r2, [pc, #104]	; (800cb7c <TIM_OC3_SetConfig+0x108>)
 800cb12:	4293      	cmp	r3, r2
 800cb14:	d003      	beq.n	800cb1e <TIM_OC3_SetConfig+0xaa>
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	4a19      	ldr	r2, [pc, #100]	; (800cb80 <TIM_OC3_SetConfig+0x10c>)
 800cb1a:	4293      	cmp	r3, r2
 800cb1c:	d113      	bne.n	800cb46 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800cb1e:	693b      	ldr	r3, [r7, #16]
 800cb20:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cb24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cb26:	693b      	ldr	r3, [r7, #16]
 800cb28:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cb2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cb2e:	683b      	ldr	r3, [r7, #0]
 800cb30:	695b      	ldr	r3, [r3, #20]
 800cb32:	011b      	lsls	r3, r3, #4
 800cb34:	693a      	ldr	r2, [r7, #16]
 800cb36:	4313      	orrs	r3, r2
 800cb38:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cb3a:	683b      	ldr	r3, [r7, #0]
 800cb3c:	699b      	ldr	r3, [r3, #24]
 800cb3e:	011b      	lsls	r3, r3, #4
 800cb40:	693a      	ldr	r2, [r7, #16]
 800cb42:	4313      	orrs	r3, r2
 800cb44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	693a      	ldr	r2, [r7, #16]
 800cb4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	68fa      	ldr	r2, [r7, #12]
 800cb50:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cb52:	683b      	ldr	r3, [r7, #0]
 800cb54:	685a      	ldr	r2, [r3, #4]
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	697a      	ldr	r2, [r7, #20]
 800cb5e:	621a      	str	r2, [r3, #32]
}
 800cb60:	bf00      	nop
 800cb62:	371c      	adds	r7, #28
 800cb64:	46bd      	mov	sp, r7
 800cb66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb6a:	4770      	bx	lr
 800cb6c:	fffeff8f 	.word	0xfffeff8f
 800cb70:	40010000 	.word	0x40010000
 800cb74:	40010400 	.word	0x40010400
 800cb78:	40014000 	.word	0x40014000
 800cb7c:	40014400 	.word	0x40014400
 800cb80:	40014800 	.word	0x40014800

0800cb84 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cb84:	b480      	push	{r7}
 800cb86:	b087      	sub	sp, #28
 800cb88:	af00      	add	r7, sp, #0
 800cb8a:	6078      	str	r0, [r7, #4]
 800cb8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	6a1b      	ldr	r3, [r3, #32]
 800cb92:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	6a1b      	ldr	r3, [r3, #32]
 800cb9e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	685b      	ldr	r3, [r3, #4]
 800cba4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	69db      	ldr	r3, [r3, #28]
 800cbaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800cbac:	68fa      	ldr	r2, [r7, #12]
 800cbae:	4b24      	ldr	r3, [pc, #144]	; (800cc40 <TIM_OC4_SetConfig+0xbc>)
 800cbb0:	4013      	ands	r3, r2
 800cbb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cbba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cbbc:	683b      	ldr	r3, [r7, #0]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	021b      	lsls	r3, r3, #8
 800cbc2:	68fa      	ldr	r2, [r7, #12]
 800cbc4:	4313      	orrs	r3, r2
 800cbc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800cbc8:	693b      	ldr	r3, [r7, #16]
 800cbca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cbce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800cbd0:	683b      	ldr	r3, [r7, #0]
 800cbd2:	689b      	ldr	r3, [r3, #8]
 800cbd4:	031b      	lsls	r3, r3, #12
 800cbd6:	693a      	ldr	r2, [r7, #16]
 800cbd8:	4313      	orrs	r3, r2
 800cbda:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	4a19      	ldr	r2, [pc, #100]	; (800cc44 <TIM_OC4_SetConfig+0xc0>)
 800cbe0:	4293      	cmp	r3, r2
 800cbe2:	d00f      	beq.n	800cc04 <TIM_OC4_SetConfig+0x80>
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	4a18      	ldr	r2, [pc, #96]	; (800cc48 <TIM_OC4_SetConfig+0xc4>)
 800cbe8:	4293      	cmp	r3, r2
 800cbea:	d00b      	beq.n	800cc04 <TIM_OC4_SetConfig+0x80>
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	4a17      	ldr	r2, [pc, #92]	; (800cc4c <TIM_OC4_SetConfig+0xc8>)
 800cbf0:	4293      	cmp	r3, r2
 800cbf2:	d007      	beq.n	800cc04 <TIM_OC4_SetConfig+0x80>
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	4a16      	ldr	r2, [pc, #88]	; (800cc50 <TIM_OC4_SetConfig+0xcc>)
 800cbf8:	4293      	cmp	r3, r2
 800cbfa:	d003      	beq.n	800cc04 <TIM_OC4_SetConfig+0x80>
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	4a15      	ldr	r2, [pc, #84]	; (800cc54 <TIM_OC4_SetConfig+0xd0>)
 800cc00:	4293      	cmp	r3, r2
 800cc02:	d109      	bne.n	800cc18 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800cc04:	697b      	ldr	r3, [r7, #20]
 800cc06:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cc0a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800cc0c:	683b      	ldr	r3, [r7, #0]
 800cc0e:	695b      	ldr	r3, [r3, #20]
 800cc10:	019b      	lsls	r3, r3, #6
 800cc12:	697a      	ldr	r2, [r7, #20]
 800cc14:	4313      	orrs	r3, r2
 800cc16:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	697a      	ldr	r2, [r7, #20]
 800cc1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	68fa      	ldr	r2, [r7, #12]
 800cc22:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800cc24:	683b      	ldr	r3, [r7, #0]
 800cc26:	685a      	ldr	r2, [r3, #4]
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	693a      	ldr	r2, [r7, #16]
 800cc30:	621a      	str	r2, [r3, #32]
}
 800cc32:	bf00      	nop
 800cc34:	371c      	adds	r7, #28
 800cc36:	46bd      	mov	sp, r7
 800cc38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc3c:	4770      	bx	lr
 800cc3e:	bf00      	nop
 800cc40:	feff8fff 	.word	0xfeff8fff
 800cc44:	40010000 	.word	0x40010000
 800cc48:	40010400 	.word	0x40010400
 800cc4c:	40014000 	.word	0x40014000
 800cc50:	40014400 	.word	0x40014400
 800cc54:	40014800 	.word	0x40014800

0800cc58 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800cc58:	b480      	push	{r7}
 800cc5a:	b087      	sub	sp, #28
 800cc5c:	af00      	add	r7, sp, #0
 800cc5e:	6078      	str	r0, [r7, #4]
 800cc60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	6a1b      	ldr	r3, [r3, #32]
 800cc66:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	6a1b      	ldr	r3, [r3, #32]
 800cc72:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	685b      	ldr	r3, [r3, #4]
 800cc78:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cc7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800cc80:	68fa      	ldr	r2, [r7, #12]
 800cc82:	4b21      	ldr	r3, [pc, #132]	; (800cd08 <TIM_OC5_SetConfig+0xb0>)
 800cc84:	4013      	ands	r3, r2
 800cc86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cc88:	683b      	ldr	r3, [r7, #0]
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	68fa      	ldr	r2, [r7, #12]
 800cc8e:	4313      	orrs	r3, r2
 800cc90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800cc92:	693b      	ldr	r3, [r7, #16]
 800cc94:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800cc98:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800cc9a:	683b      	ldr	r3, [r7, #0]
 800cc9c:	689b      	ldr	r3, [r3, #8]
 800cc9e:	041b      	lsls	r3, r3, #16
 800cca0:	693a      	ldr	r2, [r7, #16]
 800cca2:	4313      	orrs	r3, r2
 800cca4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	4a18      	ldr	r2, [pc, #96]	; (800cd0c <TIM_OC5_SetConfig+0xb4>)
 800ccaa:	4293      	cmp	r3, r2
 800ccac:	d00f      	beq.n	800ccce <TIM_OC5_SetConfig+0x76>
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	4a17      	ldr	r2, [pc, #92]	; (800cd10 <TIM_OC5_SetConfig+0xb8>)
 800ccb2:	4293      	cmp	r3, r2
 800ccb4:	d00b      	beq.n	800ccce <TIM_OC5_SetConfig+0x76>
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	4a16      	ldr	r2, [pc, #88]	; (800cd14 <TIM_OC5_SetConfig+0xbc>)
 800ccba:	4293      	cmp	r3, r2
 800ccbc:	d007      	beq.n	800ccce <TIM_OC5_SetConfig+0x76>
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	4a15      	ldr	r2, [pc, #84]	; (800cd18 <TIM_OC5_SetConfig+0xc0>)
 800ccc2:	4293      	cmp	r3, r2
 800ccc4:	d003      	beq.n	800ccce <TIM_OC5_SetConfig+0x76>
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	4a14      	ldr	r2, [pc, #80]	; (800cd1c <TIM_OC5_SetConfig+0xc4>)
 800ccca:	4293      	cmp	r3, r2
 800cccc:	d109      	bne.n	800cce2 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ccce:	697b      	ldr	r3, [r7, #20]
 800ccd0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ccd4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ccd6:	683b      	ldr	r3, [r7, #0]
 800ccd8:	695b      	ldr	r3, [r3, #20]
 800ccda:	021b      	lsls	r3, r3, #8
 800ccdc:	697a      	ldr	r2, [r7, #20]
 800ccde:	4313      	orrs	r3, r2
 800cce0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	697a      	ldr	r2, [r7, #20]
 800cce6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	68fa      	ldr	r2, [r7, #12]
 800ccec:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ccee:	683b      	ldr	r3, [r7, #0]
 800ccf0:	685a      	ldr	r2, [r3, #4]
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	693a      	ldr	r2, [r7, #16]
 800ccfa:	621a      	str	r2, [r3, #32]
}
 800ccfc:	bf00      	nop
 800ccfe:	371c      	adds	r7, #28
 800cd00:	46bd      	mov	sp, r7
 800cd02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd06:	4770      	bx	lr
 800cd08:	fffeff8f 	.word	0xfffeff8f
 800cd0c:	40010000 	.word	0x40010000
 800cd10:	40010400 	.word	0x40010400
 800cd14:	40014000 	.word	0x40014000
 800cd18:	40014400 	.word	0x40014400
 800cd1c:	40014800 	.word	0x40014800

0800cd20 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800cd20:	b480      	push	{r7}
 800cd22:	b087      	sub	sp, #28
 800cd24:	af00      	add	r7, sp, #0
 800cd26:	6078      	str	r0, [r7, #4]
 800cd28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	6a1b      	ldr	r3, [r3, #32]
 800cd2e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	6a1b      	ldr	r3, [r3, #32]
 800cd3a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	685b      	ldr	r3, [r3, #4]
 800cd40:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800cd48:	68fa      	ldr	r2, [r7, #12]
 800cd4a:	4b22      	ldr	r3, [pc, #136]	; (800cdd4 <TIM_OC6_SetConfig+0xb4>)
 800cd4c:	4013      	ands	r3, r2
 800cd4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cd50:	683b      	ldr	r3, [r7, #0]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	021b      	lsls	r3, r3, #8
 800cd56:	68fa      	ldr	r2, [r7, #12]
 800cd58:	4313      	orrs	r3, r2
 800cd5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800cd5c:	693b      	ldr	r3, [r7, #16]
 800cd5e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800cd62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800cd64:	683b      	ldr	r3, [r7, #0]
 800cd66:	689b      	ldr	r3, [r3, #8]
 800cd68:	051b      	lsls	r3, r3, #20
 800cd6a:	693a      	ldr	r2, [r7, #16]
 800cd6c:	4313      	orrs	r3, r2
 800cd6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	4a19      	ldr	r2, [pc, #100]	; (800cdd8 <TIM_OC6_SetConfig+0xb8>)
 800cd74:	4293      	cmp	r3, r2
 800cd76:	d00f      	beq.n	800cd98 <TIM_OC6_SetConfig+0x78>
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	4a18      	ldr	r2, [pc, #96]	; (800cddc <TIM_OC6_SetConfig+0xbc>)
 800cd7c:	4293      	cmp	r3, r2
 800cd7e:	d00b      	beq.n	800cd98 <TIM_OC6_SetConfig+0x78>
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	4a17      	ldr	r2, [pc, #92]	; (800cde0 <TIM_OC6_SetConfig+0xc0>)
 800cd84:	4293      	cmp	r3, r2
 800cd86:	d007      	beq.n	800cd98 <TIM_OC6_SetConfig+0x78>
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	4a16      	ldr	r2, [pc, #88]	; (800cde4 <TIM_OC6_SetConfig+0xc4>)
 800cd8c:	4293      	cmp	r3, r2
 800cd8e:	d003      	beq.n	800cd98 <TIM_OC6_SetConfig+0x78>
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	4a15      	ldr	r2, [pc, #84]	; (800cde8 <TIM_OC6_SetConfig+0xc8>)
 800cd94:	4293      	cmp	r3, r2
 800cd96:	d109      	bne.n	800cdac <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800cd98:	697b      	ldr	r3, [r7, #20]
 800cd9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800cd9e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800cda0:	683b      	ldr	r3, [r7, #0]
 800cda2:	695b      	ldr	r3, [r3, #20]
 800cda4:	029b      	lsls	r3, r3, #10
 800cda6:	697a      	ldr	r2, [r7, #20]
 800cda8:	4313      	orrs	r3, r2
 800cdaa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	697a      	ldr	r2, [r7, #20]
 800cdb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	68fa      	ldr	r2, [r7, #12]
 800cdb6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800cdb8:	683b      	ldr	r3, [r7, #0]
 800cdba:	685a      	ldr	r2, [r3, #4]
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	693a      	ldr	r2, [r7, #16]
 800cdc4:	621a      	str	r2, [r3, #32]
}
 800cdc6:	bf00      	nop
 800cdc8:	371c      	adds	r7, #28
 800cdca:	46bd      	mov	sp, r7
 800cdcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd0:	4770      	bx	lr
 800cdd2:	bf00      	nop
 800cdd4:	feff8fff 	.word	0xfeff8fff
 800cdd8:	40010000 	.word	0x40010000
 800cddc:	40010400 	.word	0x40010400
 800cde0:	40014000 	.word	0x40014000
 800cde4:	40014400 	.word	0x40014400
 800cde8:	40014800 	.word	0x40014800

0800cdec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cdec:	b480      	push	{r7}
 800cdee:	b087      	sub	sp, #28
 800cdf0:	af00      	add	r7, sp, #0
 800cdf2:	60f8      	str	r0, [r7, #12]
 800cdf4:	60b9      	str	r1, [r7, #8]
 800cdf6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	6a1b      	ldr	r3, [r3, #32]
 800cdfc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	6a1b      	ldr	r3, [r3, #32]
 800ce02:	f023 0201 	bic.w	r2, r3, #1
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	699b      	ldr	r3, [r3, #24]
 800ce0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ce10:	693b      	ldr	r3, [r7, #16]
 800ce12:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ce16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	011b      	lsls	r3, r3, #4
 800ce1c:	693a      	ldr	r2, [r7, #16]
 800ce1e:	4313      	orrs	r3, r2
 800ce20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ce22:	697b      	ldr	r3, [r7, #20]
 800ce24:	f023 030a 	bic.w	r3, r3, #10
 800ce28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ce2a:	697a      	ldr	r2, [r7, #20]
 800ce2c:	68bb      	ldr	r3, [r7, #8]
 800ce2e:	4313      	orrs	r3, r2
 800ce30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	693a      	ldr	r2, [r7, #16]
 800ce36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ce38:	68fb      	ldr	r3, [r7, #12]
 800ce3a:	697a      	ldr	r2, [r7, #20]
 800ce3c:	621a      	str	r2, [r3, #32]
}
 800ce3e:	bf00      	nop
 800ce40:	371c      	adds	r7, #28
 800ce42:	46bd      	mov	sp, r7
 800ce44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce48:	4770      	bx	lr

0800ce4a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ce4a:	b480      	push	{r7}
 800ce4c:	b087      	sub	sp, #28
 800ce4e:	af00      	add	r7, sp, #0
 800ce50:	60f8      	str	r0, [r7, #12]
 800ce52:	60b9      	str	r1, [r7, #8]
 800ce54:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	6a1b      	ldr	r3, [r3, #32]
 800ce5a:	f023 0210 	bic.w	r2, r3, #16
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	699b      	ldr	r3, [r3, #24]
 800ce66:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	6a1b      	ldr	r3, [r3, #32]
 800ce6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ce6e:	697b      	ldr	r3, [r7, #20]
 800ce70:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ce74:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	031b      	lsls	r3, r3, #12
 800ce7a:	697a      	ldr	r2, [r7, #20]
 800ce7c:	4313      	orrs	r3, r2
 800ce7e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ce80:	693b      	ldr	r3, [r7, #16]
 800ce82:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800ce86:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ce88:	68bb      	ldr	r3, [r7, #8]
 800ce8a:	011b      	lsls	r3, r3, #4
 800ce8c:	693a      	ldr	r2, [r7, #16]
 800ce8e:	4313      	orrs	r3, r2
 800ce90:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ce92:	68fb      	ldr	r3, [r7, #12]
 800ce94:	697a      	ldr	r2, [r7, #20]
 800ce96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	693a      	ldr	r2, [r7, #16]
 800ce9c:	621a      	str	r2, [r3, #32]
}
 800ce9e:	bf00      	nop
 800cea0:	371c      	adds	r7, #28
 800cea2:	46bd      	mov	sp, r7
 800cea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cea8:	4770      	bx	lr
	...

0800ceac <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ceac:	b480      	push	{r7}
 800ceae:	b085      	sub	sp, #20
 800ceb0:	af00      	add	r7, sp, #0
 800ceb2:	6078      	str	r0, [r7, #4]
 800ceb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	689b      	ldr	r3, [r3, #8]
 800ceba:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800cebc:	68fa      	ldr	r2, [r7, #12]
 800cebe:	4b09      	ldr	r3, [pc, #36]	; (800cee4 <TIM_ITRx_SetConfig+0x38>)
 800cec0:	4013      	ands	r3, r2
 800cec2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800cec4:	683a      	ldr	r2, [r7, #0]
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	4313      	orrs	r3, r2
 800ceca:	f043 0307 	orr.w	r3, r3, #7
 800cece:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	68fa      	ldr	r2, [r7, #12]
 800ced4:	609a      	str	r2, [r3, #8]
}
 800ced6:	bf00      	nop
 800ced8:	3714      	adds	r7, #20
 800ceda:	46bd      	mov	sp, r7
 800cedc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cee0:	4770      	bx	lr
 800cee2:	bf00      	nop
 800cee4:	ffcfff8f 	.word	0xffcfff8f

0800cee8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800cee8:	b480      	push	{r7}
 800ceea:	b087      	sub	sp, #28
 800ceec:	af00      	add	r7, sp, #0
 800ceee:	60f8      	str	r0, [r7, #12]
 800cef0:	60b9      	str	r1, [r7, #8]
 800cef2:	607a      	str	r2, [r7, #4]
 800cef4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800cef6:	68fb      	ldr	r3, [r7, #12]
 800cef8:	689b      	ldr	r3, [r3, #8]
 800cefa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cefc:	697b      	ldr	r3, [r7, #20]
 800cefe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800cf02:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cf04:	683b      	ldr	r3, [r7, #0]
 800cf06:	021a      	lsls	r2, r3, #8
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	431a      	orrs	r2, r3
 800cf0c:	68bb      	ldr	r3, [r7, #8]
 800cf0e:	4313      	orrs	r3, r2
 800cf10:	697a      	ldr	r2, [r7, #20]
 800cf12:	4313      	orrs	r3, r2
 800cf14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	697a      	ldr	r2, [r7, #20]
 800cf1a:	609a      	str	r2, [r3, #8]
}
 800cf1c:	bf00      	nop
 800cf1e:	371c      	adds	r7, #28
 800cf20:	46bd      	mov	sp, r7
 800cf22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf26:	4770      	bx	lr

0800cf28 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800cf28:	b480      	push	{r7}
 800cf2a:	b087      	sub	sp, #28
 800cf2c:	af00      	add	r7, sp, #0
 800cf2e:	60f8      	str	r0, [r7, #12]
 800cf30:	60b9      	str	r1, [r7, #8]
 800cf32:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800cf34:	68bb      	ldr	r3, [r7, #8]
 800cf36:	f003 031f 	and.w	r3, r3, #31
 800cf3a:	2201      	movs	r2, #1
 800cf3c:	fa02 f303 	lsl.w	r3, r2, r3
 800cf40:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	6a1a      	ldr	r2, [r3, #32]
 800cf46:	697b      	ldr	r3, [r7, #20]
 800cf48:	43db      	mvns	r3, r3
 800cf4a:	401a      	ands	r2, r3
 800cf4c:	68fb      	ldr	r3, [r7, #12]
 800cf4e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	6a1a      	ldr	r2, [r3, #32]
 800cf54:	68bb      	ldr	r3, [r7, #8]
 800cf56:	f003 031f 	and.w	r3, r3, #31
 800cf5a:	6879      	ldr	r1, [r7, #4]
 800cf5c:	fa01 f303 	lsl.w	r3, r1, r3
 800cf60:	431a      	orrs	r2, r3
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	621a      	str	r2, [r3, #32]
}
 800cf66:	bf00      	nop
 800cf68:	371c      	adds	r7, #28
 800cf6a:	46bd      	mov	sp, r7
 800cf6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf70:	4770      	bx	lr
	...

0800cf74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cf74:	b480      	push	{r7}
 800cf76:	b085      	sub	sp, #20
 800cf78:	af00      	add	r7, sp, #0
 800cf7a:	6078      	str	r0, [r7, #4]
 800cf7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cf84:	2b01      	cmp	r3, #1
 800cf86:	d101      	bne.n	800cf8c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cf88:	2302      	movs	r3, #2
 800cf8a:	e06d      	b.n	800d068 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	2201      	movs	r2, #1
 800cf90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	2202      	movs	r2, #2
 800cf98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	685b      	ldr	r3, [r3, #4]
 800cfa2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	689b      	ldr	r3, [r3, #8]
 800cfaa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	4a30      	ldr	r2, [pc, #192]	; (800d074 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800cfb2:	4293      	cmp	r3, r2
 800cfb4:	d004      	beq.n	800cfc0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	4a2f      	ldr	r2, [pc, #188]	; (800d078 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800cfbc:	4293      	cmp	r3, r2
 800cfbe:	d108      	bne.n	800cfd2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800cfc6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800cfc8:	683b      	ldr	r3, [r7, #0]
 800cfca:	685b      	ldr	r3, [r3, #4]
 800cfcc:	68fa      	ldr	r2, [r7, #12]
 800cfce:	4313      	orrs	r3, r2
 800cfd0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cfd2:	68fb      	ldr	r3, [r7, #12]
 800cfd4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cfd8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cfda:	683b      	ldr	r3, [r7, #0]
 800cfdc:	681b      	ldr	r3, [r3, #0]
 800cfde:	68fa      	ldr	r2, [r7, #12]
 800cfe0:	4313      	orrs	r3, r2
 800cfe2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	68fa      	ldr	r2, [r7, #12]
 800cfea:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	4a20      	ldr	r2, [pc, #128]	; (800d074 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800cff2:	4293      	cmp	r3, r2
 800cff4:	d022      	beq.n	800d03c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cffe:	d01d      	beq.n	800d03c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	4a1d      	ldr	r2, [pc, #116]	; (800d07c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800d006:	4293      	cmp	r3, r2
 800d008:	d018      	beq.n	800d03c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	681b      	ldr	r3, [r3, #0]
 800d00e:	4a1c      	ldr	r2, [pc, #112]	; (800d080 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800d010:	4293      	cmp	r3, r2
 800d012:	d013      	beq.n	800d03c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	4a1a      	ldr	r2, [pc, #104]	; (800d084 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d01a:	4293      	cmp	r3, r2
 800d01c:	d00e      	beq.n	800d03c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	681b      	ldr	r3, [r3, #0]
 800d022:	4a15      	ldr	r2, [pc, #84]	; (800d078 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d024:	4293      	cmp	r3, r2
 800d026:	d009      	beq.n	800d03c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	4a16      	ldr	r2, [pc, #88]	; (800d088 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d02e:	4293      	cmp	r3, r2
 800d030:	d004      	beq.n	800d03c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	4a15      	ldr	r2, [pc, #84]	; (800d08c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d038:	4293      	cmp	r3, r2
 800d03a:	d10c      	bne.n	800d056 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d03c:	68bb      	ldr	r3, [r7, #8]
 800d03e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d042:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d044:	683b      	ldr	r3, [r7, #0]
 800d046:	689b      	ldr	r3, [r3, #8]
 800d048:	68ba      	ldr	r2, [r7, #8]
 800d04a:	4313      	orrs	r3, r2
 800d04c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	68ba      	ldr	r2, [r7, #8]
 800d054:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	2201      	movs	r2, #1
 800d05a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	2200      	movs	r2, #0
 800d062:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d066:	2300      	movs	r3, #0
}
 800d068:	4618      	mov	r0, r3
 800d06a:	3714      	adds	r7, #20
 800d06c:	46bd      	mov	sp, r7
 800d06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d072:	4770      	bx	lr
 800d074:	40010000 	.word	0x40010000
 800d078:	40010400 	.word	0x40010400
 800d07c:	40000400 	.word	0x40000400
 800d080:	40000800 	.word	0x40000800
 800d084:	40000c00 	.word	0x40000c00
 800d088:	40001800 	.word	0x40001800
 800d08c:	40014000 	.word	0x40014000

0800d090 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d090:	b480      	push	{r7}
 800d092:	b085      	sub	sp, #20
 800d094:	af00      	add	r7, sp, #0
 800d096:	6078      	str	r0, [r7, #4]
 800d098:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d09a:	2300      	movs	r3, #0
 800d09c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d0a4:	2b01      	cmp	r3, #1
 800d0a6:	d101      	bne.n	800d0ac <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d0a8:	2302      	movs	r3, #2
 800d0aa:	e065      	b.n	800d178 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	2201      	movs	r2, #1
 800d0b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800d0ba:	683b      	ldr	r3, [r7, #0]
 800d0bc:	68db      	ldr	r3, [r3, #12]
 800d0be:	4313      	orrs	r3, r2
 800d0c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d0c8:	683b      	ldr	r3, [r7, #0]
 800d0ca:	689b      	ldr	r3, [r3, #8]
 800d0cc:	4313      	orrs	r3, r2
 800d0ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800d0d6:	683b      	ldr	r3, [r7, #0]
 800d0d8:	685b      	ldr	r3, [r3, #4]
 800d0da:	4313      	orrs	r3, r2
 800d0dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d0de:	68fb      	ldr	r3, [r7, #12]
 800d0e0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d0e4:	683b      	ldr	r3, [r7, #0]
 800d0e6:	681b      	ldr	r3, [r3, #0]
 800d0e8:	4313      	orrs	r3, r2
 800d0ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d0ec:	68fb      	ldr	r3, [r7, #12]
 800d0ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d0f2:	683b      	ldr	r3, [r7, #0]
 800d0f4:	691b      	ldr	r3, [r3, #16]
 800d0f6:	4313      	orrs	r3, r2
 800d0f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d0fa:	68fb      	ldr	r3, [r7, #12]
 800d0fc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d100:	683b      	ldr	r3, [r7, #0]
 800d102:	695b      	ldr	r3, [r3, #20]
 800d104:	4313      	orrs	r3, r2
 800d106:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d108:	68fb      	ldr	r3, [r7, #12]
 800d10a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d10e:	683b      	ldr	r3, [r7, #0]
 800d110:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d112:	4313      	orrs	r3, r2
 800d114:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800d11c:	683b      	ldr	r3, [r7, #0]
 800d11e:	699b      	ldr	r3, [r3, #24]
 800d120:	041b      	lsls	r3, r3, #16
 800d122:	4313      	orrs	r3, r2
 800d124:	60fb      	str	r3, [r7, #12]
    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	4a16      	ldr	r2, [pc, #88]	; (800d184 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800d12c:	4293      	cmp	r3, r2
 800d12e:	d004      	beq.n	800d13a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	4a14      	ldr	r2, [pc, #80]	; (800d188 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800d136:	4293      	cmp	r3, r2
 800d138:	d115      	bne.n	800d166 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800d140:	683b      	ldr	r3, [r7, #0]
 800d142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d144:	051b      	lsls	r3, r3, #20
 800d146:	4313      	orrs	r3, r2
 800d148:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800d150:	683b      	ldr	r3, [r7, #0]
 800d152:	69db      	ldr	r3, [r3, #28]
 800d154:	4313      	orrs	r3, r2
 800d156:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800d15e:	683b      	ldr	r3, [r7, #0]
 800d160:	6a1b      	ldr	r3, [r3, #32]
 800d162:	4313      	orrs	r3, r2
 800d164:	60fb      	str	r3, [r7, #12]
    }
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	68fa      	ldr	r2, [r7, #12]
 800d16c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	2200      	movs	r2, #0
 800d172:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d176:	2300      	movs	r3, #0
}
 800d178:	4618      	mov	r0, r3
 800d17a:	3714      	adds	r7, #20
 800d17c:	46bd      	mov	sp, r7
 800d17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d182:	4770      	bx	lr
 800d184:	40010000 	.word	0x40010000
 800d188:	40010400 	.word	0x40010400

0800d18c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d18c:	b480      	push	{r7}
 800d18e:	b083      	sub	sp, #12
 800d190:	af00      	add	r7, sp, #0
 800d192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d194:	bf00      	nop
 800d196:	370c      	adds	r7, #12
 800d198:	46bd      	mov	sp, r7
 800d19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d19e:	4770      	bx	lr

0800d1a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d1a0:	b480      	push	{r7}
 800d1a2:	b083      	sub	sp, #12
 800d1a4:	af00      	add	r7, sp, #0
 800d1a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d1a8:	bf00      	nop
 800d1aa:	370c      	adds	r7, #12
 800d1ac:	46bd      	mov	sp, r7
 800d1ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1b2:	4770      	bx	lr

0800d1b4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d1b4:	b480      	push	{r7}
 800d1b6:	b083      	sub	sp, #12
 800d1b8:	af00      	add	r7, sp, #0
 800d1ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d1bc:	bf00      	nop
 800d1be:	370c      	adds	r7, #12
 800d1c0:	46bd      	mov	sp, r7
 800d1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1c6:	4770      	bx	lr

0800d1c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d1c8:	b580      	push	{r7, lr}
 800d1ca:	b082      	sub	sp, #8
 800d1cc:	af00      	add	r7, sp, #0
 800d1ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d101      	bne.n	800d1da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d1d6:	2301      	movs	r3, #1
 800d1d8:	e042      	b.n	800d260 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d106      	bne.n	800d1f2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	2200      	movs	r2, #0
 800d1e8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d1ec:	6878      	ldr	r0, [r7, #4]
 800d1ee:	f7f5 fe93 	bl	8002f18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	2224      	movs	r2, #36	; 0x24
 800d1f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	681a      	ldr	r2, [r3, #0]
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	f022 0201 	bic.w	r2, r2, #1
 800d208:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d20a:	6878      	ldr	r0, [r7, #4]
 800d20c:	f000 fce0 	bl	800dbd0 <UART_SetConfig>
 800d210:	4603      	mov	r3, r0
 800d212:	2b01      	cmp	r3, #1
 800d214:	d101      	bne.n	800d21a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800d216:	2301      	movs	r3, #1
 800d218:	e022      	b.n	800d260 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d002      	beq.n	800d228 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800d222:	6878      	ldr	r0, [r7, #4]
 800d224:	f001 fa34 	bl	800e690 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	685a      	ldr	r2, [r3, #4]
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d236:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	689a      	ldr	r2, [r3, #8]
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d246:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	681a      	ldr	r2, [r3, #0]
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	f042 0201 	orr.w	r2, r2, #1
 800d256:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d258:	6878      	ldr	r0, [r7, #4]
 800d25a:	f001 fabb 	bl	800e7d4 <UART_CheckIdleState>
 800d25e:	4603      	mov	r3, r0
}
 800d260:	4618      	mov	r0, r3
 800d262:	3708      	adds	r7, #8
 800d264:	46bd      	mov	sp, r7
 800d266:	bd80      	pop	{r7, pc}

0800d268 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d268:	b580      	push	{r7, lr}
 800d26a:	b08a      	sub	sp, #40	; 0x28
 800d26c:	af02      	add	r7, sp, #8
 800d26e:	60f8      	str	r0, [r7, #12]
 800d270:	60b9      	str	r1, [r7, #8]
 800d272:	603b      	str	r3, [r7, #0]
 800d274:	4613      	mov	r3, r2
 800d276:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d27e:	2b20      	cmp	r3, #32
 800d280:	f040 8083 	bne.w	800d38a <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800d284:	68bb      	ldr	r3, [r7, #8]
 800d286:	2b00      	cmp	r3, #0
 800d288:	d002      	beq.n	800d290 <HAL_UART_Transmit+0x28>
 800d28a:	88fb      	ldrh	r3, [r7, #6]
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d101      	bne.n	800d294 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800d290:	2301      	movs	r3, #1
 800d292:	e07b      	b.n	800d38c <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d29a:	2b01      	cmp	r3, #1
 800d29c:	d101      	bne.n	800d2a2 <HAL_UART_Transmit+0x3a>
 800d29e:	2302      	movs	r3, #2
 800d2a0:	e074      	b.n	800d38c <HAL_UART_Transmit+0x124>
 800d2a2:	68fb      	ldr	r3, [r7, #12]
 800d2a4:	2201      	movs	r2, #1
 800d2a6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	2200      	movs	r2, #0
 800d2ae:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	2221      	movs	r2, #33	; 0x21
 800d2b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d2ba:	f7f6 f9a9 	bl	8003610 <HAL_GetTick>
 800d2be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	88fa      	ldrh	r2, [r7, #6]
 800d2c4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800d2c8:	68fb      	ldr	r3, [r7, #12]
 800d2ca:	88fa      	ldrh	r2, [r7, #6]
 800d2cc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	689b      	ldr	r3, [r3, #8]
 800d2d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d2d8:	d108      	bne.n	800d2ec <HAL_UART_Transmit+0x84>
 800d2da:	68fb      	ldr	r3, [r7, #12]
 800d2dc:	691b      	ldr	r3, [r3, #16]
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d104      	bne.n	800d2ec <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800d2e2:	2300      	movs	r3, #0
 800d2e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800d2e6:	68bb      	ldr	r3, [r7, #8]
 800d2e8:	61bb      	str	r3, [r7, #24]
 800d2ea:	e003      	b.n	800d2f4 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800d2ec:	68bb      	ldr	r3, [r7, #8]
 800d2ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d2f0:	2300      	movs	r3, #0
 800d2f2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	2200      	movs	r2, #0
 800d2f8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800d2fc:	e02c      	b.n	800d358 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d2fe:	683b      	ldr	r3, [r7, #0]
 800d300:	9300      	str	r3, [sp, #0]
 800d302:	697b      	ldr	r3, [r7, #20]
 800d304:	2200      	movs	r2, #0
 800d306:	2180      	movs	r1, #128	; 0x80
 800d308:	68f8      	ldr	r0, [r7, #12]
 800d30a:	f001 faae 	bl	800e86a <UART_WaitOnFlagUntilTimeout>
 800d30e:	4603      	mov	r3, r0
 800d310:	2b00      	cmp	r3, #0
 800d312:	d001      	beq.n	800d318 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800d314:	2303      	movs	r3, #3
 800d316:	e039      	b.n	800d38c <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800d318:	69fb      	ldr	r3, [r7, #28]
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d10b      	bne.n	800d336 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d31e:	69bb      	ldr	r3, [r7, #24]
 800d320:	881b      	ldrh	r3, [r3, #0]
 800d322:	461a      	mov	r2, r3
 800d324:	68fb      	ldr	r3, [r7, #12]
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d32c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800d32e:	69bb      	ldr	r3, [r7, #24]
 800d330:	3302      	adds	r3, #2
 800d332:	61bb      	str	r3, [r7, #24]
 800d334:	e007      	b.n	800d346 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800d336:	69fb      	ldr	r3, [r7, #28]
 800d338:	781a      	ldrb	r2, [r3, #0]
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800d340:	69fb      	ldr	r3, [r7, #28]
 800d342:	3301      	adds	r3, #1
 800d344:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800d34c:	b29b      	uxth	r3, r3
 800d34e:	3b01      	subs	r3, #1
 800d350:	b29a      	uxth	r2, r3
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800d358:	68fb      	ldr	r3, [r7, #12]
 800d35a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800d35e:	b29b      	uxth	r3, r3
 800d360:	2b00      	cmp	r3, #0
 800d362:	d1cc      	bne.n	800d2fe <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d364:	683b      	ldr	r3, [r7, #0]
 800d366:	9300      	str	r3, [sp, #0]
 800d368:	697b      	ldr	r3, [r7, #20]
 800d36a:	2200      	movs	r2, #0
 800d36c:	2140      	movs	r1, #64	; 0x40
 800d36e:	68f8      	ldr	r0, [r7, #12]
 800d370:	f001 fa7b 	bl	800e86a <UART_WaitOnFlagUntilTimeout>
 800d374:	4603      	mov	r3, r0
 800d376:	2b00      	cmp	r3, #0
 800d378:	d001      	beq.n	800d37e <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800d37a:	2303      	movs	r3, #3
 800d37c:	e006      	b.n	800d38c <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	2220      	movs	r2, #32
 800d382:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800d386:	2300      	movs	r3, #0
 800d388:	e000      	b.n	800d38c <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800d38a:	2302      	movs	r3, #2
  }
}
 800d38c:	4618      	mov	r0, r3
 800d38e:	3720      	adds	r7, #32
 800d390:	46bd      	mov	sp, r7
 800d392:	bd80      	pop	{r7, pc}

0800d394 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d394:	b580      	push	{r7, lr}
 800d396:	b08a      	sub	sp, #40	; 0x28
 800d398:	af00      	add	r7, sp, #0
 800d39a:	60f8      	str	r0, [r7, #12]
 800d39c:	60b9      	str	r1, [r7, #8]
 800d39e:	4613      	mov	r3, r2
 800d3a0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d3a2:	68fb      	ldr	r3, [r7, #12]
 800d3a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d3a8:	2b20      	cmp	r3, #32
 800d3aa:	d142      	bne.n	800d432 <HAL_UART_Receive_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800d3ac:	68bb      	ldr	r3, [r7, #8]
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d002      	beq.n	800d3b8 <HAL_UART_Receive_DMA+0x24>
 800d3b2:	88fb      	ldrh	r3, [r7, #6]
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d101      	bne.n	800d3bc <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800d3b8:	2301      	movs	r3, #1
 800d3ba:	e03b      	b.n	800d434 <HAL_UART_Receive_DMA+0xa0>
    }

    __HAL_LOCK(huart);
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d3c2:	2b01      	cmp	r3, #1
 800d3c4:	d101      	bne.n	800d3ca <HAL_UART_Receive_DMA+0x36>
 800d3c6:	2302      	movs	r3, #2
 800d3c8:	e034      	b.n	800d434 <HAL_UART_Receive_DMA+0xa0>
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	2201      	movs	r2, #1
 800d3ce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d3d2:	68fb      	ldr	r3, [r7, #12]
 800d3d4:	2200      	movs	r2, #0
 800d3d6:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	4a17      	ldr	r2, [pc, #92]	; (800d43c <HAL_UART_Receive_DMA+0xa8>)
 800d3de:	4293      	cmp	r3, r2
 800d3e0:	d01f      	beq.n	800d422 <HAL_UART_Receive_DMA+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	685b      	ldr	r3, [r3, #4]
 800d3e8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d018      	beq.n	800d422 <HAL_UART_Receive_DMA+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3f6:	697b      	ldr	r3, [r7, #20]
 800d3f8:	e853 3f00 	ldrex	r3, [r3]
 800d3fc:	613b      	str	r3, [r7, #16]
   return(result);
 800d3fe:	693b      	ldr	r3, [r7, #16]
 800d400:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d404:	627b      	str	r3, [r7, #36]	; 0x24
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	461a      	mov	r2, r3
 800d40c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d40e:	623b      	str	r3, [r7, #32]
 800d410:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d412:	69f9      	ldr	r1, [r7, #28]
 800d414:	6a3a      	ldr	r2, [r7, #32]
 800d416:	e841 2300 	strex	r3, r2, [r1]
 800d41a:	61bb      	str	r3, [r7, #24]
   return(result);
 800d41c:	69bb      	ldr	r3, [r7, #24]
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d1e6      	bne.n	800d3f0 <HAL_UART_Receive_DMA+0x5c>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800d422:	88fb      	ldrh	r3, [r7, #6]
 800d424:	461a      	mov	r2, r3
 800d426:	68b9      	ldr	r1, [r7, #8]
 800d428:	68f8      	ldr	r0, [r7, #12]
 800d42a:	f001 fae7 	bl	800e9fc <UART_Start_Receive_DMA>
 800d42e:	4603      	mov	r3, r0
 800d430:	e000      	b.n	800d434 <HAL_UART_Receive_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800d432:	2302      	movs	r3, #2
  }
}
 800d434:	4618      	mov	r0, r3
 800d436:	3728      	adds	r7, #40	; 0x28
 800d438:	46bd      	mov	sp, r7
 800d43a:	bd80      	pop	{r7, pc}
 800d43c:	58000c00 	.word	0x58000c00

0800d440 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d440:	b580      	push	{r7, lr}
 800d442:	b0ba      	sub	sp, #232	; 0xe8
 800d444:	af00      	add	r7, sp, #0
 800d446:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	681b      	ldr	r3, [r3, #0]
 800d44c:	69db      	ldr	r3, [r3, #28]
 800d44e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	681b      	ldr	r3, [r3, #0]
 800d460:	689b      	ldr	r3, [r3, #8]
 800d462:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d466:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800d46a:	f640 030f 	movw	r3, #2063	; 0x80f
 800d46e:	4013      	ands	r3, r2
 800d470:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800d474:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d11b      	bne.n	800d4b4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d47c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d480:	f003 0320 	and.w	r3, r3, #32
 800d484:	2b00      	cmp	r3, #0
 800d486:	d015      	beq.n	800d4b4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d488:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d48c:	f003 0320 	and.w	r3, r3, #32
 800d490:	2b00      	cmp	r3, #0
 800d492:	d105      	bne.n	800d4a0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d494:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d498:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	d009      	beq.n	800d4b4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	f000 835a 	beq.w	800db5e <HAL_UART_IRQHandler+0x71e>
      {
        huart->RxISR(huart);
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d4ae:	6878      	ldr	r0, [r7, #4]
 800d4b0:	4798      	blx	r3
      }
      return;
 800d4b2:	e354      	b.n	800db5e <HAL_UART_IRQHandler+0x71e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800d4b4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	f000 811f 	beq.w	800d6fc <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800d4be:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800d4c2:	4b8b      	ldr	r3, [pc, #556]	; (800d6f0 <HAL_UART_IRQHandler+0x2b0>)
 800d4c4:	4013      	ands	r3, r2
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d106      	bne.n	800d4d8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800d4ca:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800d4ce:	4b89      	ldr	r3, [pc, #548]	; (800d6f4 <HAL_UART_IRQHandler+0x2b4>)
 800d4d0:	4013      	ands	r3, r2
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	f000 8112 	beq.w	800d6fc <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d4d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d4dc:	f003 0301 	and.w	r3, r3, #1
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d011      	beq.n	800d508 <HAL_UART_IRQHandler+0xc8>
 800d4e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d4e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d00b      	beq.n	800d508 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	2201      	movs	r2, #1
 800d4f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d4fe:	f043 0201 	orr.w	r2, r3, #1
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d508:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d50c:	f003 0302 	and.w	r3, r3, #2
 800d510:	2b00      	cmp	r3, #0
 800d512:	d011      	beq.n	800d538 <HAL_UART_IRQHandler+0xf8>
 800d514:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d518:	f003 0301 	and.w	r3, r3, #1
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d00b      	beq.n	800d538 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	2202      	movs	r2, #2
 800d526:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d52e:	f043 0204 	orr.w	r2, r3, #4
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d538:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d53c:	f003 0304 	and.w	r3, r3, #4
 800d540:	2b00      	cmp	r3, #0
 800d542:	d011      	beq.n	800d568 <HAL_UART_IRQHandler+0x128>
 800d544:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d548:	f003 0301 	and.w	r3, r3, #1
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d00b      	beq.n	800d568 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	2204      	movs	r2, #4
 800d556:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d55e:	f043 0202 	orr.w	r2, r3, #2
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800d568:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d56c:	f003 0308 	and.w	r3, r3, #8
 800d570:	2b00      	cmp	r3, #0
 800d572:	d017      	beq.n	800d5a4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d574:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d578:	f003 0320 	and.w	r3, r3, #32
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d105      	bne.n	800d58c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800d580:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800d584:	4b5a      	ldr	r3, [pc, #360]	; (800d6f0 <HAL_UART_IRQHandler+0x2b0>)
 800d586:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d00b      	beq.n	800d5a4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	681b      	ldr	r3, [r3, #0]
 800d590:	2208      	movs	r2, #8
 800d592:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d59a:	f043 0208 	orr.w	r2, r3, #8
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800d5a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d5a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d012      	beq.n	800d5d6 <HAL_UART_IRQHandler+0x196>
 800d5b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d5b4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d00c      	beq.n	800d5d6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	681b      	ldr	r3, [r3, #0]
 800d5c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d5c4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d5cc:	f043 0220 	orr.w	r2, r3, #32
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	f000 82c0 	beq.w	800db62 <HAL_UART_IRQHandler+0x722>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d5e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d5e6:	f003 0320 	and.w	r3, r3, #32
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d013      	beq.n	800d616 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d5ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d5f2:	f003 0320 	and.w	r3, r3, #32
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d105      	bne.n	800d606 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d5fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800d5fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d602:	2b00      	cmp	r3, #0
 800d604:	d007      	beq.n	800d616 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	d003      	beq.n	800d616 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d612:	6878      	ldr	r0, [r7, #4]
 800d614:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d61c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	681b      	ldr	r3, [r3, #0]
 800d624:	689b      	ldr	r3, [r3, #8]
 800d626:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d62a:	2b40      	cmp	r3, #64	; 0x40
 800d62c:	d005      	beq.n	800d63a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800d62e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800d632:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d636:	2b00      	cmp	r3, #0
 800d638:	d04f      	beq.n	800d6da <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d63a:	6878      	ldr	r0, [r7, #4]
 800d63c:	f001 fac8 	bl	800ebd0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	689b      	ldr	r3, [r3, #8]
 800d646:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d64a:	2b40      	cmp	r3, #64	; 0x40
 800d64c:	d141      	bne.n	800d6d2 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	681b      	ldr	r3, [r3, #0]
 800d652:	3308      	adds	r3, #8
 800d654:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d658:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800d65c:	e853 3f00 	ldrex	r3, [r3]
 800d660:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800d664:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d668:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d66c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	681b      	ldr	r3, [r3, #0]
 800d674:	3308      	adds	r3, #8
 800d676:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800d67a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800d67e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d682:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800d686:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800d68a:	e841 2300 	strex	r3, r2, [r1]
 800d68e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800d692:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800d696:	2b00      	cmp	r3, #0
 800d698:	d1d9      	bne.n	800d64e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d69e:	2b00      	cmp	r3, #0
 800d6a0:	d013      	beq.n	800d6ca <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d6a6:	4a14      	ldr	r2, [pc, #80]	; (800d6f8 <HAL_UART_IRQHandler+0x2b8>)
 800d6a8:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d6ae:	4618      	mov	r0, r3
 800d6b0:	f7f8 f98e 	bl	80059d0 <HAL_DMA_Abort_IT>
 800d6b4:	4603      	mov	r3, r0
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d017      	beq.n	800d6ea <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d6be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d6c0:	687a      	ldr	r2, [r7, #4]
 800d6c2:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800d6c4:	4610      	mov	r0, r2
 800d6c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d6c8:	e00f      	b.n	800d6ea <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d6ca:	6878      	ldr	r0, [r7, #4]
 800d6cc:	f000 fa6a 	bl	800dba4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d6d0:	e00b      	b.n	800d6ea <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d6d2:	6878      	ldr	r0, [r7, #4]
 800d6d4:	f000 fa66 	bl	800dba4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d6d8:	e007      	b.n	800d6ea <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d6da:	6878      	ldr	r0, [r7, #4]
 800d6dc:	f000 fa62 	bl	800dba4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	2200      	movs	r2, #0
 800d6e4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800d6e8:	e23b      	b.n	800db62 <HAL_UART_IRQHandler+0x722>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d6ea:	bf00      	nop
    return;
 800d6ec:	e239      	b.n	800db62 <HAL_UART_IRQHandler+0x722>
 800d6ee:	bf00      	nop
 800d6f0:	10000001 	.word	0x10000001
 800d6f4:	04000120 	.word	0x04000120
 800d6f8:	0800ee77 	.word	0x0800ee77

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d700:	2b01      	cmp	r3, #1
 800d702:	f040 81ce 	bne.w	800daa2 <HAL_UART_IRQHandler+0x662>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800d706:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800d70a:	f003 0310 	and.w	r3, r3, #16
 800d70e:	2b00      	cmp	r3, #0
 800d710:	f000 81c7 	beq.w	800daa2 <HAL_UART_IRQHandler+0x662>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800d714:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800d718:	f003 0310 	and.w	r3, r3, #16
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	f000 81c0 	beq.w	800daa2 <HAL_UART_IRQHandler+0x662>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	2210      	movs	r2, #16
 800d728:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	689b      	ldr	r3, [r3, #8]
 800d730:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d734:	2b40      	cmp	r3, #64	; 0x40
 800d736:	f040 813b 	bne.w	800d9b0 <HAL_UART_IRQHandler+0x570>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	4a8b      	ldr	r2, [pc, #556]	; (800d970 <HAL_UART_IRQHandler+0x530>)
 800d742:	4293      	cmp	r3, r2
 800d744:	d059      	beq.n	800d7fa <HAL_UART_IRQHandler+0x3ba>
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	4a89      	ldr	r2, [pc, #548]	; (800d974 <HAL_UART_IRQHandler+0x534>)
 800d74e:	4293      	cmp	r3, r2
 800d750:	d053      	beq.n	800d7fa <HAL_UART_IRQHandler+0x3ba>
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	4a87      	ldr	r2, [pc, #540]	; (800d978 <HAL_UART_IRQHandler+0x538>)
 800d75a:	4293      	cmp	r3, r2
 800d75c:	d04d      	beq.n	800d7fa <HAL_UART_IRQHandler+0x3ba>
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	4a85      	ldr	r2, [pc, #532]	; (800d97c <HAL_UART_IRQHandler+0x53c>)
 800d766:	4293      	cmp	r3, r2
 800d768:	d047      	beq.n	800d7fa <HAL_UART_IRQHandler+0x3ba>
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d76e:	681b      	ldr	r3, [r3, #0]
 800d770:	4a83      	ldr	r2, [pc, #524]	; (800d980 <HAL_UART_IRQHandler+0x540>)
 800d772:	4293      	cmp	r3, r2
 800d774:	d041      	beq.n	800d7fa <HAL_UART_IRQHandler+0x3ba>
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	4a81      	ldr	r2, [pc, #516]	; (800d984 <HAL_UART_IRQHandler+0x544>)
 800d77e:	4293      	cmp	r3, r2
 800d780:	d03b      	beq.n	800d7fa <HAL_UART_IRQHandler+0x3ba>
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	4a7f      	ldr	r2, [pc, #508]	; (800d988 <HAL_UART_IRQHandler+0x548>)
 800d78a:	4293      	cmp	r3, r2
 800d78c:	d035      	beq.n	800d7fa <HAL_UART_IRQHandler+0x3ba>
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d792:	681b      	ldr	r3, [r3, #0]
 800d794:	4a7d      	ldr	r2, [pc, #500]	; (800d98c <HAL_UART_IRQHandler+0x54c>)
 800d796:	4293      	cmp	r3, r2
 800d798:	d02f      	beq.n	800d7fa <HAL_UART_IRQHandler+0x3ba>
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	4a7b      	ldr	r2, [pc, #492]	; (800d990 <HAL_UART_IRQHandler+0x550>)
 800d7a2:	4293      	cmp	r3, r2
 800d7a4:	d029      	beq.n	800d7fa <HAL_UART_IRQHandler+0x3ba>
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d7aa:	681b      	ldr	r3, [r3, #0]
 800d7ac:	4a79      	ldr	r2, [pc, #484]	; (800d994 <HAL_UART_IRQHandler+0x554>)
 800d7ae:	4293      	cmp	r3, r2
 800d7b0:	d023      	beq.n	800d7fa <HAL_UART_IRQHandler+0x3ba>
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d7b6:	681b      	ldr	r3, [r3, #0]
 800d7b8:	4a77      	ldr	r2, [pc, #476]	; (800d998 <HAL_UART_IRQHandler+0x558>)
 800d7ba:	4293      	cmp	r3, r2
 800d7bc:	d01d      	beq.n	800d7fa <HAL_UART_IRQHandler+0x3ba>
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	4a75      	ldr	r2, [pc, #468]	; (800d99c <HAL_UART_IRQHandler+0x55c>)
 800d7c6:	4293      	cmp	r3, r2
 800d7c8:	d017      	beq.n	800d7fa <HAL_UART_IRQHandler+0x3ba>
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	4a73      	ldr	r2, [pc, #460]	; (800d9a0 <HAL_UART_IRQHandler+0x560>)
 800d7d2:	4293      	cmp	r3, r2
 800d7d4:	d011      	beq.n	800d7fa <HAL_UART_IRQHandler+0x3ba>
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	4a71      	ldr	r2, [pc, #452]	; (800d9a4 <HAL_UART_IRQHandler+0x564>)
 800d7de:	4293      	cmp	r3, r2
 800d7e0:	d00b      	beq.n	800d7fa <HAL_UART_IRQHandler+0x3ba>
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	4a6f      	ldr	r2, [pc, #444]	; (800d9a8 <HAL_UART_IRQHandler+0x568>)
 800d7ea:	4293      	cmp	r3, r2
 800d7ec:	d005      	beq.n	800d7fa <HAL_UART_IRQHandler+0x3ba>
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	4a6d      	ldr	r2, [pc, #436]	; (800d9ac <HAL_UART_IRQHandler+0x56c>)
 800d7f6:	4293      	cmp	r3, r2
 800d7f8:	d105      	bne.n	800d806 <HAL_UART_IRQHandler+0x3c6>
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d7fe:	681b      	ldr	r3, [r3, #0]
 800d800:	685b      	ldr	r3, [r3, #4]
 800d802:	b29b      	uxth	r3, r3
 800d804:	e004      	b.n	800d810 <HAL_UART_IRQHandler+0x3d0>
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	685b      	ldr	r3, [r3, #4]
 800d80e:	b29b      	uxth	r3, r3
 800d810:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800d814:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800d818:	2b00      	cmp	r3, #0
 800d81a:	f000 81a4 	beq.w	800db66 <HAL_UART_IRQHandler+0x726>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d824:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800d828:	429a      	cmp	r2, r3
 800d82a:	f080 819c 	bcs.w	800db66 <HAL_UART_IRQHandler+0x726>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800d834:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d83c:	69db      	ldr	r3, [r3, #28]
 800d83e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d842:	f000 8086 	beq.w	800d952 <HAL_UART_IRQHandler+0x512>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d84e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800d852:	e853 3f00 	ldrex	r3, [r3]
 800d856:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800d85a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d85e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d862:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	461a      	mov	r2, r3
 800d86c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800d870:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800d874:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d878:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800d87c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800d880:	e841 2300 	strex	r3, r2, [r1]
 800d884:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800d888:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	d1da      	bne.n	800d846 <HAL_UART_IRQHandler+0x406>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	681b      	ldr	r3, [r3, #0]
 800d894:	3308      	adds	r3, #8
 800d896:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d898:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d89a:	e853 3f00 	ldrex	r3, [r3]
 800d89e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800d8a0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d8a2:	f023 0301 	bic.w	r3, r3, #1
 800d8a6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	3308      	adds	r3, #8
 800d8b0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800d8b4:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800d8b8:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8ba:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800d8bc:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800d8c0:	e841 2300 	strex	r3, r2, [r1]
 800d8c4:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800d8c6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	d1e1      	bne.n	800d890 <HAL_UART_IRQHandler+0x450>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	681b      	ldr	r3, [r3, #0]
 800d8d0:	3308      	adds	r3, #8
 800d8d2:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8d4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d8d6:	e853 3f00 	ldrex	r3, [r3]
 800d8da:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800d8dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d8de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d8e2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	3308      	adds	r3, #8
 800d8ec:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800d8f0:	66fa      	str	r2, [r7, #108]	; 0x6c
 800d8f2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8f4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800d8f6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800d8f8:	e841 2300 	strex	r3, r2, [r1]
 800d8fc:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800d8fe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d900:	2b00      	cmp	r3, #0
 800d902:	d1e3      	bne.n	800d8cc <HAL_UART_IRQHandler+0x48c>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	2220      	movs	r2, #32
 800d908:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	2200      	movs	r2, #0
 800d910:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d918:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d91a:	e853 3f00 	ldrex	r3, [r3]
 800d91e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800d920:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d922:	f023 0310 	bic.w	r3, r3, #16
 800d926:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	681b      	ldr	r3, [r3, #0]
 800d92e:	461a      	mov	r2, r3
 800d930:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d934:	65bb      	str	r3, [r7, #88]	; 0x58
 800d936:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d938:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d93a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800d93c:	e841 2300 	strex	r3, r2, [r1]
 800d940:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800d942:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d944:	2b00      	cmp	r3, #0
 800d946:	d1e4      	bne.n	800d912 <HAL_UART_IRQHandler+0x4d2>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d94c:	4618      	mov	r0, r3
 800d94e:	f7f7 fd21 	bl	8005394 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d95e:	b29b      	uxth	r3, r3
 800d960:	1ad3      	subs	r3, r2, r3
 800d962:	b29b      	uxth	r3, r3
 800d964:	4619      	mov	r1, r3
 800d966:	6878      	ldr	r0, [r7, #4]
 800d968:	f000 f926 	bl	800dbb8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800d96c:	e0fb      	b.n	800db66 <HAL_UART_IRQHandler+0x726>
 800d96e:	bf00      	nop
 800d970:	40020010 	.word	0x40020010
 800d974:	40020028 	.word	0x40020028
 800d978:	40020040 	.word	0x40020040
 800d97c:	40020058 	.word	0x40020058
 800d980:	40020070 	.word	0x40020070
 800d984:	40020088 	.word	0x40020088
 800d988:	400200a0 	.word	0x400200a0
 800d98c:	400200b8 	.word	0x400200b8
 800d990:	40020410 	.word	0x40020410
 800d994:	40020428 	.word	0x40020428
 800d998:	40020440 	.word	0x40020440
 800d99c:	40020458 	.word	0x40020458
 800d9a0:	40020470 	.word	0x40020470
 800d9a4:	40020488 	.word	0x40020488
 800d9a8:	400204a0 	.word	0x400204a0
 800d9ac:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d9bc:	b29b      	uxth	r3, r3
 800d9be:	1ad3      	subs	r3, r2, r3
 800d9c0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d9ca:	b29b      	uxth	r3, r3
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	f000 80cc 	beq.w	800db6a <HAL_UART_IRQHandler+0x72a>
          && (nb_rx_data > 0U))
 800d9d2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	f000 80c7 	beq.w	800db6a <HAL_UART_IRQHandler+0x72a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	681b      	ldr	r3, [r3, #0]
 800d9e0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9e4:	e853 3f00 	ldrex	r3, [r3]
 800d9e8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800d9ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d9ec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800d9f0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	681b      	ldr	r3, [r3, #0]
 800d9f8:	461a      	mov	r2, r3
 800d9fa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800d9fe:	647b      	str	r3, [r7, #68]	; 0x44
 800da00:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da02:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800da04:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800da06:	e841 2300 	strex	r3, r2, [r1]
 800da0a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800da0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d1e4      	bne.n	800d9dc <HAL_UART_IRQHandler+0x59c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	681b      	ldr	r3, [r3, #0]
 800da16:	3308      	adds	r3, #8
 800da18:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da1c:	e853 3f00 	ldrex	r3, [r3]
 800da20:	623b      	str	r3, [r7, #32]
   return(result);
 800da22:	6a3a      	ldr	r2, [r7, #32]
 800da24:	4b54      	ldr	r3, [pc, #336]	; (800db78 <HAL_UART_IRQHandler+0x738>)
 800da26:	4013      	ands	r3, r2
 800da28:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	681b      	ldr	r3, [r3, #0]
 800da30:	3308      	adds	r3, #8
 800da32:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800da36:	633a      	str	r2, [r7, #48]	; 0x30
 800da38:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da3a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800da3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800da3e:	e841 2300 	strex	r3, r2, [r1]
 800da42:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800da44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da46:	2b00      	cmp	r3, #0
 800da48:	d1e3      	bne.n	800da12 <HAL_UART_IRQHandler+0x5d2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	2220      	movs	r2, #32
 800da4e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	2200      	movs	r2, #0
 800da56:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	2200      	movs	r2, #0
 800da5c:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da64:	693b      	ldr	r3, [r7, #16]
 800da66:	e853 3f00 	ldrex	r3, [r3]
 800da6a:	60fb      	str	r3, [r7, #12]
   return(result);
 800da6c:	68fb      	ldr	r3, [r7, #12]
 800da6e:	f023 0310 	bic.w	r3, r3, #16
 800da72:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	681b      	ldr	r3, [r3, #0]
 800da7a:	461a      	mov	r2, r3
 800da7c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800da80:	61fb      	str	r3, [r7, #28]
 800da82:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da84:	69b9      	ldr	r1, [r7, #24]
 800da86:	69fa      	ldr	r2, [r7, #28]
 800da88:	e841 2300 	strex	r3, r2, [r1]
 800da8c:	617b      	str	r3, [r7, #20]
   return(result);
 800da8e:	697b      	ldr	r3, [r7, #20]
 800da90:	2b00      	cmp	r3, #0
 800da92:	d1e4      	bne.n	800da5e <HAL_UART_IRQHandler+0x61e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800da94:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800da98:	4619      	mov	r1, r3
 800da9a:	6878      	ldr	r0, [r7, #4]
 800da9c:	f000 f88c 	bl	800dbb8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800daa0:	e063      	b.n	800db6a <HAL_UART_IRQHandler+0x72a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800daa2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800daa6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800daaa:	2b00      	cmp	r3, #0
 800daac:	d00e      	beq.n	800dacc <HAL_UART_IRQHandler+0x68c>
 800daae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dab2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d008      	beq.n	800dacc <HAL_UART_IRQHandler+0x68c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800dac2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800dac4:	6878      	ldr	r0, [r7, #4]
 800dac6:	f001 fa17 	bl	800eef8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800daca:	e051      	b.n	800db70 <HAL_UART_IRQHandler+0x730>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800dacc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800dad0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d014      	beq.n	800db02 <HAL_UART_IRQHandler+0x6c2>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800dad8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800dadc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d105      	bne.n	800daf0 <HAL_UART_IRQHandler+0x6b0>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800dae4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800dae8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800daec:	2b00      	cmp	r3, #0
 800daee:	d008      	beq.n	800db02 <HAL_UART_IRQHandler+0x6c2>
  {
    if (huart->TxISR != NULL)
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d03a      	beq.n	800db6e <HAL_UART_IRQHandler+0x72e>
    {
      huart->TxISR(huart);
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800dafc:	6878      	ldr	r0, [r7, #4]
 800dafe:	4798      	blx	r3
    }
    return;
 800db00:	e035      	b.n	800db6e <HAL_UART_IRQHandler+0x72e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800db02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800db06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d009      	beq.n	800db22 <HAL_UART_IRQHandler+0x6e2>
 800db0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800db12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800db16:	2b00      	cmp	r3, #0
 800db18:	d003      	beq.n	800db22 <HAL_UART_IRQHandler+0x6e2>
  {
    UART_EndTransmit_IT(huart);
 800db1a:	6878      	ldr	r0, [r7, #4]
 800db1c:	f001 f9c1 	bl	800eea2 <UART_EndTransmit_IT>
    return;
 800db20:	e026      	b.n	800db70 <HAL_UART_IRQHandler+0x730>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800db22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800db26:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d009      	beq.n	800db42 <HAL_UART_IRQHandler+0x702>
 800db2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800db32:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800db36:	2b00      	cmp	r3, #0
 800db38:	d003      	beq.n	800db42 <HAL_UART_IRQHandler+0x702>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800db3a:	6878      	ldr	r0, [r7, #4]
 800db3c:	f001 f9f0 	bl	800ef20 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800db40:	e016      	b.n	800db70 <HAL_UART_IRQHandler+0x730>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800db42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800db46:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d010      	beq.n	800db70 <HAL_UART_IRQHandler+0x730>
 800db4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800db52:	2b00      	cmp	r3, #0
 800db54:	da0c      	bge.n	800db70 <HAL_UART_IRQHandler+0x730>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800db56:	6878      	ldr	r0, [r7, #4]
 800db58:	f001 f9d8 	bl	800ef0c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800db5c:	e008      	b.n	800db70 <HAL_UART_IRQHandler+0x730>
      return;
 800db5e:	bf00      	nop
 800db60:	e006      	b.n	800db70 <HAL_UART_IRQHandler+0x730>
    return;
 800db62:	bf00      	nop
 800db64:	e004      	b.n	800db70 <HAL_UART_IRQHandler+0x730>
      return;
 800db66:	bf00      	nop
 800db68:	e002      	b.n	800db70 <HAL_UART_IRQHandler+0x730>
      return;
 800db6a:	bf00      	nop
 800db6c:	e000      	b.n	800db70 <HAL_UART_IRQHandler+0x730>
    return;
 800db6e:	bf00      	nop
  }
}
 800db70:	37e8      	adds	r7, #232	; 0xe8
 800db72:	46bd      	mov	sp, r7
 800db74:	bd80      	pop	{r7, pc}
 800db76:	bf00      	nop
 800db78:	effffffe 	.word	0xeffffffe

0800db7c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800db7c:	b480      	push	{r7}
 800db7e:	b083      	sub	sp, #12
 800db80:	af00      	add	r7, sp, #0
 800db82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800db84:	bf00      	nop
 800db86:	370c      	adds	r7, #12
 800db88:	46bd      	mov	sp, r7
 800db8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db8e:	4770      	bx	lr

0800db90 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800db90:	b480      	push	{r7}
 800db92:	b083      	sub	sp, #12
 800db94:	af00      	add	r7, sp, #0
 800db96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800db98:	bf00      	nop
 800db9a:	370c      	adds	r7, #12
 800db9c:	46bd      	mov	sp, r7
 800db9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dba2:	4770      	bx	lr

0800dba4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800dba4:	b480      	push	{r7}
 800dba6:	b083      	sub	sp, #12
 800dba8:	af00      	add	r7, sp, #0
 800dbaa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800dbac:	bf00      	nop
 800dbae:	370c      	adds	r7, #12
 800dbb0:	46bd      	mov	sp, r7
 800dbb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbb6:	4770      	bx	lr

0800dbb8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800dbb8:	b480      	push	{r7}
 800dbba:	b083      	sub	sp, #12
 800dbbc:	af00      	add	r7, sp, #0
 800dbbe:	6078      	str	r0, [r7, #4]
 800dbc0:	460b      	mov	r3, r1
 800dbc2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800dbc4:	bf00      	nop
 800dbc6:	370c      	adds	r7, #12
 800dbc8:	46bd      	mov	sp, r7
 800dbca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbce:	4770      	bx	lr

0800dbd0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800dbd0:	b5b0      	push	{r4, r5, r7, lr}
 800dbd2:	b08e      	sub	sp, #56	; 0x38
 800dbd4:	af00      	add	r7, sp, #0
 800dbd6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800dbd8:	2300      	movs	r3, #0
 800dbda:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	689a      	ldr	r2, [r3, #8]
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	691b      	ldr	r3, [r3, #16]
 800dbe6:	431a      	orrs	r2, r3
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	695b      	ldr	r3, [r3, #20]
 800dbec:	431a      	orrs	r2, r3
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	69db      	ldr	r3, [r3, #28]
 800dbf2:	4313      	orrs	r3, r2
 800dbf4:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	681b      	ldr	r3, [r3, #0]
 800dbfa:	681a      	ldr	r2, [r3, #0]
 800dbfc:	4bbf      	ldr	r3, [pc, #764]	; (800defc <UART_SetConfig+0x32c>)
 800dbfe:	4013      	ands	r3, r2
 800dc00:	687a      	ldr	r2, [r7, #4]
 800dc02:	6812      	ldr	r2, [r2, #0]
 800dc04:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800dc06:	430b      	orrs	r3, r1
 800dc08:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800dc0a:	687b      	ldr	r3, [r7, #4]
 800dc0c:	681b      	ldr	r3, [r3, #0]
 800dc0e:	685b      	ldr	r3, [r3, #4]
 800dc10:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	68da      	ldr	r2, [r3, #12]
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	430a      	orrs	r2, r1
 800dc1e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	699b      	ldr	r3, [r3, #24]
 800dc24:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	4ab5      	ldr	r2, [pc, #724]	; (800df00 <UART_SetConfig+0x330>)
 800dc2c:	4293      	cmp	r3, r2
 800dc2e:	d004      	beq.n	800dc3a <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	6a1b      	ldr	r3, [r3, #32]
 800dc34:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800dc36:	4313      	orrs	r3, r2
 800dc38:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	681b      	ldr	r3, [r3, #0]
 800dc3e:	689a      	ldr	r2, [r3, #8]
 800dc40:	4bb0      	ldr	r3, [pc, #704]	; (800df04 <UART_SetConfig+0x334>)
 800dc42:	4013      	ands	r3, r2
 800dc44:	687a      	ldr	r2, [r7, #4]
 800dc46:	6812      	ldr	r2, [r2, #0]
 800dc48:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800dc4a:	430b      	orrs	r3, r1
 800dc4c:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	681b      	ldr	r3, [r3, #0]
 800dc52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc54:	f023 010f 	bic.w	r1, r3, #15
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	430a      	orrs	r2, r1
 800dc62:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	4aa7      	ldr	r2, [pc, #668]	; (800df08 <UART_SetConfig+0x338>)
 800dc6a:	4293      	cmp	r3, r2
 800dc6c:	d176      	bne.n	800dd5c <UART_SetConfig+0x18c>
 800dc6e:	4ba7      	ldr	r3, [pc, #668]	; (800df0c <UART_SetConfig+0x33c>)
 800dc70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dc72:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800dc76:	2b28      	cmp	r3, #40	; 0x28
 800dc78:	d86c      	bhi.n	800dd54 <UART_SetConfig+0x184>
 800dc7a:	a201      	add	r2, pc, #4	; (adr r2, 800dc80 <UART_SetConfig+0xb0>)
 800dc7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc80:	0800dd25 	.word	0x0800dd25
 800dc84:	0800dd55 	.word	0x0800dd55
 800dc88:	0800dd55 	.word	0x0800dd55
 800dc8c:	0800dd55 	.word	0x0800dd55
 800dc90:	0800dd55 	.word	0x0800dd55
 800dc94:	0800dd55 	.word	0x0800dd55
 800dc98:	0800dd55 	.word	0x0800dd55
 800dc9c:	0800dd55 	.word	0x0800dd55
 800dca0:	0800dd2d 	.word	0x0800dd2d
 800dca4:	0800dd55 	.word	0x0800dd55
 800dca8:	0800dd55 	.word	0x0800dd55
 800dcac:	0800dd55 	.word	0x0800dd55
 800dcb0:	0800dd55 	.word	0x0800dd55
 800dcb4:	0800dd55 	.word	0x0800dd55
 800dcb8:	0800dd55 	.word	0x0800dd55
 800dcbc:	0800dd55 	.word	0x0800dd55
 800dcc0:	0800dd35 	.word	0x0800dd35
 800dcc4:	0800dd55 	.word	0x0800dd55
 800dcc8:	0800dd55 	.word	0x0800dd55
 800dccc:	0800dd55 	.word	0x0800dd55
 800dcd0:	0800dd55 	.word	0x0800dd55
 800dcd4:	0800dd55 	.word	0x0800dd55
 800dcd8:	0800dd55 	.word	0x0800dd55
 800dcdc:	0800dd55 	.word	0x0800dd55
 800dce0:	0800dd3d 	.word	0x0800dd3d
 800dce4:	0800dd55 	.word	0x0800dd55
 800dce8:	0800dd55 	.word	0x0800dd55
 800dcec:	0800dd55 	.word	0x0800dd55
 800dcf0:	0800dd55 	.word	0x0800dd55
 800dcf4:	0800dd55 	.word	0x0800dd55
 800dcf8:	0800dd55 	.word	0x0800dd55
 800dcfc:	0800dd55 	.word	0x0800dd55
 800dd00:	0800dd45 	.word	0x0800dd45
 800dd04:	0800dd55 	.word	0x0800dd55
 800dd08:	0800dd55 	.word	0x0800dd55
 800dd0c:	0800dd55 	.word	0x0800dd55
 800dd10:	0800dd55 	.word	0x0800dd55
 800dd14:	0800dd55 	.word	0x0800dd55
 800dd18:	0800dd55 	.word	0x0800dd55
 800dd1c:	0800dd55 	.word	0x0800dd55
 800dd20:	0800dd4d 	.word	0x0800dd4d
 800dd24:	2301      	movs	r3, #1
 800dd26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800dd2a:	e222      	b.n	800e172 <UART_SetConfig+0x5a2>
 800dd2c:	2304      	movs	r3, #4
 800dd2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800dd32:	e21e      	b.n	800e172 <UART_SetConfig+0x5a2>
 800dd34:	2308      	movs	r3, #8
 800dd36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800dd3a:	e21a      	b.n	800e172 <UART_SetConfig+0x5a2>
 800dd3c:	2310      	movs	r3, #16
 800dd3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800dd42:	e216      	b.n	800e172 <UART_SetConfig+0x5a2>
 800dd44:	2320      	movs	r3, #32
 800dd46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800dd4a:	e212      	b.n	800e172 <UART_SetConfig+0x5a2>
 800dd4c:	2340      	movs	r3, #64	; 0x40
 800dd4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800dd52:	e20e      	b.n	800e172 <UART_SetConfig+0x5a2>
 800dd54:	2380      	movs	r3, #128	; 0x80
 800dd56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800dd5a:	e20a      	b.n	800e172 <UART_SetConfig+0x5a2>
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	4a6b      	ldr	r2, [pc, #428]	; (800df10 <UART_SetConfig+0x340>)
 800dd62:	4293      	cmp	r3, r2
 800dd64:	d130      	bne.n	800ddc8 <UART_SetConfig+0x1f8>
 800dd66:	4b69      	ldr	r3, [pc, #420]	; (800df0c <UART_SetConfig+0x33c>)
 800dd68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dd6a:	f003 0307 	and.w	r3, r3, #7
 800dd6e:	2b05      	cmp	r3, #5
 800dd70:	d826      	bhi.n	800ddc0 <UART_SetConfig+0x1f0>
 800dd72:	a201      	add	r2, pc, #4	; (adr r2, 800dd78 <UART_SetConfig+0x1a8>)
 800dd74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd78:	0800dd91 	.word	0x0800dd91
 800dd7c:	0800dd99 	.word	0x0800dd99
 800dd80:	0800dda1 	.word	0x0800dda1
 800dd84:	0800dda9 	.word	0x0800dda9
 800dd88:	0800ddb1 	.word	0x0800ddb1
 800dd8c:	0800ddb9 	.word	0x0800ddb9
 800dd90:	2300      	movs	r3, #0
 800dd92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800dd96:	e1ec      	b.n	800e172 <UART_SetConfig+0x5a2>
 800dd98:	2304      	movs	r3, #4
 800dd9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800dd9e:	e1e8      	b.n	800e172 <UART_SetConfig+0x5a2>
 800dda0:	2308      	movs	r3, #8
 800dda2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800dda6:	e1e4      	b.n	800e172 <UART_SetConfig+0x5a2>
 800dda8:	2310      	movs	r3, #16
 800ddaa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ddae:	e1e0      	b.n	800e172 <UART_SetConfig+0x5a2>
 800ddb0:	2320      	movs	r3, #32
 800ddb2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ddb6:	e1dc      	b.n	800e172 <UART_SetConfig+0x5a2>
 800ddb8:	2340      	movs	r3, #64	; 0x40
 800ddba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ddbe:	e1d8      	b.n	800e172 <UART_SetConfig+0x5a2>
 800ddc0:	2380      	movs	r3, #128	; 0x80
 800ddc2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ddc6:	e1d4      	b.n	800e172 <UART_SetConfig+0x5a2>
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	4a51      	ldr	r2, [pc, #324]	; (800df14 <UART_SetConfig+0x344>)
 800ddce:	4293      	cmp	r3, r2
 800ddd0:	d130      	bne.n	800de34 <UART_SetConfig+0x264>
 800ddd2:	4b4e      	ldr	r3, [pc, #312]	; (800df0c <UART_SetConfig+0x33c>)
 800ddd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ddd6:	f003 0307 	and.w	r3, r3, #7
 800ddda:	2b05      	cmp	r3, #5
 800dddc:	d826      	bhi.n	800de2c <UART_SetConfig+0x25c>
 800ddde:	a201      	add	r2, pc, #4	; (adr r2, 800dde4 <UART_SetConfig+0x214>)
 800dde0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dde4:	0800ddfd 	.word	0x0800ddfd
 800dde8:	0800de05 	.word	0x0800de05
 800ddec:	0800de0d 	.word	0x0800de0d
 800ddf0:	0800de15 	.word	0x0800de15
 800ddf4:	0800de1d 	.word	0x0800de1d
 800ddf8:	0800de25 	.word	0x0800de25
 800ddfc:	2300      	movs	r3, #0
 800ddfe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800de02:	e1b6      	b.n	800e172 <UART_SetConfig+0x5a2>
 800de04:	2304      	movs	r3, #4
 800de06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800de0a:	e1b2      	b.n	800e172 <UART_SetConfig+0x5a2>
 800de0c:	2308      	movs	r3, #8
 800de0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800de12:	e1ae      	b.n	800e172 <UART_SetConfig+0x5a2>
 800de14:	2310      	movs	r3, #16
 800de16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800de1a:	e1aa      	b.n	800e172 <UART_SetConfig+0x5a2>
 800de1c:	2320      	movs	r3, #32
 800de1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800de22:	e1a6      	b.n	800e172 <UART_SetConfig+0x5a2>
 800de24:	2340      	movs	r3, #64	; 0x40
 800de26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800de2a:	e1a2      	b.n	800e172 <UART_SetConfig+0x5a2>
 800de2c:	2380      	movs	r3, #128	; 0x80
 800de2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800de32:	e19e      	b.n	800e172 <UART_SetConfig+0x5a2>
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	4a37      	ldr	r2, [pc, #220]	; (800df18 <UART_SetConfig+0x348>)
 800de3a:	4293      	cmp	r3, r2
 800de3c:	d130      	bne.n	800dea0 <UART_SetConfig+0x2d0>
 800de3e:	4b33      	ldr	r3, [pc, #204]	; (800df0c <UART_SetConfig+0x33c>)
 800de40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800de42:	f003 0307 	and.w	r3, r3, #7
 800de46:	2b05      	cmp	r3, #5
 800de48:	d826      	bhi.n	800de98 <UART_SetConfig+0x2c8>
 800de4a:	a201      	add	r2, pc, #4	; (adr r2, 800de50 <UART_SetConfig+0x280>)
 800de4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de50:	0800de69 	.word	0x0800de69
 800de54:	0800de71 	.word	0x0800de71
 800de58:	0800de79 	.word	0x0800de79
 800de5c:	0800de81 	.word	0x0800de81
 800de60:	0800de89 	.word	0x0800de89
 800de64:	0800de91 	.word	0x0800de91
 800de68:	2300      	movs	r3, #0
 800de6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800de6e:	e180      	b.n	800e172 <UART_SetConfig+0x5a2>
 800de70:	2304      	movs	r3, #4
 800de72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800de76:	e17c      	b.n	800e172 <UART_SetConfig+0x5a2>
 800de78:	2308      	movs	r3, #8
 800de7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800de7e:	e178      	b.n	800e172 <UART_SetConfig+0x5a2>
 800de80:	2310      	movs	r3, #16
 800de82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800de86:	e174      	b.n	800e172 <UART_SetConfig+0x5a2>
 800de88:	2320      	movs	r3, #32
 800de8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800de8e:	e170      	b.n	800e172 <UART_SetConfig+0x5a2>
 800de90:	2340      	movs	r3, #64	; 0x40
 800de92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800de96:	e16c      	b.n	800e172 <UART_SetConfig+0x5a2>
 800de98:	2380      	movs	r3, #128	; 0x80
 800de9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800de9e:	e168      	b.n	800e172 <UART_SetConfig+0x5a2>
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	681b      	ldr	r3, [r3, #0]
 800dea4:	4a1d      	ldr	r2, [pc, #116]	; (800df1c <UART_SetConfig+0x34c>)
 800dea6:	4293      	cmp	r3, r2
 800dea8:	d142      	bne.n	800df30 <UART_SetConfig+0x360>
 800deaa:	4b18      	ldr	r3, [pc, #96]	; (800df0c <UART_SetConfig+0x33c>)
 800deac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800deae:	f003 0307 	and.w	r3, r3, #7
 800deb2:	2b05      	cmp	r3, #5
 800deb4:	d838      	bhi.n	800df28 <UART_SetConfig+0x358>
 800deb6:	a201      	add	r2, pc, #4	; (adr r2, 800debc <UART_SetConfig+0x2ec>)
 800deb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800debc:	0800ded5 	.word	0x0800ded5
 800dec0:	0800dedd 	.word	0x0800dedd
 800dec4:	0800dee5 	.word	0x0800dee5
 800dec8:	0800deed 	.word	0x0800deed
 800decc:	0800def5 	.word	0x0800def5
 800ded0:	0800df21 	.word	0x0800df21
 800ded4:	2300      	movs	r3, #0
 800ded6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800deda:	e14a      	b.n	800e172 <UART_SetConfig+0x5a2>
 800dedc:	2304      	movs	r3, #4
 800dede:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800dee2:	e146      	b.n	800e172 <UART_SetConfig+0x5a2>
 800dee4:	2308      	movs	r3, #8
 800dee6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800deea:	e142      	b.n	800e172 <UART_SetConfig+0x5a2>
 800deec:	2310      	movs	r3, #16
 800deee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800def2:	e13e      	b.n	800e172 <UART_SetConfig+0x5a2>
 800def4:	2320      	movs	r3, #32
 800def6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800defa:	e13a      	b.n	800e172 <UART_SetConfig+0x5a2>
 800defc:	cfff69f3 	.word	0xcfff69f3
 800df00:	58000c00 	.word	0x58000c00
 800df04:	11fff4ff 	.word	0x11fff4ff
 800df08:	40011000 	.word	0x40011000
 800df0c:	58024400 	.word	0x58024400
 800df10:	40004400 	.word	0x40004400
 800df14:	40004800 	.word	0x40004800
 800df18:	40004c00 	.word	0x40004c00
 800df1c:	40005000 	.word	0x40005000
 800df20:	2340      	movs	r3, #64	; 0x40
 800df22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800df26:	e124      	b.n	800e172 <UART_SetConfig+0x5a2>
 800df28:	2380      	movs	r3, #128	; 0x80
 800df2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800df2e:	e120      	b.n	800e172 <UART_SetConfig+0x5a2>
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	681b      	ldr	r3, [r3, #0]
 800df34:	4acc      	ldr	r2, [pc, #816]	; (800e268 <UART_SetConfig+0x698>)
 800df36:	4293      	cmp	r3, r2
 800df38:	d176      	bne.n	800e028 <UART_SetConfig+0x458>
 800df3a:	4bcc      	ldr	r3, [pc, #816]	; (800e26c <UART_SetConfig+0x69c>)
 800df3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800df3e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800df42:	2b28      	cmp	r3, #40	; 0x28
 800df44:	d86c      	bhi.n	800e020 <UART_SetConfig+0x450>
 800df46:	a201      	add	r2, pc, #4	; (adr r2, 800df4c <UART_SetConfig+0x37c>)
 800df48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df4c:	0800dff1 	.word	0x0800dff1
 800df50:	0800e021 	.word	0x0800e021
 800df54:	0800e021 	.word	0x0800e021
 800df58:	0800e021 	.word	0x0800e021
 800df5c:	0800e021 	.word	0x0800e021
 800df60:	0800e021 	.word	0x0800e021
 800df64:	0800e021 	.word	0x0800e021
 800df68:	0800e021 	.word	0x0800e021
 800df6c:	0800dff9 	.word	0x0800dff9
 800df70:	0800e021 	.word	0x0800e021
 800df74:	0800e021 	.word	0x0800e021
 800df78:	0800e021 	.word	0x0800e021
 800df7c:	0800e021 	.word	0x0800e021
 800df80:	0800e021 	.word	0x0800e021
 800df84:	0800e021 	.word	0x0800e021
 800df88:	0800e021 	.word	0x0800e021
 800df8c:	0800e001 	.word	0x0800e001
 800df90:	0800e021 	.word	0x0800e021
 800df94:	0800e021 	.word	0x0800e021
 800df98:	0800e021 	.word	0x0800e021
 800df9c:	0800e021 	.word	0x0800e021
 800dfa0:	0800e021 	.word	0x0800e021
 800dfa4:	0800e021 	.word	0x0800e021
 800dfa8:	0800e021 	.word	0x0800e021
 800dfac:	0800e009 	.word	0x0800e009
 800dfb0:	0800e021 	.word	0x0800e021
 800dfb4:	0800e021 	.word	0x0800e021
 800dfb8:	0800e021 	.word	0x0800e021
 800dfbc:	0800e021 	.word	0x0800e021
 800dfc0:	0800e021 	.word	0x0800e021
 800dfc4:	0800e021 	.word	0x0800e021
 800dfc8:	0800e021 	.word	0x0800e021
 800dfcc:	0800e011 	.word	0x0800e011
 800dfd0:	0800e021 	.word	0x0800e021
 800dfd4:	0800e021 	.word	0x0800e021
 800dfd8:	0800e021 	.word	0x0800e021
 800dfdc:	0800e021 	.word	0x0800e021
 800dfe0:	0800e021 	.word	0x0800e021
 800dfe4:	0800e021 	.word	0x0800e021
 800dfe8:	0800e021 	.word	0x0800e021
 800dfec:	0800e019 	.word	0x0800e019
 800dff0:	2301      	movs	r3, #1
 800dff2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800dff6:	e0bc      	b.n	800e172 <UART_SetConfig+0x5a2>
 800dff8:	2304      	movs	r3, #4
 800dffa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800dffe:	e0b8      	b.n	800e172 <UART_SetConfig+0x5a2>
 800e000:	2308      	movs	r3, #8
 800e002:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e006:	e0b4      	b.n	800e172 <UART_SetConfig+0x5a2>
 800e008:	2310      	movs	r3, #16
 800e00a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e00e:	e0b0      	b.n	800e172 <UART_SetConfig+0x5a2>
 800e010:	2320      	movs	r3, #32
 800e012:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e016:	e0ac      	b.n	800e172 <UART_SetConfig+0x5a2>
 800e018:	2340      	movs	r3, #64	; 0x40
 800e01a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e01e:	e0a8      	b.n	800e172 <UART_SetConfig+0x5a2>
 800e020:	2380      	movs	r3, #128	; 0x80
 800e022:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e026:	e0a4      	b.n	800e172 <UART_SetConfig+0x5a2>
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	4a90      	ldr	r2, [pc, #576]	; (800e270 <UART_SetConfig+0x6a0>)
 800e02e:	4293      	cmp	r3, r2
 800e030:	d130      	bne.n	800e094 <UART_SetConfig+0x4c4>
 800e032:	4b8e      	ldr	r3, [pc, #568]	; (800e26c <UART_SetConfig+0x69c>)
 800e034:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e036:	f003 0307 	and.w	r3, r3, #7
 800e03a:	2b05      	cmp	r3, #5
 800e03c:	d826      	bhi.n	800e08c <UART_SetConfig+0x4bc>
 800e03e:	a201      	add	r2, pc, #4	; (adr r2, 800e044 <UART_SetConfig+0x474>)
 800e040:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e044:	0800e05d 	.word	0x0800e05d
 800e048:	0800e065 	.word	0x0800e065
 800e04c:	0800e06d 	.word	0x0800e06d
 800e050:	0800e075 	.word	0x0800e075
 800e054:	0800e07d 	.word	0x0800e07d
 800e058:	0800e085 	.word	0x0800e085
 800e05c:	2300      	movs	r3, #0
 800e05e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e062:	e086      	b.n	800e172 <UART_SetConfig+0x5a2>
 800e064:	2304      	movs	r3, #4
 800e066:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e06a:	e082      	b.n	800e172 <UART_SetConfig+0x5a2>
 800e06c:	2308      	movs	r3, #8
 800e06e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e072:	e07e      	b.n	800e172 <UART_SetConfig+0x5a2>
 800e074:	2310      	movs	r3, #16
 800e076:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e07a:	e07a      	b.n	800e172 <UART_SetConfig+0x5a2>
 800e07c:	2320      	movs	r3, #32
 800e07e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e082:	e076      	b.n	800e172 <UART_SetConfig+0x5a2>
 800e084:	2340      	movs	r3, #64	; 0x40
 800e086:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e08a:	e072      	b.n	800e172 <UART_SetConfig+0x5a2>
 800e08c:	2380      	movs	r3, #128	; 0x80
 800e08e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e092:	e06e      	b.n	800e172 <UART_SetConfig+0x5a2>
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	4a76      	ldr	r2, [pc, #472]	; (800e274 <UART_SetConfig+0x6a4>)
 800e09a:	4293      	cmp	r3, r2
 800e09c:	d130      	bne.n	800e100 <UART_SetConfig+0x530>
 800e09e:	4b73      	ldr	r3, [pc, #460]	; (800e26c <UART_SetConfig+0x69c>)
 800e0a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e0a2:	f003 0307 	and.w	r3, r3, #7
 800e0a6:	2b05      	cmp	r3, #5
 800e0a8:	d826      	bhi.n	800e0f8 <UART_SetConfig+0x528>
 800e0aa:	a201      	add	r2, pc, #4	; (adr r2, 800e0b0 <UART_SetConfig+0x4e0>)
 800e0ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0b0:	0800e0c9 	.word	0x0800e0c9
 800e0b4:	0800e0d1 	.word	0x0800e0d1
 800e0b8:	0800e0d9 	.word	0x0800e0d9
 800e0bc:	0800e0e1 	.word	0x0800e0e1
 800e0c0:	0800e0e9 	.word	0x0800e0e9
 800e0c4:	0800e0f1 	.word	0x0800e0f1
 800e0c8:	2300      	movs	r3, #0
 800e0ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e0ce:	e050      	b.n	800e172 <UART_SetConfig+0x5a2>
 800e0d0:	2304      	movs	r3, #4
 800e0d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e0d6:	e04c      	b.n	800e172 <UART_SetConfig+0x5a2>
 800e0d8:	2308      	movs	r3, #8
 800e0da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e0de:	e048      	b.n	800e172 <UART_SetConfig+0x5a2>
 800e0e0:	2310      	movs	r3, #16
 800e0e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e0e6:	e044      	b.n	800e172 <UART_SetConfig+0x5a2>
 800e0e8:	2320      	movs	r3, #32
 800e0ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e0ee:	e040      	b.n	800e172 <UART_SetConfig+0x5a2>
 800e0f0:	2340      	movs	r3, #64	; 0x40
 800e0f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e0f6:	e03c      	b.n	800e172 <UART_SetConfig+0x5a2>
 800e0f8:	2380      	movs	r3, #128	; 0x80
 800e0fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e0fe:	e038      	b.n	800e172 <UART_SetConfig+0x5a2>
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	4a5c      	ldr	r2, [pc, #368]	; (800e278 <UART_SetConfig+0x6a8>)
 800e106:	4293      	cmp	r3, r2
 800e108:	d130      	bne.n	800e16c <UART_SetConfig+0x59c>
 800e10a:	4b58      	ldr	r3, [pc, #352]	; (800e26c <UART_SetConfig+0x69c>)
 800e10c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e10e:	f003 0307 	and.w	r3, r3, #7
 800e112:	2b05      	cmp	r3, #5
 800e114:	d826      	bhi.n	800e164 <UART_SetConfig+0x594>
 800e116:	a201      	add	r2, pc, #4	; (adr r2, 800e11c <UART_SetConfig+0x54c>)
 800e118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e11c:	0800e135 	.word	0x0800e135
 800e120:	0800e13d 	.word	0x0800e13d
 800e124:	0800e145 	.word	0x0800e145
 800e128:	0800e14d 	.word	0x0800e14d
 800e12c:	0800e155 	.word	0x0800e155
 800e130:	0800e15d 	.word	0x0800e15d
 800e134:	2302      	movs	r3, #2
 800e136:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e13a:	e01a      	b.n	800e172 <UART_SetConfig+0x5a2>
 800e13c:	2304      	movs	r3, #4
 800e13e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e142:	e016      	b.n	800e172 <UART_SetConfig+0x5a2>
 800e144:	2308      	movs	r3, #8
 800e146:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e14a:	e012      	b.n	800e172 <UART_SetConfig+0x5a2>
 800e14c:	2310      	movs	r3, #16
 800e14e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e152:	e00e      	b.n	800e172 <UART_SetConfig+0x5a2>
 800e154:	2320      	movs	r3, #32
 800e156:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e15a:	e00a      	b.n	800e172 <UART_SetConfig+0x5a2>
 800e15c:	2340      	movs	r3, #64	; 0x40
 800e15e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e162:	e006      	b.n	800e172 <UART_SetConfig+0x5a2>
 800e164:	2380      	movs	r3, #128	; 0x80
 800e166:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800e16a:	e002      	b.n	800e172 <UART_SetConfig+0x5a2>
 800e16c:	2380      	movs	r3, #128	; 0x80
 800e16e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	4a40      	ldr	r2, [pc, #256]	; (800e278 <UART_SetConfig+0x6a8>)
 800e178:	4293      	cmp	r3, r2
 800e17a:	f040 80ef 	bne.w	800e35c <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e17e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800e182:	2b20      	cmp	r3, #32
 800e184:	dc46      	bgt.n	800e214 <UART_SetConfig+0x644>
 800e186:	2b02      	cmp	r3, #2
 800e188:	f2c0 8081 	blt.w	800e28e <UART_SetConfig+0x6be>
 800e18c:	3b02      	subs	r3, #2
 800e18e:	2b1e      	cmp	r3, #30
 800e190:	d87d      	bhi.n	800e28e <UART_SetConfig+0x6be>
 800e192:	a201      	add	r2, pc, #4	; (adr r2, 800e198 <UART_SetConfig+0x5c8>)
 800e194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e198:	0800e21b 	.word	0x0800e21b
 800e19c:	0800e28f 	.word	0x0800e28f
 800e1a0:	0800e223 	.word	0x0800e223
 800e1a4:	0800e28f 	.word	0x0800e28f
 800e1a8:	0800e28f 	.word	0x0800e28f
 800e1ac:	0800e28f 	.word	0x0800e28f
 800e1b0:	0800e233 	.word	0x0800e233
 800e1b4:	0800e28f 	.word	0x0800e28f
 800e1b8:	0800e28f 	.word	0x0800e28f
 800e1bc:	0800e28f 	.word	0x0800e28f
 800e1c0:	0800e28f 	.word	0x0800e28f
 800e1c4:	0800e28f 	.word	0x0800e28f
 800e1c8:	0800e28f 	.word	0x0800e28f
 800e1cc:	0800e28f 	.word	0x0800e28f
 800e1d0:	0800e243 	.word	0x0800e243
 800e1d4:	0800e28f 	.word	0x0800e28f
 800e1d8:	0800e28f 	.word	0x0800e28f
 800e1dc:	0800e28f 	.word	0x0800e28f
 800e1e0:	0800e28f 	.word	0x0800e28f
 800e1e4:	0800e28f 	.word	0x0800e28f
 800e1e8:	0800e28f 	.word	0x0800e28f
 800e1ec:	0800e28f 	.word	0x0800e28f
 800e1f0:	0800e28f 	.word	0x0800e28f
 800e1f4:	0800e28f 	.word	0x0800e28f
 800e1f8:	0800e28f 	.word	0x0800e28f
 800e1fc:	0800e28f 	.word	0x0800e28f
 800e200:	0800e28f 	.word	0x0800e28f
 800e204:	0800e28f 	.word	0x0800e28f
 800e208:	0800e28f 	.word	0x0800e28f
 800e20c:	0800e28f 	.word	0x0800e28f
 800e210:	0800e281 	.word	0x0800e281
 800e214:	2b40      	cmp	r3, #64	; 0x40
 800e216:	d036      	beq.n	800e286 <UART_SetConfig+0x6b6>
 800e218:	e039      	b.n	800e28e <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800e21a:	f7fc fc85 	bl	800ab28 <HAL_RCCEx_GetD3PCLK1Freq>
 800e21e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800e220:	e03b      	b.n	800e29a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e222:	f107 0314 	add.w	r3, r7, #20
 800e226:	4618      	mov	r0, r3
 800e228:	f7fc fc94 	bl	800ab54 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e22c:	69bb      	ldr	r3, [r7, #24]
 800e22e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800e230:	e033      	b.n	800e29a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e232:	f107 0308 	add.w	r3, r7, #8
 800e236:	4618      	mov	r0, r3
 800e238:	f7fc fde0 	bl	800adfc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800e240:	e02b      	b.n	800e29a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e242:	4b0a      	ldr	r3, [pc, #40]	; (800e26c <UART_SetConfig+0x69c>)
 800e244:	681b      	ldr	r3, [r3, #0]
 800e246:	f003 0320 	and.w	r3, r3, #32
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d009      	beq.n	800e262 <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e24e:	4b07      	ldr	r3, [pc, #28]	; (800e26c <UART_SetConfig+0x69c>)
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	08db      	lsrs	r3, r3, #3
 800e254:	f003 0303 	and.w	r3, r3, #3
 800e258:	4a08      	ldr	r2, [pc, #32]	; (800e27c <UART_SetConfig+0x6ac>)
 800e25a:	fa22 f303 	lsr.w	r3, r2, r3
 800e25e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e260:	e01b      	b.n	800e29a <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 800e262:	4b06      	ldr	r3, [pc, #24]	; (800e27c <UART_SetConfig+0x6ac>)
 800e264:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800e266:	e018      	b.n	800e29a <UART_SetConfig+0x6ca>
 800e268:	40011400 	.word	0x40011400
 800e26c:	58024400 	.word	0x58024400
 800e270:	40007800 	.word	0x40007800
 800e274:	40007c00 	.word	0x40007c00
 800e278:	58000c00 	.word	0x58000c00
 800e27c:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e280:	4bc4      	ldr	r3, [pc, #784]	; (800e594 <UART_SetConfig+0x9c4>)
 800e282:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800e284:	e009      	b.n	800e29a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e286:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e28a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800e28c:	e005      	b.n	800e29a <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 800e28e:	2300      	movs	r3, #0
 800e290:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800e292:	2301      	movs	r3, #1
 800e294:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800e298:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e29a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	f000 81da 	beq.w	800e656 <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2a6:	4abc      	ldr	r2, [pc, #752]	; (800e598 <UART_SetConfig+0x9c8>)
 800e2a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e2ac:	461a      	mov	r2, r3
 800e2ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2b0:	fbb3 f3f2 	udiv	r3, r3, r2
 800e2b4:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	685a      	ldr	r2, [r3, #4]
 800e2ba:	4613      	mov	r3, r2
 800e2bc:	005b      	lsls	r3, r3, #1
 800e2be:	4413      	add	r3, r2
 800e2c0:	6a3a      	ldr	r2, [r7, #32]
 800e2c2:	429a      	cmp	r2, r3
 800e2c4:	d305      	bcc.n	800e2d2 <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	685b      	ldr	r3, [r3, #4]
 800e2ca:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e2cc:	6a3a      	ldr	r2, [r7, #32]
 800e2ce:	429a      	cmp	r2, r3
 800e2d0:	d903      	bls.n	800e2da <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 800e2d2:	2301      	movs	r3, #1
 800e2d4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800e2d8:	e1bd      	b.n	800e656 <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e2da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2dc:	4618      	mov	r0, r3
 800e2de:	f04f 0100 	mov.w	r1, #0
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2e6:	4aac      	ldr	r2, [pc, #688]	; (800e598 <UART_SetConfig+0x9c8>)
 800e2e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e2ec:	b29a      	uxth	r2, r3
 800e2ee:	f04f 0300 	mov.w	r3, #0
 800e2f2:	f7f1 fff1 	bl	80002d8 <__aeabi_uldivmod>
 800e2f6:	4602      	mov	r2, r0
 800e2f8:	460b      	mov	r3, r1
 800e2fa:	4610      	mov	r0, r2
 800e2fc:	4619      	mov	r1, r3
 800e2fe:	f04f 0200 	mov.w	r2, #0
 800e302:	f04f 0300 	mov.w	r3, #0
 800e306:	020b      	lsls	r3, r1, #8
 800e308:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800e30c:	0202      	lsls	r2, r0, #8
 800e30e:	6879      	ldr	r1, [r7, #4]
 800e310:	6849      	ldr	r1, [r1, #4]
 800e312:	0849      	lsrs	r1, r1, #1
 800e314:	4608      	mov	r0, r1
 800e316:	f04f 0100 	mov.w	r1, #0
 800e31a:	1814      	adds	r4, r2, r0
 800e31c:	eb43 0501 	adc.w	r5, r3, r1
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	685b      	ldr	r3, [r3, #4]
 800e324:	461a      	mov	r2, r3
 800e326:	f04f 0300 	mov.w	r3, #0
 800e32a:	4620      	mov	r0, r4
 800e32c:	4629      	mov	r1, r5
 800e32e:	f7f1 ffd3 	bl	80002d8 <__aeabi_uldivmod>
 800e332:	4602      	mov	r2, r0
 800e334:	460b      	mov	r3, r1
 800e336:	4613      	mov	r3, r2
 800e338:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e33a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e33c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e340:	d308      	bcc.n	800e354 <UART_SetConfig+0x784>
 800e342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e344:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e348:	d204      	bcs.n	800e354 <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	681b      	ldr	r3, [r3, #0]
 800e34e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e350:	60da      	str	r2, [r3, #12]
 800e352:	e180      	b.n	800e656 <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 800e354:	2301      	movs	r3, #1
 800e356:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800e35a:	e17c      	b.n	800e656 <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	69db      	ldr	r3, [r3, #28]
 800e360:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e364:	f040 80be 	bne.w	800e4e4 <UART_SetConfig+0x914>
  {
    switch (clocksource)
 800e368:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800e36c:	2b20      	cmp	r3, #32
 800e36e:	dc49      	bgt.n	800e404 <UART_SetConfig+0x834>
 800e370:	2b00      	cmp	r3, #0
 800e372:	db7c      	blt.n	800e46e <UART_SetConfig+0x89e>
 800e374:	2b20      	cmp	r3, #32
 800e376:	d87a      	bhi.n	800e46e <UART_SetConfig+0x89e>
 800e378:	a201      	add	r2, pc, #4	; (adr r2, 800e380 <UART_SetConfig+0x7b0>)
 800e37a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e37e:	bf00      	nop
 800e380:	0800e40b 	.word	0x0800e40b
 800e384:	0800e413 	.word	0x0800e413
 800e388:	0800e46f 	.word	0x0800e46f
 800e38c:	0800e46f 	.word	0x0800e46f
 800e390:	0800e41b 	.word	0x0800e41b
 800e394:	0800e46f 	.word	0x0800e46f
 800e398:	0800e46f 	.word	0x0800e46f
 800e39c:	0800e46f 	.word	0x0800e46f
 800e3a0:	0800e42b 	.word	0x0800e42b
 800e3a4:	0800e46f 	.word	0x0800e46f
 800e3a8:	0800e46f 	.word	0x0800e46f
 800e3ac:	0800e46f 	.word	0x0800e46f
 800e3b0:	0800e46f 	.word	0x0800e46f
 800e3b4:	0800e46f 	.word	0x0800e46f
 800e3b8:	0800e46f 	.word	0x0800e46f
 800e3bc:	0800e46f 	.word	0x0800e46f
 800e3c0:	0800e43b 	.word	0x0800e43b
 800e3c4:	0800e46f 	.word	0x0800e46f
 800e3c8:	0800e46f 	.word	0x0800e46f
 800e3cc:	0800e46f 	.word	0x0800e46f
 800e3d0:	0800e46f 	.word	0x0800e46f
 800e3d4:	0800e46f 	.word	0x0800e46f
 800e3d8:	0800e46f 	.word	0x0800e46f
 800e3dc:	0800e46f 	.word	0x0800e46f
 800e3e0:	0800e46f 	.word	0x0800e46f
 800e3e4:	0800e46f 	.word	0x0800e46f
 800e3e8:	0800e46f 	.word	0x0800e46f
 800e3ec:	0800e46f 	.word	0x0800e46f
 800e3f0:	0800e46f 	.word	0x0800e46f
 800e3f4:	0800e46f 	.word	0x0800e46f
 800e3f8:	0800e46f 	.word	0x0800e46f
 800e3fc:	0800e46f 	.word	0x0800e46f
 800e400:	0800e461 	.word	0x0800e461
 800e404:	2b40      	cmp	r3, #64	; 0x40
 800e406:	d02e      	beq.n	800e466 <UART_SetConfig+0x896>
 800e408:	e031      	b.n	800e46e <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e40a:	f7fa ff4f 	bl	80092ac <HAL_RCC_GetPCLK1Freq>
 800e40e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800e410:	e033      	b.n	800e47a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e412:	f7fa ff61 	bl	80092d8 <HAL_RCC_GetPCLK2Freq>
 800e416:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800e418:	e02f      	b.n	800e47a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e41a:	f107 0314 	add.w	r3, r7, #20
 800e41e:	4618      	mov	r0, r3
 800e420:	f7fc fb98 	bl	800ab54 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e424:	69bb      	ldr	r3, [r7, #24]
 800e426:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800e428:	e027      	b.n	800e47a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e42a:	f107 0308 	add.w	r3, r7, #8
 800e42e:	4618      	mov	r0, r3
 800e430:	f7fc fce4 	bl	800adfc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800e438:	e01f      	b.n	800e47a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e43a:	4b58      	ldr	r3, [pc, #352]	; (800e59c <UART_SetConfig+0x9cc>)
 800e43c:	681b      	ldr	r3, [r3, #0]
 800e43e:	f003 0320 	and.w	r3, r3, #32
 800e442:	2b00      	cmp	r3, #0
 800e444:	d009      	beq.n	800e45a <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e446:	4b55      	ldr	r3, [pc, #340]	; (800e59c <UART_SetConfig+0x9cc>)
 800e448:	681b      	ldr	r3, [r3, #0]
 800e44a:	08db      	lsrs	r3, r3, #3
 800e44c:	f003 0303 	and.w	r3, r3, #3
 800e450:	4a53      	ldr	r2, [pc, #332]	; (800e5a0 <UART_SetConfig+0x9d0>)
 800e452:	fa22 f303 	lsr.w	r3, r2, r3
 800e456:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e458:	e00f      	b.n	800e47a <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 800e45a:	4b51      	ldr	r3, [pc, #324]	; (800e5a0 <UART_SetConfig+0x9d0>)
 800e45c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800e45e:	e00c      	b.n	800e47a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e460:	4b4c      	ldr	r3, [pc, #304]	; (800e594 <UART_SetConfig+0x9c4>)
 800e462:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800e464:	e009      	b.n	800e47a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e466:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e46a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800e46c:	e005      	b.n	800e47a <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 800e46e:	2300      	movs	r3, #0
 800e470:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800e472:	2301      	movs	r3, #1
 800e474:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800e478:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e47a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	f000 80ea 	beq.w	800e656 <UART_SetConfig+0xa86>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e486:	4a44      	ldr	r2, [pc, #272]	; (800e598 <UART_SetConfig+0x9c8>)
 800e488:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e48c:	461a      	mov	r2, r3
 800e48e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e490:	fbb3 f3f2 	udiv	r3, r3, r2
 800e494:	005a      	lsls	r2, r3, #1
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	685b      	ldr	r3, [r3, #4]
 800e49a:	085b      	lsrs	r3, r3, #1
 800e49c:	441a      	add	r2, r3
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	685b      	ldr	r3, [r3, #4]
 800e4a2:	fbb2 f3f3 	udiv	r3, r2, r3
 800e4a6:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e4a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4aa:	2b0f      	cmp	r3, #15
 800e4ac:	d916      	bls.n	800e4dc <UART_SetConfig+0x90c>
 800e4ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e4b4:	d212      	bcs.n	800e4dc <UART_SetConfig+0x90c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e4b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4b8:	b29b      	uxth	r3, r3
 800e4ba:	f023 030f 	bic.w	r3, r3, #15
 800e4be:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e4c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4c2:	085b      	lsrs	r3, r3, #1
 800e4c4:	b29b      	uxth	r3, r3
 800e4c6:	f003 0307 	and.w	r3, r3, #7
 800e4ca:	b29a      	uxth	r2, r3
 800e4cc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800e4ce:	4313      	orrs	r3, r2
 800e4d0:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	681b      	ldr	r3, [r3, #0]
 800e4d6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800e4d8:	60da      	str	r2, [r3, #12]
 800e4da:	e0bc      	b.n	800e656 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800e4dc:	2301      	movs	r3, #1
 800e4de:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800e4e2:	e0b8      	b.n	800e656 <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 800e4e4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800e4e8:	2b20      	cmp	r3, #32
 800e4ea:	dc4b      	bgt.n	800e584 <UART_SetConfig+0x9b4>
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	f2c0 8087 	blt.w	800e600 <UART_SetConfig+0xa30>
 800e4f2:	2b20      	cmp	r3, #32
 800e4f4:	f200 8084 	bhi.w	800e600 <UART_SetConfig+0xa30>
 800e4f8:	a201      	add	r2, pc, #4	; (adr r2, 800e500 <UART_SetConfig+0x930>)
 800e4fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4fe:	bf00      	nop
 800e500:	0800e58b 	.word	0x0800e58b
 800e504:	0800e5a5 	.word	0x0800e5a5
 800e508:	0800e601 	.word	0x0800e601
 800e50c:	0800e601 	.word	0x0800e601
 800e510:	0800e5ad 	.word	0x0800e5ad
 800e514:	0800e601 	.word	0x0800e601
 800e518:	0800e601 	.word	0x0800e601
 800e51c:	0800e601 	.word	0x0800e601
 800e520:	0800e5bd 	.word	0x0800e5bd
 800e524:	0800e601 	.word	0x0800e601
 800e528:	0800e601 	.word	0x0800e601
 800e52c:	0800e601 	.word	0x0800e601
 800e530:	0800e601 	.word	0x0800e601
 800e534:	0800e601 	.word	0x0800e601
 800e538:	0800e601 	.word	0x0800e601
 800e53c:	0800e601 	.word	0x0800e601
 800e540:	0800e5cd 	.word	0x0800e5cd
 800e544:	0800e601 	.word	0x0800e601
 800e548:	0800e601 	.word	0x0800e601
 800e54c:	0800e601 	.word	0x0800e601
 800e550:	0800e601 	.word	0x0800e601
 800e554:	0800e601 	.word	0x0800e601
 800e558:	0800e601 	.word	0x0800e601
 800e55c:	0800e601 	.word	0x0800e601
 800e560:	0800e601 	.word	0x0800e601
 800e564:	0800e601 	.word	0x0800e601
 800e568:	0800e601 	.word	0x0800e601
 800e56c:	0800e601 	.word	0x0800e601
 800e570:	0800e601 	.word	0x0800e601
 800e574:	0800e601 	.word	0x0800e601
 800e578:	0800e601 	.word	0x0800e601
 800e57c:	0800e601 	.word	0x0800e601
 800e580:	0800e5f3 	.word	0x0800e5f3
 800e584:	2b40      	cmp	r3, #64	; 0x40
 800e586:	d037      	beq.n	800e5f8 <UART_SetConfig+0xa28>
 800e588:	e03a      	b.n	800e600 <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e58a:	f7fa fe8f 	bl	80092ac <HAL_RCC_GetPCLK1Freq>
 800e58e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800e590:	e03c      	b.n	800e60c <UART_SetConfig+0xa3c>
 800e592:	bf00      	nop
 800e594:	003d0900 	.word	0x003d0900
 800e598:	0800f7cc 	.word	0x0800f7cc
 800e59c:	58024400 	.word	0x58024400
 800e5a0:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e5a4:	f7fa fe98 	bl	80092d8 <HAL_RCC_GetPCLK2Freq>
 800e5a8:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800e5aa:	e02f      	b.n	800e60c <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e5ac:	f107 0314 	add.w	r3, r7, #20
 800e5b0:	4618      	mov	r0, r3
 800e5b2:	f7fc facf 	bl	800ab54 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e5b6:	69bb      	ldr	r3, [r7, #24]
 800e5b8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800e5ba:	e027      	b.n	800e60c <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e5bc:	f107 0308 	add.w	r3, r7, #8
 800e5c0:	4618      	mov	r0, r3
 800e5c2:	f7fc fc1b 	bl	800adfc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800e5ca:	e01f      	b.n	800e60c <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e5cc:	4b2c      	ldr	r3, [pc, #176]	; (800e680 <UART_SetConfig+0xab0>)
 800e5ce:	681b      	ldr	r3, [r3, #0]
 800e5d0:	f003 0320 	and.w	r3, r3, #32
 800e5d4:	2b00      	cmp	r3, #0
 800e5d6:	d009      	beq.n	800e5ec <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e5d8:	4b29      	ldr	r3, [pc, #164]	; (800e680 <UART_SetConfig+0xab0>)
 800e5da:	681b      	ldr	r3, [r3, #0]
 800e5dc:	08db      	lsrs	r3, r3, #3
 800e5de:	f003 0303 	and.w	r3, r3, #3
 800e5e2:	4a28      	ldr	r2, [pc, #160]	; (800e684 <UART_SetConfig+0xab4>)
 800e5e4:	fa22 f303 	lsr.w	r3, r2, r3
 800e5e8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e5ea:	e00f      	b.n	800e60c <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 800e5ec:	4b25      	ldr	r3, [pc, #148]	; (800e684 <UART_SetConfig+0xab4>)
 800e5ee:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800e5f0:	e00c      	b.n	800e60c <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e5f2:	4b25      	ldr	r3, [pc, #148]	; (800e688 <UART_SetConfig+0xab8>)
 800e5f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800e5f6:	e009      	b.n	800e60c <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e5f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e5fc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800e5fe:	e005      	b.n	800e60c <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 800e600:	2300      	movs	r3, #0
 800e602:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800e604:	2301      	movs	r3, #1
 800e606:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800e60a:	bf00      	nop
    }

    if (pclk != 0U)
 800e60c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d021      	beq.n	800e656 <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e616:	4a1d      	ldr	r2, [pc, #116]	; (800e68c <UART_SetConfig+0xabc>)
 800e618:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e61c:	461a      	mov	r2, r3
 800e61e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e620:	fbb3 f2f2 	udiv	r2, r3, r2
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	685b      	ldr	r3, [r3, #4]
 800e628:	085b      	lsrs	r3, r3, #1
 800e62a:	441a      	add	r2, r3
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	685b      	ldr	r3, [r3, #4]
 800e630:	fbb2 f3f3 	udiv	r3, r2, r3
 800e634:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e636:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e638:	2b0f      	cmp	r3, #15
 800e63a:	d909      	bls.n	800e650 <UART_SetConfig+0xa80>
 800e63c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e63e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e642:	d205      	bcs.n	800e650 <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e646:	b29a      	uxth	r2, r3
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	681b      	ldr	r3, [r3, #0]
 800e64c:	60da      	str	r2, [r3, #12]
 800e64e:	e002      	b.n	800e656 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800e650:	2301      	movs	r3, #1
 800e652:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	2201      	movs	r2, #1
 800e65a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	2201      	movs	r2, #1
 800e662:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	2200      	movs	r2, #0
 800e66a:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	2200      	movs	r2, #0
 800e670:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800e672:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 800e676:	4618      	mov	r0, r3
 800e678:	3738      	adds	r7, #56	; 0x38
 800e67a:	46bd      	mov	sp, r7
 800e67c:	bdb0      	pop	{r4, r5, r7, pc}
 800e67e:	bf00      	nop
 800e680:	58024400 	.word	0x58024400
 800e684:	03d09000 	.word	0x03d09000
 800e688:	003d0900 	.word	0x003d0900
 800e68c:	0800f7cc 	.word	0x0800f7cc

0800e690 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e690:	b480      	push	{r7}
 800e692:	b083      	sub	sp, #12
 800e694:	af00      	add	r7, sp, #0
 800e696:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e69c:	f003 0301 	and.w	r3, r3, #1
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	d00a      	beq.n	800e6ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	681b      	ldr	r3, [r3, #0]
 800e6a8:	685b      	ldr	r3, [r3, #4]
 800e6aa:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	681b      	ldr	r3, [r3, #0]
 800e6b6:	430a      	orrs	r2, r1
 800e6b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e6be:	f003 0302 	and.w	r3, r3, #2
 800e6c2:	2b00      	cmp	r3, #0
 800e6c4:	d00a      	beq.n	800e6dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	681b      	ldr	r3, [r3, #0]
 800e6ca:	685b      	ldr	r3, [r3, #4]
 800e6cc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	430a      	orrs	r2, r1
 800e6da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e6e0:	f003 0304 	and.w	r3, r3, #4
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d00a      	beq.n	800e6fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	681b      	ldr	r3, [r3, #0]
 800e6ec:	685b      	ldr	r3, [r3, #4]
 800e6ee:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	681b      	ldr	r3, [r3, #0]
 800e6fa:	430a      	orrs	r2, r1
 800e6fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e702:	f003 0308 	and.w	r3, r3, #8
 800e706:	2b00      	cmp	r3, #0
 800e708:	d00a      	beq.n	800e720 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e70a:	687b      	ldr	r3, [r7, #4]
 800e70c:	681b      	ldr	r3, [r3, #0]
 800e70e:	685b      	ldr	r3, [r3, #4]
 800e710:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	681b      	ldr	r3, [r3, #0]
 800e71c:	430a      	orrs	r2, r1
 800e71e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e724:	f003 0310 	and.w	r3, r3, #16
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d00a      	beq.n	800e742 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	681b      	ldr	r3, [r3, #0]
 800e730:	689b      	ldr	r3, [r3, #8]
 800e732:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	681b      	ldr	r3, [r3, #0]
 800e73e:	430a      	orrs	r2, r1
 800e740:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e746:	f003 0320 	and.w	r3, r3, #32
 800e74a:	2b00      	cmp	r3, #0
 800e74c:	d00a      	beq.n	800e764 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	681b      	ldr	r3, [r3, #0]
 800e752:	689b      	ldr	r3, [r3, #8]
 800e754:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	430a      	orrs	r2, r1
 800e762:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e768:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	d01a      	beq.n	800e7a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	681b      	ldr	r3, [r3, #0]
 800e774:	685b      	ldr	r3, [r3, #4]
 800e776:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	681b      	ldr	r3, [r3, #0]
 800e782:	430a      	orrs	r2, r1
 800e784:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e78a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e78e:	d10a      	bne.n	800e7a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	681b      	ldr	r3, [r3, #0]
 800e794:	685b      	ldr	r3, [r3, #4]
 800e796:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	681b      	ldr	r3, [r3, #0]
 800e7a2:	430a      	orrs	r2, r1
 800e7a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e7aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	d00a      	beq.n	800e7c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	681b      	ldr	r3, [r3, #0]
 800e7b6:	685b      	ldr	r3, [r3, #4]
 800e7b8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	681b      	ldr	r3, [r3, #0]
 800e7c4:	430a      	orrs	r2, r1
 800e7c6:	605a      	str	r2, [r3, #4]
  }
}
 800e7c8:	bf00      	nop
 800e7ca:	370c      	adds	r7, #12
 800e7cc:	46bd      	mov	sp, r7
 800e7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7d2:	4770      	bx	lr

0800e7d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e7d4:	b580      	push	{r7, lr}
 800e7d6:	b086      	sub	sp, #24
 800e7d8:	af02      	add	r7, sp, #8
 800e7da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	2200      	movs	r2, #0
 800e7e0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e7e4:	f7f4 ff14 	bl	8003610 <HAL_GetTick>
 800e7e8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	681b      	ldr	r3, [r3, #0]
 800e7f0:	f003 0308 	and.w	r3, r3, #8
 800e7f4:	2b08      	cmp	r3, #8
 800e7f6:	d10e      	bne.n	800e816 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e7f8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e7fc:	9300      	str	r3, [sp, #0]
 800e7fe:	68fb      	ldr	r3, [r7, #12]
 800e800:	2200      	movs	r2, #0
 800e802:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800e806:	6878      	ldr	r0, [r7, #4]
 800e808:	f000 f82f 	bl	800e86a <UART_WaitOnFlagUntilTimeout>
 800e80c:	4603      	mov	r3, r0
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d001      	beq.n	800e816 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e812:	2303      	movs	r3, #3
 800e814:	e025      	b.n	800e862 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	681b      	ldr	r3, [r3, #0]
 800e81c:	f003 0304 	and.w	r3, r3, #4
 800e820:	2b04      	cmp	r3, #4
 800e822:	d10e      	bne.n	800e842 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e824:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e828:	9300      	str	r3, [sp, #0]
 800e82a:	68fb      	ldr	r3, [r7, #12]
 800e82c:	2200      	movs	r2, #0
 800e82e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800e832:	6878      	ldr	r0, [r7, #4]
 800e834:	f000 f819 	bl	800e86a <UART_WaitOnFlagUntilTimeout>
 800e838:	4603      	mov	r3, r0
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	d001      	beq.n	800e842 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e83e:	2303      	movs	r3, #3
 800e840:	e00f      	b.n	800e862 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	2220      	movs	r2, #32
 800e846:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	2220      	movs	r2, #32
 800e84e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	2200      	movs	r2, #0
 800e856:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	2200      	movs	r2, #0
 800e85c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e860:	2300      	movs	r3, #0
}
 800e862:	4618      	mov	r0, r3
 800e864:	3710      	adds	r7, #16
 800e866:	46bd      	mov	sp, r7
 800e868:	bd80      	pop	{r7, pc}

0800e86a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e86a:	b580      	push	{r7, lr}
 800e86c:	b09c      	sub	sp, #112	; 0x70
 800e86e:	af00      	add	r7, sp, #0
 800e870:	60f8      	str	r0, [r7, #12]
 800e872:	60b9      	str	r1, [r7, #8]
 800e874:	603b      	str	r3, [r7, #0]
 800e876:	4613      	mov	r3, r2
 800e878:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e87a:	e0a9      	b.n	800e9d0 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e87c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e87e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e882:	f000 80a5 	beq.w	800e9d0 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e886:	f7f4 fec3 	bl	8003610 <HAL_GetTick>
 800e88a:	4602      	mov	r2, r0
 800e88c:	683b      	ldr	r3, [r7, #0]
 800e88e:	1ad3      	subs	r3, r2, r3
 800e890:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800e892:	429a      	cmp	r2, r3
 800e894:	d302      	bcc.n	800e89c <UART_WaitOnFlagUntilTimeout+0x32>
 800e896:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e898:	2b00      	cmp	r3, #0
 800e89a:	d140      	bne.n	800e91e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800e89c:	68fb      	ldr	r3, [r7, #12]
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e8a4:	e853 3f00 	ldrex	r3, [r3]
 800e8a8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800e8aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e8ac:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800e8b0:	667b      	str	r3, [r7, #100]	; 0x64
 800e8b2:	68fb      	ldr	r3, [r7, #12]
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	461a      	mov	r2, r3
 800e8b8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e8ba:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e8bc:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8be:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800e8c0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800e8c2:	e841 2300 	strex	r3, r2, [r1]
 800e8c6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800e8c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e8ca:	2b00      	cmp	r3, #0
 800e8cc:	d1e6      	bne.n	800e89c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e8ce:	68fb      	ldr	r3, [r7, #12]
 800e8d0:	681b      	ldr	r3, [r3, #0]
 800e8d2:	3308      	adds	r3, #8
 800e8d4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e8d8:	e853 3f00 	ldrex	r3, [r3]
 800e8dc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e8de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e8e0:	f023 0301 	bic.w	r3, r3, #1
 800e8e4:	663b      	str	r3, [r7, #96]	; 0x60
 800e8e6:	68fb      	ldr	r3, [r7, #12]
 800e8e8:	681b      	ldr	r3, [r3, #0]
 800e8ea:	3308      	adds	r3, #8
 800e8ec:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800e8ee:	64ba      	str	r2, [r7, #72]	; 0x48
 800e8f0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8f2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800e8f4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e8f6:	e841 2300 	strex	r3, r2, [r1]
 800e8fa:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800e8fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d1e5      	bne.n	800e8ce <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	2220      	movs	r2, #32
 800e906:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800e90a:	68fb      	ldr	r3, [r7, #12]
 800e90c:	2220      	movs	r2, #32
 800e90e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800e912:	68fb      	ldr	r3, [r7, #12]
 800e914:	2200      	movs	r2, #0
 800e916:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800e91a:	2303      	movs	r3, #3
 800e91c:	e069      	b.n	800e9f2 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800e91e:	68fb      	ldr	r3, [r7, #12]
 800e920:	681b      	ldr	r3, [r3, #0]
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	f003 0304 	and.w	r3, r3, #4
 800e928:	2b00      	cmp	r3, #0
 800e92a:	d051      	beq.n	800e9d0 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e92c:	68fb      	ldr	r3, [r7, #12]
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	69db      	ldr	r3, [r3, #28]
 800e932:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e936:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e93a:	d149      	bne.n	800e9d0 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e93c:	68fb      	ldr	r3, [r7, #12]
 800e93e:	681b      	ldr	r3, [r3, #0]
 800e940:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e944:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800e946:	68fb      	ldr	r3, [r7, #12]
 800e948:	681b      	ldr	r3, [r3, #0]
 800e94a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e94c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e94e:	e853 3f00 	ldrex	r3, [r3]
 800e952:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e956:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800e95a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800e95c:	68fb      	ldr	r3, [r7, #12]
 800e95e:	681b      	ldr	r3, [r3, #0]
 800e960:	461a      	mov	r2, r3
 800e962:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e964:	637b      	str	r3, [r7, #52]	; 0x34
 800e966:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e968:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e96a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e96c:	e841 2300 	strex	r3, r2, [r1]
 800e970:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800e972:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e974:	2b00      	cmp	r3, #0
 800e976:	d1e6      	bne.n	800e946 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e978:	68fb      	ldr	r3, [r7, #12]
 800e97a:	681b      	ldr	r3, [r3, #0]
 800e97c:	3308      	adds	r3, #8
 800e97e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e980:	697b      	ldr	r3, [r7, #20]
 800e982:	e853 3f00 	ldrex	r3, [r3]
 800e986:	613b      	str	r3, [r7, #16]
   return(result);
 800e988:	693b      	ldr	r3, [r7, #16]
 800e98a:	f023 0301 	bic.w	r3, r3, #1
 800e98e:	66bb      	str	r3, [r7, #104]	; 0x68
 800e990:	68fb      	ldr	r3, [r7, #12]
 800e992:	681b      	ldr	r3, [r3, #0]
 800e994:	3308      	adds	r3, #8
 800e996:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800e998:	623a      	str	r2, [r7, #32]
 800e99a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e99c:	69f9      	ldr	r1, [r7, #28]
 800e99e:	6a3a      	ldr	r2, [r7, #32]
 800e9a0:	e841 2300 	strex	r3, r2, [r1]
 800e9a4:	61bb      	str	r3, [r7, #24]
   return(result);
 800e9a6:	69bb      	ldr	r3, [r7, #24]
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	d1e5      	bne.n	800e978 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800e9ac:	68fb      	ldr	r3, [r7, #12]
 800e9ae:	2220      	movs	r2, #32
 800e9b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800e9b4:	68fb      	ldr	r3, [r7, #12]
 800e9b6:	2220      	movs	r2, #32
 800e9b8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e9bc:	68fb      	ldr	r3, [r7, #12]
 800e9be:	2220      	movs	r2, #32
 800e9c0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e9c4:	68fb      	ldr	r3, [r7, #12]
 800e9c6:	2200      	movs	r2, #0
 800e9c8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800e9cc:	2303      	movs	r3, #3
 800e9ce:	e010      	b.n	800e9f2 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e9d0:	68fb      	ldr	r3, [r7, #12]
 800e9d2:	681b      	ldr	r3, [r3, #0]
 800e9d4:	69da      	ldr	r2, [r3, #28]
 800e9d6:	68bb      	ldr	r3, [r7, #8]
 800e9d8:	4013      	ands	r3, r2
 800e9da:	68ba      	ldr	r2, [r7, #8]
 800e9dc:	429a      	cmp	r2, r3
 800e9de:	bf0c      	ite	eq
 800e9e0:	2301      	moveq	r3, #1
 800e9e2:	2300      	movne	r3, #0
 800e9e4:	b2db      	uxtb	r3, r3
 800e9e6:	461a      	mov	r2, r3
 800e9e8:	79fb      	ldrb	r3, [r7, #7]
 800e9ea:	429a      	cmp	r2, r3
 800e9ec:	f43f af46 	beq.w	800e87c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e9f0:	2300      	movs	r3, #0
}
 800e9f2:	4618      	mov	r0, r3
 800e9f4:	3770      	adds	r7, #112	; 0x70
 800e9f6:	46bd      	mov	sp, r7
 800e9f8:	bd80      	pop	{r7, pc}
	...

0800e9fc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e9fc:	b580      	push	{r7, lr}
 800e9fe:	b096      	sub	sp, #88	; 0x58
 800ea00:	af00      	add	r7, sp, #0
 800ea02:	60f8      	str	r0, [r7, #12]
 800ea04:	60b9      	str	r1, [r7, #8]
 800ea06:	4613      	mov	r3, r2
 800ea08:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800ea0a:	68fb      	ldr	r3, [r7, #12]
 800ea0c:	68ba      	ldr	r2, [r7, #8]
 800ea0e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 800ea10:	68fb      	ldr	r3, [r7, #12]
 800ea12:	88fa      	ldrh	r2, [r7, #6]
 800ea14:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ea18:	68fb      	ldr	r3, [r7, #12]
 800ea1a:	2200      	movs	r2, #0
 800ea1c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ea20:	68fb      	ldr	r3, [r7, #12]
 800ea22:	2222      	movs	r2, #34	; 0x22
 800ea24:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  if (huart->hdmarx != NULL)
 800ea28:	68fb      	ldr	r3, [r7, #12]
 800ea2a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d02c      	beq.n	800ea8a <UART_Start_Receive_DMA+0x8e>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ea34:	4a42      	ldr	r2, [pc, #264]	; (800eb40 <UART_Start_Receive_DMA+0x144>)
 800ea36:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ea3c:	4a41      	ldr	r2, [pc, #260]	; (800eb44 <UART_Start_Receive_DMA+0x148>)
 800ea3e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800ea40:	68fb      	ldr	r3, [r7, #12]
 800ea42:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ea44:	4a40      	ldr	r2, [pc, #256]	; (800eb48 <UART_Start_Receive_DMA+0x14c>)
 800ea46:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800ea48:	68fb      	ldr	r3, [r7, #12]
 800ea4a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ea4c:	2200      	movs	r2, #0
 800ea4e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800ea50:	68fb      	ldr	r3, [r7, #12]
 800ea52:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 800ea54:	68fb      	ldr	r3, [r7, #12]
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	3324      	adds	r3, #36	; 0x24
 800ea5a:	4619      	mov	r1, r3
 800ea5c:	68fb      	ldr	r3, [r7, #12]
 800ea5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ea60:	461a      	mov	r2, r3
 800ea62:	88fb      	ldrh	r3, [r7, #6]
 800ea64:	f7f6 fa2c 	bl	8004ec0 <HAL_DMA_Start_IT>
 800ea68:	4603      	mov	r3, r0
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	d00d      	beq.n	800ea8a <UART_Start_Receive_DMA+0x8e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ea6e:	68fb      	ldr	r3, [r7, #12]
 800ea70:	2210      	movs	r2, #16
 800ea72:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800ea76:	68fb      	ldr	r3, [r7, #12]
 800ea78:	2200      	movs	r2, #0
 800ea7a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ea7e:	68fb      	ldr	r3, [r7, #12]
 800ea80:	2220      	movs	r2, #32
 800ea82:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_ERROR;
 800ea86:	2301      	movs	r3, #1
 800ea88:	e055      	b.n	800eb36 <UART_Start_Receive_DMA+0x13a>
    }
  }
  __HAL_UNLOCK(huart);
 800ea8a:	68fb      	ldr	r3, [r7, #12]
 800ea8c:	2200      	movs	r2, #0
 800ea8e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800ea92:	68fb      	ldr	r3, [r7, #12]
 800ea94:	691b      	ldr	r3, [r3, #16]
 800ea96:	2b00      	cmp	r3, #0
 800ea98:	d018      	beq.n	800eacc <UART_Start_Receive_DMA+0xd0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	681b      	ldr	r3, [r3, #0]
 800ea9e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eaa0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eaa2:	e853 3f00 	ldrex	r3, [r3]
 800eaa6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800eaa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eaaa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800eaae:	657b      	str	r3, [r7, #84]	; 0x54
 800eab0:	68fb      	ldr	r3, [r7, #12]
 800eab2:	681b      	ldr	r3, [r3, #0]
 800eab4:	461a      	mov	r2, r3
 800eab6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800eab8:	64bb      	str	r3, [r7, #72]	; 0x48
 800eaba:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eabc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800eabe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800eac0:	e841 2300 	strex	r3, r2, [r1]
 800eac4:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800eac6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eac8:	2b00      	cmp	r3, #0
 800eaca:	d1e6      	bne.n	800ea9a <UART_Start_Receive_DMA+0x9e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800eacc:	68fb      	ldr	r3, [r7, #12]
 800eace:	681b      	ldr	r3, [r3, #0]
 800ead0:	3308      	adds	r3, #8
 800ead2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ead4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ead6:	e853 3f00 	ldrex	r3, [r3]
 800eada:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800eadc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eade:	f043 0301 	orr.w	r3, r3, #1
 800eae2:	653b      	str	r3, [r7, #80]	; 0x50
 800eae4:	68fb      	ldr	r3, [r7, #12]
 800eae6:	681b      	ldr	r3, [r3, #0]
 800eae8:	3308      	adds	r3, #8
 800eaea:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800eaec:	637a      	str	r2, [r7, #52]	; 0x34
 800eaee:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eaf0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800eaf2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800eaf4:	e841 2300 	strex	r3, r2, [r1]
 800eaf8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800eafa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	d1e5      	bne.n	800eacc <UART_Start_Receive_DMA+0xd0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800eb00:	68fb      	ldr	r3, [r7, #12]
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	3308      	adds	r3, #8
 800eb06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb08:	697b      	ldr	r3, [r7, #20]
 800eb0a:	e853 3f00 	ldrex	r3, [r3]
 800eb0e:	613b      	str	r3, [r7, #16]
   return(result);
 800eb10:	693b      	ldr	r3, [r7, #16]
 800eb12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eb16:	64fb      	str	r3, [r7, #76]	; 0x4c
 800eb18:	68fb      	ldr	r3, [r7, #12]
 800eb1a:	681b      	ldr	r3, [r3, #0]
 800eb1c:	3308      	adds	r3, #8
 800eb1e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800eb20:	623a      	str	r2, [r7, #32]
 800eb22:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb24:	69f9      	ldr	r1, [r7, #28]
 800eb26:	6a3a      	ldr	r2, [r7, #32]
 800eb28:	e841 2300 	strex	r3, r2, [r1]
 800eb2c:	61bb      	str	r3, [r7, #24]
   return(result);
 800eb2e:	69bb      	ldr	r3, [r7, #24]
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d1e5      	bne.n	800eb00 <UART_Start_Receive_DMA+0x104>

  return HAL_OK;
 800eb34:	2300      	movs	r3, #0
}
 800eb36:	4618      	mov	r0, r3
 800eb38:	3758      	adds	r7, #88	; 0x58
 800eb3a:	46bd      	mov	sp, r7
 800eb3c:	bd80      	pop	{r7, pc}
 800eb3e:	bf00      	nop
 800eb40:	0800ec9d 	.word	0x0800ec9d
 800eb44:	0800edbf 	.word	0x0800edbf
 800eb48:	0800edf7 	.word	0x0800edf7

0800eb4c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800eb4c:	b480      	push	{r7}
 800eb4e:	b08f      	sub	sp, #60	; 0x3c
 800eb50:	af00      	add	r7, sp, #0
 800eb52:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	681b      	ldr	r3, [r3, #0]
 800eb58:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb5a:	6a3b      	ldr	r3, [r7, #32]
 800eb5c:	e853 3f00 	ldrex	r3, [r3]
 800eb60:	61fb      	str	r3, [r7, #28]
   return(result);
 800eb62:	69fb      	ldr	r3, [r7, #28]
 800eb64:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800eb68:	637b      	str	r3, [r7, #52]	; 0x34
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	681b      	ldr	r3, [r3, #0]
 800eb6e:	461a      	mov	r2, r3
 800eb70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eb72:	62fb      	str	r3, [r7, #44]	; 0x2c
 800eb74:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb76:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800eb78:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800eb7a:	e841 2300 	strex	r3, r2, [r1]
 800eb7e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800eb80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d1e6      	bne.n	800eb54 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	681b      	ldr	r3, [r3, #0]
 800eb8a:	3308      	adds	r3, #8
 800eb8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb8e:	68fb      	ldr	r3, [r7, #12]
 800eb90:	e853 3f00 	ldrex	r3, [r3]
 800eb94:	60bb      	str	r3, [r7, #8]
   return(result);
 800eb96:	68bb      	ldr	r3, [r7, #8]
 800eb98:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800eb9c:	633b      	str	r3, [r7, #48]	; 0x30
 800eb9e:	687b      	ldr	r3, [r7, #4]
 800eba0:	681b      	ldr	r3, [r3, #0]
 800eba2:	3308      	adds	r3, #8
 800eba4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800eba6:	61ba      	str	r2, [r7, #24]
 800eba8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ebaa:	6979      	ldr	r1, [r7, #20]
 800ebac:	69ba      	ldr	r2, [r7, #24]
 800ebae:	e841 2300 	strex	r3, r2, [r1]
 800ebb2:	613b      	str	r3, [r7, #16]
   return(result);
 800ebb4:	693b      	ldr	r3, [r7, #16]
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	d1e5      	bne.n	800eb86 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	2220      	movs	r2, #32
 800ebbe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 800ebc2:	bf00      	nop
 800ebc4:	373c      	adds	r7, #60	; 0x3c
 800ebc6:	46bd      	mov	sp, r7
 800ebc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebcc:	4770      	bx	lr
	...

0800ebd0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ebd0:	b480      	push	{r7}
 800ebd2:	b095      	sub	sp, #84	; 0x54
 800ebd4:	af00      	add	r7, sp, #0
 800ebd6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	681b      	ldr	r3, [r3, #0]
 800ebdc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ebde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ebe0:	e853 3f00 	ldrex	r3, [r3]
 800ebe4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ebe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ebe8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ebec:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	681b      	ldr	r3, [r3, #0]
 800ebf2:	461a      	mov	r2, r3
 800ebf4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ebf6:	643b      	str	r3, [r7, #64]	; 0x40
 800ebf8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ebfa:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ebfc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ebfe:	e841 2300 	strex	r3, r2, [r1]
 800ec02:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ec04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec06:	2b00      	cmp	r3, #0
 800ec08:	d1e6      	bne.n	800ebd8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	681b      	ldr	r3, [r3, #0]
 800ec0e:	3308      	adds	r3, #8
 800ec10:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec12:	6a3b      	ldr	r3, [r7, #32]
 800ec14:	e853 3f00 	ldrex	r3, [r3]
 800ec18:	61fb      	str	r3, [r7, #28]
   return(result);
 800ec1a:	69fa      	ldr	r2, [r7, #28]
 800ec1c:	4b1e      	ldr	r3, [pc, #120]	; (800ec98 <UART_EndRxTransfer+0xc8>)
 800ec1e:	4013      	ands	r3, r2
 800ec20:	64bb      	str	r3, [r7, #72]	; 0x48
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	681b      	ldr	r3, [r3, #0]
 800ec26:	3308      	adds	r3, #8
 800ec28:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ec2a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ec2c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec2e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ec30:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ec32:	e841 2300 	strex	r3, r2, [r1]
 800ec36:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ec38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d1e5      	bne.n	800ec0a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ec42:	2b01      	cmp	r3, #1
 800ec44:	d118      	bne.n	800ec78 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	681b      	ldr	r3, [r3, #0]
 800ec4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	e853 3f00 	ldrex	r3, [r3]
 800ec52:	60bb      	str	r3, [r7, #8]
   return(result);
 800ec54:	68bb      	ldr	r3, [r7, #8]
 800ec56:	f023 0310 	bic.w	r3, r3, #16
 800ec5a:	647b      	str	r3, [r7, #68]	; 0x44
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	681b      	ldr	r3, [r3, #0]
 800ec60:	461a      	mov	r2, r3
 800ec62:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ec64:	61bb      	str	r3, [r7, #24]
 800ec66:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec68:	6979      	ldr	r1, [r7, #20]
 800ec6a:	69ba      	ldr	r2, [r7, #24]
 800ec6c:	e841 2300 	strex	r3, r2, [r1]
 800ec70:	613b      	str	r3, [r7, #16]
   return(result);
 800ec72:	693b      	ldr	r3, [r7, #16]
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d1e6      	bne.n	800ec46 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	2220      	movs	r2, #32
 800ec7c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	2200      	movs	r2, #0
 800ec84:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	2200      	movs	r2, #0
 800ec8a:	671a      	str	r2, [r3, #112]	; 0x70
}
 800ec8c:	bf00      	nop
 800ec8e:	3754      	adds	r7, #84	; 0x54
 800ec90:	46bd      	mov	sp, r7
 800ec92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec96:	4770      	bx	lr
 800ec98:	effffffe 	.word	0xeffffffe

0800ec9c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ec9c:	b580      	push	{r7, lr}
 800ec9e:	b09c      	sub	sp, #112	; 0x70
 800eca0:	af00      	add	r7, sp, #0
 800eca2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eca8:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	69db      	ldr	r3, [r3, #28]
 800ecae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ecb2:	d071      	beq.n	800ed98 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800ecb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ecb6:	2200      	movs	r2, #0
 800ecb8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ecbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ecc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ecc4:	e853 3f00 	ldrex	r3, [r3]
 800ecc8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800ecca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800eccc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ecd0:	66bb      	str	r3, [r7, #104]	; 0x68
 800ecd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	461a      	mov	r2, r3
 800ecd8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ecda:	65bb      	str	r3, [r7, #88]	; 0x58
 800ecdc:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ecde:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ece0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800ece2:	e841 2300 	strex	r3, r2, [r1]
 800ece6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800ece8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ecea:	2b00      	cmp	r3, #0
 800ecec:	d1e6      	bne.n	800ecbc <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ecee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ecf0:	681b      	ldr	r3, [r3, #0]
 800ecf2:	3308      	adds	r3, #8
 800ecf4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ecf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ecf8:	e853 3f00 	ldrex	r3, [r3]
 800ecfc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800ecfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ed00:	f023 0301 	bic.w	r3, r3, #1
 800ed04:	667b      	str	r3, [r7, #100]	; 0x64
 800ed06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	3308      	adds	r3, #8
 800ed0c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ed0e:	647a      	str	r2, [r7, #68]	; 0x44
 800ed10:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed12:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ed14:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ed16:	e841 2300 	strex	r3, r2, [r1]
 800ed1a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800ed1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ed1e:	2b00      	cmp	r3, #0
 800ed20:	d1e5      	bne.n	800ecee <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ed22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ed24:	681b      	ldr	r3, [r3, #0]
 800ed26:	3308      	adds	r3, #8
 800ed28:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed2c:	e853 3f00 	ldrex	r3, [r3]
 800ed30:	623b      	str	r3, [r7, #32]
   return(result);
 800ed32:	6a3b      	ldr	r3, [r7, #32]
 800ed34:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ed38:	663b      	str	r3, [r7, #96]	; 0x60
 800ed3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ed3c:	681b      	ldr	r3, [r3, #0]
 800ed3e:	3308      	adds	r3, #8
 800ed40:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ed42:	633a      	str	r2, [r7, #48]	; 0x30
 800ed44:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed46:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ed48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ed4a:	e841 2300 	strex	r3, r2, [r1]
 800ed4e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ed50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d1e5      	bne.n	800ed22 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800ed56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ed58:	2220      	movs	r2, #32
 800ed5a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ed5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ed60:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ed62:	2b01      	cmp	r3, #1
 800ed64:	d118      	bne.n	800ed98 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ed66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed6c:	693b      	ldr	r3, [r7, #16]
 800ed6e:	e853 3f00 	ldrex	r3, [r3]
 800ed72:	60fb      	str	r3, [r7, #12]
   return(result);
 800ed74:	68fb      	ldr	r3, [r7, #12]
 800ed76:	f023 0310 	bic.w	r3, r3, #16
 800ed7a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ed7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ed7e:	681b      	ldr	r3, [r3, #0]
 800ed80:	461a      	mov	r2, r3
 800ed82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ed84:	61fb      	str	r3, [r7, #28]
 800ed86:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed88:	69b9      	ldr	r1, [r7, #24]
 800ed8a:	69fa      	ldr	r2, [r7, #28]
 800ed8c:	e841 2300 	strex	r3, r2, [r1]
 800ed90:	617b      	str	r3, [r7, #20]
   return(result);
 800ed92:	697b      	ldr	r3, [r7, #20]
 800ed94:	2b00      	cmp	r3, #0
 800ed96:	d1e6      	bne.n	800ed66 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ed98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ed9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ed9c:	2b01      	cmp	r3, #1
 800ed9e:	d107      	bne.n	800edb0 <UART_DMAReceiveCplt+0x114>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800eda0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800eda2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800eda6:	4619      	mov	r1, r3
 800eda8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800edaa:	f7fe ff05 	bl	800dbb8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800edae:	e002      	b.n	800edb6 <UART_DMAReceiveCplt+0x11a>
    HAL_UART_RxCpltCallback(huart);
 800edb0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800edb2:	f7f3 fbc1 	bl	8002538 <HAL_UART_RxCpltCallback>
}
 800edb6:	bf00      	nop
 800edb8:	3770      	adds	r7, #112	; 0x70
 800edba:	46bd      	mov	sp, r7
 800edbc:	bd80      	pop	{r7, pc}

0800edbe <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800edbe:	b580      	push	{r7, lr}
 800edc0:	b084      	sub	sp, #16
 800edc2:	af00      	add	r7, sp, #0
 800edc4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800edca:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800edcc:	68fb      	ldr	r3, [r7, #12]
 800edce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800edd0:	2b01      	cmp	r3, #1
 800edd2:	d109      	bne.n	800ede8 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800edd4:	68fb      	ldr	r3, [r7, #12]
 800edd6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800edda:	085b      	lsrs	r3, r3, #1
 800eddc:	b29b      	uxth	r3, r3
 800edde:	4619      	mov	r1, r3
 800ede0:	68f8      	ldr	r0, [r7, #12]
 800ede2:	f7fe fee9 	bl	800dbb8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ede6:	e002      	b.n	800edee <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 800ede8:	68f8      	ldr	r0, [r7, #12]
 800edea:	f7fe fed1 	bl	800db90 <HAL_UART_RxHalfCpltCallback>
}
 800edee:	bf00      	nop
 800edf0:	3710      	adds	r7, #16
 800edf2:	46bd      	mov	sp, r7
 800edf4:	bd80      	pop	{r7, pc}

0800edf6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800edf6:	b580      	push	{r7, lr}
 800edf8:	b086      	sub	sp, #24
 800edfa:	af00      	add	r7, sp, #0
 800edfc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ee02:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ee04:	697b      	ldr	r3, [r7, #20]
 800ee06:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ee0a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ee0c:	697b      	ldr	r3, [r7, #20]
 800ee0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ee12:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ee14:	697b      	ldr	r3, [r7, #20]
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	689b      	ldr	r3, [r3, #8]
 800ee1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ee1e:	2b80      	cmp	r3, #128	; 0x80
 800ee20:	d109      	bne.n	800ee36 <UART_DMAError+0x40>
 800ee22:	693b      	ldr	r3, [r7, #16]
 800ee24:	2b21      	cmp	r3, #33	; 0x21
 800ee26:	d106      	bne.n	800ee36 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800ee28:	697b      	ldr	r3, [r7, #20]
 800ee2a:	2200      	movs	r2, #0
 800ee2c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800ee30:	6978      	ldr	r0, [r7, #20]
 800ee32:	f7ff fe8b 	bl	800eb4c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ee36:	697b      	ldr	r3, [r7, #20]
 800ee38:	681b      	ldr	r3, [r3, #0]
 800ee3a:	689b      	ldr	r3, [r3, #8]
 800ee3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ee40:	2b40      	cmp	r3, #64	; 0x40
 800ee42:	d109      	bne.n	800ee58 <UART_DMAError+0x62>
 800ee44:	68fb      	ldr	r3, [r7, #12]
 800ee46:	2b22      	cmp	r3, #34	; 0x22
 800ee48:	d106      	bne.n	800ee58 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800ee4a:	697b      	ldr	r3, [r7, #20]
 800ee4c:	2200      	movs	r2, #0
 800ee4e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800ee52:	6978      	ldr	r0, [r7, #20]
 800ee54:	f7ff febc 	bl	800ebd0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ee58:	697b      	ldr	r3, [r7, #20]
 800ee5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ee5e:	f043 0210 	orr.w	r2, r3, #16
 800ee62:	697b      	ldr	r3, [r7, #20]
 800ee64:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ee68:	6978      	ldr	r0, [r7, #20]
 800ee6a:	f7fe fe9b 	bl	800dba4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ee6e:	bf00      	nop
 800ee70:	3718      	adds	r7, #24
 800ee72:	46bd      	mov	sp, r7
 800ee74:	bd80      	pop	{r7, pc}

0800ee76 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ee76:	b580      	push	{r7, lr}
 800ee78:	b084      	sub	sp, #16
 800ee7a:	af00      	add	r7, sp, #0
 800ee7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ee82:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ee84:	68fb      	ldr	r3, [r7, #12]
 800ee86:	2200      	movs	r2, #0
 800ee88:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800ee8c:	68fb      	ldr	r3, [r7, #12]
 800ee8e:	2200      	movs	r2, #0
 800ee90:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ee94:	68f8      	ldr	r0, [r7, #12]
 800ee96:	f7fe fe85 	bl	800dba4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ee9a:	bf00      	nop
 800ee9c:	3710      	adds	r7, #16
 800ee9e:	46bd      	mov	sp, r7
 800eea0:	bd80      	pop	{r7, pc}

0800eea2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800eea2:	b580      	push	{r7, lr}
 800eea4:	b088      	sub	sp, #32
 800eea6:	af00      	add	r7, sp, #0
 800eea8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	681b      	ldr	r3, [r3, #0]
 800eeae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eeb0:	68fb      	ldr	r3, [r7, #12]
 800eeb2:	e853 3f00 	ldrex	r3, [r3]
 800eeb6:	60bb      	str	r3, [r7, #8]
   return(result);
 800eeb8:	68bb      	ldr	r3, [r7, #8]
 800eeba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800eebe:	61fb      	str	r3, [r7, #28]
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	681b      	ldr	r3, [r3, #0]
 800eec4:	461a      	mov	r2, r3
 800eec6:	69fb      	ldr	r3, [r7, #28]
 800eec8:	61bb      	str	r3, [r7, #24]
 800eeca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eecc:	6979      	ldr	r1, [r7, #20]
 800eece:	69ba      	ldr	r2, [r7, #24]
 800eed0:	e841 2300 	strex	r3, r2, [r1]
 800eed4:	613b      	str	r3, [r7, #16]
   return(result);
 800eed6:	693b      	ldr	r3, [r7, #16]
 800eed8:	2b00      	cmp	r3, #0
 800eeda:	d1e6      	bne.n	800eeaa <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	2220      	movs	r2, #32
 800eee0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	2200      	movs	r2, #0
 800eee8:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800eeea:	6878      	ldr	r0, [r7, #4]
 800eeec:	f7fe fe46 	bl	800db7c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800eef0:	bf00      	nop
 800eef2:	3720      	adds	r7, #32
 800eef4:	46bd      	mov	sp, r7
 800eef6:	bd80      	pop	{r7, pc}

0800eef8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800eef8:	b480      	push	{r7}
 800eefa:	b083      	sub	sp, #12
 800eefc:	af00      	add	r7, sp, #0
 800eefe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ef00:	bf00      	nop
 800ef02:	370c      	adds	r7, #12
 800ef04:	46bd      	mov	sp, r7
 800ef06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef0a:	4770      	bx	lr

0800ef0c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800ef0c:	b480      	push	{r7}
 800ef0e:	b083      	sub	sp, #12
 800ef10:	af00      	add	r7, sp, #0
 800ef12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800ef14:	bf00      	nop
 800ef16:	370c      	adds	r7, #12
 800ef18:	46bd      	mov	sp, r7
 800ef1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef1e:	4770      	bx	lr

0800ef20 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800ef20:	b480      	push	{r7}
 800ef22:	b083      	sub	sp, #12
 800ef24:	af00      	add	r7, sp, #0
 800ef26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800ef28:	bf00      	nop
 800ef2a:	370c      	adds	r7, #12
 800ef2c:	46bd      	mov	sp, r7
 800ef2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef32:	4770      	bx	lr

0800ef34 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ef34:	b480      	push	{r7}
 800ef36:	b085      	sub	sp, #20
 800ef38:	af00      	add	r7, sp, #0
 800ef3a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ef42:	2b01      	cmp	r3, #1
 800ef44:	d101      	bne.n	800ef4a <HAL_UARTEx_DisableFifoMode+0x16>
 800ef46:	2302      	movs	r3, #2
 800ef48:	e027      	b.n	800ef9a <HAL_UARTEx_DisableFifoMode+0x66>
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	2201      	movs	r2, #1
 800ef4e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	2224      	movs	r2, #36	; 0x24
 800ef56:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	681b      	ldr	r3, [r3, #0]
 800ef5e:	681b      	ldr	r3, [r3, #0]
 800ef60:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	681b      	ldr	r3, [r3, #0]
 800ef66:	681a      	ldr	r2, [r3, #0]
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	681b      	ldr	r3, [r3, #0]
 800ef6c:	f022 0201 	bic.w	r2, r2, #1
 800ef70:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ef72:	68fb      	ldr	r3, [r7, #12]
 800ef74:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800ef78:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	2200      	movs	r2, #0
 800ef7e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	68fa      	ldr	r2, [r7, #12]
 800ef86:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	2220      	movs	r2, #32
 800ef8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	2200      	movs	r2, #0
 800ef94:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ef98:	2300      	movs	r3, #0
}
 800ef9a:	4618      	mov	r0, r3
 800ef9c:	3714      	adds	r7, #20
 800ef9e:	46bd      	mov	sp, r7
 800efa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efa4:	4770      	bx	lr

0800efa6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800efa6:	b580      	push	{r7, lr}
 800efa8:	b084      	sub	sp, #16
 800efaa:	af00      	add	r7, sp, #0
 800efac:	6078      	str	r0, [r7, #4]
 800efae:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800efb6:	2b01      	cmp	r3, #1
 800efb8:	d101      	bne.n	800efbe <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800efba:	2302      	movs	r3, #2
 800efbc:	e02d      	b.n	800f01a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	2201      	movs	r2, #1
 800efc2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	2224      	movs	r2, #36	; 0x24
 800efca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	681b      	ldr	r3, [r3, #0]
 800efd2:	681b      	ldr	r3, [r3, #0]
 800efd4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	681b      	ldr	r3, [r3, #0]
 800efda:	681a      	ldr	r2, [r3, #0]
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	681b      	ldr	r3, [r3, #0]
 800efe0:	f022 0201 	bic.w	r2, r2, #1
 800efe4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	681b      	ldr	r3, [r3, #0]
 800efea:	689b      	ldr	r3, [r3, #8]
 800efec:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	681b      	ldr	r3, [r3, #0]
 800eff4:	683a      	ldr	r2, [r7, #0]
 800eff6:	430a      	orrs	r2, r1
 800eff8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800effa:	6878      	ldr	r0, [r7, #4]
 800effc:	f000 f850 	bl	800f0a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	681b      	ldr	r3, [r3, #0]
 800f004:	68fa      	ldr	r2, [r7, #12]
 800f006:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	2220      	movs	r2, #32
 800f00c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	2200      	movs	r2, #0
 800f014:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800f018:	2300      	movs	r3, #0
}
 800f01a:	4618      	mov	r0, r3
 800f01c:	3710      	adds	r7, #16
 800f01e:	46bd      	mov	sp, r7
 800f020:	bd80      	pop	{r7, pc}

0800f022 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f022:	b580      	push	{r7, lr}
 800f024:	b084      	sub	sp, #16
 800f026:	af00      	add	r7, sp, #0
 800f028:	6078      	str	r0, [r7, #4]
 800f02a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800f032:	2b01      	cmp	r3, #1
 800f034:	d101      	bne.n	800f03a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f036:	2302      	movs	r3, #2
 800f038:	e02d      	b.n	800f096 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	2201      	movs	r2, #1
 800f03e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	2224      	movs	r2, #36	; 0x24
 800f046:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	681b      	ldr	r3, [r3, #0]
 800f04e:	681b      	ldr	r3, [r3, #0]
 800f050:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	681a      	ldr	r2, [r3, #0]
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	f022 0201 	bic.w	r2, r2, #1
 800f060:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f062:	687b      	ldr	r3, [r7, #4]
 800f064:	681b      	ldr	r3, [r3, #0]
 800f066:	689b      	ldr	r3, [r3, #8]
 800f068:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	681b      	ldr	r3, [r3, #0]
 800f070:	683a      	ldr	r2, [r7, #0]
 800f072:	430a      	orrs	r2, r1
 800f074:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f076:	6878      	ldr	r0, [r7, #4]
 800f078:	f000 f812 	bl	800f0a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	681b      	ldr	r3, [r3, #0]
 800f080:	68fa      	ldr	r2, [r7, #12]
 800f082:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f084:	687b      	ldr	r3, [r7, #4]
 800f086:	2220      	movs	r2, #32
 800f088:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	2200      	movs	r2, #0
 800f090:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800f094:	2300      	movs	r3, #0
}
 800f096:	4618      	mov	r0, r3
 800f098:	3710      	adds	r7, #16
 800f09a:	46bd      	mov	sp, r7
 800f09c:	bd80      	pop	{r7, pc}
	...

0800f0a0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f0a0:	b480      	push	{r7}
 800f0a2:	b085      	sub	sp, #20
 800f0a4:	af00      	add	r7, sp, #0
 800f0a6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d108      	bne.n	800f0c2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	2201      	movs	r2, #1
 800f0b4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	2201      	movs	r2, #1
 800f0bc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f0c0:	e031      	b.n	800f126 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f0c2:	2310      	movs	r3, #16
 800f0c4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f0c6:	2310      	movs	r3, #16
 800f0c8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	681b      	ldr	r3, [r3, #0]
 800f0ce:	689b      	ldr	r3, [r3, #8]
 800f0d0:	0e5b      	lsrs	r3, r3, #25
 800f0d2:	b2db      	uxtb	r3, r3
 800f0d4:	f003 0307 	and.w	r3, r3, #7
 800f0d8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	681b      	ldr	r3, [r3, #0]
 800f0de:	689b      	ldr	r3, [r3, #8]
 800f0e0:	0f5b      	lsrs	r3, r3, #29
 800f0e2:	b2db      	uxtb	r3, r3
 800f0e4:	f003 0307 	and.w	r3, r3, #7
 800f0e8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f0ea:	7bbb      	ldrb	r3, [r7, #14]
 800f0ec:	7b3a      	ldrb	r2, [r7, #12]
 800f0ee:	4911      	ldr	r1, [pc, #68]	; (800f134 <UARTEx_SetNbDataToProcess+0x94>)
 800f0f0:	5c8a      	ldrb	r2, [r1, r2]
 800f0f2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f0f6:	7b3a      	ldrb	r2, [r7, #12]
 800f0f8:	490f      	ldr	r1, [pc, #60]	; (800f138 <UARTEx_SetNbDataToProcess+0x98>)
 800f0fa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f0fc:	fb93 f3f2 	sdiv	r3, r3, r2
 800f100:	b29a      	uxth	r2, r3
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f108:	7bfb      	ldrb	r3, [r7, #15]
 800f10a:	7b7a      	ldrb	r2, [r7, #13]
 800f10c:	4909      	ldr	r1, [pc, #36]	; (800f134 <UARTEx_SetNbDataToProcess+0x94>)
 800f10e:	5c8a      	ldrb	r2, [r1, r2]
 800f110:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f114:	7b7a      	ldrb	r2, [r7, #13]
 800f116:	4908      	ldr	r1, [pc, #32]	; (800f138 <UARTEx_SetNbDataToProcess+0x98>)
 800f118:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f11a:	fb93 f3f2 	sdiv	r3, r3, r2
 800f11e:	b29a      	uxth	r2, r3
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800f126:	bf00      	nop
 800f128:	3714      	adds	r7, #20
 800f12a:	46bd      	mov	sp, r7
 800f12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f130:	4770      	bx	lr
 800f132:	bf00      	nop
 800f134:	0800f7e4 	.word	0x0800f7e4
 800f138:	0800f7ec 	.word	0x0800f7ec

0800f13c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f13c:	b084      	sub	sp, #16
 800f13e:	b580      	push	{r7, lr}
 800f140:	b084      	sub	sp, #16
 800f142:	af00      	add	r7, sp, #0
 800f144:	6078      	str	r0, [r7, #4]
 800f146:	f107 001c 	add.w	r0, r7, #28
 800f14a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f14e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f150:	2b01      	cmp	r3, #1
 800f152:	d120      	bne.n	800f196 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f158:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	68da      	ldr	r2, [r3, #12]
 800f164:	4b2a      	ldr	r3, [pc, #168]	; (800f210 <USB_CoreInit+0xd4>)
 800f166:	4013      	ands	r3, r2
 800f168:	687a      	ldr	r2, [r7, #4]
 800f16a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	68db      	ldr	r3, [r3, #12]
 800f170:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800f178:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f17a:	2b01      	cmp	r3, #1
 800f17c:	d105      	bne.n	800f18a <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	68db      	ldr	r3, [r3, #12]
 800f182:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800f18a:	6878      	ldr	r0, [r7, #4]
 800f18c:	f000 faa8 	bl	800f6e0 <USB_CoreReset>
 800f190:	4603      	mov	r3, r0
 800f192:	73fb      	strb	r3, [r7, #15]
 800f194:	e01a      	b.n	800f1cc <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	68db      	ldr	r3, [r3, #12]
 800f19a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800f1a2:	6878      	ldr	r0, [r7, #4]
 800f1a4:	f000 fa9c 	bl	800f6e0 <USB_CoreReset>
 800f1a8:	4603      	mov	r3, r0
 800f1aa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800f1ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d106      	bne.n	800f1c0 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f1b6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	639a      	str	r2, [r3, #56]	; 0x38
 800f1be:	e005      	b.n	800f1cc <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f1c4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800f1cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f1ce:	2b01      	cmp	r3, #1
 800f1d0:	d116      	bne.n	800f200 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800f1d2:	687b      	ldr	r3, [r7, #4]
 800f1d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800f1d6:	b29a      	uxth	r2, r3
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800f1e0:	4b0c      	ldr	r3, [pc, #48]	; (800f214 <USB_CoreInit+0xd8>)
 800f1e2:	4313      	orrs	r3, r2
 800f1e4:	687a      	ldr	r2, [r7, #4]
 800f1e6:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	689b      	ldr	r3, [r3, #8]
 800f1ec:	f043 0206 	orr.w	r2, r3, #6
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	689b      	ldr	r3, [r3, #8]
 800f1f8:	f043 0220 	orr.w	r2, r3, #32
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800f200:	7bfb      	ldrb	r3, [r7, #15]
}
 800f202:	4618      	mov	r0, r3
 800f204:	3710      	adds	r7, #16
 800f206:	46bd      	mov	sp, r7
 800f208:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f20c:	b004      	add	sp, #16
 800f20e:	4770      	bx	lr
 800f210:	ffbdffbf 	.word	0xffbdffbf
 800f214:	03ee0000 	.word	0x03ee0000

0800f218 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800f218:	b480      	push	{r7}
 800f21a:	b083      	sub	sp, #12
 800f21c:	af00      	add	r7, sp, #0
 800f21e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	689b      	ldr	r3, [r3, #8]
 800f224:	f023 0201 	bic.w	r2, r3, #1
 800f228:	687b      	ldr	r3, [r7, #4]
 800f22a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800f22c:	2300      	movs	r3, #0
}
 800f22e:	4618      	mov	r0, r3
 800f230:	370c      	adds	r7, #12
 800f232:	46bd      	mov	sp, r7
 800f234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f238:	4770      	bx	lr

0800f23a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800f23a:	b580      	push	{r7, lr}
 800f23c:	b084      	sub	sp, #16
 800f23e:	af00      	add	r7, sp, #0
 800f240:	6078      	str	r0, [r7, #4]
 800f242:	460b      	mov	r3, r1
 800f244:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800f246:	2300      	movs	r3, #0
 800f248:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	68db      	ldr	r3, [r3, #12]
 800f24e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800f256:	78fb      	ldrb	r3, [r7, #3]
 800f258:	2b01      	cmp	r3, #1
 800f25a:	d115      	bne.n	800f288 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	68db      	ldr	r3, [r3, #12]
 800f260:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800f268:	2001      	movs	r0, #1
 800f26a:	f7f4 f9dd 	bl	8003628 <HAL_Delay>
      ms++;
 800f26e:	68fb      	ldr	r3, [r7, #12]
 800f270:	3301      	adds	r3, #1
 800f272:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800f274:	6878      	ldr	r0, [r7, #4]
 800f276:	f000 fa25 	bl	800f6c4 <USB_GetMode>
 800f27a:	4603      	mov	r3, r0
 800f27c:	2b01      	cmp	r3, #1
 800f27e:	d01e      	beq.n	800f2be <USB_SetCurrentMode+0x84>
 800f280:	68fb      	ldr	r3, [r7, #12]
 800f282:	2b31      	cmp	r3, #49	; 0x31
 800f284:	d9f0      	bls.n	800f268 <USB_SetCurrentMode+0x2e>
 800f286:	e01a      	b.n	800f2be <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800f288:	78fb      	ldrb	r3, [r7, #3]
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	d115      	bne.n	800f2ba <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	68db      	ldr	r3, [r3, #12]
 800f292:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800f29a:	2001      	movs	r0, #1
 800f29c:	f7f4 f9c4 	bl	8003628 <HAL_Delay>
      ms++;
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	3301      	adds	r3, #1
 800f2a4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800f2a6:	6878      	ldr	r0, [r7, #4]
 800f2a8:	f000 fa0c 	bl	800f6c4 <USB_GetMode>
 800f2ac:	4603      	mov	r3, r0
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	d005      	beq.n	800f2be <USB_SetCurrentMode+0x84>
 800f2b2:	68fb      	ldr	r3, [r7, #12]
 800f2b4:	2b31      	cmp	r3, #49	; 0x31
 800f2b6:	d9f0      	bls.n	800f29a <USB_SetCurrentMode+0x60>
 800f2b8:	e001      	b.n	800f2be <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800f2ba:	2301      	movs	r3, #1
 800f2bc:	e005      	b.n	800f2ca <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800f2be:	68fb      	ldr	r3, [r7, #12]
 800f2c0:	2b32      	cmp	r3, #50	; 0x32
 800f2c2:	d101      	bne.n	800f2c8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800f2c4:	2301      	movs	r3, #1
 800f2c6:	e000      	b.n	800f2ca <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800f2c8:	2300      	movs	r3, #0
}
 800f2ca:	4618      	mov	r0, r3
 800f2cc:	3710      	adds	r7, #16
 800f2ce:	46bd      	mov	sp, r7
 800f2d0:	bd80      	pop	{r7, pc}
	...

0800f2d4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f2d4:	b084      	sub	sp, #16
 800f2d6:	b580      	push	{r7, lr}
 800f2d8:	b086      	sub	sp, #24
 800f2da:	af00      	add	r7, sp, #0
 800f2dc:	6078      	str	r0, [r7, #4]
 800f2de:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800f2e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800f2e6:	2300      	movs	r3, #0
 800f2e8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800f2ee:	2300      	movs	r3, #0
 800f2f0:	613b      	str	r3, [r7, #16]
 800f2f2:	e009      	b.n	800f308 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800f2f4:	687a      	ldr	r2, [r7, #4]
 800f2f6:	693b      	ldr	r3, [r7, #16]
 800f2f8:	3340      	adds	r3, #64	; 0x40
 800f2fa:	009b      	lsls	r3, r3, #2
 800f2fc:	4413      	add	r3, r2
 800f2fe:	2200      	movs	r2, #0
 800f300:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800f302:	693b      	ldr	r3, [r7, #16]
 800f304:	3301      	adds	r3, #1
 800f306:	613b      	str	r3, [r7, #16]
 800f308:	693b      	ldr	r3, [r7, #16]
 800f30a:	2b0e      	cmp	r3, #14
 800f30c:	d9f2      	bls.n	800f2f4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800f30e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f310:	2b00      	cmp	r3, #0
 800f312:	d11c      	bne.n	800f34e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f314:	68fb      	ldr	r3, [r7, #12]
 800f316:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f31a:	685b      	ldr	r3, [r3, #4]
 800f31c:	68fa      	ldr	r2, [r7, #12]
 800f31e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f322:	f043 0302 	orr.w	r3, r3, #2
 800f326:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f32c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	681b      	ldr	r3, [r3, #0]
 800f338:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	681b      	ldr	r3, [r3, #0]
 800f344:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	601a      	str	r2, [r3, #0]
 800f34c:	e005      	b.n	800f35a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f352:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800f35a:	68fb      	ldr	r3, [r7, #12]
 800f35c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800f360:	461a      	mov	r2, r3
 800f362:	2300      	movs	r3, #0
 800f364:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800f366:	68fb      	ldr	r3, [r7, #12]
 800f368:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f36c:	4619      	mov	r1, r3
 800f36e:	68fb      	ldr	r3, [r7, #12]
 800f370:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f374:	461a      	mov	r2, r3
 800f376:	680b      	ldr	r3, [r1, #0]
 800f378:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f37a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f37c:	2b01      	cmp	r3, #1
 800f37e:	d10c      	bne.n	800f39a <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800f380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f382:	2b00      	cmp	r3, #0
 800f384:	d104      	bne.n	800f390 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800f386:	2100      	movs	r1, #0
 800f388:	6878      	ldr	r0, [r7, #4]
 800f38a:	f000 f961 	bl	800f650 <USB_SetDevSpeed>
 800f38e:	e008      	b.n	800f3a2 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800f390:	2101      	movs	r1, #1
 800f392:	6878      	ldr	r0, [r7, #4]
 800f394:	f000 f95c 	bl	800f650 <USB_SetDevSpeed>
 800f398:	e003      	b.n	800f3a2 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800f39a:	2103      	movs	r1, #3
 800f39c:	6878      	ldr	r0, [r7, #4]
 800f39e:	f000 f957 	bl	800f650 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800f3a2:	2110      	movs	r1, #16
 800f3a4:	6878      	ldr	r0, [r7, #4]
 800f3a6:	f000 f8f3 	bl	800f590 <USB_FlushTxFifo>
 800f3aa:	4603      	mov	r3, r0
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	d001      	beq.n	800f3b4 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800f3b0:	2301      	movs	r3, #1
 800f3b2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800f3b4:	6878      	ldr	r0, [r7, #4]
 800f3b6:	f000 f91d 	bl	800f5f4 <USB_FlushRxFifo>
 800f3ba:	4603      	mov	r3, r0
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	d001      	beq.n	800f3c4 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800f3c0:	2301      	movs	r3, #1
 800f3c2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800f3c4:	68fb      	ldr	r3, [r7, #12]
 800f3c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f3ca:	461a      	mov	r2, r3
 800f3cc:	2300      	movs	r3, #0
 800f3ce:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800f3d0:	68fb      	ldr	r3, [r7, #12]
 800f3d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f3d6:	461a      	mov	r2, r3
 800f3d8:	2300      	movs	r3, #0
 800f3da:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800f3dc:	68fb      	ldr	r3, [r7, #12]
 800f3de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f3e2:	461a      	mov	r2, r3
 800f3e4:	2300      	movs	r3, #0
 800f3e6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f3e8:	2300      	movs	r3, #0
 800f3ea:	613b      	str	r3, [r7, #16]
 800f3ec:	e043      	b.n	800f476 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f3ee:	693b      	ldr	r3, [r7, #16]
 800f3f0:	015a      	lsls	r2, r3, #5
 800f3f2:	68fb      	ldr	r3, [r7, #12]
 800f3f4:	4413      	add	r3, r2
 800f3f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f3fa:	681b      	ldr	r3, [r3, #0]
 800f3fc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f400:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f404:	d118      	bne.n	800f438 <USB_DevInit+0x164>
    {
      if (i == 0U)
 800f406:	693b      	ldr	r3, [r7, #16]
 800f408:	2b00      	cmp	r3, #0
 800f40a:	d10a      	bne.n	800f422 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800f40c:	693b      	ldr	r3, [r7, #16]
 800f40e:	015a      	lsls	r2, r3, #5
 800f410:	68fb      	ldr	r3, [r7, #12]
 800f412:	4413      	add	r3, r2
 800f414:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f418:	461a      	mov	r2, r3
 800f41a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800f41e:	6013      	str	r3, [r2, #0]
 800f420:	e013      	b.n	800f44a <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800f422:	693b      	ldr	r3, [r7, #16]
 800f424:	015a      	lsls	r2, r3, #5
 800f426:	68fb      	ldr	r3, [r7, #12]
 800f428:	4413      	add	r3, r2
 800f42a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f42e:	461a      	mov	r2, r3
 800f430:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800f434:	6013      	str	r3, [r2, #0]
 800f436:	e008      	b.n	800f44a <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800f438:	693b      	ldr	r3, [r7, #16]
 800f43a:	015a      	lsls	r2, r3, #5
 800f43c:	68fb      	ldr	r3, [r7, #12]
 800f43e:	4413      	add	r3, r2
 800f440:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f444:	461a      	mov	r2, r3
 800f446:	2300      	movs	r3, #0
 800f448:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800f44a:	693b      	ldr	r3, [r7, #16]
 800f44c:	015a      	lsls	r2, r3, #5
 800f44e:	68fb      	ldr	r3, [r7, #12]
 800f450:	4413      	add	r3, r2
 800f452:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f456:	461a      	mov	r2, r3
 800f458:	2300      	movs	r3, #0
 800f45a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800f45c:	693b      	ldr	r3, [r7, #16]
 800f45e:	015a      	lsls	r2, r3, #5
 800f460:	68fb      	ldr	r3, [r7, #12]
 800f462:	4413      	add	r3, r2
 800f464:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f468:	461a      	mov	r2, r3
 800f46a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800f46e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f470:	693b      	ldr	r3, [r7, #16]
 800f472:	3301      	adds	r3, #1
 800f474:	613b      	str	r3, [r7, #16]
 800f476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f478:	693a      	ldr	r2, [r7, #16]
 800f47a:	429a      	cmp	r2, r3
 800f47c:	d3b7      	bcc.n	800f3ee <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f47e:	2300      	movs	r3, #0
 800f480:	613b      	str	r3, [r7, #16]
 800f482:	e043      	b.n	800f50c <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f484:	693b      	ldr	r3, [r7, #16]
 800f486:	015a      	lsls	r2, r3, #5
 800f488:	68fb      	ldr	r3, [r7, #12]
 800f48a:	4413      	add	r3, r2
 800f48c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f490:	681b      	ldr	r3, [r3, #0]
 800f492:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f496:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f49a:	d118      	bne.n	800f4ce <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800f49c:	693b      	ldr	r3, [r7, #16]
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d10a      	bne.n	800f4b8 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800f4a2:	693b      	ldr	r3, [r7, #16]
 800f4a4:	015a      	lsls	r2, r3, #5
 800f4a6:	68fb      	ldr	r3, [r7, #12]
 800f4a8:	4413      	add	r3, r2
 800f4aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f4ae:	461a      	mov	r2, r3
 800f4b0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800f4b4:	6013      	str	r3, [r2, #0]
 800f4b6:	e013      	b.n	800f4e0 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800f4b8:	693b      	ldr	r3, [r7, #16]
 800f4ba:	015a      	lsls	r2, r3, #5
 800f4bc:	68fb      	ldr	r3, [r7, #12]
 800f4be:	4413      	add	r3, r2
 800f4c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f4c4:	461a      	mov	r2, r3
 800f4c6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800f4ca:	6013      	str	r3, [r2, #0]
 800f4cc:	e008      	b.n	800f4e0 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800f4ce:	693b      	ldr	r3, [r7, #16]
 800f4d0:	015a      	lsls	r2, r3, #5
 800f4d2:	68fb      	ldr	r3, [r7, #12]
 800f4d4:	4413      	add	r3, r2
 800f4d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f4da:	461a      	mov	r2, r3
 800f4dc:	2300      	movs	r3, #0
 800f4de:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800f4e0:	693b      	ldr	r3, [r7, #16]
 800f4e2:	015a      	lsls	r2, r3, #5
 800f4e4:	68fb      	ldr	r3, [r7, #12]
 800f4e6:	4413      	add	r3, r2
 800f4e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f4ec:	461a      	mov	r2, r3
 800f4ee:	2300      	movs	r3, #0
 800f4f0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800f4f2:	693b      	ldr	r3, [r7, #16]
 800f4f4:	015a      	lsls	r2, r3, #5
 800f4f6:	68fb      	ldr	r3, [r7, #12]
 800f4f8:	4413      	add	r3, r2
 800f4fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f4fe:	461a      	mov	r2, r3
 800f500:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800f504:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f506:	693b      	ldr	r3, [r7, #16]
 800f508:	3301      	adds	r3, #1
 800f50a:	613b      	str	r3, [r7, #16]
 800f50c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f50e:	693a      	ldr	r2, [r7, #16]
 800f510:	429a      	cmp	r2, r3
 800f512:	d3b7      	bcc.n	800f484 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800f514:	68fb      	ldr	r3, [r7, #12]
 800f516:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f51a:	691b      	ldr	r3, [r3, #16]
 800f51c:	68fa      	ldr	r2, [r7, #12]
 800f51e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f522:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f526:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	2200      	movs	r2, #0
 800f52c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800f534:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800f536:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f538:	2b00      	cmp	r3, #0
 800f53a:	d105      	bne.n	800f548 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	699b      	ldr	r3, [r3, #24]
 800f540:	f043 0210 	orr.w	r2, r3, #16
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	699a      	ldr	r2, [r3, #24]
 800f54c:	4b0e      	ldr	r3, [pc, #56]	; (800f588 <USB_DevInit+0x2b4>)
 800f54e:	4313      	orrs	r3, r2
 800f550:	687a      	ldr	r2, [r7, #4]
 800f552:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800f554:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f556:	2b00      	cmp	r3, #0
 800f558:	d005      	beq.n	800f566 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	699b      	ldr	r3, [r3, #24]
 800f55e:	f043 0208 	orr.w	r2, r3, #8
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800f566:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f568:	2b01      	cmp	r3, #1
 800f56a:	d105      	bne.n	800f578 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	699a      	ldr	r2, [r3, #24]
 800f570:	4b06      	ldr	r3, [pc, #24]	; (800f58c <USB_DevInit+0x2b8>)
 800f572:	4313      	orrs	r3, r2
 800f574:	687a      	ldr	r2, [r7, #4]
 800f576:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800f578:	7dfb      	ldrb	r3, [r7, #23]
}
 800f57a:	4618      	mov	r0, r3
 800f57c:	3718      	adds	r7, #24
 800f57e:	46bd      	mov	sp, r7
 800f580:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f584:	b004      	add	sp, #16
 800f586:	4770      	bx	lr
 800f588:	803c3800 	.word	0x803c3800
 800f58c:	40000004 	.word	0x40000004

0800f590 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800f590:	b480      	push	{r7}
 800f592:	b085      	sub	sp, #20
 800f594:	af00      	add	r7, sp, #0
 800f596:	6078      	str	r0, [r7, #4]
 800f598:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800f59a:	2300      	movs	r3, #0
 800f59c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800f59e:	68fb      	ldr	r3, [r7, #12]
 800f5a0:	3301      	adds	r3, #1
 800f5a2:	60fb      	str	r3, [r7, #12]
 800f5a4:	4a12      	ldr	r2, [pc, #72]	; (800f5f0 <USB_FlushTxFifo+0x60>)
 800f5a6:	4293      	cmp	r3, r2
 800f5a8:	d901      	bls.n	800f5ae <USB_FlushTxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800f5aa:	2303      	movs	r3, #3
 800f5ac:	e01a      	b.n	800f5e4 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f5ae:	687b      	ldr	r3, [r7, #4]
 800f5b0:	691b      	ldr	r3, [r3, #16]
 800f5b2:	2b00      	cmp	r3, #0
 800f5b4:	daf3      	bge.n	800f59e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800f5b6:	2300      	movs	r3, #0
 800f5b8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800f5ba:	683b      	ldr	r3, [r7, #0]
 800f5bc:	019b      	lsls	r3, r3, #6
 800f5be:	f043 0220 	orr.w	r2, r3, #32
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800f5c6:	68fb      	ldr	r3, [r7, #12]
 800f5c8:	3301      	adds	r3, #1
 800f5ca:	60fb      	str	r3, [r7, #12]
 800f5cc:	4a08      	ldr	r2, [pc, #32]	; (800f5f0 <USB_FlushTxFifo+0x60>)
 800f5ce:	4293      	cmp	r3, r2
 800f5d0:	d901      	bls.n	800f5d6 <USB_FlushTxFifo+0x46>
    {
      return HAL_TIMEOUT;
 800f5d2:	2303      	movs	r3, #3
 800f5d4:	e006      	b.n	800f5e4 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	691b      	ldr	r3, [r3, #16]
 800f5da:	f003 0320 	and.w	r3, r3, #32
 800f5de:	2b20      	cmp	r3, #32
 800f5e0:	d0f1      	beq.n	800f5c6 <USB_FlushTxFifo+0x36>

  return HAL_OK;
 800f5e2:	2300      	movs	r3, #0
}
 800f5e4:	4618      	mov	r0, r3
 800f5e6:	3714      	adds	r7, #20
 800f5e8:	46bd      	mov	sp, r7
 800f5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5ee:	4770      	bx	lr
 800f5f0:	00030d40 	.word	0x00030d40

0800f5f4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800f5f4:	b480      	push	{r7}
 800f5f6:	b085      	sub	sp, #20
 800f5f8:	af00      	add	r7, sp, #0
 800f5fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f5fc:	2300      	movs	r3, #0
 800f5fe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800f600:	68fb      	ldr	r3, [r7, #12]
 800f602:	3301      	adds	r3, #1
 800f604:	60fb      	str	r3, [r7, #12]
 800f606:	4a11      	ldr	r2, [pc, #68]	; (800f64c <USB_FlushRxFifo+0x58>)
 800f608:	4293      	cmp	r3, r2
 800f60a:	d901      	bls.n	800f610 <USB_FlushRxFifo+0x1c>
    {
      return HAL_TIMEOUT;
 800f60c:	2303      	movs	r3, #3
 800f60e:	e017      	b.n	800f640 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	691b      	ldr	r3, [r3, #16]
 800f614:	2b00      	cmp	r3, #0
 800f616:	daf3      	bge.n	800f600 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800f618:	2300      	movs	r3, #0
 800f61a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	2210      	movs	r2, #16
 800f620:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800f622:	68fb      	ldr	r3, [r7, #12]
 800f624:	3301      	adds	r3, #1
 800f626:	60fb      	str	r3, [r7, #12]
 800f628:	4a08      	ldr	r2, [pc, #32]	; (800f64c <USB_FlushRxFifo+0x58>)
 800f62a:	4293      	cmp	r3, r2
 800f62c:	d901      	bls.n	800f632 <USB_FlushRxFifo+0x3e>
    {
      return HAL_TIMEOUT;
 800f62e:	2303      	movs	r3, #3
 800f630:	e006      	b.n	800f640 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	691b      	ldr	r3, [r3, #16]
 800f636:	f003 0310 	and.w	r3, r3, #16
 800f63a:	2b10      	cmp	r3, #16
 800f63c:	d0f1      	beq.n	800f622 <USB_FlushRxFifo+0x2e>

  return HAL_OK;
 800f63e:	2300      	movs	r3, #0
}
 800f640:	4618      	mov	r0, r3
 800f642:	3714      	adds	r7, #20
 800f644:	46bd      	mov	sp, r7
 800f646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f64a:	4770      	bx	lr
 800f64c:	00030d40 	.word	0x00030d40

0800f650 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800f650:	b480      	push	{r7}
 800f652:	b085      	sub	sp, #20
 800f654:	af00      	add	r7, sp, #0
 800f656:	6078      	str	r0, [r7, #4]
 800f658:	460b      	mov	r3, r1
 800f65a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800f660:	68fb      	ldr	r3, [r7, #12]
 800f662:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f666:	681a      	ldr	r2, [r3, #0]
 800f668:	78fb      	ldrb	r3, [r7, #3]
 800f66a:	68f9      	ldr	r1, [r7, #12]
 800f66c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f670:	4313      	orrs	r3, r2
 800f672:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800f674:	2300      	movs	r3, #0
}
 800f676:	4618      	mov	r0, r3
 800f678:	3714      	adds	r7, #20
 800f67a:	46bd      	mov	sp, r7
 800f67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f680:	4770      	bx	lr

0800f682 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800f682:	b480      	push	{r7}
 800f684:	b085      	sub	sp, #20
 800f686:	af00      	add	r7, sp, #0
 800f688:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800f68e:	68fb      	ldr	r3, [r7, #12]
 800f690:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800f694:	681b      	ldr	r3, [r3, #0]
 800f696:	68fa      	ldr	r2, [r7, #12]
 800f698:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800f69c:	f023 0303 	bic.w	r3, r3, #3
 800f6a0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f6a2:	68fb      	ldr	r3, [r7, #12]
 800f6a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f6a8:	685b      	ldr	r3, [r3, #4]
 800f6aa:	68fa      	ldr	r2, [r7, #12]
 800f6ac:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f6b0:	f043 0302 	orr.w	r3, r3, #2
 800f6b4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f6b6:	2300      	movs	r3, #0
}
 800f6b8:	4618      	mov	r0, r3
 800f6ba:	3714      	adds	r7, #20
 800f6bc:	46bd      	mov	sp, r7
 800f6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6c2:	4770      	bx	lr

0800f6c4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800f6c4:	b480      	push	{r7}
 800f6c6:	b083      	sub	sp, #12
 800f6c8:	af00      	add	r7, sp, #0
 800f6ca:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	695b      	ldr	r3, [r3, #20]
 800f6d0:	f003 0301 	and.w	r3, r3, #1
}
 800f6d4:	4618      	mov	r0, r3
 800f6d6:	370c      	adds	r7, #12
 800f6d8:	46bd      	mov	sp, r7
 800f6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6de:	4770      	bx	lr

0800f6e0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800f6e0:	b480      	push	{r7}
 800f6e2:	b085      	sub	sp, #20
 800f6e4:	af00      	add	r7, sp, #0
 800f6e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f6e8:	2300      	movs	r3, #0
 800f6ea:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800f6ec:	68fb      	ldr	r3, [r7, #12]
 800f6ee:	3301      	adds	r3, #1
 800f6f0:	60fb      	str	r3, [r7, #12]
 800f6f2:	4a13      	ldr	r2, [pc, #76]	; (800f740 <USB_CoreReset+0x60>)
 800f6f4:	4293      	cmp	r3, r2
 800f6f6:	d901      	bls.n	800f6fc <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 800f6f8:	2303      	movs	r3, #3
 800f6fa:	e01a      	b.n	800f732 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	691b      	ldr	r3, [r3, #16]
 800f700:	2b00      	cmp	r3, #0
 800f702:	daf3      	bge.n	800f6ec <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800f704:	2300      	movs	r3, #0
 800f706:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	691b      	ldr	r3, [r3, #16]
 800f70c:	f043 0201 	orr.w	r2, r3, #1
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800f714:	68fb      	ldr	r3, [r7, #12]
 800f716:	3301      	adds	r3, #1
 800f718:	60fb      	str	r3, [r7, #12]
 800f71a:	4a09      	ldr	r2, [pc, #36]	; (800f740 <USB_CoreReset+0x60>)
 800f71c:	4293      	cmp	r3, r2
 800f71e:	d901      	bls.n	800f724 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 800f720:	2303      	movs	r3, #3
 800f722:	e006      	b.n	800f732 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	691b      	ldr	r3, [r3, #16]
 800f728:	f003 0301 	and.w	r3, r3, #1
 800f72c:	2b01      	cmp	r3, #1
 800f72e:	d0f1      	beq.n	800f714 <USB_CoreReset+0x34>

  return HAL_OK;
 800f730:	2300      	movs	r3, #0
}
 800f732:	4618      	mov	r0, r3
 800f734:	3714      	adds	r7, #20
 800f736:	46bd      	mov	sp, r7
 800f738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f73c:	4770      	bx	lr
 800f73e:	bf00      	nop
 800f740:	00030d40 	.word	0x00030d40

0800f744 <__libc_init_array>:
 800f744:	b570      	push	{r4, r5, r6, lr}
 800f746:	4d0d      	ldr	r5, [pc, #52]	; (800f77c <__libc_init_array+0x38>)
 800f748:	4c0d      	ldr	r4, [pc, #52]	; (800f780 <__libc_init_array+0x3c>)
 800f74a:	1b64      	subs	r4, r4, r5
 800f74c:	10a4      	asrs	r4, r4, #2
 800f74e:	2600      	movs	r6, #0
 800f750:	42a6      	cmp	r6, r4
 800f752:	d109      	bne.n	800f768 <__libc_init_array+0x24>
 800f754:	4d0b      	ldr	r5, [pc, #44]	; (800f784 <__libc_init_array+0x40>)
 800f756:	4c0c      	ldr	r4, [pc, #48]	; (800f788 <__libc_init_array+0x44>)
 800f758:	f000 f820 	bl	800f79c <_init>
 800f75c:	1b64      	subs	r4, r4, r5
 800f75e:	10a4      	asrs	r4, r4, #2
 800f760:	2600      	movs	r6, #0
 800f762:	42a6      	cmp	r6, r4
 800f764:	d105      	bne.n	800f772 <__libc_init_array+0x2e>
 800f766:	bd70      	pop	{r4, r5, r6, pc}
 800f768:	f855 3b04 	ldr.w	r3, [r5], #4
 800f76c:	4798      	blx	r3
 800f76e:	3601      	adds	r6, #1
 800f770:	e7ee      	b.n	800f750 <__libc_init_array+0xc>
 800f772:	f855 3b04 	ldr.w	r3, [r5], #4
 800f776:	4798      	blx	r3
 800f778:	3601      	adds	r6, #1
 800f77a:	e7f2      	b.n	800f762 <__libc_init_array+0x1e>
 800f77c:	0800f7fc 	.word	0x0800f7fc
 800f780:	0800f7fc 	.word	0x0800f7fc
 800f784:	0800f7fc 	.word	0x0800f7fc
 800f788:	0800f800 	.word	0x0800f800

0800f78c <memset>:
 800f78c:	4402      	add	r2, r0
 800f78e:	4603      	mov	r3, r0
 800f790:	4293      	cmp	r3, r2
 800f792:	d100      	bne.n	800f796 <memset+0xa>
 800f794:	4770      	bx	lr
 800f796:	f803 1b01 	strb.w	r1, [r3], #1
 800f79a:	e7f9      	b.n	800f790 <memset+0x4>

0800f79c <_init>:
 800f79c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f79e:	bf00      	nop
 800f7a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f7a2:	bc08      	pop	{r3}
 800f7a4:	469e      	mov	lr, r3
 800f7a6:	4770      	bx	lr

0800f7a8 <_fini>:
 800f7a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7aa:	bf00      	nop
 800f7ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f7ae:	bc08      	pop	{r3}
 800f7b0:	469e      	mov	lr, r3
 800f7b2:	4770      	bx	lr
