// Seed: 2498136699
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  input id_5;
  input id_4;
  input id_3;
  input id_2;
  inout id_1;
  always #0 begin
    id_1 = id_5;
  end
  logic id_6 = (1'd0) ? id_3[1] : id_2;
  type_10 id_7 (
      .id_0(1),
      .id_1(1'h0)
  );
  logic id_8 = id_2;
  assign id_1 = 1'b0;
endmodule
