
---------- Begin Simulation Statistics ----------
final_tick                                70747454375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    487                       # Simulator instruction rate (inst/s)
host_mem_usage                               22533228                       # Number of bytes of host memory used
host_op_rate                                      498                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                131189.19                       # Real time elapsed on the host
host_tick_rate                                 319081                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63897044                       # Number of instructions simulated
sim_ops                                      65318980                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041860                       # Number of seconds simulated
sim_ticks                                 41860039375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.946769                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 3091166                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3221751                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 50                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             17339                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3132170                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              22559                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           27453                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4894                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3312041                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   48437                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7878                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    19494286                       # Number of instructions committed
system.cpu.committedOps                      19729024                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.417198                       # CPI: cycles per instruction
system.cpu.discardedOps                         66015                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            9921063                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            570546                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6096279                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        20764638                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.292637                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       33                       # number of quiesce instructions executed
system.cpu.numCycles                         66615835                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        33                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                12916081     65.47%     65.47% # Class of committed instruction
system.cpu.op_class_0::IntMult                   8038      0.04%     65.51% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::MemRead                 605993      3.07%     68.58% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6198912     31.42%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 19729024                       # Class of committed instruction
system.cpu.quiesceCycles                       360228                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        45851197                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3465                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5786518                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1855270                       # Transaction distribution
system.membus.trans_dist::ReadResp            1857888                       # Transaction distribution
system.membus.trans_dist::WriteReq            1072528                       # Transaction distribution
system.membus.trans_dist::WriteResp           1072528                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2122                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1333                       # Transaction distribution
system.membus.trans_dist::ReadExReq               985                       # Transaction distribution
system.membus.trans_dist::ReadExResp              985                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            181                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2437                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      2889728                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       2889728                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           42                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        15512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      5789680                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        60628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      5865862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5779456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5779456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11645713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        31024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       353728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        85316                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       471156                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    184942592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    184942592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               185425332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8712992                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000002                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001355                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8712976    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             8712992                       # Request fanout histogram
system.membus.reqLayer6.occupancy         14661256027                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              35.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            76669500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              371328                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            15703125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           60655460                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11294019006                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             27.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy             908750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma     16646144                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     47054848                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma     29687808                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     46989312                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma       520192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      8122368                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       927744                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      5253120                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    726437539                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    397661929                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1124099468                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    413317910                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    709215960                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1122533870                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1139755450                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma   1106877889                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2246633338                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     30343168                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma     16515072                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3     17235968                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma     29556736                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     46792704                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      7585792                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma       516096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      8101888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      4308992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       923648                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      5232640                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    724871941                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    394530733                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1119402674                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    411752312                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    706084763                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1117837076                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1136624253                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma   1100615496                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2237239749                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2076672                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2076672                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3733098                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3733098                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9898                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         5260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         9870                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         9898                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         5260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         9842                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        60628                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2895872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2895872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2887680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total      2887680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      2895872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total      2895872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      2879488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total      2879488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11619540                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15554                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         5786                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio        15510                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio        15554                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         5786                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio        15466                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        85316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     46202880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     46202880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     46071808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     46071808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    185027908                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        19880404500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy  15808272594                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9963114000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1851392                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1851392                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1038336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1038336                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1447936                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1443840                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1447936                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      1439744                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5779456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     46202880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     46071808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    184942592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4527176                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4527176    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4527176                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9366163285                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         22.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10295296000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         24.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30605312                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     47316992                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17432576                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29622272                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     47054848                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7651328                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       522240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8173568                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4358144                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       925696                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5283840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    731134334                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    399227527                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1130361861                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    416449107                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    707650362                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1124099468                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1147583440                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1106877889                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2254461329                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     30277632                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma     16580608                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1     17235968                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma     29622272                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     46858240                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      7569408                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma       518144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      8087552                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      4308992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       925696                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      5234688                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    723306343                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    396096331                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1119402674                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    411752312                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    707650362                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1119402674                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1135058655                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1103746692                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2238805348                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11584                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12672                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11584                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11584                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          181                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           17                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          198                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       276732                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        25991                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         302723                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       276732                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       276732                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       276732                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        25991                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        302723                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29622272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma     29622272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma     29687808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma     29556736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         217920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          118707008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       135808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16711680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma     16580608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma     16646144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma     16515072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        66589312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       462848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       462848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       463872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       461824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1854797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2122                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       261120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma       259072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma       260096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma       258048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1040458                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    707650362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    707650362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    709215960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    706084763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5205920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2835807366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3244335                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    399227527                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    396096331                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    397661929                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    394530733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1590760854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3244335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1106877889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma   1103746692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma   1106877889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma   1100615496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5205920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4426568220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    723953.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    721905.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    723968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    719847.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000647807750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7303                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7303                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3416339                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1092778                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1854797                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1040458                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1854797                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1040458                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     55                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            115922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            115924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            115918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            115921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            115935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            115935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            115990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            115927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            115933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            115921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           115920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           115895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           115881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           115911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           115906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           115903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             65025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             65027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             65035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             65088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             65044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            65015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            65026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            65016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            65018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            65018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            65006                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  59799702525                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9273710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            108486680025                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32241.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58491.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2131                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1729740                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  968262                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1854797                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1040458                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1631335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   73731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   65475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   64855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  51421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  81733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  72834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  56813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  68303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  78530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  65534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  47933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  37572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  30584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5033                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       197213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.558995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   862.670889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.341199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4842      2.46%      2.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4761      2.41%      4.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2807      1.42%      6.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3276      1.66%      7.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3418      1.73%      9.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3303      1.67%     11.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2602      1.32%     12.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3724      1.89%     14.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       168480     85.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       197213                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7303                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     253.973846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1091.255313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6802     93.14%     93.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.04%     93.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            5      0.07%     93.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.01%     93.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303          288      3.94%     97.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.01%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           10      0.14%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.01%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.03%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            6      0.08%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399          166      2.27%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.01%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447           14      0.19%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9471            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10495            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12543            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7303                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7303                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     142.472135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     99.871354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    140.601373                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            924     12.65%     12.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           272      3.72%     16.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95          2601     35.62%     51.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127         1516     20.76%     72.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159          225      3.08%     75.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191          177      2.42%     78.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223          101      1.38%     79.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255          240      3.29%     82.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287          470      6.44%     89.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319          237      3.25%     92.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351          146      2.00%     94.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           53      0.73%     95.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415           25      0.34%     95.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            9      0.12%     95.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479           10      0.14%     95.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            4      0.05%     95.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.01%     96.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607           16      0.22%     96.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639           86      1.18%     97.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671           65      0.89%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703           54      0.74%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735           20      0.27%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767           12      0.16%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            5      0.07%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831           11      0.15%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            5      0.07%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            9      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            4      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            2      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7303                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              118703488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                66590336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               118707008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             66589312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2835.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1590.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2835.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1590.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   41859972500                       # Total gap between requests
system.mem_ctrls.avgGap                      14458.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29621312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma     29621312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma     29687808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma     29555136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       217920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       137792                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16710720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma     16580608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma     16646144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma     16515072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 707627428.026039719582                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 707627428.026039719582                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 709215959.737735033035                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 706046540.836537361145                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5205919.613399790600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3291731.256284801289                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 399204593.438106417656                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 396096330.714452445507                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 397661928.859568834305                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 394530732.569335997105                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       462848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       462848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       463872                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       461824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3405                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2122                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       261120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma       259072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma       260096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma       258048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26993997515                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma  27053183210                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma  27086770375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma  27038651240                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    314077685                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  37332882130                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 121354321495                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma 212557594565                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma 108223633880                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma 384263465690                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58321.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58449.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58392.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58547.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     92240.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17593252.65                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    464745.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    820457.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    416091.11                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1489116.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8138798460                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2264430000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31458033950                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  66                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            33                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     6822901.515152                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1688611.084670                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           33    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1405500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      9883000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              33                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     70522298625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    225155750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10500840                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10500840                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10500840                       # number of overall hits
system.cpu.icache.overall_hits::total        10500840                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          181                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            181                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          181                       # number of overall misses
system.cpu.icache.overall_misses::total           181                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7862500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7862500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7862500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7862500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10501021                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10501021                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10501021                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10501021                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43439.226519                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43439.226519                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43439.226519                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43439.226519                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          181                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          181                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          181                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          181                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7577375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7577375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7577375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7577375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41863.950276                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41863.950276                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41863.950276                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41863.950276                       # average overall mshr miss latency
system.cpu.icache.replacements                     33                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10500840                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10500840                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          181                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           181                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7862500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7862500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10501021                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10501021                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43439.226519                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43439.226519                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          181                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          181                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7577375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7577375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41863.950276                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41863.950276                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           339.853213                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2756106                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                33                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          83518.363636                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   339.853213                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.663776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.663776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          326                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21002223                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21002223                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       970031                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           970031                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       970031                       # number of overall hits
system.cpu.dcache.overall_hits::total          970031                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4354                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4354                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4354                       # number of overall misses
system.cpu.dcache.overall_misses::total          4354                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    559976500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    559976500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    559976500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    559976500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       974385                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       974385                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       974385                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       974385                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004468                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004468                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004468                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004468                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 128611.966008                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 128611.966008                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 128611.966008                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 128611.966008                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2122                       # number of writebacks
system.cpu.dcache.writebacks::total              2122                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          932                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          932                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          932                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          932                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3422                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3422                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3422                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        38070                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        38070                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    429540000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    429540000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    429540000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    429540000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     84547125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     84547125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003512                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003512                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003512                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003512                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 125523.085915                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 125523.085915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 125523.085915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 125523.085915                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2220.833333                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2220.833333                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3422                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       591579                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          591579                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2453                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2453                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    308222125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    308222125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       594032                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       594032                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004129                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004129                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 125651.090501                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 125651.090501                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2437                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2437                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3878                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3878                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    302851000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    302851000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     84547125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     84547125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 124272.055806                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 124272.055806                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21801.734141                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21801.734141                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       378452                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         378452                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1901                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1901                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    251754375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    251754375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       380353                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       380353                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004998                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004998                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 132432.601262                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 132432.601262                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          916                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          916                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          985                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          985                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        34192                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        34192                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    126689000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    126689000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002590                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002590                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 128618.274112                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 128618.274112                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      2889728                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      2889728                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  30599452375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  30599452375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10589.042420                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10589.042420                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       689056                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       689056                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data      2200672                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total      2200672                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  29701763992                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  29701763992                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13496.679193                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13496.679193                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               75228                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3422                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.983635                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          393                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27018786                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27018786                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  70747454375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                70747590000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    487                       # Simulator instruction rate (inst/s)
host_mem_usage                               22533228                       # Number of bytes of host memory used
host_op_rate                                      498                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                131189.28                       # Real time elapsed on the host
host_tick_rate                                 319082                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63897053                       # Number of instructions simulated
sim_ops                                      65318995                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.041860                       # Number of seconds simulated
sim_ticks                                 41860175000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.946592                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 3091167                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              3221758                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 51                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             17341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3132170                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              22559                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           27453                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4894                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3312050                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   48439                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7878                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    19494295                       # Number of instructions committed
system.cpu.committedOps                      19729039                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.417208                       # CPI: cycles per instruction
system.cpu.discardedOps                         66022                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            9921085                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            570546                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6096279                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        20764806                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.292637                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       33                       # number of quiesce instructions executed
system.cpu.numCycles                         66616052                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        33                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                12916089     65.47%     65.47% # Class of committed instruction
system.cpu.op_class_0::IntMult                   8038      0.04%     65.51% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::MemRead                 605999      3.07%     68.58% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6198912     31.42%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 19729039                       # Class of committed instruction
system.cpu.quiesceCycles                       360228                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        45851246                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3468                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5786524                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1855270                       # Transaction distribution
system.membus.trans_dist::ReadResp            1857891                       # Transaction distribution
system.membus.trans_dist::WriteReq            1072528                       # Transaction distribution
system.membus.trans_dist::WriteResp           1072528                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2122                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1336                       # Transaction distribution
system.membus.trans_dist::ReadExReq               985                       # Transaction distribution
system.membus.trans_dist::ReadExResp              985                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            182                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2439                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      2889728                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       2889728                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           42                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        15512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      5789686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        60628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      5865868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5779456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5779456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11645722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        31024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       353856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        85316                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       471284                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    184942592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    184942592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               185425524                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8712995                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000002                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001355                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8712979    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             8712995                       # Request fanout histogram
system.membus.reqLayer6.occupancy         14661261652                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              35.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            76669500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              374203                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            15703125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           60666460                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11294019006                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             27.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy             913750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma     16646144                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     47054848                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma     29687808                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     46989312                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma       520192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      8122368                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       927744                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      5253120                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    726435186                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    397660640                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1124095826                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    413316571                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    709213662                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1122530233                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1139751757                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma   1106874302                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2246626059                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     30343168                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma     16515072                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3     17235968                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma     29556736                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     46792704                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      7585792                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma       516096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      8101888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      4308992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       923648                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      5232640                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    724869593                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    394529454                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1119399047                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    411750978                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    706082476                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1117833454                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1136620571                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma   1100611930                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2237232501                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2076672                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2076672                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3733098                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3733098                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9898                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         5260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         9870                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         9898                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         5260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         9842                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        60628                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2895872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2895872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      2887680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total      2887680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      2895872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total      2895872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      2879488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total      2879488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11619540                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15554                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         5786                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio        15510                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio        15554                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         5786                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio        15466                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        85316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     46202880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     46202880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     46071808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     46071808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    185027908                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        19880404500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy  15808272594                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   9963114000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1851392                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1851392                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1038336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1038336                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1447936                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1443840                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      1447936                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      1439744                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5779456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     46202880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     46071808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    184942592                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      4527176                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      4527176    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      4527176                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   9366163285                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         22.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy  10295296000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         24.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30605312                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16711680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     47316992                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17432576                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29622272                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     47054848                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7651328                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       522240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8173568                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4358144                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       925696                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5283840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    731131965                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    399226234                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1130358198                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    416447757                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    707648069                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1124095826                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1147579722                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1106874302                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2254454025                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     30277632                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma     16580608                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1     17235968                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma     29622272                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     46858240                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      7569408                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma       518144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      8087552                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      4308992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       925696                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      5234688                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    723304000                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    396095047                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1119399047                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    411750978                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    707648069                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1119399047                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1135054978                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1103743116                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2238798094                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11648                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12736                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11648                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11648                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          182                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           17                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          199                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       278260                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        25991                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         304251                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       278260                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       278260                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       278260                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        25991                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        304251                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29622272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma     29622272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma     29687808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma     29556736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         218048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          118707136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       135808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16711680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma     16580608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma     16646144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma     16515072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        66589312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       462848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       462848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       463872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       461824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1854799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2122                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       261120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma       259072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma       260096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma       258048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1040458                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    707648069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    707648069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    709213662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    706082476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5208961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2835801236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3244325                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    399226234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    396095047                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    397660640                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    394529454                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1590755700                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3244325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1106874302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma   1103743116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma   1106874302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma   1100611930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5208961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4426556936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    723953.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    721905.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    723968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    719847.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000647807750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7303                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7303                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3416343                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1092778                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1854799                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1040458                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1854799                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1040458                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     55                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            115922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            115924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            115918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            115921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            115935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            115935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            115990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            115927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            115933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            115921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           115922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           115895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           115881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           115911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           115906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           115903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             65025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             65027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             65035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             65088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             65044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            65015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            65026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            65016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            65018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            65018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            65006                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  59799711025                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9273720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            108486741025                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32241.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58491.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2131                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1729742                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  968262                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1854799                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1040458                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1631335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   73731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   65475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   64855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  51421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  81733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  72834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  56813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  68303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  78530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  65534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  47933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  37572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  30584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  20047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   3188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5033                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       197213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.558995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   862.670889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.341199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4842      2.46%      2.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4761      2.41%      4.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2807      1.42%      6.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3276      1.66%      7.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3418      1.73%      9.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3303      1.67%     11.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2602      1.32%     12.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3724      1.89%     14.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       168480     85.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       197213                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7303                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     253.973846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1091.255313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6802     93.14%     93.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.04%     93.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            5      0.07%     93.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.01%     93.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303          288      3.94%     97.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.01%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           10      0.14%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.01%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.03%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            6      0.08%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399          166      2.27%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.01%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447           14      0.19%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9471            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10495            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12543            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7303                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7303                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     142.472135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     99.871354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    140.601373                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            924     12.65%     12.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           272      3.72%     16.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95          2601     35.62%     51.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127         1516     20.76%     72.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159          225      3.08%     75.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191          177      2.42%     78.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223          101      1.38%     79.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255          240      3.29%     82.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287          470      6.44%     89.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319          237      3.25%     92.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351          146      2.00%     94.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           53      0.73%     95.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415           25      0.34%     95.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            9      0.12%     95.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479           10      0.14%     95.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            4      0.05%     95.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.01%     96.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607           16      0.22%     96.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639           86      1.18%     97.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671           65      0.89%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703           54      0.74%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735           20      0.27%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767           12      0.16%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            5      0.07%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831           11      0.15%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            5      0.07%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            9      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            4      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            2      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7303                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              118703616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                66590336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               118707136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             66589312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2835.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1590.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2835.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1590.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   41860179000                       # Total gap between requests
system.mem_ctrls.avgGap                      14458.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29621312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma     29621312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma     29687808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma     29555136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       218048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       137792                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16710720                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma     16580608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma     16646144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma     16515072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 707625135.346424102783                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 707625135.346424102783                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 709213661.911351323128                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 706044253.278922080994                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5208960.545434891246                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3291720.591230208520                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 399203300.033982157707                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 396095047.380953371525                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 397660640.453605353832                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 394529454.308301389217                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       462848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       462848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       463872                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       461824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3407                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2122                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       261120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma       259072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma       260096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma       258048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26993997515                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma  27053183210                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma  27086770375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma  27038651240                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    314138685                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  37332882130                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 121354321495                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma 212557594565                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma 108223633880                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma 384263465690                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58321.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58449.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58392.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58547.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     92203.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17593252.65                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    464745.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    820457.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    416091.11                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1489116.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8138798460                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2264430000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31458169575                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  66                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            33                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     6822901.515152                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1688611.084670                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           33    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1405500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      9883000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              33                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     70522434250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    225155750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10500849                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10500849                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10500849                       # number of overall hits
system.cpu.icache.overall_hits::total        10500849                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          182                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            182                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          182                       # number of overall misses
system.cpu.icache.overall_misses::total           182                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7905625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7905625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7905625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7905625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10501031                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10501031                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10501031                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10501031                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43437.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43437.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43437.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43437.500000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          182                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          182                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          182                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          182                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7619000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7619000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7619000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7619000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41862.637363                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41862.637363                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41862.637363                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41862.637363                       # average overall mshr miss latency
system.cpu.icache.replacements                     34                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10500849                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10500849                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          182                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           182                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7905625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7905625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10501031                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10501031                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43437.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43437.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          182                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          182                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7619000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7619000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41862.637363                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41862.637363                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           339.853252                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            23700881                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               386                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          61401.246114                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   339.853252                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.663776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.663776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          326                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21002244                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21002244                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       970035                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           970035                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       970035                       # number of overall hits
system.cpu.dcache.overall_hits::total          970035                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4356                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4356                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4356                       # number of overall misses
system.cpu.dcache.overall_misses::total          4356                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    560105250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    560105250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    560105250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    560105250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       974391                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       974391                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       974391                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       974391                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004470                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004470                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004470                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004470                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 128582.472452                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 128582.472452                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 128582.472452                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 128582.472452                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2122                       # number of writebacks
system.cpu.dcache.writebacks::total              2122                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          932                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          932                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          932                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          932                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3424                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3424                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3424                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3424                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        38070                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        38070                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    429665875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    429665875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    429665875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    429665875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     84547125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     84547125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003514                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003514                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003514                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003514                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 125486.528914                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 125486.528914                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 125486.528914                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 125486.528914                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2220.833333                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2220.833333                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3424                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       591583                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          591583                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2455                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2455                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    308350875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    308350875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       594038                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       594038                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004133                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004133                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 125601.171079                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 125601.171079                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2439                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2439                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3878                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3878                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    302976875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    302976875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     84547125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     84547125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 124221.760968                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 124221.760968                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21801.734141                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21801.734141                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       378452                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         378452                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1901                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1901                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    251754375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    251754375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       380353                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       380353                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004998                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004998                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 132432.601262                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 132432.601262                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          916                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          916                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          985                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          985                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        34192                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        34192                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    126689000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    126689000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002590                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002590                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 128618.274112                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 128618.274112                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      2889728                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      2889728                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  30599452375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  30599452375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10589.042420                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10589.042420                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       689056                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       689056                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data      2200672                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total      2200672                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  29701763992                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  29701763992                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13496.679193                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13496.679193                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              975676                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3936                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            247.885163                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          391                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27018812                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27018812                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  70747590000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
