

================================================================
== Vitis HLS Report for 'Bert_layer'
================================================================
* Date:           Sat Sep  2 22:24:50 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  85681622|  85681622|  0.857 sec|  0.857 sec|  85681623|  85681623|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                  |                                                       |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                             Instance                             |                         Module                        |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_Linear_layer_qkv_fu_228                                       |Linear_layer_qkv                                       |  7115152|  7115152|  71.152 ms|  71.152 ms|  7115152|  7115152|       no|
        |grp_Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2_fu_244  |Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2  |     9218|     9218|  92.180 us|  92.180 us|     9218|     9218|       no|
        |grp_Self_attention_fu_250                                         |Self_attention                                         |   290377|   290377|   2.904 ms|   2.904 ms|   290377|   290377|       no|
        |grp_Bert_layer_Pipeline_l_j_init3_fu_258                          |Bert_layer_Pipeline_l_j_init3                          |      770|      770|   7.700 us|   7.700 us|      770|      770|       no|
        |grp_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9_fu_263                  |Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9                  |     9225|     9225|  92.250 us|  92.250 us|     9225|     9225|       no|
        |grp_Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2_fu_271  |Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2  |    36866|    36866|   0.369 ms|   0.369 ms|    36866|    36866|       no|
        |grp_Bert_layer_Pipeline_l_S_k_0_k3_l_j7_fu_276                    |Bert_layer_Pipeline_l_S_k_0_k3_l_j7                    |   589837|   589837|   5.898 ms|   5.898 ms|   589837|   589837|       no|
        |grp_Bert_layer_Pipeline_l_j_back3_fu_285                          |Bert_layer_Pipeline_l_j_back3                          |      770|      770|   7.700 us|   7.700 us|      770|      770|       no|
        |grp_Bert_layer_Pipeline_l_j8_fu_292                               |Bert_layer_Pipeline_l_j8                               |      776|      776|   7.760 us|   7.760 us|      776|      776|       no|
        |grp_Layer_norm_fu_300                                             |Layer_norm                                             |    47273|    47273|   0.473 ms|   0.473 ms|    47273|    47273|       no|
        |grp_Bert_layer_Pipeline_l_j_init4_fu_310                          |Bert_layer_Pipeline_l_j_init4                          |     3074|     3074|  30.740 us|  30.740 us|     3074|     3074|       no|
        |grp_Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14_fu_315                |Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14                |    37067|    37067|   0.371 ms|   0.371 ms|    37067|    37067|       no|
        |grp_Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2_fu_351  |Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2  |     9218|     9218|  92.180 us|  92.180 us|     9218|     9218|       no|
        |grp_Bert_layer_Pipeline_l_S_k_0_k4_l_j12_fu_356                   |Bert_layer_Pipeline_l_S_k_0_k4_l_j12                   |  2359309|  2359309|  23.593 ms|  23.593 ms|  2359309|  2359309|       no|
        |grp_Bert_layer_Pipeline_l_j_back4_fu_365                          |Bert_layer_Pipeline_l_j_back4                          |     3074|     3074|  30.740 us|  30.740 us|     3074|     3074|       no|
        |grp_Bert_layer_Pipeline_l_j13_fu_372                              |Bert_layer_Pipeline_l_j13                              |     3080|     3080|  30.800 us|  30.800 us|     3080|     3080|       no|
        |grp_Bert_layer_Pipeline_l_j_init5_fu_380                          |Bert_layer_Pipeline_l_j_init5                          |      770|      770|   7.700 us|   7.700 us|      770|      770|       no|
        |grp_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97_fu_385                 |Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97                 |     9225|     9225|  92.250 us|  92.250 us|     9225|     9225|       no|
        |grp_Bert_layer_Pipeline_l_S_k_0_k5_l_j15_fu_392                   |Bert_layer_Pipeline_l_S_k_0_k5_l_j15                   |  2359309|  2359309|  23.593 ms|  23.593 ms|  2359309|  2359309|       no|
        |grp_Bert_layer_Pipeline_l_j_back5_fu_401                          |Bert_layer_Pipeline_l_j_back5                          |      770|      770|   7.700 us|   7.700 us|      770|      770|       no|
        |grp_Bert_layer_Pipeline_l_j16_fu_408                              |Bert_layer_Pipeline_l_j16                              |      776|      776|   7.760 us|   7.760 us|      776|      776|       no|
        |grp_Layer_norm_1_fu_416                                           |Layer_norm_1                                           |    47273|    47273|   0.473 ms|   0.473 ms|    47273|    47273|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        +--------------+----------+----------+----------+-----------+-----------+------+----------+
        |              |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+----------+----------+----------+-----------+-----------+------+----------+
        |- l_bias_i5   |   7105932|   7105932|    592161|          -|          -|    12|        no|
        |- l_bias_i9   |  28422540|  28422540|   2368545|          -|          -|    12|        no|
        |- l_bias_i11  |  28339596|  28339596|   2361633|          -|          -|    12|        no|
        +--------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    169|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       50|  142|   36582|  31684|    0|
|Memory           |      556|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1879|    -|
|Register         |        -|    -|     115|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      606|  142|   36697|  33732|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |      216|   64|      34|     63|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2_fu_244  |Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2  |        0|    0|     45|    182|    0|
    |grp_Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2_fu_271  |Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2  |        0|    0|     51|    195|    0|
    |grp_Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2_fu_351  |Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2  |        0|    0|     45|    182|    0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14_fu_315                |Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14                |       35|  120|  26712|  18535|    0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9_fu_263                  |Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9                  |        0|    0|    233|    214|    0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97_fu_385                 |Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97                 |        0|    0|    233|    214|    0|
    |grp_Bert_layer_Pipeline_l_S_k_0_k3_l_j7_fu_276                    |Bert_layer_Pipeline_l_S_k_0_k3_l_j7                    |        0|    0|    384|    275|    0|
    |grp_Bert_layer_Pipeline_l_S_k_0_k4_l_j12_fu_356                   |Bert_layer_Pipeline_l_S_k_0_k4_l_j12                   |        0|    0|    414|    283|    0|
    |grp_Bert_layer_Pipeline_l_S_k_0_k5_l_j15_fu_392                   |Bert_layer_Pipeline_l_S_k_0_k5_l_j15                   |        0|    0|    412|    288|    0|
    |grp_Bert_layer_Pipeline_l_j13_fu_372                              |Bert_layer_Pipeline_l_j13                              |        0|    0|    203|    117|    0|
    |grp_Bert_layer_Pipeline_l_j16_fu_408                              |Bert_layer_Pipeline_l_j16                              |        0|    0|    199|    111|    0|
    |grp_Bert_layer_Pipeline_l_j8_fu_292                               |Bert_layer_Pipeline_l_j8                               |        0|    0|    199|    111|    0|
    |grp_Bert_layer_Pipeline_l_j_back3_fu_285                          |Bert_layer_Pipeline_l_j_back3                          |        0|    0|     27|     79|    0|
    |grp_Bert_layer_Pipeline_l_j_back4_fu_365                          |Bert_layer_Pipeline_l_j_back4                          |        0|    0|     31|     85|    0|
    |grp_Bert_layer_Pipeline_l_j_back5_fu_401                          |Bert_layer_Pipeline_l_j_back5                          |        0|    0|     27|     79|    0|
    |grp_Bert_layer_Pipeline_l_j_init3_fu_258                          |Bert_layer_Pipeline_l_j_init3                          |        0|    0|     12|     51|    0|
    |grp_Bert_layer_Pipeline_l_j_init4_fu_310                          |Bert_layer_Pipeline_l_j_init4                          |        0|    0|     14|     51|    0|
    |grp_Bert_layer_Pipeline_l_j_init5_fu_380                          |Bert_layer_Pipeline_l_j_init5                          |        0|    0|     12|     51|    0|
    |grp_Layer_norm_fu_300                                             |Layer_norm                                             |        0|    0|   1450|   1300|    0|
    |grp_Layer_norm_1_fu_416                                           |Layer_norm_1                                           |        0|    0|   1450|   1300|    0|
    |grp_Linear_layer_qkv_fu_228                                       |Linear_layer_qkv                                       |        2|    5|   1044|   1724|    0|
    |grp_Self_attention_fu_250                                         |Self_attention                                         |       13|    7|   2202|   4015|    0|
    |dadd_64ns_64ns_64_7_full_dsp_1_U304                               |dadd_64ns_64ns_64_7_full_dsp_1                         |        0|    3|    630|   1141|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U305                               |fadd_32ns_32ns_32_5_full_dsp_1                         |        0|    2|    205|    390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U298                           |faddfsub_32ns_32ns_32_5_full_dsp_1                     |        0|    2|    205|    390|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U300                                |fdiv_32ns_32ns_32_16_no_dsp_1                          |        0|    0|      0|      0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U299                                |fmul_32ns_32ns_32_4_max_dsp_1                          |        0|    3|    143|    321|    0|
    |fpext_32ns_64_2_no_dsp_1_U302                                     |fpext_32ns_64_2_no_dsp_1                               |        0|    0|      0|      0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U301                                   |fptrunc_64ns_32_2_no_dsp_1                             |        0|    0|      0|      0|    0|
    |fsqrt_32ns_32ns_32_16_no_dsp_1_U303                               |fsqrt_32ns_32ns_32_16_no_dsp_1                         |        0|    0|      0|      0|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                             |                                                       |       50|  142|  36582|  31684|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory |       Module       | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |v170_U  |v170_RAM_AUTO_1R1W  |        8|  0|   0|    0|   3072|   32|     1|        98304|
    |v205_U  |v205_RAM_AUTO_1R1W  |        2|  0|   0|    0|    768|   32|     1|        24576|
    |v101_U  |v205_RAM_AUTO_1R1W  |        2|  0|   0|    0|    768|   32|     1|        24576|
    |v238_U  |v238_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v239_U  |v238_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v240_U  |v238_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v242_U  |v238_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v247_U  |v238_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v241_U  |v241_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v243_U  |v241_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v244_U  |v241_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v248_U  |v241_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v245_U  |v245_RAM_AUTO_1R1W  |      128|  0|   0|    0|  36864|   32|     1|      1179648|
    |v246_U  |v246_RAM_AUTO_1R1W  |      128|  0|   0|    0|  36864|   32|     1|      1179648|
    +--------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total   |                    |      556|  0|   0|    0| 161280|  448|    14|      5160960|
    +--------+--------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln214_fu_441_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln332_fu_491_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln396_fu_558_p2               |         +|   0|  0|  13|           4|           1|
    |empty_386_fu_475_p2               |         -|   0|  0|  17|          14|          14|
    |empty_388_fu_529_p2               |         -|   0|  0|  17|          14|          14|
    |empty_390_fu_587_p2               |         -|   0|  0|  23|          16|          16|
    |sub_ln352_fu_543_p2               |         -|   0|  0|  23|          16|          16|
    |sub_ln416_fu_605_p2               |         -|   0|  0|  17|          14|          14|
    |icmp_ln214_fu_435_p2              |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln332_fu_485_p2              |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln396_fu_552_p2              |      icmp|   0|  0|   9|           4|           4|
    |ap_block_state17_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state28_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 169|         101|          92|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  177|         40|    1|         40|
    |grp_Linear_layer_qkv_fu_228_v221_q0  |   20|          4|   32|        128|
    |grp_Linear_layer_qkv_fu_228_v222_q0  |   20|          4|   32|        128|
    |grp_Linear_layer_qkv_fu_228_v3_q1    |   20|          4|   32|        128|
    |grp_fu_690_ce                        |   65|         13|    1|         13|
    |grp_fu_690_opcode                    |   65|         13|    2|         26|
    |grp_fu_690_p0                        |   65|         13|   32|        416|
    |grp_fu_690_p1                        |   65|         13|   32|        416|
    |grp_fu_694_ce                        |   42|          8|    1|          8|
    |grp_fu_694_p0                        |   42|          8|   32|        256|
    |grp_fu_694_p1                        |   42|          8|   32|        256|
    |grp_fu_698_ce                        |   20|          4|    1|          4|
    |grp_fu_698_p0                        |   20|          4|   32|        128|
    |grp_fu_698_p1                        |   20|          4|   32|        128|
    |grp_fu_702_ce                        |   20|          4|    1|          4|
    |grp_fu_702_p0                        |   20|          4|   64|        256|
    |grp_fu_705_ce                        |   20|          4|    1|          4|
    |grp_fu_705_p0                        |   20|          4|   32|        128|
    |grp_fu_708_ce                        |   14|          3|    1|          3|
    |grp_fu_708_p0                        |   14|          3|   32|         96|
    |grp_fu_708_p1                        |   14|          3|   32|         96|
    |grp_fu_712_ce                        |   14|          3|    1|          3|
    |grp_fu_712_p0                        |   14|          3|   64|        192|
    |grp_fu_712_p1                        |   14|          3|   64|        192|
    |grp_fu_716_ce                        |   20|          4|    1|          4|
    |grp_fu_716_p0                        |   20|          4|   32|        128|
    |grp_fu_716_p1                        |   20|          4|   32|        128|
    |i11_fu_224                           |    9|          2|    4|          8|
    |i5_fu_160                            |    9|          2|    4|          8|
    |i9_fu_220                            |    9|          2|    4|          8|
    |v101_address0                        |   20|          4|   10|         40|
    |v101_ce0                             |   20|          4|    1|          4|
    |v101_ce1                             |    9|          2|    1|          2|
    |v101_d0                              |   14|          3|   32|         96|
    |v101_we0                             |   14|          3|    1|          3|
    |v170_address0                        |   20|          4|   12|         48|
    |v170_ce0                             |   20|          4|    1|          4|
    |v170_ce1                             |    9|          2|    1|          2|
    |v170_d0                              |   14|          3|   32|         96|
    |v170_we0                             |   14|          3|    1|          3|
    |v205_address0                        |   20|          4|   10|         40|
    |v205_ce0                             |   20|          4|    1|          4|
    |v205_ce1                             |    9|          2|    1|          2|
    |v205_d0                              |   14|          3|   32|         96|
    |v205_we0                             |   14|          3|    1|          3|
    |v220_address0                        |   14|          3|   14|         42|
    |v220_ce0                             |   14|          3|    1|          3|
    |v221_ce0                             |    9|          2|    1|          2|
    |v222_ce0                             |    9|          2|    1|          2|
    |v223_ce0                             |    9|          2|    1|          2|
    |v224_ce0                             |    9|          2|    1|          2|
    |v225_ce0                             |    9|          2|    1|          2|
    |v226_ce0                             |    9|          2|    1|          2|
    |v238_address0                        |   14|          3|   14|         42|
    |v238_ce0                             |   14|          3|    1|          3|
    |v238_ce1                             |    9|          2|    1|          2|
    |v238_we0                             |    9|          2|    1|          2|
    |v239_address0                        |   14|          3|   14|         42|
    |v239_ce0                             |   14|          3|    1|          3|
    |v239_ce1                             |    9|          2|    1|          2|
    |v239_we0                             |    9|          2|    1|          2|
    |v240_address0                        |   14|          3|   14|         42|
    |v240_ce0                             |   14|          3|    1|          3|
    |v240_ce1                             |    9|          2|    1|          2|
    |v240_we0                             |    9|          2|    1|          2|
    |v241_address0                        |   14|          3|   14|         42|
    |v241_ce0                             |   14|          3|    1|          3|
    |v241_we0                             |    9|          2|    1|          2|
    |v242_address0                        |   25|          5|   14|         70|
    |v242_ce0                             |   25|          5|    1|          5|
    |v242_ce1                             |    9|          2|    1|          2|
    |v242_d0                              |   20|          4|   32|        128|
    |v242_we0                             |   20|          4|    1|          4|
    |v243_address0                        |   14|          3|   14|         42|
    |v243_ce0                             |   14|          3|    1|          3|
    |v243_we0                             |    9|          2|    1|          2|
    |v244_address0                        |   20|          4|   14|         56|
    |v244_ce0                             |   20|          4|    1|          4|
    |v244_we0                             |    9|          2|    1|          2|
    |v245_address0                        |   25|          5|   16|         80|
    |v245_ce0                             |   25|          5|    1|          5|
    |v245_ce1                             |    9|          2|    1|          2|
    |v245_d0                              |   20|          4|   32|        128|
    |v245_we0                             |   20|          4|    1|          4|
    |v246_address0                        |   14|          3|   16|         48|
    |v246_ce0                             |   14|          3|    1|          3|
    |v246_we0                             |    9|          2|    1|          2|
    |v247_address0                        |   25|          5|   14|         70|
    |v247_ce0                             |   25|          5|    1|          5|
    |v247_ce1                             |    9|          2|    1|          2|
    |v247_d0                              |   20|          4|   32|        128|
    |v247_we0                             |   20|          4|    1|          4|
    |v248_address0                        |   14|          3|   14|         42|
    |v248_ce0                             |   14|          3|    1|          3|
    |v248_we0                             |    9|          2|    1|          2|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                | 1879|        390| 1103|       4873|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                      |  39|   0|   39|          0|
    |empty_386_reg_634                                                              |   6|   0|   14|          8|
    |empty_388_reg_658                                                              |   6|   0|   14|          8|
    |empty_390_reg_679                                                              |   6|   0|   16|         10|
    |grp_Bert_layer_Pipeline_VITIS_LOOP_209_1_VITIS_LOOP_210_2_fu_244_ap_start_reg  |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_VITIS_LOOP_327_1_VITIS_LOOP_328_2_fu_271_ap_start_reg  |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_VITIS_LOOP_391_1_VITIS_LOOP_392_2_fu_351_ap_start_reg  |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i10_l_j14_fu_315_ap_start_reg                |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j97_fu_385_ap_start_reg                 |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i6_l_j9_fu_263_ap_start_reg                  |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_k_0_k3_l_j7_fu_276_ap_start_reg                    |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_k_0_k4_l_j12_fu_356_ap_start_reg                   |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_k_0_k5_l_j15_fu_392_ap_start_reg                   |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_j13_fu_372_ap_start_reg                              |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_j16_fu_408_ap_start_reg                              |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_j8_fu_292_ap_start_reg                               |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_j_back3_fu_285_ap_start_reg                          |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_j_back4_fu_365_ap_start_reg                          |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_j_back5_fu_401_ap_start_reg                          |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_j_init3_fu_258_ap_start_reg                          |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_j_init4_fu_310_ap_start_reg                          |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_j_init5_fu_380_ap_start_reg                          |   1|   0|    1|          0|
    |grp_Layer_norm_1_fu_416_ap_start_reg                                           |   1|   0|    1|          0|
    |grp_Layer_norm_fu_300_ap_start_reg                                             |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_fu_228_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_Self_attention_fu_250_ap_start_reg                                         |   1|   0|    1|          0|
    |i11_1_reg_669                                                                  |   4|   0|    4|          0|
    |i11_fu_224                                                                     |   4|   0|    4|          0|
    |i5_1_reg_618                                                                   |   4|   0|    4|          0|
    |i5_fu_160                                                                      |   4|   0|    4|          0|
    |i9_1_reg_641                                                                   |   4|   0|    4|          0|
    |i9_fu_220                                                                      |   4|   0|    4|          0|
    |sub_ln352_reg_663                                                              |   6|   0|   16|         10|
    |sub_ln416_reg_684                                                              |   6|   0|   14|          8|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          | 115|   0|  159|         44|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|v220_address0  |  out|   14|   ap_memory|          v220|         array|
|v220_ce0       |  out|    1|   ap_memory|          v220|         array|
|v220_q0        |   in|   32|   ap_memory|          v220|         array|
|v221_address0  |  out|   20|   ap_memory|          v221|         array|
|v221_ce0       |  out|    1|   ap_memory|          v221|         array|
|v221_q0        |   in|   32|   ap_memory|          v221|         array|
|v222_address0  |  out|   10|   ap_memory|          v222|         array|
|v222_ce0       |  out|    1|   ap_memory|          v222|         array|
|v222_q0        |   in|   32|   ap_memory|          v222|         array|
|v223_address0  |  out|   20|   ap_memory|          v223|         array|
|v223_ce0       |  out|    1|   ap_memory|          v223|         array|
|v223_q0        |   in|   32|   ap_memory|          v223|         array|
|v224_address0  |  out|   10|   ap_memory|          v224|         array|
|v224_ce0       |  out|    1|   ap_memory|          v224|         array|
|v224_q0        |   in|   32|   ap_memory|          v224|         array|
|v225_address0  |  out|   20|   ap_memory|          v225|         array|
|v225_ce0       |  out|    1|   ap_memory|          v225|         array|
|v225_q0        |   in|   32|   ap_memory|          v225|         array|
|v226_address0  |  out|   10|   ap_memory|          v226|         array|
|v226_ce0       |  out|    1|   ap_memory|          v226|         array|
|v226_q0        |   in|   32|   ap_memory|          v226|         array|
|v227_address0  |  out|   20|   ap_memory|          v227|         array|
|v227_ce0       |  out|    1|   ap_memory|          v227|         array|
|v227_q0        |   in|   32|   ap_memory|          v227|         array|
|v228_address0  |  out|   10|   ap_memory|          v228|         array|
|v228_ce0       |  out|    1|   ap_memory|          v228|         array|
|v228_q0        |   in|   32|   ap_memory|          v228|         array|
|v229_address0  |  out|   22|   ap_memory|          v229|         array|
|v229_ce0       |  out|    1|   ap_memory|          v229|         array|
|v229_q0        |   in|   32|   ap_memory|          v229|         array|
|v230_address0  |  out|   12|   ap_memory|          v230|         array|
|v230_ce0       |  out|    1|   ap_memory|          v230|         array|
|v230_q0        |   in|   32|   ap_memory|          v230|         array|
|v231_address0  |  out|   22|   ap_memory|          v231|         array|
|v231_ce0       |  out|    1|   ap_memory|          v231|         array|
|v231_q0        |   in|   32|   ap_memory|          v231|         array|
|v232_address0  |  out|   10|   ap_memory|          v232|         array|
|v232_ce0       |  out|    1|   ap_memory|          v232|         array|
|v232_q0        |   in|   32|   ap_memory|          v232|         array|
|v233_address0  |  out|   10|   ap_memory|          v233|         array|
|v233_ce0       |  out|    1|   ap_memory|          v233|         array|
|v233_q0        |   in|   32|   ap_memory|          v233|         array|
|v234_address0  |  out|   10|   ap_memory|          v234|         array|
|v234_ce0       |  out|    1|   ap_memory|          v234|         array|
|v234_q0        |   in|   32|   ap_memory|          v234|         array|
|v235_address0  |  out|   10|   ap_memory|          v235|         array|
|v235_ce0       |  out|    1|   ap_memory|          v235|         array|
|v235_q0        |   in|   32|   ap_memory|          v235|         array|
|v236_address0  |  out|   10|   ap_memory|          v236|         array|
|v236_ce0       |  out|    1|   ap_memory|          v236|         array|
|v236_q0        |   in|   32|   ap_memory|          v236|         array|
|v237_address0  |  out|   14|   ap_memory|          v237|         array|
|v237_ce0       |  out|    1|   ap_memory|          v237|         array|
|v237_we0       |  out|    1|   ap_memory|          v237|         array|
|v237_d0        |  out|   32|   ap_memory|          v237|         array|
+---------------+-----+-----+------------+--------------+--------------+

