[{"origin":"https://github.com/chipsalliance/Cores-SweRV","visit":7,"date":"2022-12-09T23:10:33.916365+00:00","status":"full","snapshot":"7e6d6ecc086e857646c0128e85bfe092ae63526a","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/chipsalliance/Cores-SweRV/visit/7/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/7e6d6ecc086e857646c0128e85bfe092ae63526a/"},{"origin":"https://github.com/chipsalliance/Cores-SweRV","visit":6,"date":"2022-03-31T17:05:06.999584+00:00","status":"full","snapshot":"0715d6d1b4a0381012aec69d836e4b503cc6cd6e","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/chipsalliance/Cores-SweRV/visit/6/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/0715d6d1b4a0381012aec69d836e4b503cc6cd6e/"},{"origin":"https://github.com/chipsalliance/Cores-SweRV","visit":5,"date":"2022-02-05T19:32:37.949300+00:00","status":"full","snapshot":"0715d6d1b4a0381012aec69d836e4b503cc6cd6e","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/chipsalliance/Cores-SweRV/visit/5/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/0715d6d1b4a0381012aec69d836e4b503cc6cd6e/"},{"origin":"https://github.com/chipsalliance/Cores-SweRV","visit":4,"date":"2021-11-12T11:58:09.442545+00:00","status":"full","snapshot":"6d222aa4bd40c358f789461033e4e2364d81b7a3","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/chipsalliance/Cores-SweRV/visit/4/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/6d222aa4bd40c358f789461033e4e2364d81b7a3/"},{"origin":"https://github.com/chipsalliance/Cores-SweRV","visit":3,"date":"2021-09-10T03:17:54.367039+00:00","status":"full","snapshot":"f66403afe20e96b5696e788aa2e72a391162e41d","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/chipsalliance/Cores-SweRV/visit/3/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/f66403afe20e96b5696e788aa2e72a391162e41d/"},{"origin":"https://github.com/chipsalliance/Cores-SweRV","visit":2,"date":"2021-06-18T17:44:26.764216+00:00","status":"full","snapshot":"9b89617873b9c9f6e85753675f9ff218f3e44239","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/chipsalliance/Cores-SweRV/visit/2/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/9b89617873b9c9f6e85753675f9ff218f3e44239/"},{"origin":"https://github.com/chipsalliance/Cores-SweRV","visit":1,"date":"2020-05-30T15:15:52.171786+00:00","status":"full","snapshot":"0fa7a4080e34565d96e094b9f8c0ce271112643f","type":"git","metadata":{},"origin_visit_url":"https://archive.softwareheritage.org/api/1/origin/https://github.com/chipsalliance/Cores-SweRV/visit/1/","snapshot_url":"https://archive.softwareheritage.org/api/1/snapshot/0fa7a4080e34565d96e094b9f8c0ce271112643f/"}]
