// Seed: 1773685641
module module_0 (
    output wor id_0,
    input supply0 id_1,
    output supply0 id_2,
    output supply0 id_3,
    output supply0 id_4
);
  assign id_4 = id_1;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output supply1 id_2,
    output uwire id_3,
    input supply1 id_4,
    input supply1 id_5,
    input supply1 id_6,
    output wor id_7,
    input supply1 id_8,
    input supply1 id_9,
    input uwire id_10,
    input supply0 id_11,
    input uwire id_12,
    input tri0 id_13,
    input supply1 id_14,
    input tri0 id_15,
    input supply1 id_16,
    input tri id_17,
    input supply1 id_18
    , id_21,
    input tri0 id_19
);
  assign id_7 = 1;
  module_0(
      id_7, id_15, id_7, id_3, id_3
  );
endmodule
