//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Sun Jul 13 09:03:46 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gpio/ip_gpio.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_g123m.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_g4567.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_t12.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m,
  pll_lock
)
;
input clk14m_d;
output clk215m;
output pll_lock;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  O_sdram_clk_d
)
;
input clk14m_d;
output O_sdram_clk_d;
wire clk85m_n;
wire clkoutd_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(O_sdram_clk_d),
    .CLKOUTP(clk85m_n),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk215m,
  pll_lock,
  clk42m
)
;
input clk215m;
input pll_lock;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk215m),
    .RESETN(pll_lock) 
);
defparam clkdiv_inst.DIV_MODE="5";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk42m,
  n36_6,
  w_bus_gpio_rdata_en,
  slot_iorq_n_d,
  slot_wr_n_d,
  slot_rd_n_d,
  n218_6,
  slot_a_d,
  slot_d_in,
  w_bus_rdata,
  w_bus_valid,
  w_iorq_rd,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d_4,
  w_bus_address,
  w_bus_wdata,
  ff_rdata
)
;
input clk42m;
input n36_6;
input w_bus_gpio_rdata_en;
input slot_iorq_n_d;
input slot_wr_n_d;
input slot_rd_n_d;
input n218_6;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_rdata;
output w_bus_valid;
output w_iorq_rd;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d_4;
output [7:0] w_bus_address;
output [7:0] w_bus_wdata;
output [7:0] ff_rdata;
wire w_iorq_wr;
wire n239_3;
wire ff_valid_6;
wire w_active_10;
wire w_active;
wire n49_7;
wire n63_10;
wire ff_iorq_rd;
wire ff_iorq_wr_pre;
wire ff_iorq_rd_pre;
wire ff_active;
wire ff_iorq_wr;
wire VCC;
wire GND;
  LUT2 w_iorq_wr_s1 (
    .F(w_iorq_wr),
    .I0(slot_iorq_n_d),
    .I1(slot_wr_n_d) 
);
defparam w_iorq_wr_s1.INIT=4'h1;
  LUT2 w_iorq_rd_s2 (
    .F(w_iorq_rd),
    .I0(slot_iorq_n_d),
    .I1(slot_rd_n_d) 
);
defparam w_iorq_rd_s2.INIT=4'h1;
  LUT2 n239_s0 (
    .F(n239_3),
    .I0(ff_active),
    .I1(ff_iorq_wr) 
);
defparam n239_s0.INIT=4'h4;
  LUT2 ff_valid_s3 (
    .F(ff_valid_6),
    .I0(n218_6),
    .I1(ff_active) 
);
defparam ff_valid_s3.INIT=4'hB;
  LUT4 w_active_s2 (
    .F(w_active_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd),
    .I2(ff_active),
    .I3(w_bus_ioreq) 
);
defparam w_active_s2.INIT=16'hFF0E;
  LUT2 w_active_s3 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s3.INIT=4'hE;
  LUT3 n49_s2 (
    .F(n49_7),
    .I0(ff_iorq_rd),
    .I1(ff_iorq_wr),
    .I2(ff_active) 
);
defparam n49_s2.INIT=8'h0E;
  LUT4 n63_s4 (
    .F(n63_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd),
    .I2(w_bus_write),
    .I3(ff_active) 
);
defparam n63_s4.INIT=16'hF0BB;
  DFFC ff_iorq_rd_s0 (
    .Q(ff_iorq_rd),
    .D(ff_iorq_rd_pre),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_wr_pre_s0 (
    .Q(ff_iorq_wr_pre),
    .D(w_iorq_wr),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_rd_pre_s0 (
    .Q(ff_iorq_rd_pre),
    .D(w_iorq_rd),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_7_s0 (
    .Q(w_bus_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_6_s0 (
    .Q(w_bus_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_5_s0 (
    .Q(w_bus_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_4_s0 (
    .Q(w_bus_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_3_s0 (
    .Q(w_bus_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_2_s0 (
    .Q(w_bus_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk42m),
    .CE(n49_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk42m),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_rdata[7]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_rdata[6]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_rdata[5]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_rdata[4]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_rdata[3]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_rdata[2]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_rdata[1]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_rdata[0]),
    .CLK(clk42m),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_wr_s0 (
    .Q(ff_iorq_wr),
    .D(ff_iorq_wr_pre),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_valid_s1 (
    .Q(w_bus_valid),
    .D(n49_7),
    .CLK(clk42m),
    .CE(ff_valid_6),
    .CLEAR(n36_6) 
);
defparam ff_valid_s1.INIT=1'b0;
  DFFC ff_ioreq_s1 (
    .Q(w_bus_ioreq),
    .D(w_active_10),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
defparam ff_ioreq_s1.INIT=1'b0;
  DFFP ff_write_s4 (
    .Q(w_bus_write),
    .D(n63_10),
    .CLK(clk42m),
    .PRESET(n36_6) 
);
defparam ff_write_s4.INIT=1'b1;
  INV slot_data_dir_d_s0 (
    .O(slot_data_dir_d_4),
    .I(w_bus_write) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module ip_gpio (
  clk42m,
  n36_6,
  w_bus_write,
  w_bus_ioreq,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  w_bus_gpio_rdata_en,
  w_led_wr,
  n217_6,
  w_led_red,
  w_led_green,
  w_led_blue,
  w_bus_gpio_rdata
)
;
input clk42m;
input n36_6;
input w_bus_write;
input w_bus_ioreq;
input w_bus_valid;
input [7:0] w_bus_wdata;
input [7:0] w_bus_address;
output w_bus_gpio_rdata_en;
output w_led_wr;
output n217_6;
output [7:0] w_led_red;
output [7:0] w_led_green;
output [7:0] w_led_blue;
output [7:0] w_bus_gpio_rdata;
wire n107_3;
wire n133_6;
wire n132_6;
wire n126_6;
wire n127_6;
wire n128_6;
wire n131_6;
wire n129_6;
wire n130_6;
wire n217_4;
wire ff_rdata_en_7;
wire n133_7;
wire n133_8;
wire n132_7;
wire n132_8;
wire n126_7;
wire n126_8;
wire n127_7;
wire n127_8;
wire n128_7;
wire n128_8;
wire n131_7;
wire n131_8;
wire n129_7;
wire n129_8;
wire n130_7;
wire n130_8;
wire n217_7;
wire n232_6;
wire n224_6;
wire ff_wr_8;
wire n232_8;
wire n224_8;
wire n217_9;
wire ff_rdata_en_9;
wire VCC;
wire GND;
  LUT3 n107_s0 (
    .F(n107_3),
    .I0(w_bus_write),
    .I1(w_bus_ioreq),
    .I2(w_bus_valid) 
);
defparam n107_s0.INIT=8'h40;
  LUT3 n133_s1 (
    .F(n133_6),
    .I0(n133_7),
    .I1(n133_8),
    .I2(n107_3) 
);
defparam n133_s1.INIT=8'h70;
  LUT3 n132_s1 (
    .F(n132_6),
    .I0(n132_7),
    .I1(n132_8),
    .I2(n107_3) 
);
defparam n132_s1.INIT=8'h70;
  LUT3 n126_s1 (
    .F(n126_6),
    .I0(n126_7),
    .I1(n126_8),
    .I2(n107_3) 
);
defparam n126_s1.INIT=8'h70;
  LUT3 n127_s1 (
    .F(n127_6),
    .I0(n127_7),
    .I1(n127_8),
    .I2(n107_3) 
);
defparam n127_s1.INIT=8'h70;
  LUT3 n128_s1 (
    .F(n128_6),
    .I0(n128_7),
    .I1(n128_8),
    .I2(n107_3) 
);
defparam n128_s1.INIT=8'h70;
  LUT3 n131_s1 (
    .F(n131_6),
    .I0(n131_7),
    .I1(n131_8),
    .I2(n107_3) 
);
defparam n131_s1.INIT=8'h70;
  LUT3 n129_s1 (
    .F(n129_6),
    .I0(n129_7),
    .I1(n129_8),
    .I2(n107_3) 
);
defparam n129_s1.INIT=8'h70;
  LUT3 n130_s1 (
    .F(n130_6),
    .I0(n130_7),
    .I1(n130_8),
    .I2(n107_3) 
);
defparam n130_s1.INIT=8'h70;
  LUT4 n217_s1 (
    .F(n217_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(n217_6),
    .I3(n217_7) 
);
defparam n217_s1.INIT=16'h1000;
  LUT4 ff_rdata_en_s4 (
    .F(ff_rdata_en_7),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(n217_6),
    .I3(n217_7) 
);
defparam ff_rdata_en_s4.INIT=16'h7000;
  LUT4 n133_s2 (
    .F(n133_7),
    .I0(n217_4),
    .I1(w_led_red[0]),
    .I2(w_led_green[0]),
    .I3(n224_6) 
);
defparam n133_s2.INIT=16'h0777;
  LUT4 n133_s3 (
    .F(n133_8),
    .I0(n232_6),
    .I1(w_led_blue[0]),
    .I2(ff_rdata_en_7),
    .I3(w_bus_gpio_rdata[0]) 
);
defparam n133_s3.INIT=16'h7077;
  LUT4 n132_s2 (
    .F(n132_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[1]),
    .I2(w_led_green[1]),
    .I3(n224_6) 
);
defparam n132_s2.INIT=16'h0BBB;
  LUT4 n132_s3 (
    .F(n132_8),
    .I0(w_led_blue[1]),
    .I1(n232_6),
    .I2(w_led_red[1]),
    .I3(n217_4) 
);
defparam n132_s3.INIT=16'h0777;
  LUT4 n126_s2 (
    .F(n126_7),
    .I0(n217_4),
    .I1(w_led_red[7]),
    .I2(w_led_green[7]),
    .I3(n224_6) 
);
defparam n126_s2.INIT=16'h0777;
  LUT4 n126_s3 (
    .F(n126_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[7]),
    .I2(w_led_blue[7]),
    .I3(n232_6) 
);
defparam n126_s3.INIT=16'h0BBB;
  LUT4 n127_s2 (
    .F(n127_7),
    .I0(n217_4),
    .I1(w_led_red[6]),
    .I2(w_led_green[6]),
    .I3(n224_6) 
);
defparam n127_s2.INIT=16'h0777;
  LUT4 n127_s3 (
    .F(n127_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[6]),
    .I2(w_led_blue[6]),
    .I3(n232_6) 
);
defparam n127_s3.INIT=16'h0BBB;
  LUT4 n128_s2 (
    .F(n128_7),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[5]),
    .I2(w_led_green[5]),
    .I3(n224_6) 
);
defparam n128_s2.INIT=16'h0BBB;
  LUT4 n128_s3 (
    .F(n128_8),
    .I0(w_led_blue[5]),
    .I1(n232_6),
    .I2(w_led_red[5]),
    .I3(n217_4) 
);
defparam n128_s3.INIT=16'h0777;
  LUT4 n131_s2 (
    .F(n131_7),
    .I0(w_led_blue[2]),
    .I1(n232_6),
    .I2(w_led_red[2]),
    .I3(n217_4) 
);
defparam n131_s2.INIT=16'h0777;
  LUT4 n131_s3 (
    .F(n131_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[2]),
    .I2(w_led_green[2]),
    .I3(n224_6) 
);
defparam n131_s3.INIT=16'h0BBB;
  LUT4 n129_s2 (
    .F(n129_7),
    .I0(w_led_blue[4]),
    .I1(n232_6),
    .I2(w_led_red[4]),
    .I3(n217_4) 
);
defparam n129_s2.INIT=16'h0777;
  LUT4 n129_s3 (
    .F(n129_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[4]),
    .I2(w_led_green[4]),
    .I3(n224_6) 
);
defparam n129_s3.INIT=16'h0BBB;
  LUT4 n130_s2 (
    .F(n130_7),
    .I0(n217_4),
    .I1(w_led_red[3]),
    .I2(w_led_green[3]),
    .I3(n224_6) 
);
defparam n130_s2.INIT=16'h0777;
  LUT4 n130_s3 (
    .F(n130_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_gpio_rdata[3]),
    .I2(w_led_blue[3]),
    .I3(n232_6) 
);
defparam n130_s3.INIT=16'h0BBB;
  LUT3 n217_s3 (
    .F(n217_6),
    .I0(w_bus_address[2]),
    .I1(w_bus_address[5]),
    .I2(w_bus_address[4]) 
);
defparam n217_s3.INIT=8'h10;
  LUT3 n217_s4 (
    .F(n217_7),
    .I0(w_bus_address[3]),
    .I1(w_bus_address[6]),
    .I2(w_bus_address[7]) 
);
defparam n217_s4.INIT=8'h01;
  LUT4 n232_s2 (
    .F(n232_6),
    .I0(n217_6),
    .I1(n217_7),
    .I2(w_bus_address[0]),
    .I3(w_bus_address[1]) 
);
defparam n232_s2.INIT=16'h0800;
  LUT4 n224_s2 (
    .F(n224_6),
    .I0(n217_6),
    .I1(n217_7),
    .I2(w_bus_address[1]),
    .I3(w_bus_address[0]) 
);
defparam n224_s2.INIT=16'h0800;
  LUT4 ff_wr_s4 (
    .F(ff_wr_8),
    .I0(ff_rdata_en_7),
    .I1(w_bus_ioreq),
    .I2(w_bus_write),
    .I3(w_bus_valid) 
);
defparam ff_wr_s4.INIT=16'hBFFF;
  LUT4 n232_s3 (
    .F(n232_8),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n232_6) 
);
defparam n232_s3.INIT=16'h8000;
  LUT4 n224_s3 (
    .F(n224_8),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n224_6) 
);
defparam n224_s3.INIT=16'h8000;
  LUT4 n217_s5 (
    .F(n217_9),
    .I0(n217_4),
    .I1(w_bus_ioreq),
    .I2(w_bus_write),
    .I3(w_bus_valid) 
);
defparam n217_s5.INIT=16'h8000;
  LUT4 ff_rdata_en_s5 (
    .F(ff_rdata_en_9),
    .I0(ff_rdata_en_7),
    .I1(w_bus_write),
    .I2(w_bus_ioreq),
    .I3(w_bus_valid) 
);
defparam ff_rdata_en_s5.INIT=16'hEFFF;
  DFFCE ff_red_7_s0 (
    .Q(w_led_red[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk42m),
    .CE(n217_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_red_5_s0 (
    .Q(w_led_red[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n217_9),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_4_s0 (
    .Q(w_led_red[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n217_9),
    .PRESET(n36_6) 
);
  DFFCE ff_red_3_s0 (
    .Q(w_led_red[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n217_9),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_2_s0 (
    .Q(w_led_red[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n217_9),
    .PRESET(n36_6) 
);
  DFFCE ff_red_1_s0 (
    .Q(w_led_red[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n217_9),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_0_s0 (
    .Q(w_led_red[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n217_9),
    .PRESET(n36_6) 
);
  DFFCE ff_green_7_s0 (
    .Q(w_led_green[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk42m),
    .CE(n224_8),
    .CLEAR(n36_6) 
);
  DFFPE ff_green_6_s0 (
    .Q(w_led_green[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n224_8),
    .PRESET(n36_6) 
);
  DFFPE ff_green_5_s0 (
    .Q(w_led_green[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n224_8),
    .PRESET(n36_6) 
);
  DFFCE ff_green_4_s0 (
    .Q(w_led_green[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n224_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_green_3_s0 (
    .Q(w_led_green[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n224_8),
    .CLEAR(n36_6) 
);
  DFFPE ff_green_2_s0 (
    .Q(w_led_green[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n224_8),
    .PRESET(n36_6) 
);
  DFFPE ff_green_1_s0 (
    .Q(w_led_green[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n224_8),
    .PRESET(n36_6) 
);
  DFFCE ff_green_0_s0 (
    .Q(w_led_green[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n224_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_blue_7_s0 (
    .Q(w_led_blue[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk42m),
    .CE(n232_8),
    .CLEAR(n36_6) 
);
  DFFPE ff_blue_6_s0 (
    .Q(w_led_blue[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n232_8),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_5_s0 (
    .Q(w_led_blue[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n232_8),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_4_s0 (
    .Q(w_led_blue[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n232_8),
    .PRESET(n36_6) 
);
  DFFCE ff_blue_3_s0 (
    .Q(w_led_blue[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n232_8),
    .CLEAR(n36_6) 
);
  DFFPE ff_blue_2_s0 (
    .Q(w_led_blue[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n232_8),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_1_s0 (
    .Q(w_led_blue[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n232_8),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_0_s0 (
    .Q(w_led_blue[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n232_8),
    .PRESET(n36_6) 
);
  DFFC ff_rdata_7_s0 (
    .Q(w_bus_gpio_rdata[7]),
    .D(n126_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_6_s0 (
    .Q(w_bus_gpio_rdata[6]),
    .D(n127_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_5_s0 (
    .Q(w_bus_gpio_rdata[5]),
    .D(n128_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_4_s0 (
    .Q(w_bus_gpio_rdata[4]),
    .D(n129_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_3_s0 (
    .Q(w_bus_gpio_rdata[3]),
    .D(n130_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_2_s0 (
    .Q(w_bus_gpio_rdata[2]),
    .D(n131_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_1_s0 (
    .Q(w_bus_gpio_rdata[1]),
    .D(n132_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_0_s0 (
    .Q(w_bus_gpio_rdata[0]),
    .D(n133_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_6_s0 (
    .Q(w_led_red[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n217_9),
    .PRESET(n36_6) 
);
  DFFCE ff_rdata_en_s1 (
    .Q(w_bus_gpio_rdata_en),
    .D(n107_3),
    .CLK(clk42m),
    .CE(ff_rdata_en_9),
    .CLEAR(n36_6) 
);
defparam ff_rdata_en_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(w_led_wr),
    .D(n232_8),
    .CLK(clk42m),
    .CE(ff_wr_8),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_gpio */
module ip_ws2812_led (
  clk42m,
  n36_6,
  w_led_wr,
  w_led_blue,
  w_led_red,
  w_led_green,
  ws2812_led_d
)
;
input clk42m;
input n36_6;
input w_led_wr;
input [7:0] w_led_blue;
input [7:0] w_led_red;
input [7:0] w_led_green;
output ws2812_led_d;
wire n138_5;
wire n139_5;
wire n145_5;
wire n146_5;
wire n149_5;
wire n117_92;
wire n118_90;
wire n119_90;
wire n121_90;
wire n122_93;
wire n134_86;
wire n136_85;
wire ff_state_5_8;
wire ff_count_13_7;
wire n126_89;
wire n127_88;
wire n129_88;
wire n130_88;
wire n138_6;
wire n138_7;
wire n142_6;
wire n142_7;
wire n145_6;
wire n145_7;
wire n146_6;
wire n146_7;
wire n146_8;
wire n117_94;
wire n119_91;
wire n119_92;
wire n134_87;
wire ff_send_data_23_10;
wire n126_90;
wire n126_91;
wire n146_9;
wire ff_send_data_23_11;
wire ff_send_data_23_12;
wire n126_94;
wire n117_96;
wire n120_92;
wire n147_7;
wire n142_9;
wire n151_8;
wire n118_93;
wire ff_send_data_23_14;
wire n134_90;
wire n123_84;
wire n337_8;
wire ff_send_data_23_16;
wire n336_5;
wire n335_5;
wire n334_5;
wire n333_5;
wire n332_5;
wire n331_5;
wire n330_5;
wire n329_5;
wire n328_5;
wire n327_5;
wire n326_5;
wire n325_5;
wire n324_5;
wire n323_5;
wire n322_5;
wire n321_5;
wire n320_5;
wire n319_5;
wire n318_5;
wire n317_5;
wire n316_5;
wire n315_5;
wire n314_6;
wire [5:0] ff_state;
wire [13:0] ff_count;
wire [23:0] ff_send_data;
wire VCC;
wire GND;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(n138_6),
    .I1(ff_count[12]),
    .I2(n138_7),
    .I3(ff_count[13]) 
);
defparam n138_s2.INIT=16'hCF20;
  LUT4 n139_s2 (
    .F(n139_5),
    .I0(n138_6),
    .I1(ff_count[13]),
    .I2(ff_count[12]),
    .I3(n138_7) 
);
defparam n139_s2.INIT=16'h0EF0;
  LUT4 n145_s2 (
    .F(n145_5),
    .I0(n145_6),
    .I1(n145_7),
    .I2(n142_6),
    .I3(ff_count[6]) 
);
defparam n145_s2.INIT=16'h0708;
  LUT3 n146_s2 (
    .F(n146_5),
    .I0(n146_6),
    .I1(n146_7),
    .I2(n146_8) 
);
defparam n146_s2.INIT=8'hF2;
  LUT4 n149_s2 (
    .F(n149_5),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(n146_8),
    .I3(ff_count[2]) 
);
defparam n149_s2.INIT=16'h0E01;
  LUT4 n117_s80 (
    .F(n117_92),
    .I0(n117_96),
    .I1(n117_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n117_s80.INIT=16'hCFA0;
  LUT3 n118_s78 (
    .F(n118_90),
    .I0(n118_93),
    .I1(ff_state[4]),
    .I2(n117_96) 
);
defparam n118_s78.INIT=8'h14;
  LUT4 n119_s78 (
    .F(n119_90),
    .I0(ff_state[2]),
    .I1(n119_91),
    .I2(n119_92),
    .I3(ff_state[3]) 
);
defparam n119_s78.INIT=16'h0708;
  LUT3 n121_s78 (
    .F(n121_90),
    .I0(n118_93),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n121_s78.INIT=8'h14;
  LUT2 n122_s81 (
    .F(n122_93),
    .I0(ff_state[0]),
    .I1(n118_93) 
);
defparam n122_s81.INIT=4'h1;
  LUT3 n134_s80 (
    .F(n134_86),
    .I0(n134_87),
    .I1(n134_90),
    .I2(n146_7) 
);
defparam n134_s80.INIT=8'hCA;
  LUT4 n136_s79 (
    .F(n136_85),
    .I0(n146_7),
    .I1(n134_90),
    .I2(ff_count[0]),
    .I3(ff_count[1]) 
);
defparam n136_s79.INIT=16'h7007;
  LUT3 ff_led_s5 (
    .F(ff_state_5_8),
    .I0(n138_6),
    .I1(w_led_wr),
    .I2(n146_7) 
);
defparam ff_led_s5.INIT=8'hD0;
  LUT4 ff_count_11_s5 (
    .F(ff_count_13_7),
    .I0(w_led_wr),
    .I1(n138_6),
    .I2(n118_93),
    .I3(n146_7) 
);
defparam ff_count_11_s5.INIT=16'h0BFF;
  LUT4 n126_s81 (
    .F(n126_89),
    .I0(n126_90),
    .I1(n126_91),
    .I2(n126_94),
    .I3(ff_count[11]) 
);
defparam n126_s81.INIT=16'h3F40;
  LUT4 n127_s80 (
    .F(n127_88),
    .I0(n126_90),
    .I1(ff_count[9]),
    .I2(n142_7),
    .I3(ff_count[10]) 
);
defparam n127_s80.INIT=16'hCF10;
  LUT4 n129_s80 (
    .F(n129_88),
    .I0(ff_send_data_23_14),
    .I1(ff_count[7]),
    .I2(n126_94),
    .I3(ff_count[8]) 
);
defparam n129_s80.INIT=16'h4F10;
  LUT3 n130_s80 (
    .F(n130_88),
    .I0(ff_send_data_23_14),
    .I1(ff_count[7]),
    .I2(n126_94) 
);
defparam n130_s80.INIT=8'h1C;
  LUT4 n138_s3 (
    .F(n138_6),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n117_94) 
);
defparam n138_s3.INIT=16'h0100;
  LUT3 n138_s4 (
    .F(n138_7),
    .I0(ff_count[11]),
    .I1(n126_91),
    .I2(n126_94) 
);
defparam n138_s4.INIT=8'h40;
  LUT2 n142_s3 (
    .F(n142_6),
    .I0(n138_6),
    .I1(n146_7) 
);
defparam n142_s3.INIT=4'h4;
  LUT3 n142_s4 (
    .F(n142_7),
    .I0(ff_count[7]),
    .I1(ff_count[8]),
    .I2(n126_94) 
);
defparam n142_s4.INIT=8'h10;
  LUT4 n145_s3 (
    .F(n145_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(ff_count[3]) 
);
defparam n145_s3.INIT=16'h0001;
  LUT2 n145_s4 (
    .F(n145_7),
    .I0(ff_count[4]),
    .I1(ff_count[5]) 
);
defparam n145_s4.INIT=4'h1;
  LUT3 n146_s3 (
    .F(n146_6),
    .I0(ff_count[4]),
    .I1(n145_6),
    .I2(ff_count[5]) 
);
defparam n146_s3.INIT=8'hB4;
  LUT4 n146_s4 (
    .F(n146_7),
    .I0(n126_91),
    .I1(n145_6),
    .I2(n146_9),
    .I3(n126_90) 
);
defparam n146_s4.INIT=16'h8000;
  LUT3 n146_s5 (
    .F(n146_8),
    .I0(n138_6),
    .I1(n134_90),
    .I2(n146_7) 
);
defparam n146_s5.INIT=8'h10;
  LUT3 n117_s82 (
    .F(n117_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n117_s82.INIT=8'h01;
  LUT2 n119_s79 (
    .F(n119_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n119_s79.INIT=4'h8;
  LUT2 n119_s80 (
    .F(n119_92),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n119_s80.INIT=4'h8;
  LUT4 n134_s81 (
    .F(n134_87),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(ff_count[3]) 
);
defparam n134_s81.INIT=16'hFE01;
  LUT4 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_send_data_23_11),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(n117_94) 
);
defparam ff_send_data_23_s5.INIT=16'hA82A;
  LUT3 n126_s82 (
    .F(n126_90),
    .I0(ff_count[11]),
    .I1(ff_count[12]),
    .I2(ff_count[13]) 
);
defparam n126_s82.INIT=8'h01;
  LUT4 n126_s83 (
    .F(n126_91),
    .I0(ff_count[7]),
    .I1(ff_count[8]),
    .I2(ff_count[9]),
    .I3(ff_count[10]) 
);
defparam n126_s83.INIT=16'h0001;
  LUT3 n146_s6 (
    .F(n146_9),
    .I0(ff_count[4]),
    .I1(ff_count[5]),
    .I2(ff_count[6]) 
);
defparam n146_s6.INIT=8'h01;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_state[0]),
    .I1(ff_count[0]),
    .I2(n145_7),
    .I3(ff_send_data_23_12) 
);
defparam ff_send_data_23_s6.INIT=16'h8000;
  LUT4 ff_send_data_23_s7 (
    .F(ff_send_data_23_12),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_count[3]),
    .I3(ff_count[6]) 
);
defparam ff_send_data_23_s7.INIT=16'h0001;
  LUT4 n126_s85 (
    .F(n126_94),
    .I0(n145_6),
    .I1(ff_count[4]),
    .I2(ff_count[5]),
    .I3(ff_count[6]) 
);
defparam n126_s85.INIT=16'h0002;
  LUT4 n117_s83 (
    .F(n117_96),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n117_s83.INIT=16'h8000;
  LUT4 n120_s79 (
    .F(n120_92),
    .I0(n119_92),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n120_s79.INIT=16'h1444;
  LUT4 n147_s3 (
    .F(n147_7),
    .I0(n138_6),
    .I1(n146_7),
    .I2(ff_count[4]),
    .I3(n145_6) 
);
defparam n147_s3.INIT=16'h0BB0;
  LUT4 n142_s5 (
    .F(n142_9),
    .I0(n138_6),
    .I1(n146_7),
    .I2(ff_count[9]),
    .I3(n142_7) 
);
defparam n142_s5.INIT=16'h0BB0;
  LUT4 n151_s4 (
    .F(n151_8),
    .I0(ff_count[0]),
    .I1(n138_6),
    .I2(n134_90),
    .I3(n146_7) 
);
defparam n151_s4.INIT=16'h5455;
  LUT4 n118_s80 (
    .F(n118_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n119_92) 
);
defparam n118_s80.INIT=16'hFE00;
  LUT4 ff_send_data_23_s8 (
    .F(ff_send_data_23_14),
    .I0(n126_91),
    .I1(ff_count[11]),
    .I2(ff_count[12]),
    .I3(ff_count[13]) 
);
defparam ff_send_data_23_s8.INIT=16'h0002;
  LUT4 n134_s83 (
    .F(n134_90),
    .I0(ff_send_data[23]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[0]) 
);
defparam n134_s83.INIT=16'h1500;
  LUT3 n123_s77 (
    .F(n123_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n123_s77.INIT=8'h70;
  LUT3 n337_s2 (
    .F(n337_8),
    .I0(w_led_blue[0]),
    .I1(w_led_wr),
    .I2(n138_6) 
);
defparam n337_s2.INIT=8'h80;
  LUT4 ff_send_data_23_s9 (
    .F(ff_send_data_23_16),
    .I0(ff_send_data_23_14),
    .I1(ff_send_data_23_10),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam ff_send_data_23_s9.INIT=16'hF888;
  LUT4 n336_s1 (
    .F(n336_5),
    .I0(w_led_blue[1]),
    .I1(ff_send_data[0]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n336_s1.INIT=16'hACCC;
  LUT4 n335_s1 (
    .F(n335_5),
    .I0(w_led_blue[2]),
    .I1(ff_send_data[1]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n335_s1.INIT=16'hACCC;
  LUT4 n334_s1 (
    .F(n334_5),
    .I0(w_led_blue[3]),
    .I1(ff_send_data[2]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n334_s1.INIT=16'hACCC;
  LUT4 n333_s1 (
    .F(n333_5),
    .I0(w_led_blue[4]),
    .I1(ff_send_data[3]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n333_s1.INIT=16'hACCC;
  LUT4 n332_s1 (
    .F(n332_5),
    .I0(w_led_blue[5]),
    .I1(ff_send_data[4]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n332_s1.INIT=16'hACCC;
  LUT4 n331_s1 (
    .F(n331_5),
    .I0(w_led_blue[6]),
    .I1(ff_send_data[5]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n331_s1.INIT=16'hACCC;
  LUT4 n330_s1 (
    .F(n330_5),
    .I0(w_led_blue[7]),
    .I1(ff_send_data[6]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n330_s1.INIT=16'hACCC;
  LUT4 n329_s1 (
    .F(n329_5),
    .I0(w_led_red[0]),
    .I1(ff_send_data[7]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n329_s1.INIT=16'hACCC;
  LUT4 n328_s1 (
    .F(n328_5),
    .I0(w_led_red[1]),
    .I1(ff_send_data[8]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n328_s1.INIT=16'hACCC;
  LUT4 n327_s1 (
    .F(n327_5),
    .I0(w_led_red[2]),
    .I1(ff_send_data[9]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n327_s1.INIT=16'hACCC;
  LUT4 n326_s1 (
    .F(n326_5),
    .I0(w_led_red[3]),
    .I1(ff_send_data[10]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n326_s1.INIT=16'hACCC;
  LUT4 n325_s1 (
    .F(n325_5),
    .I0(w_led_red[4]),
    .I1(ff_send_data[11]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n325_s1.INIT=16'hACCC;
  LUT4 n324_s1 (
    .F(n324_5),
    .I0(w_led_red[5]),
    .I1(ff_send_data[12]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n324_s1.INIT=16'hACCC;
  LUT4 n323_s1 (
    .F(n323_5),
    .I0(w_led_red[6]),
    .I1(ff_send_data[13]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n323_s1.INIT=16'hACCC;
  LUT4 n322_s1 (
    .F(n322_5),
    .I0(w_led_red[7]),
    .I1(ff_send_data[14]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n322_s1.INIT=16'hACCC;
  LUT4 n321_s1 (
    .F(n321_5),
    .I0(w_led_green[0]),
    .I1(ff_send_data[15]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n321_s1.INIT=16'hACCC;
  LUT4 n320_s1 (
    .F(n320_5),
    .I0(w_led_green[1]),
    .I1(ff_send_data[16]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n320_s1.INIT=16'hACCC;
  LUT4 n319_s1 (
    .F(n319_5),
    .I0(w_led_green[2]),
    .I1(ff_send_data[17]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n319_s1.INIT=16'hACCC;
  LUT4 n318_s1 (
    .F(n318_5),
    .I0(w_led_green[3]),
    .I1(ff_send_data[18]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n318_s1.INIT=16'hACCC;
  LUT4 n317_s1 (
    .F(n317_5),
    .I0(w_led_green[4]),
    .I1(ff_send_data[19]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n317_s1.INIT=16'hACCC;
  LUT4 n316_s1 (
    .F(n316_5),
    .I0(w_led_green[5]),
    .I1(ff_send_data[20]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n316_s1.INIT=16'hACCC;
  LUT4 n315_s1 (
    .F(n315_5),
    .I0(w_led_green[6]),
    .I1(ff_send_data[21]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n315_s1.INIT=16'hACCC;
  LUT4 n314_s2 (
    .F(n314_6),
    .I0(w_led_green[7]),
    .I1(ff_send_data[22]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n314_s2.INIT=16'hACCC;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n117_92),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n118_90),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n119_90),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n120_92),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n121_90),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n122_93),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n123_84),
    .CLK(clk42m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n126_89),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n127_88),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_10_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n129_88),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n130_88),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_7_s1.INIT=1'b0;
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n134_86),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_3_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n136_85),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n314_6),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n315_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n316_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n317_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n318_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n319_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n320_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n321_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n322_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n323_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n324_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n325_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n326_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n327_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n328_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n329_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n330_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n331_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n332_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n333_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_send_data_3_s1 (
    .Q(ff_send_data[3]),
    .D(n334_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_3_s1.INIT=1'b0;
  DFFCE ff_send_data_2_s1 (
    .Q(ff_send_data[2]),
    .D(n335_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_2_s1.INIT=1'b0;
  DFFCE ff_send_data_1_s1 (
    .Q(ff_send_data[1]),
    .D(n336_5),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_1_s1.INIT=1'b0;
  DFFCE ff_send_data_0_s1 (
    .Q(ff_send_data[0]),
    .D(n337_8),
    .CLK(clk42m),
    .CE(ff_send_data_23_16),
    .CLEAR(n36_6) 
);
defparam ff_send_data_0_s1.INIT=1'b0;
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n138_5),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n139_5),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n142_9),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n145_5),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n146_5),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n147_7),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n149_5),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n151_8),
    .CLK(clk42m),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module vdp_cpu_interface (
  clk42m,
  n36_6,
  w_bus_write,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  n217_6,
  w_bus_ioreq,
  w_g4567_vram_valid,
  w_t12_vram_valid,
  w_g123m_vram_valid,
  w_bus_wdata,
  w_bus_address_0,
  w_bus_address_1,
  w_bus_address_3,
  w_bus_address_6,
  w_bus_address_7,
  w_h_count,
  w_cpu_vram_write,
  reg_display_on,
  reg_50hz_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  n218_6,
  ff_vram_valid_8,
  ff_vram_valid_10,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_backdrop_color,
  reg_vertical_offset,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_cpu_vram_address,
  w_palette_num
)
;
input clk42m;
input n36_6;
input w_bus_write;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input n217_6;
input w_bus_ioreq;
input w_g4567_vram_valid;
input w_t12_vram_valid;
input w_g123m_vram_valid;
input [7:0] w_bus_wdata;
input w_bus_address_0;
input w_bus_address_1;
input w_bus_address_3;
input w_bus_address_6;
input w_bus_address_7;
input [2:0] w_h_count;
output w_cpu_vram_write;
output reg_display_on;
output reg_50hz_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output n218_6;
output ff_vram_valid_8;
output ff_vram_valid_10;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_vertical_offset;
output [2:0] w_palette_r;
output [2:0] w_palette_g;
output [2:0] w_palette_b;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n1368_3;
wire n1372_4;
wire n1366_4;
wire n279_3;
wire n280_3;
wire n281_3;
wire n282_3;
wire n283_3;
wire n284_3;
wire n285_3;
wire n286_3;
wire n287_3;
wire n288_3;
wire n289_3;
wire n290_3;
wire n291_3;
wire n292_3;
wire n293_3;
wire n294_3;
wire n295_3;
wire n1527_3;
wire n1534_3;
wire n1541_3;
wire n1544_3;
wire n1552_3;
wire n1582_3;
wire n815_3;
wire n820_3;
wire n853_3;
wire n854_3;
wire n855_3;
wire n856_3;
wire n1664_4;
wire ff_palette_g_2_5;
wire ff_register_write_8;
wire ff_vram_valid_6;
wire ff_busy_8;
wire ff_vram_address_16_6;
wire ff_vram_address_13_6;
wire ff_color_palette_valid_7;
wire n857_8;
wire n917_6;
wire n218_5;
wire n279_4;
wire n280_4;
wire n281_4;
wire n282_4;
wire n283_4;
wire n284_4;
wire n286_4;
wire n287_4;
wire n288_4;
wire n290_4;
wire n1524_4;
wire n293_4;
wire n294_4;
wire n295_4;
wire n1527_4;
wire n1552_4;
wire n1572_4;
wire n1629_4;
wire n820_4;
wire n853_4;
wire n855_4;
wire n1425_5;
wire n1425_6;
wire ff_vram_address_16_7;
wire ff_vram_address_16_8;
wire n218_7;
wire n279_5;
wire n280_5;
wire n285_5;
wire n293_5;
wire n279_6;
wire n1524_7;
wire n1629_6;
wire n285_7;
wire n289_6;
wire n854_6;
wire n1425_8;
wire n917_9;
wire n1541_6;
wire n1572_6;
wire n1524_9;
wire n125_12;
wire ff_register_write;
wire w_cpu_vram_valid;
wire ff_busy;
wire ff_2nd_access;
wire ff_vram_address_inc;
wire n68_5;
wire n113_8;
wire n136_8;
wire [7:0] ff_1st_byte;
wire [5:0] ff_register_num;
wire [0:0] ff_color_palette_address;
wire VCC;
wire GND;
  LUT4 n218_s1 (
    .F(n1368_3),
    .I0(w_bus_write),
    .I1(w_bus_valid),
    .I2(n218_5),
    .I3(n218_6) 
);
defparam n218_s1.INIT=16'h8000;
  LUT3 n1372_s1 (
    .F(n1372_4),
    .I0(ff_2nd_access),
    .I1(w_bus_wdata[7]),
    .I2(n1368_3) 
);
defparam n1372_s1.INIT=8'h80;
  LUT2 n1366_s1 (
    .F(n1366_4),
    .I0(ff_2nd_access),
    .I1(n1368_3) 
);
defparam n1366_s1.INIT=4'h4;
  LUT3 n279_s0 (
    .F(n279_3),
    .I0(w_bus_wdata[5]),
    .I1(n279_4),
    .I2(ff_vram_address_inc) 
);
defparam n279_s0.INIT=8'hCA;
  LUT4 n280_s0 (
    .F(n280_3),
    .I0(w_bus_wdata[4]),
    .I1(w_cpu_vram_address[12]),
    .I2(n280_4),
    .I3(ff_vram_address_inc) 
);
defparam n280_s0.INIT=16'h3CAA;
  LUT3 n281_s0 (
    .F(n281_3),
    .I0(w_bus_wdata[3]),
    .I1(n281_4),
    .I2(ff_vram_address_inc) 
);
defparam n281_s0.INIT=8'hCA;
  LUT4 n282_s0 (
    .F(n282_3),
    .I0(w_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n282_4),
    .I3(ff_vram_address_inc) 
);
defparam n282_s0.INIT=16'h3CAA;
  LUT3 n283_s0 (
    .F(n283_3),
    .I0(w_bus_wdata[1]),
    .I1(n283_4),
    .I2(ff_vram_address_inc) 
);
defparam n283_s0.INIT=8'hCA;
  LUT3 n284_s0 (
    .F(n284_3),
    .I0(w_bus_wdata[0]),
    .I1(n284_4),
    .I2(ff_vram_address_inc) 
);
defparam n284_s0.INIT=8'hCA;
  LUT4 n285_s0 (
    .F(n285_3),
    .I0(ff_1st_byte[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n285_7),
    .I3(ff_vram_address_inc) 
);
defparam n285_s0.INIT=16'h3CAA;
  LUT3 n286_s0 (
    .F(n286_3),
    .I0(ff_1st_byte[6]),
    .I1(n286_4),
    .I2(ff_vram_address_inc) 
);
defparam n286_s0.INIT=8'hCA;
  LUT3 n287_s0 (
    .F(n287_3),
    .I0(ff_1st_byte[5]),
    .I1(n287_4),
    .I2(ff_vram_address_inc) 
);
defparam n287_s0.INIT=8'hCA;
  LUT4 n288_s0 (
    .F(n288_3),
    .I0(ff_1st_byte[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n288_4),
    .I3(ff_vram_address_inc) 
);
defparam n288_s0.INIT=16'h3CAA;
  LUT3 n289_s0 (
    .F(n289_3),
    .I0(ff_1st_byte[3]),
    .I1(n289_6),
    .I2(ff_vram_address_inc) 
);
defparam n289_s0.INIT=8'hCA;
  LUT4 n290_s0 (
    .F(n290_3),
    .I0(ff_1st_byte[2]),
    .I1(w_cpu_vram_address[2]),
    .I2(n290_4),
    .I3(ff_vram_address_inc) 
);
defparam n290_s0.INIT=16'h3CAA;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(ff_1st_byte[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(ff_vram_address_inc) 
);
defparam n291_s0.INIT=16'h3CAA;
  LUT3 n292_s0 (
    .F(n292_3),
    .I0(ff_1st_byte[0]),
    .I1(w_cpu_vram_address[0]),
    .I2(ff_vram_address_inc) 
);
defparam n292_s0.INIT=8'h3A;
  LUT4 n293_s0 (
    .F(n293_3),
    .I0(w_bus_wdata[2]),
    .I1(w_cpu_vram_address[16]),
    .I2(n293_4),
    .I3(ff_vram_address_inc) 
);
defparam n293_s0.INIT=16'h3CAA;
  LUT4 n294_s0 (
    .F(n294_3),
    .I0(w_bus_wdata[1]),
    .I1(w_cpu_vram_address[15]),
    .I2(n294_4),
    .I3(ff_vram_address_inc) 
);
defparam n294_s0.INIT=16'h3CAA;
  LUT3 n295_s0 (
    .F(n295_3),
    .I0(w_bus_wdata[0]),
    .I1(n295_4),
    .I2(ff_vram_address_inc) 
);
defparam n295_s0.INIT=8'hCA;
  LUT3 n1527_s0 (
    .F(n1527_3),
    .I0(ff_register_num[1]),
    .I1(ff_register_num[0]),
    .I2(n1527_4) 
);
defparam n1527_s0.INIT=8'h40;
  LUT3 n1534_s0 (
    .F(n1534_3),
    .I0(ff_register_num[0]),
    .I1(ff_register_num[1]),
    .I2(n1527_4) 
);
defparam n1534_s0.INIT=8'h40;
  LUT4 n1541_s0 (
    .F(n1541_3),
    .I0(ff_register_num[0]),
    .I1(ff_register_num[2]),
    .I2(ff_register_num[1]),
    .I3(n1541_6) 
);
defparam n1541_s0.INIT=16'h1000;
  LUT3 n1544_s0 (
    .F(n1544_3),
    .I0(ff_register_num[0]),
    .I1(ff_register_num[1]),
    .I2(n1527_4) 
);
defparam n1544_s0.INIT=8'h80;
  LUT4 n1552_s0 (
    .F(n1552_3),
    .I0(ff_register_num[3]),
    .I1(ff_register_num[2]),
    .I2(n1524_4),
    .I3(n1552_4) 
);
defparam n1552_s0.INIT=16'h4000;
  LUT4 n1582_s0 (
    .F(n1582_3),
    .I0(ff_register_num[1]),
    .I1(ff_register_num[2]),
    .I2(ff_register_num[0]),
    .I3(n1541_6) 
);
defparam n1582_s0.INIT=16'h1000;
  LUT3 n815_s0 (
    .F(n815_3),
    .I0(n1629_4),
    .I1(n1524_7),
    .I2(n820_3) 
);
defparam n815_s0.INIT=8'hF8;
  LUT4 n820_s0 (
    .F(n820_3),
    .I0(w_bus_write),
    .I1(w_bus_valid),
    .I2(n820_4),
    .I3(n218_6) 
);
defparam n820_s0.INIT=16'h8000;
  LUT4 n853_s0 (
    .F(n853_3),
    .I0(ff_1st_byte[3]),
    .I1(w_palette_num[3]),
    .I2(n853_4),
    .I3(ff_register_write) 
);
defparam n853_s0.INIT=16'hAA3C;
  LUT3 n854_s0 (
    .F(n854_3),
    .I0(n854_6),
    .I1(ff_1st_byte[2]),
    .I2(ff_register_write) 
);
defparam n854_s0.INIT=8'hCA;
  LUT4 n855_s0 (
    .F(n855_3),
    .I0(ff_1st_byte[1]),
    .I1(w_palette_num[1]),
    .I2(n855_4),
    .I3(ff_register_write) 
);
defparam n855_s0.INIT=16'hAA3C;
  LUT4 n856_s0 (
    .F(n856_3),
    .I0(ff_1st_byte[0]),
    .I1(ff_color_palette_address[0]),
    .I2(w_palette_num[0]),
    .I3(ff_register_write) 
);
defparam n856_s0.INIT=16'hAA3C;
  LUT2 n1664_s1 (
    .F(n1664_4),
    .I0(ff_color_palette_address[0]),
    .I1(n820_3) 
);
defparam n1664_s1.INIT=4'h4;
  LUT2 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(ff_color_palette_address[0]),
    .I1(n820_3) 
);
defparam ff_palette_g_2_s2.INIT=4'h8;
  LUT4 ff_register_write_s4 (
    .F(ff_register_write_8),
    .I0(ff_2nd_access),
    .I1(w_bus_wdata[7]),
    .I2(n1368_3),
    .I3(ff_busy) 
);
defparam ff_register_write_s4.INIT=16'h008F;
  LUT4 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(n1425_5),
    .I1(n218_6),
    .I2(ff_vram_valid_10),
    .I3(n1425_6) 
);
defparam ff_vram_valid_s3.INIT=16'hF800;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(w_cpu_vram_rdata_en),
    .I1(n218_6),
    .I2(n1425_5),
    .I3(ff_vram_address_inc) 
);
defparam ff_busy_s3.INIT=16'hFF40;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(n1541_6),
    .I1(ff_vram_address_16_7),
    .I2(ff_vram_address_16_8),
    .I3(ff_vram_address_inc) 
);
defparam ff_vram_address_16_s3.INIT=16'h0F88;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(w_bus_wdata[7]),
    .I1(ff_2nd_access),
    .I2(n1368_3),
    .I3(ff_vram_address_inc) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n820_3),
    .I1(ff_color_palette_address[0]),
    .I2(ff_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT2 n857_s3 (
    .F(n857_8),
    .I0(ff_register_write),
    .I1(ff_color_palette_address[0]) 
);
defparam n857_s3.INIT=4'h1;
  LUT3 n917_s1 (
    .F(n917_6),
    .I0(n218_6),
    .I1(n917_9),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n917_s1.INIT=8'hF8;
  LUT2 n218_s2 (
    .F(n218_5),
    .I0(w_bus_address_1),
    .I1(w_bus_address_0) 
);
defparam n218_s2.INIT=4'h4;
  LUT4 n218_s3 (
    .F(n218_6),
    .I0(w_bus_address_6),
    .I1(w_bus_address_3),
    .I2(n217_6),
    .I3(n218_7) 
);
defparam n218_s3.INIT=16'h4000;
  LUT3 n279_s1 (
    .F(n279_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n279_5),
    .I2(w_cpu_vram_address[13]) 
);
defparam n279_s1.INIT=8'h78;
  LUT4 n280_s1 (
    .F(n280_4),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[7]),
    .I2(n285_7),
    .I3(n280_5) 
);
defparam n280_s1.INIT=16'h8000;
  LUT4 n281_s1 (
    .F(n281_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n285_7),
    .I2(n280_5),
    .I3(w_cpu_vram_address[11]) 
);
defparam n281_s1.INIT=16'h7F80;
  LUT4 n282_s1 (
    .F(n282_4),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[7]),
    .I3(n285_7) 
);
defparam n282_s1.INIT=16'h8000;
  LUT4 n283_s1 (
    .F(n283_4),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[7]),
    .I2(n285_7),
    .I3(w_cpu_vram_address[9]) 
);
defparam n283_s1.INIT=16'h7F80;
  LUT3 n284_s1 (
    .F(n284_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n285_7),
    .I2(w_cpu_vram_address[8]) 
);
defparam n284_s1.INIT=8'h78;
  LUT4 n286_s1 (
    .F(n286_4),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[4]),
    .I2(n288_4),
    .I3(w_cpu_vram_address[6]) 
);
defparam n286_s1.INIT=16'h7F80;
  LUT3 n287_s1 (
    .F(n287_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n288_4),
    .I2(w_cpu_vram_address[5]) 
);
defparam n287_s1.INIT=8'h78;
  LUT4 n288_s1 (
    .F(n288_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[1]) 
);
defparam n288_s1.INIT=16'h8000;
  LUT2 n290_s1 (
    .F(n290_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n290_s1.INIT=4'h8;
  LUT3 n1524_s1 (
    .F(n1524_4),
    .I0(ff_register_num[4]),
    .I1(ff_register_num[5]),
    .I2(ff_register_write) 
);
defparam n1524_s1.INIT=8'h10;
  LUT4 n293_s1 (
    .F(n293_4),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[7]),
    .I2(n279_5),
    .I3(n293_5) 
);
defparam n293_s1.INIT=16'h8000;
  LUT4 n294_s1 (
    .F(n294_4),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[13]),
    .I2(w_cpu_vram_address[7]),
    .I3(n279_5) 
);
defparam n294_s1.INIT=16'h8000;
  LUT4 n295_s1 (
    .F(n295_4),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[7]),
    .I2(n279_5),
    .I3(w_cpu_vram_address[14]) 
);
defparam n295_s1.INIT=16'h7F80;
  LUT3 n1527_s1 (
    .F(n1527_4),
    .I0(ff_register_num[2]),
    .I1(ff_register_num[3]),
    .I2(n1524_4) 
);
defparam n1527_s1.INIT=8'h10;
  LUT2 n1552_s1 (
    .F(n1552_4),
    .I0(ff_register_num[0]),
    .I1(ff_register_num[1]) 
);
defparam n1552_s1.INIT=4'h1;
  LUT4 n1572_s1 (
    .F(n1572_4),
    .I0(ff_register_num[3]),
    .I1(ff_register_num[1]),
    .I2(ff_register_num[2]),
    .I3(ff_register_num[0]) 
);
defparam n1572_s1.INIT=16'h4000;
  LUT3 n1629_s1 (
    .F(n1629_4),
    .I0(ff_register_num[5]),
    .I1(ff_register_num[4]),
    .I2(ff_register_write) 
);
defparam n1629_s1.INIT=8'h40;
  LUT2 n820_s1 (
    .F(n820_4),
    .I0(w_bus_address_0),
    .I1(w_bus_address_1) 
);
defparam n820_s1.INIT=4'h4;
  LUT4 n853_s1 (
    .F(n853_4),
    .I0(ff_color_palette_address[0]),
    .I1(w_palette_num[2]),
    .I2(w_palette_num[1]),
    .I3(w_palette_num[0]) 
);
defparam n853_s1.INIT=16'h8000;
  LUT2 n855_s1 (
    .F(n855_4),
    .I0(ff_color_palette_address[0]),
    .I1(w_palette_num[0]) 
);
defparam n855_s1.INIT=4'h8;
  LUT4 n1425_s2 (
    .F(n1425_5),
    .I0(w_bus_address_0),
    .I1(w_bus_address_1),
    .I2(w_cpu_vram_valid),
    .I3(w_bus_valid) 
);
defparam n1425_s2.INIT=16'h0100;
  LUT2 n1425_s3 (
    .F(n1425_6),
    .I0(ff_vram_address_inc),
    .I1(w_cpu_vram_rdata_en) 
);
defparam n1425_s3.INIT=4'h1;
  LUT4 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_7),
    .I0(ff_busy),
    .I1(ff_register_num[0]),
    .I2(ff_register_num[1]),
    .I3(ff_register_num[2]) 
);
defparam ff_vram_address_16_s4.INIT=16'h1000;
  LUT4 ff_vram_address_16_s5 (
    .F(ff_vram_address_16_8),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam ff_vram_address_16_s5.INIT=16'h0007;
  LUT4 n218_s4 (
    .F(n218_7),
    .I0(ff_busy),
    .I1(ff_register_write),
    .I2(w_bus_address_7),
    .I3(w_bus_ioreq) 
);
defparam n218_s4.INIT=16'h1000;
  LUT4 n279_s2 (
    .F(n279_5),
    .I0(n288_4),
    .I1(n285_5),
    .I2(n280_5),
    .I3(n279_6) 
);
defparam n279_s2.INIT=16'h8000;
  LUT3 n280_s2 (
    .F(n280_5),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_cpu_vram_address[8]) 
);
defparam n280_s2.INIT=8'h80;
  LUT3 n285_s2 (
    .F(n285_5),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[4]) 
);
defparam n285_s2.INIT=8'h80;
  LUT2 n293_s2 (
    .F(n293_5),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[14]) 
);
defparam n293_s2.INIT=4'h8;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(w_h_count[1]),
    .I1(w_h_count[2]),
    .I2(w_cpu_vram_valid),
    .I3(w_h_count[0]) 
);
defparam ff_vram_valid_s5.INIT=16'h1000;
  LUT2 n279_s3 (
    .F(n279_6),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[11]) 
);
defparam n279_s3.INIT=4'h8;
  LUT4 n1524_s3 (
    .F(n1524_7),
    .I0(ff_register_num[2]),
    .I1(ff_register_num[3]),
    .I2(ff_register_num[0]),
    .I3(ff_register_num[1]) 
);
defparam n1524_s3.INIT=16'h0001;
  LUT4 n1629_s2 (
    .F(n1629_6),
    .I0(n1572_4),
    .I1(ff_register_num[5]),
    .I2(ff_register_num[4]),
    .I3(ff_register_write) 
);
defparam n1629_s2.INIT=16'h2000;
  LUT4 n285_s3 (
    .F(n285_7),
    .I0(n288_4),
    .I1(w_cpu_vram_address[6]),
    .I2(w_cpu_vram_address[5]),
    .I3(w_cpu_vram_address[4]) 
);
defparam n285_s3.INIT=16'h8000;
  LUT4 n289_s2 (
    .F(n289_6),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n289_s2.INIT=16'h7F80;
  LUT4 n854_s2 (
    .F(n854_6),
    .I0(w_palette_num[1]),
    .I1(ff_color_palette_address[0]),
    .I2(w_palette_num[0]),
    .I3(w_palette_num[2]) 
);
defparam n854_s2.INIT=16'h7F80;
  LUT4 n1425_s4 (
    .F(n1425_8),
    .I0(n218_6),
    .I1(n1425_5),
    .I2(ff_vram_address_inc),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1425_s4.INIT=16'h0008;
  LUT4 n917_s3 (
    .F(n917_9),
    .I0(w_bus_write),
    .I1(w_bus_valid),
    .I2(w_bus_address_1),
    .I3(w_bus_address_0) 
);
defparam n917_s3.INIT=16'h0400;
  LUT4 n1541_s2 (
    .F(n1541_6),
    .I0(ff_register_num[3]),
    .I1(ff_register_num[4]),
    .I2(ff_register_num[5]),
    .I3(ff_register_write) 
);
defparam n1541_s2.INIT=16'h0200;
  LUT4 n1572_s2 (
    .F(n1572_6),
    .I0(ff_register_num[4]),
    .I1(ff_register_num[5]),
    .I2(ff_register_write),
    .I3(n1572_4) 
);
defparam n1572_s2.INIT=16'h1000;
  LUT4 n1524_s4 (
    .F(n1524_9),
    .I0(ff_register_num[4]),
    .I1(ff_register_num[5]),
    .I2(ff_register_write),
    .I3(n1524_7) 
);
defparam n1524_s4.INIT=16'h1000;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_10),
    .I0(w_g4567_vram_valid),
    .I1(ff_vram_valid_8),
    .I2(w_t12_vram_valid),
    .I3(w_g123m_vram_valid) 
);
defparam ff_vram_valid_s6.INIT=16'h0004;
  LUT4 n125_s6 (
    .F(n125_12),
    .I0(w_cpu_vram_write),
    .I1(ff_vram_valid_10),
    .I2(w_cpu_vram_rdata_en),
    .I3(ff_vram_address_inc) 
);
defparam n125_s6.INIT=16'h00F8;
  DFFCE ff_1st_byte_7_s0 (
    .Q(ff_1st_byte[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(ff_1st_byte[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(ff_1st_byte[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(ff_1st_byte[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(ff_1st_byte[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(ff_1st_byte[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(ff_1st_byte[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(ff_1st_byte[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n1366_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(ff_register_write),
    .D(n1368_3),
    .CLK(clk42m),
    .CE(ff_register_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(ff_register_num[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n1372_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(ff_register_num[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n1372_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(ff_register_num[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n1372_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(ff_register_num[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n1372_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(ff_register_num[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n1372_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(ff_register_num[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n1372_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_cpu_vram_valid),
    .D(n113_8),
    .CLK(clk42m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(w_bus_write),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n1425_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1524_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(ff_1st_byte[2]),
    .CLK(clk42m),
    .CE(n1524_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1524_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1527_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(ff_1st_byte[4]),
    .CLK(clk42m),
    .CE(n1527_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(ff_1st_byte[6]),
    .CLK(clk42m),
    .CE(n1527_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(ff_1st_byte[6]),
    .CLK(clk42m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(ff_1st_byte[5]),
    .CLK(clk42m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(ff_1st_byte[4]),
    .CLK(clk42m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(ff_1st_byte[2]),
    .CLK(clk42m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(ff_1st_byte[0]),
    .CLK(clk42m),
    .CE(n1534_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(ff_1st_byte[2]),
    .CLK(clk42m),
    .CE(n1541_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1541_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(ff_1st_byte[0]),
    .CLK(clk42m),
    .CE(n1541_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(ff_1st_byte[7]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(ff_1st_byte[6]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(ff_1st_byte[5]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(ff_1st_byte[4]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(ff_1st_byte[2]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(ff_1st_byte[0]),
    .CLK(clk42m),
    .CE(n1544_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(ff_1st_byte[5]),
    .CLK(clk42m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(ff_1st_byte[4]),
    .CLK(clk42m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(ff_1st_byte[2]),
    .CLK(clk42m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(ff_1st_byte[0]),
    .CLK(clk42m),
    .CE(n1552_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(ff_1st_byte[7]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(ff_1st_byte[6]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(ff_1st_byte[5]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(ff_1st_byte[4]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(ff_1st_byte[2]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(ff_1st_byte[0]),
    .CLK(clk42m),
    .CE(n1572_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1582_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1582_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(ff_1st_byte[7]),
    .CLK(clk42m),
    .CE(n1582_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(ff_1st_byte[7]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(ff_1st_byte[6]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(ff_1st_byte[5]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(ff_1st_byte[4]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(ff_1st_byte[3]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(ff_1st_byte[2]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(ff_1st_byte[1]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(ff_1st_byte[0]),
    .CLK(clk42m),
    .CE(n1629_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n820_3),
    .CLK(clk42m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n1664_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n1664_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n1664_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n1664_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n1664_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n1664_4),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n917_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_busy_s1 (
    .Q(ff_busy),
    .D(n136_8),
    .CLK(clk42m),
    .CE(ff_busy_8),
    .CLEAR(n36_6) 
);
defparam ff_busy_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n293_3),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n294_3),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n295_3),
    .CLK(clk42m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n279_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n280_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n281_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n282_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n283_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n284_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n285_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n286_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n287_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n288_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n289_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n290_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n291_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n292_3),
    .CLK(clk42m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_4_s1 (
    .Q(w_palette_num[3]),
    .D(n853_3),
    .CLK(clk42m),
    .CE(n815_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_4_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[2]),
    .D(n854_3),
    .CLK(clk42m),
    .CE(n815_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[1]),
    .D(n855_3),
    .CLK(clk42m),
    .CE(n815_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[0]),
    .D(n856_3),
    .CLK(clk42m),
    .CE(n815_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(ff_color_palette_address[0]),
    .D(n857_8),
    .CLK(clk42m),
    .CE(n815_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n68_5),
    .CLK(clk42m),
    .CE(n1368_3),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFC ff_vram_address_inc_s5 (
    .Q(ff_vram_address_inc),
    .D(n125_12),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s5.INIT=1'b0;
  INV n68_s2 (
    .O(n68_5),
    .I(ff_2nd_access) 
);
  INV n113_s3 (
    .O(n113_8),
    .I(w_cpu_vram_valid) 
);
  INV n136_s3 (
    .O(n136_8),
    .I(ff_vram_address_inc) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk42m,
  n36_6,
  n83_10,
  ff_phase_2_7,
  n422_5,
  reg_212lines_mode,
  ff_v_en_9,
  reg_50hz_mode,
  w_vs_end_8,
  reg_interlace_mode,
  ff_v_en_12,
  reg_vertical_offset,
  ff_v_active,
  ff_h_active,
  w_h_count_end,
  ff_h_active_8,
  w_h_count_end_11,
  w_h_count_end_12,
  n196_8,
  n196_10,
  n106_8,
  n27_8,
  w_screen_pos_y_Z_6_11,
  w_h_count_end_15,
  w_h_count,
  ff_half_count,
  w_screen_pos_x_Z,
  w_v_count,
  w_pixel_pos_y_Z
)
;
input clk42m;
input n36_6;
input n83_10;
input ff_phase_2_7;
input n422_5;
input reg_212lines_mode;
input ff_v_en_9;
input reg_50hz_mode;
input w_vs_end_8;
input reg_interlace_mode;
input ff_v_en_12;
input [7:0] reg_vertical_offset;
output ff_v_active;
output ff_h_active;
output w_h_count_end;
output ff_h_active_8;
output w_h_count_end_11;
output w_h_count_end_12;
output n196_8;
output n196_10;
output n106_8;
output n27_8;
output w_screen_pos_y_Z_6_11;
output w_h_count_end_15;
output [10:0] w_h_count;
output [11:6] ff_half_count;
output [5:0] w_screen_pos_x_Z;
output [9:0] w_v_count;
output [7:0] w_pixel_pos_y_Z;
wire n196_7;
wire ff_v_active_6;
wire n113_8;
wire n112_7;
wire n111_7;
wire n110_7;
wire n109_7;
wire n108_7;
wire n107_7;
wire n105_7;
wire n104_7;
wire n69_8;
wire n68_7;
wire n67_7;
wire n66_7;
wire n65_7;
wire n64_7;
wire n63_7;
wire n62_7;
wire n61_7;
wire n59_7;
wire n58_7;
wire n28_7;
wire n26_7;
wire n25_7;
wire n24_7;
wire n23_7;
wire n22_7;
wire n21_7;
wire n20_7;
wire n19_7;
wire n196_9;
wire ff_h_active_9;
wire ff_v_active_7;
wire n113_9;
wire n108_8;
wire n69_9;
wire n61_8;
wire n60_8;
wire n58_8;
wire n23_8;
wire n19_8;
wire ff_v_active_9;
wire ff_v_active_10;
wire n113_10;
wire n113_11;
wire n113_12;
wire n113_13;
wire n113_14;
wire n113_15;
wire n22_10;
wire n60_10;
wire ff_v_active_12;
wire n105_10;
wire n106_10;
wire n25_10;
wire n27_10;
wire n63_10;
wire n65_10;
wire w_pixel_pos_y_Z_0_2;
wire w_pixel_pos_y_Z_1_2;
wire w_pixel_pos_y_Z_2_2;
wire w_pixel_pos_y_Z_3_2;
wire w_pixel_pos_y_Z_4_2;
wire w_pixel_pos_y_Z_5_2;
wire w_pixel_pos_y_Z_6_2;
wire w_pixel_pos_y_Z_7_0_COUT;
wire n29_9;
wire w_screen_pos_y_Z_2_11;
wire [7:3] w_screen_pos_y_Z;
wire VCC;
wire GND;
  LUT3 w_h_count_end_s7 (
    .F(w_h_count_end),
    .I0(w_h_count_end_11),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_15) 
);
defparam w_h_count_end_s7.INIT=8'h80;
  LUT4 n196_s4 (
    .F(n196_7),
    .I0(w_v_count[7]),
    .I1(n196_8),
    .I2(n196_9),
    .I3(n196_10) 
);
defparam n196_s4.INIT=16'h4000;
  LUT4 ff_h_active_s3 (
    .F(ff_h_active_8),
    .I0(ff_half_count[8]),
    .I1(ff_phase_2_7),
    .I2(n422_5),
    .I3(ff_h_active_9) 
);
defparam ff_h_active_s3.INIT=16'h8000;
  LUT3 ff_v_active_s2 (
    .F(ff_v_active_6),
    .I0(ff_v_active_7),
    .I1(ff_v_active_12),
    .I2(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=8'hD0;
  LUT2 n113_s3 (
    .F(n113_8),
    .I0(w_v_count[0]),
    .I1(n113_9) 
);
defparam n113_s3.INIT=4'h1;
  LUT3 n112_s2 (
    .F(n112_7),
    .I0(n113_9),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n112_s2.INIT=8'h14;
  LUT4 n111_s2 (
    .F(n111_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(n113_9),
    .I3(w_v_count[2]) 
);
defparam n111_s2.INIT=16'h0708;
  LUT3 n110_s2 (
    .F(n110_7),
    .I0(n113_9),
    .I1(w_v_count[3]),
    .I2(n196_9) 
);
defparam n110_s2.INIT=8'h14;
  LUT4 n109_s2 (
    .F(n109_7),
    .I0(w_v_count[3]),
    .I1(n196_9),
    .I2(n113_9),
    .I3(w_v_count[4]) 
);
defparam n109_s2.INIT=16'h0708;
  LUT3 n108_s2 (
    .F(n108_7),
    .I0(n113_9),
    .I1(w_v_count[5]),
    .I2(n108_8) 
);
defparam n108_s2.INIT=8'h14;
  LUT4 n107_s2 (
    .F(n107_7),
    .I0(w_v_count[5]),
    .I1(n108_8),
    .I2(n113_9),
    .I3(w_v_count[6]) 
);
defparam n107_s2.INIT=16'h0708;
  LUT2 n105_s2 (
    .F(n105_7),
    .I0(w_v_count[8]),
    .I1(n105_10) 
);
defparam n105_s2.INIT=4'h6;
  LUT4 n104_s2 (
    .F(n104_7),
    .I0(n113_9),
    .I1(n105_10),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n104_s2.INIT=16'h35C0;
  LUT2 n69_s3 (
    .F(n69_8),
    .I0(w_screen_pos_x_Z[0]),
    .I1(n69_9) 
);
defparam n69_s3.INIT=4'h1;
  LUT3 n68_s2 (
    .F(n68_7),
    .I0(n69_9),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]) 
);
defparam n68_s2.INIT=8'h14;
  LUT4 n67_s2 (
    .F(n67_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(n69_9),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n67_s2.INIT=16'h0708;
  LUT3 n66_s2 (
    .F(n66_7),
    .I0(n69_9),
    .I1(w_screen_pos_x_Z[3]),
    .I2(ff_phase_2_7) 
);
defparam n66_s2.INIT=8'h14;
  LUT3 n65_s2 (
    .F(n65_7),
    .I0(n69_9),
    .I1(w_screen_pos_x_Z[4]),
    .I2(n65_10) 
);
defparam n65_s2.INIT=8'h14;
  LUT4 n64_s2 (
    .F(n64_7),
    .I0(w_screen_pos_x_Z[4]),
    .I1(n65_10),
    .I2(n69_9),
    .I3(w_screen_pos_x_Z[5]) 
);
defparam n64_s2.INIT=16'h0708;
  LUT3 n63_s2 (
    .F(n63_7),
    .I0(n69_9),
    .I1(ff_half_count[6]),
    .I2(n63_10) 
);
defparam n63_s2.INIT=8'h14;
  LUT4 n62_s2 (
    .F(n62_7),
    .I0(ff_half_count[6]),
    .I1(n63_10),
    .I2(n69_9),
    .I3(ff_half_count[7]) 
);
defparam n62_s2.INIT=16'h0708;
  LUT3 n61_s2 (
    .F(n61_7),
    .I0(n69_9),
    .I1(ff_half_count[8]),
    .I2(n61_8) 
);
defparam n61_s2.INIT=8'h14;
  LUT4 n59_s2 (
    .F(n59_7),
    .I0(ff_half_count[9]),
    .I1(n60_8),
    .I2(n69_9),
    .I3(ff_half_count[10]) 
);
defparam n59_s2.INIT=16'h0708;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(n69_9),
    .I1(ff_half_count[11]),
    .I2(n58_8) 
);
defparam n58_s2.INIT=8'h14;
  LUT2 n28_s2 (
    .F(n28_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n28_s2.INIT=4'h6;
  LUT4 n26_s2 (
    .F(n26_7),
    .I0(w_h_count[2]),
    .I1(n27_8),
    .I2(w_h_count_end),
    .I3(w_h_count[3]) 
);
defparam n26_s2.INIT=16'h0708;
  LUT3 n25_s2 (
    .F(n25_7),
    .I0(w_h_count_end),
    .I1(w_h_count[4]),
    .I2(n25_10) 
);
defparam n25_s2.INIT=8'h14;
  LUT3 n24_s2 (
    .F(n24_7),
    .I0(w_h_count[4]),
    .I1(n25_10),
    .I2(w_h_count[5]) 
);
defparam n24_s2.INIT=8'h78;
  LUT4 n23_s2 (
    .F(n23_7),
    .I0(n25_10),
    .I1(n23_8),
    .I2(w_h_count_end),
    .I3(w_h_count[6]) 
);
defparam n23_s2.INIT=16'h0708;
  LUT2 n22_s2 (
    .F(n22_7),
    .I0(w_h_count[7]),
    .I1(n22_10) 
);
defparam n22_s2.INIT=4'h6;
  LUT4 n21_s2 (
    .F(n21_7),
    .I0(w_h_count[7]),
    .I1(n22_10),
    .I2(w_h_count_end),
    .I3(w_h_count[8]) 
);
defparam n21_s2.INIT=16'h0708;
  LUT4 n20_s2 (
    .F(n20_7),
    .I0(w_h_count[7]),
    .I1(w_h_count[8]),
    .I2(n22_10),
    .I3(w_h_count[9]) 
);
defparam n20_s2.INIT=16'h7F80;
  LUT4 n19_s2 (
    .F(n19_7),
    .I0(n22_10),
    .I1(n19_8),
    .I2(w_h_count_end),
    .I3(w_h_count[10]) 
);
defparam n19_s2.INIT=16'h0708;
  LUT2 w_screen_pos_y_Z_3_s4 (
    .F(w_screen_pos_y_Z[3]),
    .I0(w_v_count[3]),
    .I1(w_v_count[4]) 
);
defparam w_screen_pos_y_Z_3_s4.INIT=4'h9;
  LUT2 w_screen_pos_y_Z_6_s4 (
    .F(w_screen_pos_y_Z[6]),
    .I0(w_v_count[7]),
    .I1(w_screen_pos_y_Z_6_11) 
);
defparam w_screen_pos_y_Z_6_s4.INIT=4'h9;
  LUT3 w_screen_pos_y_Z_7_s4 (
    .F(w_screen_pos_y_Z[7]),
    .I0(w_v_count[7]),
    .I1(w_screen_pos_y_Z_6_11),
    .I2(w_v_count[8]) 
);
defparam w_screen_pos_y_Z_7_s4.INIT=8'hE1;
  LUT3 w_h_count_end_s8 (
    .F(w_h_count_end_11),
    .I0(w_h_count[3]),
    .I1(w_h_count[2]),
    .I2(w_h_count[4]) 
);
defparam w_h_count_end_s8.INIT=8'h40;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[7]),
    .I1(w_h_count[9]),
    .I2(w_h_count[8]),
    .I3(w_h_count[6]) 
);
defparam w_h_count_end_s9.INIT=16'h1000;
  LUT2 n196_s5 (
    .F(n196_8),
    .I0(w_v_count[3]),
    .I1(w_v_count[4]) 
);
defparam n196_s5.INIT=4'h1;
  LUT3 n196_s6 (
    .F(n196_9),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]) 
);
defparam n196_s6.INIT=8'h80;
  LUT4 n196_s7 (
    .F(n196_10),
    .I0(w_v_count[5]),
    .I1(w_v_count[8]),
    .I2(w_v_count[9]),
    .I3(w_v_count[6]) 
);
defparam n196_s7.INIT=16'h0100;
  LUT4 ff_h_active_s4 (
    .F(ff_h_active_9),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]),
    .I3(ff_half_count[10]) 
);
defparam ff_h_active_s4.INIT=16'h0001;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_7),
    .I0(n196_9),
    .I1(n196_8),
    .I2(ff_v_active_9),
    .I3(n196_7) 
);
defparam ff_v_active_s3.INIT=16'h007F;
  LUT4 n113_s4 (
    .F(n113_9),
    .I0(n113_10),
    .I1(n113_11),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n113_s4.INIT=16'h0E00;
  LUT3 n108_s3 (
    .F(n108_8),
    .I0(w_v_count[3]),
    .I1(w_v_count[4]),
    .I2(n196_9) 
);
defparam n108_s3.INIT=8'h80;
  LUT2 n106_s3 (
    .F(n106_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]) 
);
defparam n106_s3.INIT=4'h8;
  LUT4 n69_s4 (
    .F(n69_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end_11),
    .I2(w_h_count_end_12),
    .I3(w_h_count_end_15) 
);
defparam n69_s4.INIT=16'h8000;
  LUT4 n61_s3 (
    .F(n61_8),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(ff_phase_2_7),
    .I3(n422_5) 
);
defparam n61_s3.INIT=16'h8000;
  LUT2 n60_s3 (
    .F(n60_8),
    .I0(ff_half_count[8]),
    .I1(n61_8) 
);
defparam n60_s3.INIT=4'h8;
  LUT4 n58_s3 (
    .F(n58_8),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[10]),
    .I3(n61_8) 
);
defparam n58_s3.INIT=16'h8000;
  LUT2 n27_s3 (
    .F(n27_8),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n27_s3.INIT=4'h8;
  LUT2 n23_s3 (
    .F(n23_8),
    .I0(w_h_count[4]),
    .I1(w_h_count[5]) 
);
defparam n23_s3.INIT=4'h8;
  LUT3 n19_s3 (
    .F(n19_8),
    .I0(w_h_count[7]),
    .I1(w_h_count[8]),
    .I2(w_h_count[9]) 
);
defparam n19_s3.INIT=8'h80;
  LUT4 w_screen_pos_y_Z_6_s5 (
    .F(w_screen_pos_y_Z_6_11),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(w_v_count[3]),
    .I3(w_v_count[6]) 
);
defparam w_screen_pos_y_Z_6_s5.INIT=16'hFE00;
  LUT4 ff_v_active_s5 (
    .F(ff_v_active_9),
    .I0(w_v_count[5]),
    .I1(reg_212lines_mode),
    .I2(w_v_count[6]),
    .I3(ff_v_en_9) 
);
defparam ff_v_active_s5.INIT=16'h1000;
  LUT2 ff_v_active_s6 (
    .F(ff_v_active_10),
    .I0(w_v_count[4]),
    .I1(w_v_count[3]) 
);
defparam ff_v_active_s6.INIT=4'h4;
  LUT4 n113_s5 (
    .F(n113_10),
    .I0(reg_50hz_mode),
    .I1(n113_12),
    .I2(ff_v_active_10),
    .I3(w_vs_end_8) 
);
defparam n113_s5.INIT=16'h1000;
  LUT4 n113_s6 (
    .F(n113_11),
    .I0(n113_13),
    .I1(n106_8),
    .I2(n113_14),
    .I3(n113_15) 
);
defparam n113_s6.INIT=16'h4000;
  LUT4 n113_s7 (
    .F(n113_12),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n113_s7.INIT=16'hEFF7;
  LUT3 n113_s8 (
    .F(n113_13),
    .I0(reg_interlace_mode),
    .I1(reg_50hz_mode),
    .I2(w_v_count[0]) 
);
defparam n113_s8.INIT=8'h07;
  LUT2 n113_s9 (
    .F(n113_14),
    .I0(w_v_count[3]),
    .I1(w_v_count[4]) 
);
defparam n113_s9.INIT=4'h4;
  LUT3 n113_s10 (
    .F(n113_15),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(w_v_count[7]) 
);
defparam n113_s10.INIT=8'h01;
  LUT4 n22_s4 (
    .F(n22_10),
    .I0(w_h_count[6]),
    .I1(n25_10),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam n22_s4.INIT=16'h8000;
  LUT4 n60_s4 (
    .F(n60_10),
    .I0(n69_9),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[8]),
    .I3(n61_8) 
);
defparam n60_s4.INIT=16'h1444;
  LUT4 ff_v_active_s7 (
    .F(ff_v_active_12),
    .I0(n196_9),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(ff_v_en_12) 
);
defparam ff_v_active_s7.INIT=16'h2000;
  LUT4 n105_s4 (
    .F(n105_10),
    .I0(w_v_count[7]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(n108_8) 
);
defparam n105_s4.INIT=16'h8000;
  LUT4 n106_s4 (
    .F(n106_10),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n108_8),
    .I3(w_v_count[7]) 
);
defparam n106_s4.INIT=16'h7F80;
  LUT3 w_screen_pos_y_Z_4_s5 (
    .F(w_screen_pos_y_Z[4]),
    .I0(w_v_count[5]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]) 
);
defparam w_screen_pos_y_Z_4_s5.INIT=8'hA9;
  LUT4 w_screen_pos_y_Z_5_s4 (
    .F(w_screen_pos_y_Z[5]),
    .I0(w_v_count[5]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]),
    .I3(w_v_count[6]) 
);
defparam w_screen_pos_y_Z_5_s4.INIT=16'h01FE;
  LUT4 n25_s4 (
    .F(n25_10),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[0]),
    .I3(w_h_count[1]) 
);
defparam n25_s4.INIT=16'h8000;
  LUT4 w_h_count_end_s11 (
    .F(w_h_count_end_15),
    .I0(w_h_count[5]),
    .I1(w_h_count[10]),
    .I2(w_h_count[0]),
    .I3(w_h_count[1]) 
);
defparam w_h_count_end_s11.INIT=16'h4000;
  LUT3 n27_s4 (
    .F(n27_10),
    .I0(w_h_count[2]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]) 
);
defparam n27_s4.INIT=8'h6A;
  LUT4 n63_s4 (
    .F(n63_10),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(n422_5) 
);
defparam n63_s4.INIT=16'h8000;
  LUT4 n65_s4 (
    .F(n65_10),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n65_s4.INIT=16'h8000;
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n20_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n21_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n22_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n23_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n24_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n25_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n26_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n27_10),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n28_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n29_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n58_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n59_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n60_10),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n61_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n62_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n63_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(n64_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(n65_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(n66_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(n67_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(n68_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(n69_8),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n104_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n105_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n106_10),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n107_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n108_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n109_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n110_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n111_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n112_7),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n113_8),
    .CLK(clk42m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(ff_v_active),
    .D(n196_7),
    .CLK(clk42m),
    .CE(ff_v_active_6),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n19_7),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_h_active_s1 (
    .Q(ff_h_active),
    .D(n83_10),
    .CLK(clk42m),
    .CE(ff_h_active_8),
    .CLEAR(n36_6) 
);
defparam ff_h_active_s1.INIT=1'b0;
  ALU w_pixel_pos_y_Z_0_s (
    .SUM(w_pixel_pos_y_Z[0]),
    .COUT(w_pixel_pos_y_Z_0_2),
    .I0(w_v_count[1]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_Z_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_1_s (
    .SUM(w_pixel_pos_y_Z[1]),
    .COUT(w_pixel_pos_y_Z_1_2),
    .I0(w_v_count[2]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_0_2) 
);
defparam w_pixel_pos_y_Z_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_2_s (
    .SUM(w_pixel_pos_y_Z[2]),
    .COUT(w_pixel_pos_y_Z_2_2),
    .I0(w_screen_pos_y_Z_2_11),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_1_2) 
);
defparam w_pixel_pos_y_Z_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_3_s (
    .SUM(w_pixel_pos_y_Z[3]),
    .COUT(w_pixel_pos_y_Z_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_2_2) 
);
defparam w_pixel_pos_y_Z_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_4_s (
    .SUM(w_pixel_pos_y_Z[4]),
    .COUT(w_pixel_pos_y_Z_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_3_2) 
);
defparam w_pixel_pos_y_Z_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_5_s (
    .SUM(w_pixel_pos_y_Z[5]),
    .COUT(w_pixel_pos_y_Z_5_2),
    .I0(w_screen_pos_y_Z[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_4_2) 
);
defparam w_pixel_pos_y_Z_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_6_s (
    .SUM(w_pixel_pos_y_Z[6]),
    .COUT(w_pixel_pos_y_Z_6_2),
    .I0(w_screen_pos_y_Z[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_5_2) 
);
defparam w_pixel_pos_y_Z_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_7_s (
    .SUM(w_pixel_pos_y_Z[7]),
    .COUT(w_pixel_pos_y_Z_7_0_COUT),
    .I0(w_screen_pos_y_Z[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_6_2) 
);
defparam w_pixel_pos_y_Z_7_s.ALU_MODE=0;
  INV n29_s4 (
    .O(n29_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_y_Z_2_s5 (
    .O(w_screen_pos_y_Z_2_11),
    .I(w_v_count[3]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_t12 (
  clk42m,
  n36_6,
  n582_4,
  ff_h_active,
  ff_v_active,
  n224_22,
  reg_display_on,
  w_screen_pos_y_Z_6_11,
  w_vs_end_11,
  n196_10,
  ff_h_active_8,
  w_t12_vram_rdata,
  reg_pattern_name_table_base,
  w_screen_pos_x_Z,
  reg_backdrop_color,
  reg_screen_mode_0,
  reg_screen_mode_1,
  reg_screen_mode_3,
  reg_screen_mode_4,
  w_pixel_pos_y_Z,
  reg_pattern_generator_table_base,
  w_v_count,
  ff_half_count,
  w_t12_vram_valid,
  ff_phase_2_7,
  n209_4,
  n622_4,
  n83_10,
  w_t12_vram_address,
  w_t12_display_color
)
;
input clk42m;
input n36_6;
input n582_4;
input ff_h_active;
input ff_v_active;
input n224_22;
input reg_display_on;
input w_screen_pos_y_Z_6_11;
input w_vs_end_11;
input n196_10;
input ff_h_active_8;
input [7:0] w_t12_vram_rdata;
input [16:10] reg_pattern_name_table_base;
input [2:0] w_screen_pos_x_Z;
input [7:0] reg_backdrop_color;
input reg_screen_mode_0;
input reg_screen_mode_1;
input reg_screen_mode_3;
input reg_screen_mode_4;
input [2:0] w_pixel_pos_y_Z;
input [16:11] reg_pattern_generator_table_base;
input [7:7] w_v_count;
input [11:11] ff_half_count;
output w_t12_vram_valid;
output ff_phase_2_7;
output n209_4;
output n622_4;
output n83_10;
output [16:0] w_t12_vram_address;
output [3:0] w_t12_display_color;
wire n209_3;
wire n210_3;
wire n752_3;
wire n759_3;
wire n522_3;
wire n523_3;
wire n524_3;
wire n525_3;
wire n526_3;
wire n579_3;
wire n580_3;
wire n581_3;
wire n582_3;
wire n583_3;
wire n584_3;
wire n585_3;
wire n586_3;
wire n622_3;
wire n623_3;
wire n624_3;
wire n625_3;
wire n626_3;
wire ff_h_active_8_0;
wire ff_color_7_6;
wire n49_7;
wire n182_7;
wire n181_7;
wire n52_7;
wire n527_6;
wire n362_6;
wire n361_6;
wire n360_6;
wire n359_6;
wire n358_6;
wire n357_6;
wire n356_6;
wire n355_6;
wire n354_6;
wire n353_6;
wire n352_6;
wire n351_6;
wire n350_6;
wire n349_6;
wire n348_6;
wire n347_6;
wire n346_6;
wire n345_6;
wire n208_6;
wire n100_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n95_7;
wire n94_7;
wire n522_4;
wire n522_5;
wire ff_h_active_9;
wire ff_h_active_10;
wire ff_color_7_7;
wire n362_7;
wire n362_8;
wire n361_7;
wire n361_8;
wire n361_9;
wire n360_7;
wire n359_7;
wire n358_7;
wire n357_7;
wire n356_7;
wire n355_7;
wire n354_7;
wire n353_8;
wire n352_7;
wire n351_7;
wire n350_7;
wire n349_7;
wire n348_7;
wire n347_7;
wire n346_7;
wire n345_7;
wire n99_8;
wire n95_8;
wire n360_8;
wire n359_8;
wire n358_8;
wire n357_8;
wire n356_8;
wire n355_8;
wire n354_8;
wire n101_10;
wire n94_10;
wire n49_10;
wire n97_10;
wire n99_10;
wire n353_10;
wire n752_6;
wire n50_9;
wire n51_9;
wire n53_9;
wire n54_10;
wire n183_9;
wire ff_pos_x_4_10;
wire n579_6;
wire n101_13;
wire ff_h_active_1;
wire w_pre_pattern_name_3_2;
wire w_pre_pattern_name_4_2;
wire w_pre_pattern_name_5_2;
wire w_pre_pattern_name_6_2;
wire w_pre_pattern_name_7_2;
wire w_pre_pattern_name_8_2;
wire w_pre_pattern_name_9_2;
wire w_pre_pattern_name_10_0_COUT;
wire n195_2;
wire n195_3;
wire n194_2;
wire n194_3;
wire n193_2;
wire n193_3;
wire n192_2;
wire n192_3;
wire n191_2;
wire n190_6;
wire w_pattern_name_8_3;
wire w_pattern_name_9_3;
wire w_pattern_name_10_3;
wire w_pattern_name_11_3;
wire w_pattern_name_12_3;
wire w_pattern_name_13_3;
wire [8:8] w_color;
wire [7:0] ff_pos_y;
wire [7:0] ff_pattern_num0;
wire [5:0] ff_next_pattern0;
wire [5:0] ff_pattern0;
wire [7:0] ff_color;
wire [5:0] ff_pos_x;
wire [2:0] ff_phase;
wire [10:3] w_pre_pattern_name;
wire [15:8] w_pattern_name;
wire VCC;
wire GND;
  LUT3 n511_s3 (
    .F(ff_phase_2_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n511_s3.INIT=8'h80;
  LUT3 n209_s0 (
    .F(n209_3),
    .I0(w_pre_pattern_name[10]),
    .I1(w_pre_pattern_name[9]),
    .I2(n209_4) 
);
defparam n209_s0.INIT=8'hAC;
  LUT3 n210_s0 (
    .F(n210_3),
    .I0(w_pre_pattern_name[8]),
    .I1(w_pre_pattern_name[9]),
    .I2(n209_4) 
);
defparam n210_s0.INIT=8'hCA;
  LUT3 w_color_8_s0 (
    .F(w_color[8]),
    .I0(w_pre_pattern_name[7]),
    .I1(w_pre_pattern_name[8]),
    .I2(n209_4) 
);
defparam w_color_8_s0.INIT=8'hCA;
  LUT4 n752_s0 (
    .F(n752_3),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_phase[0]),
    .I3(n752_6) 
);
defparam n752_s0.INIT=16'h1000;
  LUT4 n759_s0 (
    .F(n759_3),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(n752_6) 
);
defparam n759_s0.INIT=16'h4000;
  LUT4 n522_s0 (
    .F(n522_3),
    .I0(ff_next_pattern0[5]),
    .I1(n522_4),
    .I2(ff_pattern0[4]),
    .I3(n522_5) 
);
defparam n522_s0.INIT=16'h88F0;
  LUT4 n523_s0 (
    .F(n523_3),
    .I0(ff_next_pattern0[4]),
    .I1(n522_4),
    .I2(ff_pattern0[3]),
    .I3(n522_5) 
);
defparam n523_s0.INIT=16'h88F0;
  LUT4 n524_s0 (
    .F(n524_3),
    .I0(ff_next_pattern0[3]),
    .I1(n522_4),
    .I2(ff_pattern0[2]),
    .I3(n522_5) 
);
defparam n524_s0.INIT=16'h88F0;
  LUT4 n525_s0 (
    .F(n525_3),
    .I0(ff_next_pattern0[2]),
    .I1(n522_4),
    .I2(ff_pattern0[1]),
    .I3(n522_5) 
);
defparam n525_s0.INIT=16'h88F0;
  LUT4 n526_s0 (
    .F(n526_3),
    .I0(ff_next_pattern0[1]),
    .I1(n522_4),
    .I2(ff_pattern0[0]),
    .I3(n522_5) 
);
defparam n526_s0.INIT=16'h88F0;
  LUT2 n579_s0 (
    .F(n579_3),
    .I0(n579_6),
    .I1(reg_backdrop_color[7]) 
);
defparam n579_s0.INIT=4'h4;
  LUT2 n580_s0 (
    .F(n580_3),
    .I0(n579_6),
    .I1(reg_backdrop_color[6]) 
);
defparam n580_s0.INIT=4'h4;
  LUT2 n581_s0 (
    .F(n581_3),
    .I0(n579_6),
    .I1(reg_backdrop_color[5]) 
);
defparam n581_s0.INIT=4'h4;
  LUT2 n582_s0 (
    .F(n582_3),
    .I0(n579_6),
    .I1(reg_backdrop_color[4]) 
);
defparam n582_s0.INIT=4'h4;
  LUT2 n583_s0 (
    .F(n583_3),
    .I0(n579_6),
    .I1(reg_backdrop_color[3]) 
);
defparam n583_s0.INIT=4'h4;
  LUT2 n584_s0 (
    .F(n584_3),
    .I0(n579_6),
    .I1(reg_backdrop_color[2]) 
);
defparam n584_s0.INIT=4'h4;
  LUT2 n585_s0 (
    .F(n585_3),
    .I0(n579_6),
    .I1(reg_backdrop_color[1]) 
);
defparam n585_s0.INIT=4'h4;
  LUT2 n586_s0 (
    .F(n586_3),
    .I0(n579_6),
    .I1(reg_backdrop_color[0]) 
);
defparam n586_s0.INIT=4'h4;
  LUT4 n622_s0 (
    .F(n622_3),
    .I0(n622_4),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n622_s0.INIT=16'hE000;
  LUT3 n623_s0 (
    .F(n623_3),
    .I0(ff_color[7]),
    .I1(ff_color[3]),
    .I2(ff_pattern0[5]) 
);
defparam n623_s0.INIT=8'hAC;
  LUT3 n624_s0 (
    .F(n624_3),
    .I0(ff_color[2]),
    .I1(ff_color[6]),
    .I2(ff_pattern0[5]) 
);
defparam n624_s0.INIT=8'hCA;
  LUT3 n625_s0 (
    .F(n625_3),
    .I0(ff_color[1]),
    .I1(ff_color[5]),
    .I2(ff_pattern0[5]) 
);
defparam n625_s0.INIT=8'hCA;
  LUT3 n626_s0 (
    .F(n626_3),
    .I0(ff_color[0]),
    .I1(ff_color[4]),
    .I2(ff_pattern0[5]) 
);
defparam n626_s0.INIT=8'hCA;
  LUT4 ff_h_active_s3 (
    .F(ff_h_active_8_0),
    .I0(ff_pos_x[3]),
    .I1(ff_h_active_9),
    .I2(ff_h_active_10),
    .I3(n83_10) 
);
defparam ff_h_active_s3.INIT=16'hFF40;
  LUT4 ff_color_7_s2 (
    .F(ff_color_7_6),
    .I0(n622_4),
    .I1(ff_color_7_7),
    .I2(n522_5),
    .I3(ff_phase_2_7) 
);
defparam ff_color_7_s2.INIT=16'hF800;
  LUT4 n49_s2 (
    .F(n49_7),
    .I0(ff_pos_x[4]),
    .I1(n49_10),
    .I2(n83_10),
    .I3(ff_pos_x[5]) 
);
defparam n49_s2.INIT=16'h0708;
  LUT4 n182_s2 (
    .F(n182_7),
    .I0(ff_phase[2]),
    .I1(n83_10),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n182_s2.INIT=16'h0130;
  LUT4 n181_s2 (
    .F(n181_7),
    .I0(ff_phase[1]),
    .I1(n83_10),
    .I2(ff_phase[2]),
    .I3(ff_phase[0]) 
);
defparam n181_s2.INIT=16'h0230;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(ff_pos_x[0]),
    .I1(ff_pos_x[1]),
    .I2(n83_10),
    .I3(ff_pos_x[2]) 
);
defparam n52_s2.INIT=16'h0708;
  LUT3 n527_s1 (
    .F(n527_6),
    .I0(ff_next_pattern0[0]),
    .I1(n522_4),
    .I2(n522_5) 
);
defparam n527_s1.INIT=8'h80;
  LUT4 n362_s1 (
    .F(n362_6),
    .I0(n362_7),
    .I1(w_t12_vram_valid),
    .I2(n362_8),
    .I3(n582_4) 
);
defparam n362_s1.INIT=16'hAC00;
  LUT4 n361_s1 (
    .F(n361_6),
    .I0(n361_7),
    .I1(n361_8),
    .I2(n361_9),
    .I3(n582_4) 
);
defparam n361_s1.INIT=16'h4F00;
  LUT4 n360_s1 (
    .F(n360_6),
    .I0(n362_8),
    .I1(n582_4),
    .I2(w_t12_vram_address[1]),
    .I3(n360_7) 
);
defparam n360_s1.INIT=16'hFF40;
  LUT4 n359_s1 (
    .F(n359_6),
    .I0(n362_8),
    .I1(n582_4),
    .I2(w_t12_vram_address[2]),
    .I3(n359_7) 
);
defparam n359_s1.INIT=16'hFF40;
  LUT4 n358_s1 (
    .F(n358_6),
    .I0(n362_8),
    .I1(n582_4),
    .I2(w_t12_vram_address[3]),
    .I3(n358_7) 
);
defparam n358_s1.INIT=16'hFF40;
  LUT4 n357_s1 (
    .F(n357_6),
    .I0(n362_8),
    .I1(n582_4),
    .I2(w_t12_vram_address[4]),
    .I3(n357_7) 
);
defparam n357_s1.INIT=16'hFF40;
  LUT4 n356_s1 (
    .F(n356_6),
    .I0(n362_8),
    .I1(n582_4),
    .I2(w_t12_vram_address[5]),
    .I3(n356_7) 
);
defparam n356_s1.INIT=16'hFF40;
  LUT4 n355_s1 (
    .F(n355_6),
    .I0(n362_8),
    .I1(n582_4),
    .I2(w_t12_vram_address[6]),
    .I3(n355_7) 
);
defparam n355_s1.INIT=16'hFF40;
  LUT4 n354_s1 (
    .F(n354_6),
    .I0(n362_8),
    .I1(n582_4),
    .I2(w_t12_vram_address[7]),
    .I3(n354_7) 
);
defparam n354_s1.INIT=16'hFF40;
  LUT4 n353_s1 (
    .F(n353_6),
    .I0(n353_10),
    .I1(w_pattern_name[8]),
    .I2(n353_8),
    .I3(n582_4) 
);
defparam n353_s1.INIT=16'h8F00;
  LUT4 n352_s1 (
    .F(n352_6),
    .I0(n353_10),
    .I1(w_pattern_name[9]),
    .I2(n352_7),
    .I3(n582_4) 
);
defparam n352_s1.INIT=16'h8F00;
  LUT4 n351_s1 (
    .F(n351_6),
    .I0(n353_10),
    .I1(w_pattern_name[10]),
    .I2(n351_7),
    .I3(n582_4) 
);
defparam n351_s1.INIT=16'h8F00;
  LUT4 n350_s1 (
    .F(n350_6),
    .I0(n350_7),
    .I1(w_t12_vram_address[11]),
    .I2(n362_8),
    .I3(n582_4) 
);
defparam n350_s1.INIT=16'hAC00;
  LUT4 n349_s1 (
    .F(n349_6),
    .I0(n353_10),
    .I1(w_pattern_name[12]),
    .I2(n349_7),
    .I3(n582_4) 
);
defparam n349_s1.INIT=16'h8F00;
  LUT4 n348_s1 (
    .F(n348_6),
    .I0(n348_7),
    .I1(w_t12_vram_address[13]),
    .I2(n362_8),
    .I3(n582_4) 
);
defparam n348_s1.INIT=16'hAC00;
  LUT4 n347_s1 (
    .F(n347_6),
    .I0(n347_7),
    .I1(w_t12_vram_address[14]),
    .I2(n362_8),
    .I3(n582_4) 
);
defparam n347_s1.INIT=16'hAC00;
  LUT4 n346_s1 (
    .F(n346_6),
    .I0(n353_10),
    .I1(w_pattern_name[15]),
    .I2(n346_7),
    .I3(n582_4) 
);
defparam n346_s1.INIT=16'h8F00;
  LUT4 n345_s1 (
    .F(n345_6),
    .I0(n345_7),
    .I1(w_t12_vram_address[16]),
    .I2(n362_8),
    .I3(n582_4) 
);
defparam n345_s1.INIT=16'hAC00;
  LUT2 n208_s1 (
    .F(n208_6),
    .I0(n209_4),
    .I1(w_pre_pattern_name[10]) 
);
defparam n208_s1.INIT=4'h4;
  LUT3 n100_s2 (
    .F(n100_7),
    .I0(n101_10),
    .I1(ff_pos_y[1]),
    .I2(ff_pos_y[0]) 
);
defparam n100_s2.INIT=8'h14;
  LUT4 n98_s2 (
    .F(n98_7),
    .I0(ff_pos_y[2]),
    .I1(n99_8),
    .I2(n101_10),
    .I3(ff_pos_y[3]) 
);
defparam n98_s2.INIT=16'h0708;
  LUT3 n97_s2 (
    .F(n97_7),
    .I0(n101_10),
    .I1(ff_pos_y[4]),
    .I2(n97_10) 
);
defparam n97_s2.INIT=8'h14;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_pos_y[4]),
    .I1(n97_10),
    .I2(n101_10),
    .I3(ff_pos_y[5]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n95_s2 (
    .F(n95_7),
    .I0(n97_10),
    .I1(n95_8),
    .I2(n101_10),
    .I3(ff_pos_y[6]) 
);
defparam n95_s2.INIT=16'h0708;
  LUT3 n94_s2 (
    .F(n94_7),
    .I0(n101_10),
    .I1(ff_pos_y[7]),
    .I2(n94_10) 
);
defparam n94_s2.INIT=8'h14;
  LUT4 n209_s1 (
    .F(n209_4),
    .I0(reg_screen_mode_1),
    .I1(reg_screen_mode_3),
    .I2(reg_screen_mode_4),
    .I3(reg_screen_mode_0) 
);
defparam n209_s1.INIT=16'h0100;
  LUT3 n522_s1 (
    .F(n522_4),
    .I0(ff_h_active),
    .I1(ff_v_active),
    .I2(ff_h_active_1) 
);
defparam n522_s1.INIT=8'h80;
  LUT3 n522_s2 (
    .F(n522_5),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n522_s2.INIT=8'h40;
  LUT4 n622_s1 (
    .F(n622_4),
    .I0(reg_screen_mode_4),
    .I1(reg_screen_mode_3),
    .I2(reg_screen_mode_0),
    .I3(n224_22) 
);
defparam n622_s1.INIT=16'h4000;
  LUT3 ff_h_active_s4 (
    .F(ff_h_active_9),
    .I0(ff_pos_x[0]),
    .I1(ff_pos_x[1]),
    .I2(ff_pos_x[2]) 
);
defparam ff_h_active_s4.INIT=8'h80;
  LUT3 ff_h_active_s5 (
    .F(ff_h_active_10),
    .I0(ff_pos_x[4]),
    .I1(ff_pos_x[5]),
    .I2(n522_5) 
);
defparam ff_h_active_s5.INIT=8'h40;
  LUT3 ff_color_7_s3 (
    .F(ff_color_7_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam ff_color_7_s3.INIT=8'h10;
  LUT3 n362_s2 (
    .F(n362_7),
    .I0(n622_4),
    .I1(n209_4),
    .I2(reg_display_on) 
);
defparam n362_s2.INIT=8'hE0;
  LUT3 n362_s3 (
    .F(n362_8),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(n522_4) 
);
defparam n362_s3.INIT=8'h10;
  LUT4 n361_s2 (
    .F(n361_7),
    .I0(ff_pos_x[0]),
    .I1(n209_4),
    .I2(w_t12_vram_address[0]),
    .I3(n522_4) 
);
defparam n361_s2.INIT=16'h770F;
  LUT3 n361_s3 (
    .F(n361_8),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam n361_s3.INIT=8'h01;
  LUT4 n361_s4 (
    .F(n361_9),
    .I0(n362_8),
    .I1(n361_8),
    .I2(w_t12_vram_address[0]),
    .I3(w_pixel_pos_y_Z[0]) 
);
defparam n361_s4.INIT=16'h8DAF;
  LUT4 n360_s2 (
    .F(n360_7),
    .I0(ff_color_7_7),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n360_8),
    .I3(n752_6) 
);
defparam n360_s2.INIT=16'hF800;
  LUT4 n359_s2 (
    .F(n359_7),
    .I0(ff_color_7_7),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n359_8),
    .I3(n752_6) 
);
defparam n359_s2.INIT=16'hF800;
  LUT4 n358_s2 (
    .F(n358_7),
    .I0(ff_color_7_7),
    .I1(ff_pattern_num0[0]),
    .I2(n358_8),
    .I3(n752_6) 
);
defparam n358_s2.INIT=16'hF800;
  LUT4 n357_s2 (
    .F(n357_7),
    .I0(ff_color_7_7),
    .I1(ff_pattern_num0[1]),
    .I2(n357_8),
    .I3(n752_6) 
);
defparam n357_s2.INIT=16'hF800;
  LUT4 n356_s2 (
    .F(n356_7),
    .I0(ff_color_7_7),
    .I1(ff_pattern_num0[2]),
    .I2(n356_8),
    .I3(n752_6) 
);
defparam n356_s2.INIT=16'hF800;
  LUT4 n355_s2 (
    .F(n355_7),
    .I0(ff_color_7_7),
    .I1(ff_pattern_num0[3]),
    .I2(n355_8),
    .I3(n752_6) 
);
defparam n355_s2.INIT=16'hF800;
  LUT4 n354_s2 (
    .F(n354_7),
    .I0(ff_color_7_7),
    .I1(ff_pattern_num0[4]),
    .I2(n354_8),
    .I3(n752_6) 
);
defparam n354_s2.INIT=16'hF800;
  LUT4 n353_s3 (
    .F(n353_8),
    .I0(ff_phase[1]),
    .I1(ff_pattern_num0[5]),
    .I2(w_t12_vram_address[8]),
    .I3(n362_8) 
);
defparam n353_s3.INIT=16'h770F;
  LUT4 n352_s2 (
    .F(n352_7),
    .I0(ff_phase[1]),
    .I1(ff_pattern_num0[6]),
    .I2(w_t12_vram_address[9]),
    .I3(n362_8) 
);
defparam n352_s2.INIT=16'h770F;
  LUT4 n351_s2 (
    .F(n351_7),
    .I0(ff_phase[1]),
    .I1(ff_pattern_num0[7]),
    .I2(w_t12_vram_address[10]),
    .I3(n362_8) 
);
defparam n351_s2.INIT=16'h770F;
  LUT3 n350_s2 (
    .F(n350_7),
    .I0(w_pattern_name[11]),
    .I1(reg_pattern_generator_table_base[11]),
    .I2(ff_phase[1]) 
);
defparam n350_s2.INIT=8'hCA;
  LUT4 n349_s2 (
    .F(n349_7),
    .I0(ff_phase[1]),
    .I1(reg_pattern_generator_table_base[12]),
    .I2(w_t12_vram_address[12]),
    .I3(n362_8) 
);
defparam n349_s2.INIT=16'h770F;
  LUT3 n348_s2 (
    .F(n348_7),
    .I0(w_pattern_name[13]),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(ff_phase[1]) 
);
defparam n348_s2.INIT=8'hCA;
  LUT3 n347_s2 (
    .F(n347_7),
    .I0(w_pattern_name[14]),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(ff_phase[1]) 
);
defparam n347_s2.INIT=8'hCA;
  LUT4 n346_s2 (
    .F(n346_7),
    .I0(ff_phase[1]),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(w_t12_vram_address[15]),
    .I3(n362_8) 
);
defparam n346_s2.INIT=16'h770F;
  LUT2 n345_s2 (
    .F(n345_7),
    .I0(ff_phase[1]),
    .I1(reg_pattern_generator_table_base[16]) 
);
defparam n345_s2.INIT=4'h8;
  LUT2 n99_s3 (
    .F(n99_8),
    .I0(ff_pos_y[1]),
    .I1(ff_pos_y[0]) 
);
defparam n99_s3.INIT=4'h8;
  LUT2 n95_s3 (
    .F(n95_8),
    .I0(ff_pos_y[4]),
    .I1(ff_pos_y[5]) 
);
defparam n95_s3.INIT=4'h8;
  LUT4 n360_s3 (
    .F(n360_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n209_4),
    .I3(n361_8) 
);
defparam n360_s3.INIT=16'hAC00;
  LUT4 n359_s3 (
    .F(n359_8),
    .I0(ff_pos_x[2]),
    .I1(ff_pos_x[1]),
    .I2(n209_4),
    .I3(n361_8) 
);
defparam n359_s3.INIT=16'hAC00;
  LUT4 n358_s3 (
    .F(n358_8),
    .I0(w_pre_pattern_name[3]),
    .I1(ff_pos_x[2]),
    .I2(n209_4),
    .I3(n361_8) 
);
defparam n358_s3.INIT=16'hAC00;
  LUT4 n357_s3 (
    .F(n357_8),
    .I0(w_pre_pattern_name[3]),
    .I1(w_pre_pattern_name[4]),
    .I2(n209_4),
    .I3(n361_8) 
);
defparam n357_s3.INIT=16'hCA00;
  LUT4 n356_s3 (
    .F(n356_8),
    .I0(w_pre_pattern_name[4]),
    .I1(w_pre_pattern_name[5]),
    .I2(n209_4),
    .I3(n361_8) 
);
defparam n356_s3.INIT=16'hCA00;
  LUT4 n355_s3 (
    .F(n355_8),
    .I0(w_pre_pattern_name[5]),
    .I1(w_pre_pattern_name[6]),
    .I2(n209_4),
    .I3(n361_8) 
);
defparam n355_s3.INIT=16'hCA00;
  LUT4 n354_s3 (
    .F(n354_8),
    .I0(w_pre_pattern_name[6]),
    .I1(w_pre_pattern_name[7]),
    .I2(n209_4),
    .I3(n361_8) 
);
defparam n354_s3.INIT=16'hCA00;
  LUT4 n101_s4 (
    .F(n101_10),
    .I0(w_v_count[7]),
    .I1(w_screen_pos_y_Z_6_11),
    .I2(w_vs_end_11),
    .I3(n196_10) 
);
defparam n101_s4.INIT=16'h6000;
  LUT4 n94_s4 (
    .F(n94_10),
    .I0(ff_pos_y[6]),
    .I1(n97_10),
    .I2(ff_pos_y[4]),
    .I3(ff_pos_y[5]) 
);
defparam n94_s4.INIT=16'h8000;
  LUT4 n49_s4 (
    .F(n49_10),
    .I0(ff_pos_x[3]),
    .I1(ff_pos_x[0]),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[2]) 
);
defparam n49_s4.INIT=16'h8000;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(ff_pos_y[2]),
    .I1(ff_pos_y[3]),
    .I2(ff_pos_y[1]),
    .I3(ff_pos_y[0]) 
);
defparam n97_s4.INIT=16'h8000;
  LUT4 n99_s4 (
    .F(n99_10),
    .I0(n101_10),
    .I1(ff_pos_y[2]),
    .I2(ff_pos_y[1]),
    .I3(ff_pos_y[0]) 
);
defparam n99_s4.INIT=16'h1444;
  LUT4 n353_s4 (
    .F(n353_10),
    .I0(n522_4),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n353_s4.INIT=16'h0002;
  LUT4 n752_s2 (
    .F(n752_6),
    .I0(n582_4),
    .I1(ff_h_active),
    .I2(ff_v_active),
    .I3(ff_h_active_1) 
);
defparam n752_s2.INIT=16'h8000;
  LUT4 n50_s3 (
    .F(n50_9),
    .I0(ff_half_count[11]),
    .I1(ff_h_active_8),
    .I2(ff_pos_x[4]),
    .I3(n49_10) 
);
defparam n50_s3.INIT=16'h0BB0;
  LUT4 n51_s3 (
    .F(n51_9),
    .I0(ff_half_count[11]),
    .I1(ff_h_active_8),
    .I2(ff_pos_x[3]),
    .I3(ff_h_active_9) 
);
defparam n51_s3.INIT=16'h0BB0;
  LUT4 n53_s3 (
    .F(n53_9),
    .I0(ff_half_count[11]),
    .I1(ff_h_active_8),
    .I2(ff_pos_x[0]),
    .I3(ff_pos_x[1]) 
);
defparam n53_s3.INIT=16'h0BB0;
  LUT3 n54_s4 (
    .F(n54_10),
    .I0(ff_pos_x[0]),
    .I1(ff_half_count[11]),
    .I2(ff_h_active_8) 
);
defparam n54_s4.INIT=8'h45;
  LUT3 n183_s3 (
    .F(n183_9),
    .I0(ff_phase[0]),
    .I1(ff_half_count[11]),
    .I2(ff_h_active_8) 
);
defparam n183_s3.INIT=8'h45;
  LUT4 ff_pos_x_4_s4 (
    .F(ff_pos_x_4_10),
    .I0(n522_5),
    .I1(ff_half_count[11]),
    .I2(ff_h_active_8),
    .I3(ff_phase_2_7) 
);
defparam ff_pos_x_4_s4.INIT=16'hBA00;
  LUT4 n579_s2 (
    .F(n579_6),
    .I0(n522_5),
    .I1(n209_4),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n579_s2.INIT=16'h7000;
  LUT4 n101_s6 (
    .F(n101_13),
    .I0(n101_10),
    .I1(ff_half_count[11]),
    .I2(ff_h_active_8),
    .I3(ff_pos_y[0]) 
);
defparam n101_s6.INIT=16'hCF10;
  LUT2 n83_s6 (
    .F(n83_10),
    .I0(ff_half_count[11]),
    .I1(ff_h_active_8) 
);
defparam n83_s6.INIT=4'h4;
  DFFCE ff_pos_y_7_s0 (
    .Q(ff_pos_y[7]),
    .D(n94_7),
    .CLK(clk42m),
    .CE(n83_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_6_s0 (
    .Q(ff_pos_y[6]),
    .D(n95_7),
    .CLK(clk42m),
    .CE(n83_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_5_s0 (
    .Q(ff_pos_y[5]),
    .D(n96_7),
    .CLK(clk42m),
    .CE(n83_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_4_s0 (
    .Q(ff_pos_y[4]),
    .D(n97_7),
    .CLK(clk42m),
    .CE(n83_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_3_s0 (
    .Q(ff_pos_y[3]),
    .D(n98_7),
    .CLK(clk42m),
    .CE(n83_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_2_s0 (
    .Q(ff_pos_y[2]),
    .D(n99_10),
    .CLK(clk42m),
    .CE(n83_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_y_1_s0 (
    .Q(ff_pos_y[1]),
    .D(n100_7),
    .CLK(clk42m),
    .CE(n83_10),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_16_s0 (
    .Q(w_t12_vram_address[16]),
    .D(n345_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_15_s0 (
    .Q(w_t12_vram_address[15]),
    .D(n346_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_t12_vram_address[14]),
    .D(n347_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_t12_vram_address[13]),
    .D(n348_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_t12_vram_address[12]),
    .D(n349_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_t12_vram_address[11]),
    .D(n350_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_t12_vram_address[10]),
    .D(n351_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_t12_vram_address[9]),
    .D(n352_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_t12_vram_address[8]),
    .D(n353_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_t12_vram_address[7]),
    .D(n354_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_t12_vram_address[6]),
    .D(n355_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_t12_vram_address[5]),
    .D(n356_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_t12_vram_address[4]),
    .D(n357_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_t12_vram_address[3]),
    .D(n358_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_t12_vram_address[2]),
    .D(n359_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_1_s0 (
    .Q(w_t12_vram_address[1]),
    .D(n360_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_0_s0 (
    .Q(w_t12_vram_address[0]),
    .D(n361_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_t12_vram_valid),
    .D(n362_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_7_s0 (
    .Q(ff_pattern_num0[7]),
    .D(w_t12_vram_rdata[7]),
    .CLK(clk42m),
    .CE(n752_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_6_s0 (
    .Q(ff_pattern_num0[6]),
    .D(w_t12_vram_rdata[6]),
    .CLK(clk42m),
    .CE(n752_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_5_s0 (
    .Q(ff_pattern_num0[5]),
    .D(w_t12_vram_rdata[5]),
    .CLK(clk42m),
    .CE(n752_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_4_s0 (
    .Q(ff_pattern_num0[4]),
    .D(w_t12_vram_rdata[4]),
    .CLK(clk42m),
    .CE(n752_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_3_s0 (
    .Q(ff_pattern_num0[3]),
    .D(w_t12_vram_rdata[3]),
    .CLK(clk42m),
    .CE(n752_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_2_s0 (
    .Q(ff_pattern_num0[2]),
    .D(w_t12_vram_rdata[2]),
    .CLK(clk42m),
    .CE(n752_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_1_s0 (
    .Q(ff_pattern_num0[1]),
    .D(w_t12_vram_rdata[1]),
    .CLK(clk42m),
    .CE(n752_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num0_0_s0 (
    .Q(ff_pattern_num0[0]),
    .D(w_t12_vram_rdata[0]),
    .CLK(clk42m),
    .CE(n752_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_5_s0 (
    .Q(ff_next_pattern0[5]),
    .D(w_t12_vram_rdata[7]),
    .CLK(clk42m),
    .CE(n759_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_4_s0 (
    .Q(ff_next_pattern0[4]),
    .D(w_t12_vram_rdata[6]),
    .CLK(clk42m),
    .CE(n759_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_3_s0 (
    .Q(ff_next_pattern0[3]),
    .D(w_t12_vram_rdata[5]),
    .CLK(clk42m),
    .CE(n759_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_2_s0 (
    .Q(ff_next_pattern0[2]),
    .D(w_t12_vram_rdata[4]),
    .CLK(clk42m),
    .CE(n759_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_1_s0 (
    .Q(ff_next_pattern0[1]),
    .D(w_t12_vram_rdata[3]),
    .CLK(clk42m),
    .CE(n759_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_0_s0 (
    .Q(ff_next_pattern0[0]),
    .D(w_t12_vram_rdata[2]),
    .CLK(clk42m),
    .CE(n759_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n522_3),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n523_3),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n524_3),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n525_3),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n526_3),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n527_6),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(n579_3),
    .CLK(clk42m),
    .CE(ff_color_7_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(n580_3),
    .CLK(clk42m),
    .CE(ff_color_7_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(n581_3),
    .CLK(clk42m),
    .CE(ff_color_7_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(n582_3),
    .CLK(clk42m),
    .CE(ff_color_7_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(n583_3),
    .CLK(clk42m),
    .CE(ff_color_7_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(n584_3),
    .CLK(clk42m),
    .CE(ff_color_7_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(n585_3),
    .CLK(clk42m),
    .CE(ff_color_7_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(n586_3),
    .CLK(clk42m),
    .CE(ff_color_7_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_3_s0 (
    .Q(w_t12_display_color[3]),
    .D(n623_3),
    .CLK(clk42m),
    .CE(n622_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_2_s0 (
    .Q(w_t12_display_color[2]),
    .D(n624_3),
    .CLK(clk42m),
    .CE(n622_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_1_s0 (
    .Q(w_t12_display_color[1]),
    .D(n625_3),
    .CLK(clk42m),
    .CE(n622_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_0_s0 (
    .Q(w_t12_display_color[0]),
    .D(n626_3),
    .CLK(clk42m),
    .CE(n622_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n50_9),
    .CLK(clk42m),
    .CE(ff_pos_x_4_10),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n51_9),
    .CLK(clk42m),
    .CE(ff_pos_x_4_10),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n52_7),
    .CLK(clk42m),
    .CE(ff_pos_x_4_10),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n53_9),
    .CLK(clk42m),
    .CE(ff_pos_x_4_10),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_pos_x_0_s1 (
    .Q(ff_pos_x[0]),
    .D(n54_10),
    .CLK(clk42m),
    .CE(ff_pos_x_4_10),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s1.INIT=1'b0;
  DFFCE ff_h_active_s1 (
    .Q(ff_h_active_1),
    .D(n83_10),
    .CLK(clk42m),
    .CE(ff_h_active_8_0),
    .CLEAR(n36_6) 
);
defparam ff_h_active_s1.INIT=1'b0;
  DFFCE ff_phase_2_s1 (
    .Q(ff_phase[2]),
    .D(n181_7),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
defparam ff_phase_2_s1.INIT=1'b0;
  DFFCE ff_phase_1_s1 (
    .Q(ff_phase[1]),
    .D(n182_7),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
defparam ff_phase_1_s1.INIT=1'b0;
  DFFCE ff_phase_0_s1 (
    .Q(ff_phase[0]),
    .D(n183_9),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
defparam ff_phase_0_s1.INIT=1'b0;
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n49_7),
    .CLK(clk42m),
    .CE(ff_pos_x_4_10),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFC ff_pos_y_0_s1 (
    .Q(ff_pos_y[0]),
    .D(n101_13),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
defparam ff_pos_y_0_s1.INIT=1'b0;
  ALU w_pre_pattern_name_3_s (
    .SUM(w_pre_pattern_name[3]),
    .COUT(w_pre_pattern_name_3_2),
    .I0(ff_pos_y[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pre_pattern_name_3_s.ALU_MODE=0;
  ALU w_pre_pattern_name_4_s (
    .SUM(w_pre_pattern_name[4]),
    .COUT(w_pre_pattern_name_4_2),
    .I0(ff_pos_y[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pre_pattern_name_3_2) 
);
defparam w_pre_pattern_name_4_s.ALU_MODE=0;
  ALU w_pre_pattern_name_5_s (
    .SUM(w_pre_pattern_name[5]),
    .COUT(w_pre_pattern_name_5_2),
    .I0(n195_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pre_pattern_name_4_2) 
);
defparam w_pre_pattern_name_5_s.ALU_MODE=0;
  ALU w_pre_pattern_name_6_s (
    .SUM(w_pre_pattern_name[6]),
    .COUT(w_pre_pattern_name_6_2),
    .I0(n194_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pre_pattern_name_5_2) 
);
defparam w_pre_pattern_name_6_s.ALU_MODE=0;
  ALU w_pre_pattern_name_7_s (
    .SUM(w_pre_pattern_name[7]),
    .COUT(w_pre_pattern_name_7_2),
    .I0(n193_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pre_pattern_name_6_2) 
);
defparam w_pre_pattern_name_7_s.ALU_MODE=0;
  ALU w_pre_pattern_name_8_s (
    .SUM(w_pre_pattern_name[8]),
    .COUT(w_pre_pattern_name_8_2),
    .I0(n192_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pre_pattern_name_7_2) 
);
defparam w_pre_pattern_name_8_s.ALU_MODE=0;
  ALU w_pre_pattern_name_9_s (
    .SUM(w_pre_pattern_name[9]),
    .COUT(w_pre_pattern_name_9_2),
    .I0(n191_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pre_pattern_name_8_2) 
);
defparam w_pre_pattern_name_9_s.ALU_MODE=0;
  ALU w_pre_pattern_name_10_s (
    .SUM(w_pre_pattern_name[10]),
    .COUT(w_pre_pattern_name_10_0_COUT),
    .I0(n190_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pre_pattern_name_9_2) 
);
defparam w_pre_pattern_name_10_s.ALU_MODE=0;
  ALU n195_s (
    .SUM(n195_2),
    .COUT(n195_3),
    .I0(ff_pos_y[3]),
    .I1(ff_pos_y[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n195_s.ALU_MODE=0;
  ALU n194_s (
    .SUM(n194_2),
    .COUT(n194_3),
    .I0(ff_pos_y[4]),
    .I1(ff_pos_y[6]),
    .I3(GND),
    .CIN(n195_3) 
);
defparam n194_s.ALU_MODE=0;
  ALU n193_s (
    .SUM(n193_2),
    .COUT(n193_3),
    .I0(ff_pos_y[5]),
    .I1(ff_pos_y[7]),
    .I3(GND),
    .CIN(n194_3) 
);
defparam n193_s.ALU_MODE=0;
  ALU n192_s (
    .SUM(n192_2),
    .COUT(n192_3),
    .I0(ff_pos_y[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n193_3) 
);
defparam n192_s.ALU_MODE=0;
  ALU n191_s (
    .SUM(n191_2),
    .COUT(n190_6),
    .I0(ff_pos_y[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n192_3) 
);
defparam n191_s.ALU_MODE=0;
  ALU w_pattern_name_8_s (
    .SUM(w_pattern_name[8]),
    .COUT(w_pattern_name_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_color[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_8_s.ALU_MODE=0;
  ALU w_pattern_name_9_s (
    .SUM(w_pattern_name[9]),
    .COUT(w_pattern_name_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(n210_3),
    .I3(GND),
    .CIN(w_pattern_name_8_3) 
);
defparam w_pattern_name_9_s.ALU_MODE=0;
  ALU w_pattern_name_10_s (
    .SUM(w_pattern_name[10]),
    .COUT(w_pattern_name_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(n209_3),
    .I3(GND),
    .CIN(w_pattern_name_9_3) 
);
defparam w_pattern_name_10_s.ALU_MODE=0;
  ALU w_pattern_name_11_s (
    .SUM(w_pattern_name[11]),
    .COUT(w_pattern_name_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(n208_6),
    .I3(GND),
    .CIN(w_pattern_name_10_3) 
);
defparam w_pattern_name_11_s.ALU_MODE=0;
  ALU w_pattern_name_12_s (
    .SUM(w_pattern_name[12]),
    .COUT(w_pattern_name_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_11_3) 
);
defparam w_pattern_name_12_s.ALU_MODE=0;
  ALU w_pattern_name_13_s (
    .SUM(w_pattern_name[13]),
    .COUT(w_pattern_name_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_12_3) 
);
defparam w_pattern_name_13_s.ALU_MODE=0;
  ALU w_pattern_name_14_s (
    .SUM(w_pattern_name[14]),
    .COUT(w_pattern_name[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_13_3) 
);
defparam w_pattern_name_14_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_t12 */
module vdp_timing_control_g123m (
  clk42m,
  n36_6,
  n1006_4,
  ff_phase_2_7,
  reg_display_on,
  n131_11,
  n685_6,
  ff_h_active,
  ff_v_active,
  n131_9,
  n363_20,
  n379_14,
  w_even_address_7_7,
  w_even_we_5,
  w_screen_pos_x_Z,
  w_g123m_vram_rdata,
  reg_pattern_generator_table_base,
  reg_screen_mode,
  ff_half_count_6,
  ff_half_count_7,
  ff_half_count_10,
  w_pixel_pos_y_Z,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_backdrop_color,
  w_g123m_vram_valid,
  n559_4,
  n582_4,
  n582_5,
  n422_5,
  n457_4,
  n224_22,
  w_g123m_vram_address,
  w_g123m_display_color
)
;
input clk42m;
input n36_6;
input n1006_4;
input ff_phase_2_7;
input reg_display_on;
input n131_11;
input n685_6;
input ff_h_active;
input ff_v_active;
input n131_9;
input n363_20;
input n379_14;
input w_even_address_7_7;
input w_even_we_5;
input [5:0] w_screen_pos_x_Z;
input [7:0] w_g123m_vram_rdata;
input [16:11] reg_pattern_generator_table_base;
input [4:0] reg_screen_mode;
input ff_half_count_6;
input ff_half_count_7;
input ff_half_count_10;
input [7:0] w_pixel_pos_y_Z;
input [16:10] reg_pattern_name_table_base;
input [16:6] reg_color_table_base;
input [3:0] reg_backdrop_color;
output w_g123m_vram_valid;
output n559_4;
output n582_4;
output n582_5;
output n422_5;
output n457_4;
output n224_22;
output [16:0] w_g123m_vram_address;
output [3:0] w_g123m_display_color;
wire n590_3;
wire n422_3;
wire n423_3;
wire n424_3;
wire n425_3;
wire n426_3;
wire n427_3;
wire n428_3;
wire n496_3;
wire n497_3;
wire n498_3;
wire n499_3;
wire n290_6;
wire n289_6;
wire n288_6;
wire n287_6;
wire n286_6;
wire n285_6;
wire n284_6;
wire n283_6;
wire n241_6;
wire n240_6;
wire n239_6;
wire n238_6;
wire n237_6;
wire n236_6;
wire n235_6;
wire n234_6;
wire n233_6;
wire n232_6;
wire n231_6;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_21;
wire n426_4;
wire n241_7;
wire n241_8;
wire n240_7;
wire n239_7;
wire n239_8;
wire n238_7;
wire n238_8;
wire n237_8;
wire n236_7;
wire n235_7;
wire n235_8;
wire n234_7;
wire n234_8;
wire n233_7;
wire n233_8;
wire n232_7;
wire n232_8;
wire n231_7;
wire n231_8;
wire n230_7;
wire n230_8;
wire n229_7;
wire n229_8;
wire n228_7;
wire n228_8;
wire n227_7;
wire n226_7;
wire n225_7;
wire ff_vram_valid_7;
wire n224_23;
wire n422_6;
wire n241_9;
wire n241_10;
wire n241_11;
wire n240_9;
wire n240_10;
wire n239_9;
wire n238_9;
wire n237_9;
wire n235_9;
wire n235_10;
wire n234_9;
wire n234_10;
wire n233_9;
wire n233_10;
wire n232_9;
wire n232_10;
wire n231_9;
wire n231_10;
wire n230_9;
wire n230_10;
wire n229_9;
wire n229_10;
wire n228_9;
wire n227_8;
wire n226_8;
wire n225_8;
wire n230_11;
wire n229_11;
wire n240_12;
wire n237_11;
wire ff_vram_valid_9;
wire n582_7;
wire n605_5;
wire n224_26;
wire n425_6;
wire n424_6;
wire n423_6;
wire n422_8;
wire n464_5;
wire n463_5;
wire n462_5;
wire n461_5;
wire n460_5;
wire n459_5;
wire n458_5;
wire n457_6;
wire n429_8;
wire [7:0] ff_pattern_num;
wire [7:0] ff_next_pattern;
wire [7:0] ff_next_color;
wire [7:0] ff_pattern;
wire [7:0] ff_color;
wire VCC;
wire GND;
  LUT4 n590_s0 (
    .F(n590_3),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(n582_4) 
);
defparam n590_s0.INIT=16'h1000;
  LUT3 n400_s2 (
    .F(n559_4),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n400_s2.INIT=8'h40;
  LUT3 n422_s0 (
    .F(n422_3),
    .I0(n422_8),
    .I1(ff_pattern[6]),
    .I2(n422_5) 
);
defparam n422_s0.INIT=8'hAC;
  LUT3 n423_s0 (
    .F(n423_3),
    .I0(n423_6),
    .I1(ff_pattern[5]),
    .I2(n422_5) 
);
defparam n423_s0.INIT=8'hAC;
  LUT3 n424_s0 (
    .F(n424_3),
    .I0(n424_6),
    .I1(ff_pattern[4]),
    .I2(n422_5) 
);
defparam n424_s0.INIT=8'hAC;
  LUT3 n425_s0 (
    .F(n425_3),
    .I0(n425_6),
    .I1(ff_pattern[3]),
    .I2(n422_5) 
);
defparam n425_s0.INIT=8'hAC;
  LUT4 n426_s0 (
    .F(n426_3),
    .I0(ff_next_pattern[3]),
    .I1(n426_4),
    .I2(n422_5),
    .I3(ff_pattern[2]) 
);
defparam n426_s0.INIT=16'h8F88;
  LUT4 n427_s0 (
    .F(n427_3),
    .I0(ff_next_pattern[2]),
    .I1(n426_4),
    .I2(n422_5),
    .I3(ff_pattern[1]) 
);
defparam n427_s0.INIT=16'h8F88;
  LUT4 n428_s0 (
    .F(n428_3),
    .I0(ff_next_pattern[1]),
    .I1(n426_4),
    .I2(n422_5),
    .I3(ff_pattern[0]) 
);
defparam n428_s0.INIT=16'h8F88;
  LUT3 n496_s0 (
    .F(n496_3),
    .I0(ff_color[7]),
    .I1(ff_color[3]),
    .I2(ff_pattern[7]) 
);
defparam n496_s0.INIT=8'hAC;
  LUT3 n497_s0 (
    .F(n497_3),
    .I0(ff_color[2]),
    .I1(ff_color[6]),
    .I2(ff_pattern[7]) 
);
defparam n497_s0.INIT=8'hCA;
  LUT3 n498_s0 (
    .F(n498_3),
    .I0(ff_color[1]),
    .I1(ff_color[5]),
    .I2(ff_pattern[7]) 
);
defparam n498_s0.INIT=8'hCA;
  LUT3 n499_s0 (
    .F(n499_3),
    .I0(ff_color[0]),
    .I1(ff_color[4]),
    .I2(ff_pattern[7]) 
);
defparam n499_s0.INIT=8'hCA;
  LUT2 n290_s1 (
    .F(n290_6),
    .I0(reg_display_on),
    .I1(w_g123m_vram_rdata[0]) 
);
defparam n290_s1.INIT=4'h8;
  LUT2 n289_s1 (
    .F(n289_6),
    .I0(reg_display_on),
    .I1(w_g123m_vram_rdata[1]) 
);
defparam n289_s1.INIT=4'h8;
  LUT2 n288_s1 (
    .F(n288_6),
    .I0(reg_display_on),
    .I1(w_g123m_vram_rdata[2]) 
);
defparam n288_s1.INIT=4'h8;
  LUT2 n287_s1 (
    .F(n287_6),
    .I0(reg_display_on),
    .I1(w_g123m_vram_rdata[3]) 
);
defparam n287_s1.INIT=4'h8;
  LUT2 n286_s1 (
    .F(n286_6),
    .I0(reg_display_on),
    .I1(w_g123m_vram_rdata[4]) 
);
defparam n286_s1.INIT=4'h8;
  LUT2 n285_s1 (
    .F(n285_6),
    .I0(reg_display_on),
    .I1(w_g123m_vram_rdata[5]) 
);
defparam n285_s1.INIT=4'h8;
  LUT2 n284_s1 (
    .F(n284_6),
    .I0(reg_display_on),
    .I1(w_g123m_vram_rdata[6]) 
);
defparam n284_s1.INIT=4'h8;
  LUT2 n283_s1 (
    .F(n283_6),
    .I0(reg_display_on),
    .I1(w_g123m_vram_rdata[7]) 
);
defparam n283_s1.INIT=4'h8;
  LUT3 n241_s1 (
    .F(n241_6),
    .I0(n241_7),
    .I1(n241_8),
    .I2(n582_4) 
);
defparam n241_s1.INIT=8'hD0;
  LUT4 n240_s1 (
    .F(n240_6),
    .I0(n240_7),
    .I1(n582_5),
    .I2(n240_12),
    .I3(n582_4) 
);
defparam n240_s1.INIT=16'h8F00;
  LUT4 n239_s1 (
    .F(n239_6),
    .I0(n131_11),
    .I1(n239_7),
    .I2(n582_4),
    .I3(n239_8) 
);
defparam n239_s1.INIT=16'hFFB0;
  LUT4 n238_s1 (
    .F(n238_6),
    .I0(n238_7),
    .I1(ff_pattern_num[0]),
    .I2(n238_8),
    .I3(n582_4) 
);
defparam n238_s1.INIT=16'h4F00;
  LUT3 n237_s1 (
    .F(n237_6),
    .I0(n237_11),
    .I1(n237_8),
    .I2(n582_4) 
);
defparam n237_s1.INIT=8'hD0;
  LUT4 n236_s1 (
    .F(n236_6),
    .I0(n238_7),
    .I1(ff_pattern_num[2]),
    .I2(n236_7),
    .I3(n582_4) 
);
defparam n236_s1.INIT=16'h4F00;
  LUT3 n235_s1 (
    .F(n235_6),
    .I0(n235_7),
    .I1(n235_8),
    .I2(n582_4) 
);
defparam n235_s1.INIT=8'hD0;
  LUT3 n234_s1 (
    .F(n234_6),
    .I0(n234_7),
    .I1(n234_8),
    .I2(n582_4) 
);
defparam n234_s1.INIT=8'hD0;
  LUT3 n233_s1 (
    .F(n233_6),
    .I0(n233_7),
    .I1(n233_8),
    .I2(n582_4) 
);
defparam n233_s1.INIT=8'hD0;
  LUT3 n232_s1 (
    .F(n232_6),
    .I0(n232_7),
    .I1(n232_8),
    .I2(n582_4) 
);
defparam n232_s1.INIT=8'hD0;
  LUT3 n231_s1 (
    .F(n231_6),
    .I0(n231_7),
    .I1(n231_8),
    .I2(n582_4) 
);
defparam n231_s1.INIT=8'hD0;
  LUT3 n230_s1 (
    .F(n230_6),
    .I0(n230_7),
    .I1(n230_8),
    .I2(n582_4) 
);
defparam n230_s1.INIT=8'hD0;
  LUT3 n229_s1 (
    .F(n229_6),
    .I0(n229_7),
    .I1(n229_8),
    .I2(n582_4) 
);
defparam n229_s1.INIT=8'hD0;
  LUT4 n228_s1 (
    .F(n228_6),
    .I0(n228_7),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(n228_8),
    .I3(n582_4) 
);
defparam n228_s1.INIT=16'h4F00;
  LUT4 n227_s1 (
    .F(n227_6),
    .I0(n228_7),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(n227_7),
    .I3(n582_4) 
);
defparam n227_s1.INIT=16'h4F00;
  LUT4 n226_s1 (
    .F(n226_6),
    .I0(n228_7),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(n226_7),
    .I3(n582_4) 
);
defparam n226_s1.INIT=16'h4F00;
  LUT4 n225_s1 (
    .F(n225_6),
    .I0(n228_7),
    .I1(reg_pattern_generator_table_base[16]),
    .I2(n225_7),
    .I3(n582_4) 
);
defparam n225_s1.INIT=16'h4F00;
  LUT4 n224_s12 (
    .F(n224_21),
    .I0(n224_22),
    .I1(reg_screen_mode[3]),
    .I2(n224_23),
    .I3(n224_26) 
);
defparam n224_s12.INIT=16'hB000;
  LUT3 n582_s1 (
    .F(n582_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n582_s1.INIT=8'h01;
  LUT3 n582_s2 (
    .F(n582_5),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[3]) 
);
defparam n582_s2.INIT=8'h40;
  LUT3 n422_s2 (
    .F(n422_5),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n422_s2.INIT=8'h80;
  LUT2 n426_s1 (
    .F(n426_4),
    .I0(n422_6),
    .I1(n685_6) 
);
defparam n426_s1.INIT=4'h4;
  LUT2 n457_s1 (
    .F(n457_4),
    .I0(ff_h_active),
    .I1(ff_v_active) 
);
defparam n457_s1.INIT=4'h8;
  LUT3 n241_s2 (
    .F(n241_7),
    .I0(n131_9),
    .I1(ff_half_count_6),
    .I2(n241_9) 
);
defparam n241_s2.INIT=8'hD0;
  LUT4 n241_s3 (
    .F(n241_8),
    .I0(n241_10),
    .I1(ff_pattern_num[3]),
    .I2(n241_11),
    .I3(n582_5) 
);
defparam n241_s3.INIT=16'hCA00;
  LUT3 n240_s2 (
    .F(n240_7),
    .I0(n240_9),
    .I1(ff_pattern_num[4]),
    .I2(n241_11) 
);
defparam n240_s2.INIT=8'hCA;
  LUT4 n239_s2 (
    .F(n239_7),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[2]),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(n363_20) 
);
defparam n239_s2.INIT=16'h0BBB;
  LUT4 n239_s3 (
    .F(n239_8),
    .I0(n239_9),
    .I1(ff_pattern_num[5]),
    .I2(n241_11),
    .I3(n582_7) 
);
defparam n239_s3.INIT=16'hCA00;
  LUT3 n238_s2 (
    .F(n238_7),
    .I0(n241_11),
    .I1(n582_5),
    .I2(n363_20) 
);
defparam n238_s2.INIT=8'h0B;
  LUT4 n238_s3 (
    .F(n238_8),
    .I0(n582_5),
    .I1(n241_11),
    .I2(ff_pattern_num[6]),
    .I3(n238_9) 
);
defparam n238_s3.INIT=16'h7F00;
  LUT4 n237_s3 (
    .F(n237_8),
    .I0(ff_pattern_num[1]),
    .I1(ff_pattern_num[7]),
    .I2(n241_11),
    .I3(n582_5) 
);
defparam n237_s3.INIT=16'hCA00;
  LUT4 n236_s2 (
    .F(n236_7),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[5]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(n131_9) 
);
defparam n236_s2.INIT=16'h0BBB;
  LUT3 n235_s2 (
    .F(n235_7),
    .I0(n131_9),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n235_9) 
);
defparam n235_s2.INIT=8'h70;
  LUT3 n235_s3 (
    .F(n235_8),
    .I0(n241_11),
    .I1(ff_pattern_num[3]),
    .I2(n235_10) 
);
defparam n235_s3.INIT=8'hE0;
  LUT3 n234_s2 (
    .F(n234_7),
    .I0(n131_9),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n234_9) 
);
defparam n234_s2.INIT=8'h70;
  LUT3 n234_s3 (
    .F(n234_8),
    .I0(n241_11),
    .I1(ff_pattern_num[4]),
    .I2(n234_10) 
);
defparam n234_s3.INIT=8'hE0;
  LUT3 n233_s2 (
    .F(n233_7),
    .I0(n131_9),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n233_9) 
);
defparam n233_s2.INIT=8'h70;
  LUT3 n233_s3 (
    .F(n233_8),
    .I0(n241_11),
    .I1(ff_pattern_num[5]),
    .I2(n233_10) 
);
defparam n233_s3.INIT=8'hE0;
  LUT3 n232_s2 (
    .F(n232_7),
    .I0(n131_9),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n232_9) 
);
defparam n232_s2.INIT=8'h70;
  LUT3 n232_s3 (
    .F(n232_8),
    .I0(n241_11),
    .I1(ff_pattern_num[6]),
    .I2(n232_10) 
);
defparam n232_s3.INIT=8'hE0;
  LUT3 n231_s2 (
    .F(n231_7),
    .I0(n131_9),
    .I1(reg_pattern_name_table_base[10]),
    .I2(n231_9) 
);
defparam n231_s2.INIT=8'h70;
  LUT3 n231_s3 (
    .F(n231_8),
    .I0(n241_11),
    .I1(ff_pattern_num[7]),
    .I2(n231_10) 
);
defparam n231_s3.INIT=8'hE0;
  LUT4 n230_s2 (
    .F(n230_7),
    .I0(n582_5),
    .I1(n422_6),
    .I2(reg_pattern_generator_table_base[11]),
    .I3(n230_9) 
);
defparam n230_s2.INIT=16'h7F00;
  LUT3 n230_s3 (
    .F(n230_8),
    .I0(n241_11),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n230_10) 
);
defparam n230_s3.INIT=8'h0E;
  LUT4 n229_s2 (
    .F(n229_7),
    .I0(n582_5),
    .I1(n422_6),
    .I2(reg_pattern_generator_table_base[12]),
    .I3(n229_9) 
);
defparam n229_s2.INIT=16'h7F00;
  LUT3 n229_s3 (
    .F(n229_8),
    .I0(n241_11),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n229_10) 
);
defparam n229_s3.INIT=8'h0E;
  LUT3 n228_s2 (
    .F(n228_7),
    .I0(n422_6),
    .I1(n582_5),
    .I2(n363_20) 
);
defparam n228_s2.INIT=8'h07;
  LUT4 n228_s3 (
    .F(n228_8),
    .I0(n422_6),
    .I1(n582_5),
    .I2(reg_color_table_base[13]),
    .I3(n228_9) 
);
defparam n228_s3.INIT=16'hBF00;
  LUT4 n227_s2 (
    .F(n227_7),
    .I0(n422_6),
    .I1(n582_5),
    .I2(reg_color_table_base[14]),
    .I3(n227_8) 
);
defparam n227_s2.INIT=16'hBF00;
  LUT4 n226_s2 (
    .F(n226_7),
    .I0(n422_6),
    .I1(n582_5),
    .I2(reg_color_table_base[15]),
    .I3(n226_8) 
);
defparam n226_s2.INIT=16'hBF00;
  LUT4 n225_s2 (
    .F(n225_7),
    .I0(n422_6),
    .I1(n582_5),
    .I2(reg_color_table_base[16]),
    .I3(n225_8) 
);
defparam n225_s2.INIT=16'hBF00;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam ff_vram_valid_s4.INIT=8'h0B;
  LUT2 n224_s13 (
    .F(n224_22),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]) 
);
defparam n224_s13.INIT=4'h1;
  LUT3 n224_s14 (
    .F(n224_23),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[4]),
    .I2(ff_vram_valid_7) 
);
defparam n224_s14.INIT=8'h10;
  LUT4 n422_s3 (
    .F(n422_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam n422_s3.INIT=16'h0100;
  LUT4 n241_s4 (
    .F(n241_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[0]),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(n363_20) 
);
defparam n241_s4.INIT=16'h0BBB;
  LUT3 n241_s5 (
    .F(n241_10),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n422_6) 
);
defparam n241_s5.INIT=8'hCA;
  LUT4 n241_s6 (
    .F(n241_11),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(n379_14) 
);
defparam n241_s6.INIT=16'h0100;
  LUT3 n240_s4 (
    .F(n240_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n422_6) 
);
defparam n240_s4.INIT=8'hAC;
  LUT4 n240_s5 (
    .F(n240_10),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[1]),
    .I2(w_pixel_pos_y_Z[1]),
    .I3(n363_20) 
);
defparam n240_s5.INIT=16'h0BBB;
  LUT3 n239_s4 (
    .F(n239_9),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n422_6) 
);
defparam n239_s4.INIT=8'hAC;
  LUT4 n238_s4 (
    .F(n238_9),
    .I0(n131_9),
    .I1(w_even_address_7_7),
    .I2(ff_vram_valid_7),
    .I3(w_g123m_vram_address[3]) 
);
defparam n238_s4.INIT=16'hD0DD;
  LUT4 n237_s4 (
    .F(n237_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[4]),
    .I2(ff_pattern_num[1]),
    .I3(n363_20) 
);
defparam n237_s4.INIT=16'h0BBB;
  LUT4 n235_s4 (
    .F(n235_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[6]),
    .I2(ff_pattern_num[3]),
    .I3(n363_20) 
);
defparam n235_s4.INIT=16'h0BBB;
  LUT3 n235_s5 (
    .F(n235_10),
    .I0(n422_6),
    .I1(reg_color_table_base[6]),
    .I2(n582_5) 
);
defparam n235_s5.INIT=8'hE0;
  LUT4 n234_s4 (
    .F(n234_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[7]),
    .I2(ff_pattern_num[4]),
    .I3(n363_20) 
);
defparam n234_s4.INIT=16'h0BBB;
  LUT3 n234_s5 (
    .F(n234_10),
    .I0(n422_6),
    .I1(reg_color_table_base[7]),
    .I2(n582_5) 
);
defparam n234_s5.INIT=8'hE0;
  LUT4 n233_s4 (
    .F(n233_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[8]),
    .I2(ff_pattern_num[5]),
    .I3(n363_20) 
);
defparam n233_s4.INIT=16'h0BBB;
  LUT3 n233_s5 (
    .F(n233_10),
    .I0(n422_6),
    .I1(reg_color_table_base[8]),
    .I2(n582_5) 
);
defparam n233_s5.INIT=8'hE0;
  LUT4 n232_s4 (
    .F(n232_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[9]),
    .I2(ff_pattern_num[6]),
    .I3(n363_20) 
);
defparam n232_s4.INIT=16'h0BBB;
  LUT3 n232_s5 (
    .F(n232_10),
    .I0(n422_6),
    .I1(reg_color_table_base[9]),
    .I2(n582_5) 
);
defparam n232_s5.INIT=8'hE0;
  LUT4 n231_s4 (
    .F(n231_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[10]),
    .I2(ff_pattern_num[7]),
    .I3(n363_20) 
);
defparam n231_s4.INIT=16'h0BBB;
  LUT3 n231_s5 (
    .F(n231_10),
    .I0(n422_6),
    .I1(reg_color_table_base[10]),
    .I2(n582_5) 
);
defparam n231_s5.INIT=8'hE0;
  LUT4 n230_s4 (
    .F(n230_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[11]),
    .I2(reg_pattern_name_table_base[11]),
    .I3(n131_9) 
);
defparam n230_s4.INIT=16'h0BBB;
  LUT4 n230_s5 (
    .F(n230_10),
    .I0(n422_6),
    .I1(n582_5),
    .I2(reg_color_table_base[11]),
    .I3(n230_11) 
);
defparam n230_s5.INIT=16'h00BF;
  LUT4 n229_s4 (
    .F(n229_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[12]),
    .I2(reg_pattern_name_table_base[12]),
    .I3(n131_9) 
);
defparam n229_s4.INIT=16'h0BBB;
  LUT4 n229_s5 (
    .F(n229_10),
    .I0(n422_6),
    .I1(n582_5),
    .I2(reg_color_table_base[12]),
    .I3(n229_11) 
);
defparam n229_s5.INIT=16'h00BF;
  LUT4 n228_s4 (
    .F(n228_9),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[13]),
    .I2(reg_pattern_name_table_base[13]),
    .I3(n131_9) 
);
defparam n228_s4.INIT=16'h0BBB;
  LUT4 n227_s3 (
    .F(n227_8),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[14]),
    .I2(reg_pattern_name_table_base[14]),
    .I3(n131_9) 
);
defparam n227_s3.INIT=16'h0BBB;
  LUT4 n226_s3 (
    .F(n226_8),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[15]),
    .I2(reg_pattern_name_table_base[15]),
    .I3(n131_9) 
);
defparam n226_s3.INIT=16'h0BBB;
  LUT4 n225_s3 (
    .F(n225_8),
    .I0(ff_vram_valid_7),
    .I1(w_g123m_vram_address[16]),
    .I2(reg_pattern_name_table_base[16]),
    .I3(n131_9) 
);
defparam n225_s3.INIT=16'h0BBB;
  LUT4 n230_s6 (
    .F(n230_11),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(reg_pattern_generator_table_base[11]) 
);
defparam n230_s6.INIT=16'h1000;
  LUT4 n229_s6 (
    .F(n229_11),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(reg_pattern_generator_table_base[12]) 
);
defparam n229_s6.INIT=16'h1000;
  LUT4 n240_s6 (
    .F(n240_12),
    .I0(n131_9),
    .I1(ff_half_count_6),
    .I2(ff_half_count_7),
    .I3(n240_10) 
);
defparam n240_s6.INIT=16'h7D00;
  LUT4 n237_s5 (
    .F(n237_11),
    .I0(n131_9),
    .I1(ff_half_count_10),
    .I2(w_even_we_5),
    .I3(n237_9) 
);
defparam n237_s5.INIT=16'hD700;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_9),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(n582_4) 
);
defparam ff_vram_valid_s5.INIT=16'h0BFF;
  LUT4 n582_s3 (
    .F(n582_7),
    .I0(n582_4),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n582_s3.INIT=16'h2000;
  LUT4 n605_s1 (
    .F(n605_5),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(n559_4) 
);
defparam n605_s1.INIT=16'h8000;
  LUT4 n224_s16 (
    .F(n224_26),
    .I0(reg_display_on),
    .I1(n582_4),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n224_s16.INIT=16'h8000;
  LUT4 n425_s2 (
    .F(n425_6),
    .I0(n422_6),
    .I1(ff_next_pattern[4]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n425_s2.INIT=16'hE000;
  LUT4 n424_s2 (
    .F(n424_6),
    .I0(n422_6),
    .I1(ff_next_pattern[5]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n424_s2.INIT=16'hE000;
  LUT4 n423_s2 (
    .F(n423_6),
    .I0(n422_6),
    .I1(ff_next_pattern[6]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n423_s2.INIT=16'hE000;
  LUT4 n422_s4 (
    .F(n422_8),
    .I0(n422_6),
    .I1(ff_next_pattern[7]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n422_s4.INIT=16'hE000;
  LUT4 n464_s1 (
    .F(n464_5),
    .I0(ff_next_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n464_s1.INIT=16'hACCC;
  LUT4 n463_s1 (
    .F(n463_5),
    .I0(ff_next_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n463_s1.INIT=16'hACCC;
  LUT4 n462_s1 (
    .F(n462_5),
    .I0(ff_next_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n462_s1.INIT=16'hACCC;
  LUT4 n461_s1 (
    .F(n461_5),
    .I0(ff_next_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n461_s1.INIT=16'hACCC;
  LUT4 n460_s1 (
    .F(n460_5),
    .I0(ff_next_color[4]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n460_s1.INIT=16'hACCC;
  LUT4 n459_s1 (
    .F(n459_5),
    .I0(ff_next_color[5]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n459_s1.INIT=16'hACCC;
  LUT4 n458_s1 (
    .F(n458_5),
    .I0(ff_next_color[6]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n458_s1.INIT=16'hACCC;
  LUT4 n457_s2 (
    .F(n457_6),
    .I0(ff_next_color[7]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n457_s2.INIT=16'hACCC;
  LUT3 n429_s2 (
    .F(n429_8),
    .I0(ff_next_pattern[0]),
    .I1(n422_6),
    .I2(n685_6) 
);
defparam n429_s2.INIT=8'h20;
  DFFC ff_vram_address_15_s0 (
    .Q(w_g123m_vram_address[15]),
    .D(n226_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_g123m_vram_address[14]),
    .D(n227_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_g123m_vram_address[13]),
    .D(n228_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_g123m_vram_address[12]),
    .D(n229_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_g123m_vram_address[11]),
    .D(n230_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_g123m_vram_address[10]),
    .D(n231_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_g123m_vram_address[9]),
    .D(n232_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_g123m_vram_address[8]),
    .D(n233_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_g123m_vram_address[7]),
    .D(n234_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_g123m_vram_address[6]),
    .D(n235_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_g123m_vram_address[5]),
    .D(n236_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_g123m_vram_address[4]),
    .D(n237_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_g123m_vram_address[3]),
    .D(n238_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_g123m_vram_address[2]),
    .D(n239_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_1_s0 (
    .Q(w_g123m_vram_address[1]),
    .D(n240_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_0_s0 (
    .Q(w_g123m_vram_address[0]),
    .D(n241_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_7_s0 (
    .Q(ff_pattern_num[7]),
    .D(n283_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_6_s0 (
    .Q(ff_pattern_num[6]),
    .D(n284_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_5_s0 (
    .Q(ff_pattern_num[5]),
    .D(n285_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_4_s0 (
    .Q(ff_pattern_num[4]),
    .D(n286_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_3_s0 (
    .Q(ff_pattern_num[3]),
    .D(n287_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_2_s0 (
    .Q(ff_pattern_num[2]),
    .D(n288_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_1_s0 (
    .Q(ff_pattern_num[1]),
    .D(n289_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_num_0_s0 (
    .Q(ff_pattern_num[0]),
    .D(n290_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_7_s0 (
    .Q(ff_next_pattern[7]),
    .D(n283_6),
    .CLK(clk42m),
    .CE(n582_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_6_s0 (
    .Q(ff_next_pattern[6]),
    .D(n284_6),
    .CLK(clk42m),
    .CE(n582_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_5_s0 (
    .Q(ff_next_pattern[5]),
    .D(n285_6),
    .CLK(clk42m),
    .CE(n582_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_4_s0 (
    .Q(ff_next_pattern[4]),
    .D(n286_6),
    .CLK(clk42m),
    .CE(n582_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_3_s0 (
    .Q(ff_next_pattern[3]),
    .D(n287_6),
    .CLK(clk42m),
    .CE(n582_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_2_s0 (
    .Q(ff_next_pattern[2]),
    .D(n288_6),
    .CLK(clk42m),
    .CE(n582_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_1_s0 (
    .Q(ff_next_pattern[1]),
    .D(n289_6),
    .CLK(clk42m),
    .CE(n582_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern_0_s0 (
    .Q(ff_next_pattern[0]),
    .D(n290_6),
    .CLK(clk42m),
    .CE(n582_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_7_s0 (
    .Q(ff_next_color[7]),
    .D(n283_6),
    .CLK(clk42m),
    .CE(n590_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_6_s0 (
    .Q(ff_next_color[6]),
    .D(n284_6),
    .CLK(clk42m),
    .CE(n590_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_5_s0 (
    .Q(ff_next_color[5]),
    .D(n285_6),
    .CLK(clk42m),
    .CE(n590_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_4_s0 (
    .Q(ff_next_color[4]),
    .D(n286_6),
    .CLK(clk42m),
    .CE(n590_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_3_s0 (
    .Q(ff_next_color[3]),
    .D(n287_6),
    .CLK(clk42m),
    .CE(n590_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_2_s0 (
    .Q(ff_next_color[2]),
    .D(n288_6),
    .CLK(clk42m),
    .CE(n590_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_1_s0 (
    .Q(ff_next_color[1]),
    .D(n289_6),
    .CLK(clk42m),
    .CE(n590_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_color_0_s0 (
    .Q(ff_next_color[0]),
    .D(n290_6),
    .CLK(clk42m),
    .CE(n590_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(ff_pattern[7]),
    .D(n422_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(ff_pattern[6]),
    .D(n423_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(ff_pattern[5]),
    .D(n424_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(ff_pattern[4]),
    .D(n425_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(ff_pattern[3]),
    .D(n426_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(ff_pattern[2]),
    .D(n427_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(ff_pattern[1]),
    .D(n428_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(ff_pattern[0]),
    .D(n429_8),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(n457_6),
    .CLK(clk42m),
    .CE(n605_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(n458_5),
    .CLK(clk42m),
    .CE(n605_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(n459_5),
    .CLK(clk42m),
    .CE(n605_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(n460_5),
    .CLK(clk42m),
    .CE(n605_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(n461_5),
    .CLK(clk42m),
    .CE(n605_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(n462_5),
    .CLK(clk42m),
    .CE(n605_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(n463_5),
    .CLK(clk42m),
    .CE(n605_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(n464_5),
    .CLK(clk42m),
    .CE(n605_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_3_s0 (
    .Q(w_g123m_display_color[3]),
    .D(n496_3),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_2_s0 (
    .Q(w_g123m_display_color[2]),
    .D(n497_3),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_1_s0 (
    .Q(w_g123m_display_color[1]),
    .D(n498_3),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_0_s0 (
    .Q(w_g123m_display_color[0]),
    .D(n499_3),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_16_s0 (
    .Q(w_g123m_vram_address[16]),
    .D(n225_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_g123m_vram_valid),
    .D(n224_21),
    .CLK(clk42m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_g123m */
module vdp_timing_control_g4567 (
  clk42m,
  n36_6,
  n559_4,
  ff_phase_2_7,
  n422_5,
  n582_4,
  n582_5,
  reg_display_on,
  w_even_address_5_7,
  n457_4,
  w_even_address_6_7,
  w_even_address_7_7,
  w_even_address_8_7,
  ff_h_active,
  ff_v_active,
  reg_backdrop_color,
  w_screen_pos_x_Z,
  w_g4567_vram_rdata,
  w_pixel_pos_y_Z,
  reg_screen_mode,
  ff_half_count,
  reg_pattern_name_table_base,
  w_g4567_vram_valid,
  n363_20,
  n379_12,
  n136_7,
  n379_14,
  n131_9,
  n131_11,
  n1006_4,
  n685_6,
  w_g4567_vram_address,
  w_g4567_display_color
)
;
input clk42m;
input n36_6;
input n559_4;
input ff_phase_2_7;
input n422_5;
input n582_4;
input n582_5;
input reg_display_on;
input w_even_address_5_7;
input n457_4;
input w_even_address_6_7;
input w_even_address_7_7;
input w_even_address_8_7;
input ff_h_active;
input ff_v_active;
input [7:0] reg_backdrop_color;
input [5:0] w_screen_pos_x_Z;
input [31:0] w_g4567_vram_rdata;
input [7:0] w_pixel_pos_y_Z;
input [4:0] reg_screen_mode;
input [8:6] ff_half_count;
input [16:10] reg_pattern_name_table_base;
output w_g4567_vram_valid;
output n363_20;
output n379_12;
output n136_7;
output n379_14;
output n131_9;
output n131_11;
output n1006_4;
output n685_6;
output [16:2] w_g4567_vram_address;
output [7:0] w_g4567_display_color;
wire n685_3;
wire n686_3;
wire n687_3;
wire n688_3;
wire n689_3;
wire n690_3;
wire n691_3;
wire n692_3;
wire n629_3;
wire n630_3;
wire n631_3;
wire n632_3;
wire n633_3;
wire n634_3;
wire n635_3;
wire n636_3;
wire n637_3;
wire n638_3;
wire n639_3;
wire n640_3;
wire n641_3;
wire n642_3;
wire n643_3;
wire n644_3;
wire n645_3;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n678_3;
wire n679_3;
wire n680_3;
wire n681_3;
wire n682_3;
wire n683_3;
wire n684_3;
wire ff_next_pattern0_31_6;
wire ff_next_pattern1_31_8;
wire n299_11;
wire n301_11;
wire n303_11;
wire n305_11;
wire n315_11;
wire n317_11;
wire n319_11;
wire n321_11;
wire n323_11;
wire n325_11;
wire n327_11;
wire n329_11;
wire n331_11;
wire n333_11;
wire n335_11;
wire n337_11;
wire n339_11;
wire n341_11;
wire n343_11;
wire n345_11;
wire n379_11;
wire n381_11;
wire n383_11;
wire n385_11;
wire n387_11;
wire n389_11;
wire n391_11;
wire n393_11;
wire n395_11;
wire n397_11;
wire n399_11;
wire n401_11;
wire n403_11;
wire n405_11;
wire n407_11;
wire n409_11;
wire n411_11;
wire n413_11;
wire n415_11;
wire n417_11;
wire n419_11;
wire n421_11;
wire n423_11;
wire n425_11;
wire n208_6;
wire n207_6;
wire n206_6;
wire n205_6;
wire n136_6;
wire n133_6;
wire n131_6;
wire n125_6;
wire n124_6;
wire n123_6;
wire n122_6;
wire n121_6;
wire n120_6;
wire n347_21;
wire n349_20;
wire n351_20;
wire n353_20;
wire n363_21;
wire n365_20;
wire n367_20;
wire n369_20;
wire n307_13;
wire n309_13;
wire n311_13;
wire n313_13;
wire n315_12;
wire n317_12;
wire n319_12;
wire n321_12;
wire n323_12;
wire n325_12;
wire n327_12;
wire n329_12;
wire n331_12;
wire n333_12;
wire n335_12;
wire n337_12;
wire n339_12;
wire n341_12;
wire n343_12;
wire n345_12;
wire n403_12;
wire n405_12;
wire n407_12;
wire n409_12;
wire n136_8;
wire n132_7;
wire n132_8;
wire n130_7;
wire n129_7;
wire n128_7;
wire n127_7;
wire n126_7;
wire n125_7;
wire n124_8;
wire n124_9;
wire n122_7;
wire n121_7;
wire n120_7;
wire n120_8;
wire n119_7;
wire n121_10;
wire n122_10;
wire n123_9;
wire n371_21;
wire n307_15;
wire n373_21;
wire n309_15;
wire n375_21;
wire n311_15;
wire n377_21;
wire n313_15;
wire n347_23;
wire n349_22;
wire n351_22;
wire n353_22;
wire n363_23;
wire n365_22;
wire n367_22;
wire n369_22;
wire n131_13;
wire n133_9;
wire n347_25;
wire n132_10;
wire n124_11;
wire ff_next_pattern1_24_9;
wire ff_next_pattern0_4_9;
wire n385_14;
wire n383_14;
wire n381_14;
wire n379_16;
wire n299_14;
wire n119_9;
wire n126_9;
wire n127_9;
wire n128_9;
wire n129_9;
wire n130_9;
wire n684_6;
wire n683_6;
wire n682_6;
wire n681_6;
wire n680_6;
wire n679_6;
wire n678_6;
wire n677_6;
wire n676_6;
wire n675_6;
wire n674_6;
wire n673_6;
wire n672_6;
wire n671_6;
wire n670_6;
wire n669_6;
wire n668_6;
wire n667_6;
wire n666_6;
wire n665_6;
wire n664_6;
wire n663_6;
wire n662_6;
wire n661_6;
wire n660_6;
wire n659_6;
wire n658_6;
wire n657_6;
wire n656_6;
wire n655_6;
wire n654_6;
wire n653_6;
wire n652_6;
wire n651_6;
wire n650_6;
wire n649_6;
wire n648_6;
wire n647_6;
wire n646_6;
wire n645_6;
wire n644_6;
wire n643_6;
wire n642_6;
wire n641_6;
wire n640_6;
wire n639_6;
wire n638_6;
wire n637_6;
wire n636_6;
wire n635_6;
wire n634_6;
wire n633_6;
wire n632_6;
wire n631_6;
wire n630_6;
wire n629_6;
wire [31:0] ff_next_pattern0;
wire [31:0] ff_next_pattern1;
wire [7:0] \ff_pattern[0] ;
wire [7:0] \ff_pattern[1] ;
wire [7:0] \ff_pattern[2] ;
wire [7:0] \ff_pattern[3] ;
wire [7:0] \ff_pattern[4] ;
wire [7:0] \ff_pattern[5] ;
wire [7:0] \ff_pattern[6] ;
wire [7:0] \ff_pattern[7] ;
wire VCC;
wire GND;
  LUT3 n685_s0 (
    .F(n685_3),
    .I0(ff_next_pattern1[31]),
    .I1(reg_backdrop_color[7]),
    .I2(n685_6) 
);
defparam n685_s0.INIT=8'hAC;
  LUT3 n686_s0 (
    .F(n686_3),
    .I0(ff_next_pattern1[30]),
    .I1(reg_backdrop_color[6]),
    .I2(n685_6) 
);
defparam n686_s0.INIT=8'hAC;
  LUT3 n687_s0 (
    .F(n687_3),
    .I0(ff_next_pattern1[29]),
    .I1(reg_backdrop_color[5]),
    .I2(n685_6) 
);
defparam n687_s0.INIT=8'hAC;
  LUT3 n688_s0 (
    .F(n688_3),
    .I0(ff_next_pattern1[28]),
    .I1(reg_backdrop_color[4]),
    .I2(n685_6) 
);
defparam n688_s0.INIT=8'hAC;
  LUT3 n689_s0 (
    .F(n689_3),
    .I0(ff_next_pattern1[27]),
    .I1(reg_backdrop_color[3]),
    .I2(n685_6) 
);
defparam n689_s0.INIT=8'hAC;
  LUT3 n690_s0 (
    .F(n690_3),
    .I0(ff_next_pattern1[26]),
    .I1(reg_backdrop_color[2]),
    .I2(n685_6) 
);
defparam n690_s0.INIT=8'hAC;
  LUT3 n691_s0 (
    .F(n691_3),
    .I0(ff_next_pattern1[25]),
    .I1(reg_backdrop_color[1]),
    .I2(n685_6) 
);
defparam n691_s0.INIT=8'hAC;
  LUT3 n692_s0 (
    .F(n692_3),
    .I0(ff_next_pattern1[24]),
    .I1(reg_backdrop_color[0]),
    .I2(n685_6) 
);
defparam n692_s0.INIT=8'hAC;
  LUT3 n629_s0 (
    .F(n629_3),
    .I0(n629_6),
    .I1(\ff_pattern[1] [7]),
    .I2(n422_5) 
);
defparam n629_s0.INIT=8'hAC;
  LUT3 n630_s0 (
    .F(n630_3),
    .I0(n630_6),
    .I1(\ff_pattern[1] [6]),
    .I2(n422_5) 
);
defparam n630_s0.INIT=8'hAC;
  LUT3 n631_s0 (
    .F(n631_3),
    .I0(n631_6),
    .I1(\ff_pattern[1] [5]),
    .I2(n422_5) 
);
defparam n631_s0.INIT=8'hAC;
  LUT3 n632_s0 (
    .F(n632_3),
    .I0(n632_6),
    .I1(\ff_pattern[1] [4]),
    .I2(n422_5) 
);
defparam n632_s0.INIT=8'hAC;
  LUT3 n633_s0 (
    .F(n633_3),
    .I0(n633_6),
    .I1(\ff_pattern[1] [3]),
    .I2(n422_5) 
);
defparam n633_s0.INIT=8'hAC;
  LUT3 n634_s0 (
    .F(n634_3),
    .I0(n634_6),
    .I1(\ff_pattern[1] [2]),
    .I2(n422_5) 
);
defparam n634_s0.INIT=8'hAC;
  LUT3 n635_s0 (
    .F(n635_3),
    .I0(n635_6),
    .I1(\ff_pattern[1] [1]),
    .I2(n422_5) 
);
defparam n635_s0.INIT=8'hAC;
  LUT3 n636_s0 (
    .F(n636_3),
    .I0(n636_6),
    .I1(\ff_pattern[1] [0]),
    .I2(n422_5) 
);
defparam n636_s0.INIT=8'hAC;
  LUT3 n637_s0 (
    .F(n637_3),
    .I0(n637_6),
    .I1(\ff_pattern[2] [7]),
    .I2(n422_5) 
);
defparam n637_s0.INIT=8'hAC;
  LUT3 n638_s0 (
    .F(n638_3),
    .I0(n638_6),
    .I1(\ff_pattern[2] [6]),
    .I2(n422_5) 
);
defparam n638_s0.INIT=8'hAC;
  LUT3 n639_s0 (
    .F(n639_3),
    .I0(n639_6),
    .I1(\ff_pattern[2] [5]),
    .I2(n422_5) 
);
defparam n639_s0.INIT=8'hAC;
  LUT3 n640_s0 (
    .F(n640_3),
    .I0(n640_6),
    .I1(\ff_pattern[2] [4]),
    .I2(n422_5) 
);
defparam n640_s0.INIT=8'hAC;
  LUT3 n641_s0 (
    .F(n641_3),
    .I0(n641_6),
    .I1(\ff_pattern[2] [3]),
    .I2(n422_5) 
);
defparam n641_s0.INIT=8'hAC;
  LUT3 n642_s0 (
    .F(n642_3),
    .I0(n642_6),
    .I1(\ff_pattern[2] [2]),
    .I2(n422_5) 
);
defparam n642_s0.INIT=8'hAC;
  LUT3 n643_s0 (
    .F(n643_3),
    .I0(n643_6),
    .I1(\ff_pattern[2] [1]),
    .I2(n422_5) 
);
defparam n643_s0.INIT=8'hAC;
  LUT3 n644_s0 (
    .F(n644_3),
    .I0(n644_6),
    .I1(\ff_pattern[2] [0]),
    .I2(n422_5) 
);
defparam n644_s0.INIT=8'hAC;
  LUT3 n645_s0 (
    .F(n645_3),
    .I0(n645_6),
    .I1(\ff_pattern[3] [7]),
    .I2(n422_5) 
);
defparam n645_s0.INIT=8'hAC;
  LUT3 n646_s0 (
    .F(n646_3),
    .I0(n646_6),
    .I1(\ff_pattern[3] [6]),
    .I2(n422_5) 
);
defparam n646_s0.INIT=8'hAC;
  LUT3 n647_s0 (
    .F(n647_3),
    .I0(n647_6),
    .I1(\ff_pattern[3] [5]),
    .I2(n422_5) 
);
defparam n647_s0.INIT=8'hAC;
  LUT3 n648_s0 (
    .F(n648_3),
    .I0(n648_6),
    .I1(\ff_pattern[3] [4]),
    .I2(n422_5) 
);
defparam n648_s0.INIT=8'hAC;
  LUT3 n649_s0 (
    .F(n649_3),
    .I0(n649_6),
    .I1(\ff_pattern[3] [3]),
    .I2(n422_5) 
);
defparam n649_s0.INIT=8'hAC;
  LUT3 n650_s0 (
    .F(n650_3),
    .I0(n650_6),
    .I1(\ff_pattern[3] [2]),
    .I2(n422_5) 
);
defparam n650_s0.INIT=8'hAC;
  LUT3 n651_s0 (
    .F(n651_3),
    .I0(n651_6),
    .I1(\ff_pattern[3] [1]),
    .I2(n422_5) 
);
defparam n651_s0.INIT=8'hAC;
  LUT3 n652_s0 (
    .F(n652_3),
    .I0(n652_6),
    .I1(\ff_pattern[3] [0]),
    .I2(n422_5) 
);
defparam n652_s0.INIT=8'hAC;
  LUT3 n653_s0 (
    .F(n653_3),
    .I0(n653_6),
    .I1(\ff_pattern[4] [7]),
    .I2(n422_5) 
);
defparam n653_s0.INIT=8'hAC;
  LUT3 n654_s0 (
    .F(n654_3),
    .I0(n654_6),
    .I1(\ff_pattern[4] [6]),
    .I2(n422_5) 
);
defparam n654_s0.INIT=8'hAC;
  LUT3 n655_s0 (
    .F(n655_3),
    .I0(n655_6),
    .I1(\ff_pattern[4] [5]),
    .I2(n422_5) 
);
defparam n655_s0.INIT=8'hAC;
  LUT3 n656_s0 (
    .F(n656_3),
    .I0(n656_6),
    .I1(\ff_pattern[4] [4]),
    .I2(n422_5) 
);
defparam n656_s0.INIT=8'hAC;
  LUT3 n657_s0 (
    .F(n657_3),
    .I0(n657_6),
    .I1(\ff_pattern[4] [3]),
    .I2(n422_5) 
);
defparam n657_s0.INIT=8'hAC;
  LUT3 n658_s0 (
    .F(n658_3),
    .I0(n658_6),
    .I1(\ff_pattern[4] [2]),
    .I2(n422_5) 
);
defparam n658_s0.INIT=8'hAC;
  LUT3 n659_s0 (
    .F(n659_3),
    .I0(n659_6),
    .I1(\ff_pattern[4] [1]),
    .I2(n422_5) 
);
defparam n659_s0.INIT=8'hAC;
  LUT3 n660_s0 (
    .F(n660_3),
    .I0(n660_6),
    .I1(\ff_pattern[4] [0]),
    .I2(n422_5) 
);
defparam n660_s0.INIT=8'hAC;
  LUT3 n661_s0 (
    .F(n661_3),
    .I0(n661_6),
    .I1(\ff_pattern[5] [7]),
    .I2(n422_5) 
);
defparam n661_s0.INIT=8'hAC;
  LUT3 n662_s0 (
    .F(n662_3),
    .I0(n662_6),
    .I1(\ff_pattern[5] [6]),
    .I2(n422_5) 
);
defparam n662_s0.INIT=8'hAC;
  LUT3 n663_s0 (
    .F(n663_3),
    .I0(n663_6),
    .I1(\ff_pattern[5] [5]),
    .I2(n422_5) 
);
defparam n663_s0.INIT=8'hAC;
  LUT3 n664_s0 (
    .F(n664_3),
    .I0(n664_6),
    .I1(\ff_pattern[5] [4]),
    .I2(n422_5) 
);
defparam n664_s0.INIT=8'hAC;
  LUT3 n665_s0 (
    .F(n665_3),
    .I0(n665_6),
    .I1(\ff_pattern[5] [3]),
    .I2(n422_5) 
);
defparam n665_s0.INIT=8'hAC;
  LUT3 n666_s0 (
    .F(n666_3),
    .I0(n666_6),
    .I1(\ff_pattern[5] [2]),
    .I2(n422_5) 
);
defparam n666_s0.INIT=8'hAC;
  LUT3 n667_s0 (
    .F(n667_3),
    .I0(n667_6),
    .I1(\ff_pattern[5] [1]),
    .I2(n422_5) 
);
defparam n667_s0.INIT=8'hAC;
  LUT3 n668_s0 (
    .F(n668_3),
    .I0(n668_6),
    .I1(\ff_pattern[5] [0]),
    .I2(n422_5) 
);
defparam n668_s0.INIT=8'hAC;
  LUT3 n669_s0 (
    .F(n669_3),
    .I0(n669_6),
    .I1(\ff_pattern[6] [7]),
    .I2(n422_5) 
);
defparam n669_s0.INIT=8'hAC;
  LUT3 n670_s0 (
    .F(n670_3),
    .I0(n670_6),
    .I1(\ff_pattern[6] [6]),
    .I2(n422_5) 
);
defparam n670_s0.INIT=8'hAC;
  LUT3 n671_s0 (
    .F(n671_3),
    .I0(n671_6),
    .I1(\ff_pattern[6] [5]),
    .I2(n422_5) 
);
defparam n671_s0.INIT=8'hAC;
  LUT3 n672_s0 (
    .F(n672_3),
    .I0(n672_6),
    .I1(\ff_pattern[6] [4]),
    .I2(n422_5) 
);
defparam n672_s0.INIT=8'hAC;
  LUT3 n673_s0 (
    .F(n673_3),
    .I0(n673_6),
    .I1(\ff_pattern[6] [3]),
    .I2(n422_5) 
);
defparam n673_s0.INIT=8'hAC;
  LUT3 n674_s0 (
    .F(n674_3),
    .I0(n674_6),
    .I1(\ff_pattern[6] [2]),
    .I2(n422_5) 
);
defparam n674_s0.INIT=8'hAC;
  LUT3 n675_s0 (
    .F(n675_3),
    .I0(n675_6),
    .I1(\ff_pattern[6] [1]),
    .I2(n422_5) 
);
defparam n675_s0.INIT=8'hAC;
  LUT3 n676_s0 (
    .F(n676_3),
    .I0(n676_6),
    .I1(\ff_pattern[6] [0]),
    .I2(n422_5) 
);
defparam n676_s0.INIT=8'hAC;
  LUT3 n677_s0 (
    .F(n677_3),
    .I0(n677_6),
    .I1(\ff_pattern[7] [7]),
    .I2(n422_5) 
);
defparam n677_s0.INIT=8'hAC;
  LUT3 n678_s0 (
    .F(n678_3),
    .I0(n678_6),
    .I1(\ff_pattern[7] [6]),
    .I2(n422_5) 
);
defparam n678_s0.INIT=8'hAC;
  LUT3 n679_s0 (
    .F(n679_3),
    .I0(n679_6),
    .I1(\ff_pattern[7] [5]),
    .I2(n422_5) 
);
defparam n679_s0.INIT=8'hAC;
  LUT3 n680_s0 (
    .F(n680_3),
    .I0(n680_6),
    .I1(\ff_pattern[7] [4]),
    .I2(n422_5) 
);
defparam n680_s0.INIT=8'hAC;
  LUT3 n681_s0 (
    .F(n681_3),
    .I0(n681_6),
    .I1(\ff_pattern[7] [3]),
    .I2(n422_5) 
);
defparam n681_s0.INIT=8'hAC;
  LUT3 n682_s0 (
    .F(n682_3),
    .I0(n682_6),
    .I1(\ff_pattern[7] [2]),
    .I2(n422_5) 
);
defparam n682_s0.INIT=8'hAC;
  LUT3 n683_s0 (
    .F(n683_3),
    .I0(n683_6),
    .I1(\ff_pattern[7] [1]),
    .I2(n422_5) 
);
defparam n683_s0.INIT=8'hAC;
  LUT3 n684_s0 (
    .F(n684_3),
    .I0(n684_6),
    .I1(\ff_pattern[7] [0]),
    .I2(n422_5) 
);
defparam n684_s0.INIT=8'hAC;
  LUT3 ff_next_pattern0_31_s2 (
    .F(ff_next_pattern0_31_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n582_4) 
);
defparam ff_next_pattern0_31_s2.INIT=8'h40;
  LUT3 ff_next_pattern1_31_s4 (
    .F(ff_next_pattern1_31_8),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(n582_4) 
);
defparam ff_next_pattern1_31_s4.INIT=8'h40;
  LUT4 n299_s6 (
    .F(n299_11),
    .I0(n363_21),
    .I1(n347_25),
    .I2(ff_next_pattern1[15]),
    .I3(n299_14) 
);
defparam n299_s6.INIT=16'hF888;
  LUT4 n301_s6 (
    .F(n301_11),
    .I0(n365_20),
    .I1(n347_25),
    .I2(ff_next_pattern1[14]),
    .I3(n299_14) 
);
defparam n301_s6.INIT=16'hF888;
  LUT4 n303_s6 (
    .F(n303_11),
    .I0(n367_20),
    .I1(n347_25),
    .I2(ff_next_pattern1[13]),
    .I3(n299_14) 
);
defparam n303_s6.INIT=16'hF888;
  LUT4 n305_s6 (
    .F(n305_11),
    .I0(n369_20),
    .I1(n347_25),
    .I2(ff_next_pattern1[12]),
    .I3(n299_14) 
);
defparam n305_s6.INIT=16'hF888;
  LUT4 n315_s6 (
    .F(n315_11),
    .I0(n347_25),
    .I1(n315_12),
    .I2(ff_next_pattern0[15]),
    .I3(n299_14) 
);
defparam n315_s6.INIT=16'hF888;
  LUT4 n317_s6 (
    .F(n317_11),
    .I0(n347_25),
    .I1(n317_12),
    .I2(ff_next_pattern0[14]),
    .I3(n299_14) 
);
defparam n317_s6.INIT=16'hF888;
  LUT4 n319_s6 (
    .F(n319_11),
    .I0(n347_25),
    .I1(n319_12),
    .I2(ff_next_pattern0[13]),
    .I3(n299_14) 
);
defparam n319_s6.INIT=16'hF888;
  LUT4 n321_s6 (
    .F(n321_11),
    .I0(n347_25),
    .I1(n321_12),
    .I2(ff_next_pattern0[12]),
    .I3(n299_14) 
);
defparam n321_s6.INIT=16'hF888;
  LUT4 n323_s6 (
    .F(n323_11),
    .I0(n347_25),
    .I1(n323_12),
    .I2(ff_next_pattern0[11]),
    .I3(n582_5) 
);
defparam n323_s6.INIT=16'hF888;
  LUT4 n325_s6 (
    .F(n325_11),
    .I0(n347_25),
    .I1(n325_12),
    .I2(ff_next_pattern0[10]),
    .I3(n582_5) 
);
defparam n325_s6.INIT=16'hF888;
  LUT4 n327_s6 (
    .F(n327_11),
    .I0(n347_25),
    .I1(n327_12),
    .I2(ff_next_pattern0[9]),
    .I3(n582_5) 
);
defparam n327_s6.INIT=16'hF888;
  LUT4 n329_s6 (
    .F(n329_11),
    .I0(n347_25),
    .I1(n329_12),
    .I2(ff_next_pattern0[8]),
    .I3(n582_5) 
);
defparam n329_s6.INIT=16'hF888;
  LUT4 n331_s6 (
    .F(n331_11),
    .I0(n347_25),
    .I1(n331_12),
    .I2(ff_next_pattern1[7]),
    .I3(n299_14) 
);
defparam n331_s6.INIT=16'hF888;
  LUT4 n333_s6 (
    .F(n333_11),
    .I0(n347_25),
    .I1(n333_12),
    .I2(ff_next_pattern1[6]),
    .I3(n299_14) 
);
defparam n333_s6.INIT=16'hF888;
  LUT4 n335_s6 (
    .F(n335_11),
    .I0(n347_25),
    .I1(n335_12),
    .I2(ff_next_pattern1[5]),
    .I3(n299_14) 
);
defparam n335_s6.INIT=16'hF888;
  LUT4 n337_s6 (
    .F(n337_11),
    .I0(n347_25),
    .I1(n337_12),
    .I2(ff_next_pattern1[4]),
    .I3(n299_14) 
);
defparam n337_s6.INIT=16'hF888;
  LUT4 n339_s6 (
    .F(n339_11),
    .I0(w_g4567_vram_rdata[11]),
    .I1(n347_25),
    .I2(reg_display_on),
    .I3(n339_12) 
);
defparam n339_s6.INIT=16'hFF80;
  LUT4 n341_s6 (
    .F(n341_11),
    .I0(w_g4567_vram_rdata[10]),
    .I1(n347_25),
    .I2(reg_display_on),
    .I3(n341_12) 
);
defparam n341_s6.INIT=16'hFF80;
  LUT4 n343_s6 (
    .F(n343_11),
    .I0(w_g4567_vram_rdata[9]),
    .I1(n347_25),
    .I2(reg_display_on),
    .I3(n343_12) 
);
defparam n343_s6.INIT=16'hFF80;
  LUT4 n345_s6 (
    .F(n345_11),
    .I0(w_g4567_vram_rdata[8]),
    .I1(n347_25),
    .I2(reg_display_on),
    .I3(n345_12) 
);
defparam n345_s6.INIT=16'hFF80;
  LUT4 n379_s6 (
    .F(n379_11),
    .I0(n315_12),
    .I1(n363_20),
    .I2(n379_12),
    .I3(n379_16) 
);
defparam n379_s6.INIT=16'h8F88;
  LUT4 n381_s6 (
    .F(n381_11),
    .I0(n317_12),
    .I1(n363_20),
    .I2(n379_12),
    .I3(n381_14) 
);
defparam n381_s6.INIT=16'h8F88;
  LUT4 n383_s6 (
    .F(n383_11),
    .I0(n319_12),
    .I1(n363_20),
    .I2(n379_12),
    .I3(n383_14) 
);
defparam n383_s6.INIT=16'h8F88;
  LUT4 n385_s6 (
    .F(n385_11),
    .I0(n321_12),
    .I1(n363_20),
    .I2(n379_12),
    .I3(n385_14) 
);
defparam n385_s6.INIT=16'h8F88;
  LUT4 n387_s6 (
    .F(n387_11),
    .I0(n363_20),
    .I1(n323_12),
    .I2(ff_next_pattern0[27]),
    .I3(n582_5) 
);
defparam n387_s6.INIT=16'hF888;
  LUT4 n389_s6 (
    .F(n389_11),
    .I0(n363_20),
    .I1(n325_12),
    .I2(ff_next_pattern0[26]),
    .I3(n582_5) 
);
defparam n389_s6.INIT=16'hF888;
  LUT4 n391_s6 (
    .F(n391_11),
    .I0(n363_20),
    .I1(n327_12),
    .I2(ff_next_pattern0[25]),
    .I3(n582_5) 
);
defparam n391_s6.INIT=16'hF888;
  LUT4 n393_s6 (
    .F(n393_11),
    .I0(n363_20),
    .I1(n329_12),
    .I2(ff_next_pattern0[24]),
    .I3(n582_5) 
);
defparam n393_s6.INIT=16'hF888;
  LUT4 n395_s6 (
    .F(n395_11),
    .I0(n363_20),
    .I1(n331_12),
    .I2(ff_next_pattern1[23]),
    .I3(n299_14) 
);
defparam n395_s6.INIT=16'hF888;
  LUT4 n397_s6 (
    .F(n397_11),
    .I0(n363_20),
    .I1(n333_12),
    .I2(ff_next_pattern1[22]),
    .I3(n299_14) 
);
defparam n397_s6.INIT=16'hF888;
  LUT4 n399_s6 (
    .F(n399_11),
    .I0(n363_20),
    .I1(n335_12),
    .I2(ff_next_pattern1[21]),
    .I3(n299_14) 
);
defparam n399_s6.INIT=16'hF888;
  LUT4 n401_s6 (
    .F(n401_11),
    .I0(n363_20),
    .I1(n337_12),
    .I2(ff_next_pattern1[20]),
    .I3(n299_14) 
);
defparam n401_s6.INIT=16'hF888;
  LUT4 n403_s6 (
    .F(n403_11),
    .I0(w_g4567_vram_rdata[11]),
    .I1(n363_20),
    .I2(reg_display_on),
    .I3(n403_12) 
);
defparam n403_s6.INIT=16'hFF80;
  LUT4 n405_s6 (
    .F(n405_11),
    .I0(w_g4567_vram_rdata[10]),
    .I1(n363_20),
    .I2(reg_display_on),
    .I3(n405_12) 
);
defparam n405_s6.INIT=16'hFF80;
  LUT4 n407_s6 (
    .F(n407_11),
    .I0(w_g4567_vram_rdata[9]),
    .I1(n363_20),
    .I2(reg_display_on),
    .I3(n407_12) 
);
defparam n407_s6.INIT=16'hFF80;
  LUT4 n409_s6 (
    .F(n409_11),
    .I0(w_g4567_vram_rdata[8]),
    .I1(n363_20),
    .I2(reg_display_on),
    .I3(n409_12) 
);
defparam n409_s6.INIT=16'hFF80;
  LUT4 n411_s6 (
    .F(n411_11),
    .I0(n363_20),
    .I1(n347_21),
    .I2(ff_next_pattern0[23]),
    .I3(n299_14) 
);
defparam n411_s6.INIT=16'hF888;
  LUT4 n413_s6 (
    .F(n413_11),
    .I0(n363_20),
    .I1(n349_20),
    .I2(ff_next_pattern0[22]),
    .I3(n299_14) 
);
defparam n413_s6.INIT=16'hF888;
  LUT4 n415_s6 (
    .F(n415_11),
    .I0(n363_20),
    .I1(n351_20),
    .I2(ff_next_pattern0[21]),
    .I3(n299_14) 
);
defparam n415_s6.INIT=16'hF888;
  LUT4 n417_s6 (
    .F(n417_11),
    .I0(n363_20),
    .I1(n353_20),
    .I2(ff_next_pattern0[20]),
    .I3(n299_14) 
);
defparam n417_s6.INIT=16'hF888;
  LUT4 n419_s6 (
    .F(n419_11),
    .I0(n363_20),
    .I1(n205_6),
    .I2(ff_next_pattern0[19]),
    .I3(n582_5) 
);
defparam n419_s6.INIT=16'hF888;
  LUT4 n421_s6 (
    .F(n421_11),
    .I0(n363_20),
    .I1(n206_6),
    .I2(ff_next_pattern0[18]),
    .I3(n582_5) 
);
defparam n421_s6.INIT=16'hF888;
  LUT4 n423_s6 (
    .F(n423_11),
    .I0(n363_20),
    .I1(n207_6),
    .I2(ff_next_pattern0[17]),
    .I3(n582_5) 
);
defparam n423_s6.INIT=16'hF888;
  LUT4 n425_s6 (
    .F(n425_11),
    .I0(n363_20),
    .I1(n208_6),
    .I2(ff_next_pattern0[16]),
    .I3(n582_5) 
);
defparam n425_s6.INIT=16'hF888;
  LUT2 n208_s1 (
    .F(n208_6),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[0]) 
);
defparam n208_s1.INIT=4'h8;
  LUT2 n207_s1 (
    .F(n207_6),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[1]) 
);
defparam n207_s1.INIT=4'h8;
  LUT2 n206_s1 (
    .F(n206_6),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[2]) 
);
defparam n206_s1.INIT=4'h8;
  LUT2 n205_s1 (
    .F(n205_6),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[3]) 
);
defparam n205_s1.INIT=4'h8;
  LUT4 n136_s1 (
    .F(n136_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n379_12),
    .I2(n136_7),
    .I3(n136_8) 
);
defparam n136_s1.INIT=16'hF400;
  LUT3 n133_s1 (
    .F(n133_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n136_7),
    .I2(n133_9) 
);
defparam n133_s1.INIT=8'h40;
  LUT4 n131_s1 (
    .F(n131_6),
    .I0(n131_11),
    .I1(w_even_address_5_7),
    .I2(n131_13),
    .I3(n582_4) 
);
defparam n131_s1.INIT=16'h3A00;
  LUT4 n125_s1 (
    .F(n125_6),
    .I0(n131_13),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n125_7),
    .I3(n582_4) 
);
defparam n125_s1.INIT=16'hF800;
  LUT4 n124_s1 (
    .F(n124_6),
    .I0(n124_11),
    .I1(n124_8),
    .I2(n124_9),
    .I3(n582_4) 
);
defparam n124_s1.INIT=16'hF800;
  LUT4 n123_s1 (
    .F(n123_6),
    .I0(n131_13),
    .I1(n124_8),
    .I2(n123_9),
    .I3(n582_4) 
);
defparam n123_s1.INIT=16'hF800;
  LUT4 n122_s1 (
    .F(n122_6),
    .I0(n131_13),
    .I1(n122_7),
    .I2(n122_10),
    .I3(n582_4) 
);
defparam n122_s1.INIT=16'hF800;
  LUT4 n121_s1 (
    .F(n121_6),
    .I0(n131_13),
    .I1(n121_7),
    .I2(n121_10),
    .I3(n582_4) 
);
defparam n121_s1.INIT=16'hF800;
  LUT4 n120_s1 (
    .F(n120_6),
    .I0(n131_13),
    .I1(n120_7),
    .I2(n120_8),
    .I3(n582_4) 
);
defparam n120_s1.INIT=16'hF800;
  LUT2 n347_s14 (
    .F(n347_21),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[7]) 
);
defparam n347_s14.INIT=4'h8;
  LUT2 n349_s13 (
    .F(n349_20),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[6]) 
);
defparam n349_s13.INIT=4'h8;
  LUT2 n351_s13 (
    .F(n351_20),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[5]) 
);
defparam n351_s13.INIT=4'h8;
  LUT2 n353_s13 (
    .F(n353_20),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[4]) 
);
defparam n353_s13.INIT=4'h8;
  LUT3 n363_s13 (
    .F(n363_20),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]) 
);
defparam n363_s13.INIT=8'h10;
  LUT2 n363_s14 (
    .F(n363_21),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[31]) 
);
defparam n363_s14.INIT=4'h8;
  LUT2 n365_s13 (
    .F(n365_20),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[30]) 
);
defparam n365_s13.INIT=4'h8;
  LUT2 n367_s13 (
    .F(n367_20),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[29]) 
);
defparam n367_s13.INIT=4'h8;
  LUT2 n369_s13 (
    .F(n369_20),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[28]) 
);
defparam n369_s13.INIT=4'h8;
  LUT4 n307_s8 (
    .F(n307_13),
    .I0(ff_next_pattern0[15]),
    .I1(ff_next_pattern1[11]),
    .I2(n379_12),
    .I3(n582_5) 
);
defparam n307_s8.INIT=16'hAC00;
  LUT4 n309_s8 (
    .F(n309_13),
    .I0(ff_next_pattern0[14]),
    .I1(ff_next_pattern1[10]),
    .I2(n379_12),
    .I3(n582_5) 
);
defparam n309_s8.INIT=16'hAC00;
  LUT4 n311_s8 (
    .F(n311_13),
    .I0(ff_next_pattern0[13]),
    .I1(ff_next_pattern1[9]),
    .I2(n379_12),
    .I3(n582_5) 
);
defparam n311_s8.INIT=16'hAC00;
  LUT4 n313_s8 (
    .F(n313_13),
    .I0(ff_next_pattern0[12]),
    .I1(ff_next_pattern1[8]),
    .I2(n379_12),
    .I3(n582_5) 
);
defparam n313_s8.INIT=16'hAC00;
  LUT2 n315_s7 (
    .F(n315_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[23]) 
);
defparam n315_s7.INIT=4'h8;
  LUT2 n317_s7 (
    .F(n317_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[22]) 
);
defparam n317_s7.INIT=4'h8;
  LUT2 n319_s7 (
    .F(n319_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[21]) 
);
defparam n319_s7.INIT=4'h8;
  LUT2 n321_s7 (
    .F(n321_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[20]) 
);
defparam n321_s7.INIT=4'h8;
  LUT2 n323_s7 (
    .F(n323_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[19]) 
);
defparam n323_s7.INIT=4'h8;
  LUT2 n325_s7 (
    .F(n325_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[18]) 
);
defparam n325_s7.INIT=4'h8;
  LUT2 n327_s7 (
    .F(n327_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[17]) 
);
defparam n327_s7.INIT=4'h8;
  LUT2 n329_s7 (
    .F(n329_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[16]) 
);
defparam n329_s7.INIT=4'h8;
  LUT2 n331_s7 (
    .F(n331_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[15]) 
);
defparam n331_s7.INIT=4'h8;
  LUT2 n333_s7 (
    .F(n333_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[14]) 
);
defparam n333_s7.INIT=4'h8;
  LUT2 n335_s7 (
    .F(n335_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[13]) 
);
defparam n335_s7.INIT=4'h8;
  LUT2 n337_s7 (
    .F(n337_12),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[12]) 
);
defparam n337_s7.INIT=4'h8;
  LUT4 n339_s7 (
    .F(n339_12),
    .I0(ff_next_pattern0[7]),
    .I1(ff_next_pattern1[3]),
    .I2(n379_12),
    .I3(n582_5) 
);
defparam n339_s7.INIT=16'hAC00;
  LUT4 n341_s7 (
    .F(n341_12),
    .I0(ff_next_pattern0[6]),
    .I1(ff_next_pattern1[2]),
    .I2(n379_12),
    .I3(n582_5) 
);
defparam n341_s7.INIT=16'hAC00;
  LUT4 n343_s7 (
    .F(n343_12),
    .I0(ff_next_pattern0[5]),
    .I1(ff_next_pattern1[1]),
    .I2(n379_12),
    .I3(n582_5) 
);
defparam n343_s7.INIT=16'hAC00;
  LUT4 n345_s7 (
    .F(n345_12),
    .I0(ff_next_pattern0[4]),
    .I1(ff_next_pattern1[0]),
    .I2(n379_12),
    .I3(n582_5) 
);
defparam n345_s7.INIT=16'hAC00;
  LUT4 n379_s7 (
    .F(n379_12),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(n379_14) 
);
defparam n379_s7.INIT=16'h1800;
  LUT4 n403_s7 (
    .F(n403_12),
    .I0(ff_next_pattern0[23]),
    .I1(ff_next_pattern1[19]),
    .I2(n379_12),
    .I3(n582_5) 
);
defparam n403_s7.INIT=16'hAC00;
  LUT4 n405_s7 (
    .F(n405_12),
    .I0(ff_next_pattern0[22]),
    .I1(ff_next_pattern1[18]),
    .I2(n379_12),
    .I3(n582_5) 
);
defparam n405_s7.INIT=16'hAC00;
  LUT4 n407_s7 (
    .F(n407_12),
    .I0(ff_next_pattern0[21]),
    .I1(ff_next_pattern1[17]),
    .I2(n379_12),
    .I3(n582_5) 
);
defparam n407_s7.INIT=16'hAC00;
  LUT4 n409_s7 (
    .F(n409_12),
    .I0(ff_next_pattern0[20]),
    .I1(ff_next_pattern1[16]),
    .I2(n379_12),
    .I3(n582_5) 
);
defparam n409_s7.INIT=16'hAC00;
  LUT4 n136_s2 (
    .F(n136_7),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam n136_s2.INIT=16'h1000;
  LUT4 n136_s3 (
    .F(n136_8),
    .I0(reg_display_on),
    .I1(n582_4),
    .I2(n457_4),
    .I3(n132_7) 
);
defparam n136_s3.INIT=16'h8000;
  LUT2 n132_s2 (
    .F(n132_7),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]) 
);
defparam n132_s2.INIT=4'h1;
  LUT4 n132_s3 (
    .F(n132_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(ff_half_count[7]),
    .I2(n136_7),
    .I3(ff_half_count[6]) 
);
defparam n132_s3.INIT=16'hBF40;
  LUT4 n130_s2 (
    .F(n130_7),
    .I0(n131_13),
    .I1(w_even_address_6_7),
    .I2(w_even_address_7_7),
    .I3(n124_11) 
);
defparam n130_s2.INIT=16'hD0DD;
  LUT4 n129_s2 (
    .F(n129_7),
    .I0(n131_13),
    .I1(w_even_address_7_7),
    .I2(w_even_address_8_7),
    .I3(n124_11) 
);
defparam n129_s2.INIT=16'h0DDD;
  LUT4 n128_s2 (
    .F(n128_7),
    .I0(w_even_address_8_7),
    .I1(n131_13),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(n124_11) 
);
defparam n128_s2.INIT=16'h0777;
  LUT4 n127_s2 (
    .F(n127_7),
    .I0(n131_13),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(w_pixel_pos_y_Z[1]),
    .I3(n124_11) 
);
defparam n127_s2.INIT=16'h0777;
  LUT4 n126_s2 (
    .F(n126_7),
    .I0(n131_13),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(n124_11) 
);
defparam n126_s2.INIT=16'h0777;
  LUT3 n125_s2 (
    .F(n125_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(reg_pattern_name_table_base[10]),
    .I2(n124_11) 
);
defparam n125_s2.INIT=8'h80;
  LUT2 n124_s3 (
    .F(n124_8),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(reg_pattern_name_table_base[11]) 
);
defparam n124_s3.INIT=4'h8;
  LUT3 n124_s4 (
    .F(n124_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(reg_pattern_name_table_base[10]),
    .I2(n131_13) 
);
defparam n124_s4.INIT=8'h80;
  LUT2 n122_s2 (
    .F(n122_7),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]) 
);
defparam n122_s2.INIT=4'h8;
  LUT2 n121_s2 (
    .F(n121_7),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(reg_pattern_name_table_base[13]) 
);
defparam n121_s2.INIT=4'h8;
  LUT2 n120_s2 (
    .F(n120_7),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(reg_pattern_name_table_base[14]) 
);
defparam n120_s2.INIT=4'h8;
  LUT2 n120_s3 (
    .F(n120_8),
    .I0(reg_pattern_name_table_base[15]),
    .I1(n124_11) 
);
defparam n120_s3.INIT=4'h8;
  LUT4 n119_s2 (
    .F(n119_7),
    .I0(reg_pattern_name_table_base[16]),
    .I1(n124_11),
    .I2(reg_pattern_name_table_base[15]),
    .I3(n131_13) 
);
defparam n119_s2.INIT=16'h0777;
  LUT2 n379_s9 (
    .F(n379_14),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam n379_s9.INIT=4'h1;
  LUT3 n131_s4 (
    .F(n131_9),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n131_s4.INIT=8'h01;
  LUT3 n121_s4 (
    .F(n121_10),
    .I0(n124_11),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(reg_pattern_name_table_base[14]) 
);
defparam n121_s4.INIT=8'h80;
  LUT3 n122_s4 (
    .F(n122_10),
    .I0(n124_11),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(reg_pattern_name_table_base[13]) 
);
defparam n122_s4.INIT=8'h80;
  LUT3 n123_s3 (
    .F(n123_9),
    .I0(n124_11),
    .I1(reg_pattern_name_table_base[12]),
    .I2(w_pixel_pos_y_Z[5]) 
);
defparam n123_s3.INIT=8'h80;
  LUT4 n371_s13 (
    .F(n371_21),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[27]),
    .I2(n363_20),
    .I3(n379_16) 
);
defparam n371_s13.INIT=16'hFF80;
  LUT4 n307_s9 (
    .F(n307_15),
    .I0(n347_25),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[27]),
    .I3(n307_13) 
);
defparam n307_s9.INIT=16'hFF80;
  LUT4 n373_s13 (
    .F(n373_21),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[26]),
    .I2(n363_20),
    .I3(n381_14) 
);
defparam n373_s13.INIT=16'hFF80;
  LUT4 n309_s9 (
    .F(n309_15),
    .I0(n347_25),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[26]),
    .I3(n309_13) 
);
defparam n309_s9.INIT=16'hFF80;
  LUT4 n375_s13 (
    .F(n375_21),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[25]),
    .I2(n363_20),
    .I3(n383_14) 
);
defparam n375_s13.INIT=16'hFF80;
  LUT4 n311_s9 (
    .F(n311_15),
    .I0(n347_25),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[25]),
    .I3(n311_13) 
);
defparam n311_s9.INIT=16'hFF80;
  LUT4 n377_s13 (
    .F(n377_21),
    .I0(reg_display_on),
    .I1(w_g4567_vram_rdata[24]),
    .I2(n363_20),
    .I3(n385_14) 
);
defparam n377_s13.INIT=16'hFF80;
  LUT4 n313_s9 (
    .F(n313_15),
    .I0(n347_25),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[24]),
    .I3(n313_13) 
);
defparam n313_s9.INIT=16'hFF80;
  LUT3 n347_s15 (
    .F(n347_23),
    .I0(n347_25),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[7]) 
);
defparam n347_s15.INIT=8'h80;
  LUT3 n349_s14 (
    .F(n349_22),
    .I0(n347_25),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[6]) 
);
defparam n349_s14.INIT=8'h80;
  LUT3 n351_s14 (
    .F(n351_22),
    .I0(n347_25),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[5]) 
);
defparam n351_s14.INIT=8'h80;
  LUT3 n353_s14 (
    .F(n353_22),
    .I0(n347_25),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[4]) 
);
defparam n353_s14.INIT=8'h80;
  LUT3 n363_s15 (
    .F(n363_23),
    .I0(n363_20),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[31]) 
);
defparam n363_s15.INIT=8'h80;
  LUT3 n365_s14 (
    .F(n365_22),
    .I0(n363_20),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[30]) 
);
defparam n365_s14.INIT=8'h80;
  LUT3 n367_s14 (
    .F(n367_22),
    .I0(n363_20),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[29]) 
);
defparam n367_s14.INIT=8'h80;
  LUT3 n369_s14 (
    .F(n369_22),
    .I0(n363_20),
    .I1(reg_display_on),
    .I2(w_g4567_vram_rdata[28]) 
);
defparam n369_s14.INIT=8'h80;
  LUT4 n131_s5 (
    .F(n131_11),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[8]),
    .I3(n131_9) 
);
defparam n131_s5.INIT=16'h1E00;
  LUT4 n131_s6 (
    .F(n131_13),
    .I0(n136_7),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[5]) 
);
defparam n131_s6.INIT=16'h000D;
  LUT4 n133_s3 (
    .F(n133_9),
    .I0(ff_half_count[6]),
    .I1(n582_4),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[5]) 
);
defparam n133_s3.INIT=16'h0004;
  LUT3 n347_s16 (
    .F(n347_25),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n347_s16.INIT=8'h02;
  LUT4 n132_s4 (
    .F(n132_10),
    .I0(n582_4),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(n132_8) 
);
defparam n132_s4.INIT=16'h0002;
  LUT4 n124_s5 (
    .F(n124_11),
    .I0(n136_7),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[5]) 
);
defparam n124_s5.INIT=16'h0002;
  LUT4 ff_next_pattern1_24_s4 (
    .F(ff_next_pattern1_24_9),
    .I0(n299_14),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(n582_4) 
);
defparam ff_next_pattern1_24_s4.INIT=16'h1000;
  LUT4 ff_next_pattern0_4_s4 (
    .F(ff_next_pattern0_4_9),
    .I0(n299_14),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(n582_4) 
);
defparam ff_next_pattern0_4_s4.INIT=16'h1000;
  LUT4 n1006_s0 (
    .F(n1006_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(n582_4) 
);
defparam n1006_s0.INIT=16'h1000;
  LUT4 n385_s8 (
    .F(n385_14),
    .I0(ff_next_pattern0[28]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n385_s8.INIT=16'h2000;
  LUT4 n383_s8 (
    .F(n383_14),
    .I0(ff_next_pattern0[29]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n383_s8.INIT=16'h2000;
  LUT4 n381_s8 (
    .F(n381_14),
    .I0(ff_next_pattern0[30]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n381_s8.INIT=16'h2000;
  LUT4 n379_s10 (
    .F(n379_16),
    .I0(ff_next_pattern0[31]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n379_s10.INIT=16'h2000;
  LUT4 n299_s8 (
    .F(n299_14),
    .I0(n379_12),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[4]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n299_s8.INIT=16'h1000;
  LUT4 n119_s3 (
    .F(n119_9),
    .I0(n119_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n119_s3.INIT=16'h0001;
  LUT4 n126_s3 (
    .F(n126_9),
    .I0(n126_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n126_s3.INIT=16'h0001;
  LUT4 n127_s3 (
    .F(n127_9),
    .I0(n127_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n127_s3.INIT=16'h0001;
  LUT4 n128_s3 (
    .F(n128_9),
    .I0(n128_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n128_s3.INIT=16'h0001;
  LUT4 n129_s3 (
    .F(n129_9),
    .I0(n129_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n129_s3.INIT=16'h0001;
  LUT4 n130_s3 (
    .F(n130_9),
    .I0(n130_7),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n130_s3.INIT=16'h0001;
  LUT4 n685_s2 (
    .F(n685_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[4]),
    .I2(w_screen_pos_x_Z[5]),
    .I3(n457_4) 
);
defparam n685_s2.INIT=16'h8000;
  LUT4 n684_s2 (
    .F(n684_6),
    .I0(ff_next_pattern1[16]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n684_s2.INIT=16'hACCC;
  LUT4 n683_s2 (
    .F(n683_6),
    .I0(ff_next_pattern1[17]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n683_s2.INIT=16'hACCC;
  LUT4 n682_s2 (
    .F(n682_6),
    .I0(ff_next_pattern1[18]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n682_s2.INIT=16'hACCC;
  LUT4 n681_s2 (
    .F(n681_6),
    .I0(ff_next_pattern1[19]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n681_s2.INIT=16'hACCC;
  LUT4 n680_s2 (
    .F(n680_6),
    .I0(ff_next_pattern1[20]),
    .I1(reg_backdrop_color[4]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n680_s2.INIT=16'hACCC;
  LUT4 n679_s2 (
    .F(n679_6),
    .I0(ff_next_pattern1[21]),
    .I1(reg_backdrop_color[5]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n679_s2.INIT=16'hACCC;
  LUT4 n678_s2 (
    .F(n678_6),
    .I0(ff_next_pattern1[22]),
    .I1(reg_backdrop_color[6]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n678_s2.INIT=16'hACCC;
  LUT4 n677_s2 (
    .F(n677_6),
    .I0(ff_next_pattern1[23]),
    .I1(reg_backdrop_color[7]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n677_s2.INIT=16'hACCC;
  LUT4 n676_s2 (
    .F(n676_6),
    .I0(ff_next_pattern1[8]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n676_s2.INIT=16'hACCC;
  LUT4 n675_s2 (
    .F(n675_6),
    .I0(ff_next_pattern1[9]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n675_s2.INIT=16'hACCC;
  LUT4 n674_s2 (
    .F(n674_6),
    .I0(ff_next_pattern1[10]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n674_s2.INIT=16'hACCC;
  LUT4 n673_s2 (
    .F(n673_6),
    .I0(ff_next_pattern1[11]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n673_s2.INIT=16'hACCC;
  LUT4 n672_s2 (
    .F(n672_6),
    .I0(ff_next_pattern1[12]),
    .I1(reg_backdrop_color[4]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n672_s2.INIT=16'hACCC;
  LUT4 n671_s2 (
    .F(n671_6),
    .I0(ff_next_pattern1[13]),
    .I1(reg_backdrop_color[5]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n671_s2.INIT=16'hACCC;
  LUT4 n670_s2 (
    .F(n670_6),
    .I0(ff_next_pattern1[14]),
    .I1(reg_backdrop_color[6]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n670_s2.INIT=16'hACCC;
  LUT4 n669_s2 (
    .F(n669_6),
    .I0(ff_next_pattern1[15]),
    .I1(reg_backdrop_color[7]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n669_s2.INIT=16'hACCC;
  LUT4 n668_s2 (
    .F(n668_6),
    .I0(ff_next_pattern1[0]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n668_s2.INIT=16'hACCC;
  LUT4 n667_s2 (
    .F(n667_6),
    .I0(ff_next_pattern1[1]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n667_s2.INIT=16'hACCC;
  LUT4 n666_s2 (
    .F(n666_6),
    .I0(ff_next_pattern1[2]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n666_s2.INIT=16'hACCC;
  LUT4 n665_s2 (
    .F(n665_6),
    .I0(ff_next_pattern1[3]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n665_s2.INIT=16'hACCC;
  LUT4 n664_s2 (
    .F(n664_6),
    .I0(ff_next_pattern1[4]),
    .I1(reg_backdrop_color[4]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n664_s2.INIT=16'hACCC;
  LUT4 n663_s2 (
    .F(n663_6),
    .I0(ff_next_pattern1[5]),
    .I1(reg_backdrop_color[5]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n663_s2.INIT=16'hACCC;
  LUT4 n662_s2 (
    .F(n662_6),
    .I0(ff_next_pattern1[6]),
    .I1(reg_backdrop_color[6]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n662_s2.INIT=16'hACCC;
  LUT4 n661_s2 (
    .F(n661_6),
    .I0(ff_next_pattern1[7]),
    .I1(reg_backdrop_color[7]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n661_s2.INIT=16'hACCC;
  LUT4 n660_s2 (
    .F(n660_6),
    .I0(ff_next_pattern0[24]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n660_s2.INIT=16'hACCC;
  LUT4 n659_s2 (
    .F(n659_6),
    .I0(ff_next_pattern0[25]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n659_s2.INIT=16'hACCC;
  LUT4 n658_s2 (
    .F(n658_6),
    .I0(ff_next_pattern0[26]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n658_s2.INIT=16'hACCC;
  LUT4 n657_s2 (
    .F(n657_6),
    .I0(ff_next_pattern0[27]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n657_s2.INIT=16'hACCC;
  LUT4 n656_s2 (
    .F(n656_6),
    .I0(ff_next_pattern0[28]),
    .I1(reg_backdrop_color[4]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n656_s2.INIT=16'hACCC;
  LUT4 n655_s2 (
    .F(n655_6),
    .I0(ff_next_pattern0[29]),
    .I1(reg_backdrop_color[5]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n655_s2.INIT=16'hACCC;
  LUT4 n654_s2 (
    .F(n654_6),
    .I0(ff_next_pattern0[30]),
    .I1(reg_backdrop_color[6]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n654_s2.INIT=16'hACCC;
  LUT4 n653_s2 (
    .F(n653_6),
    .I0(ff_next_pattern0[31]),
    .I1(reg_backdrop_color[7]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n653_s2.INIT=16'hACCC;
  LUT4 n652_s2 (
    .F(n652_6),
    .I0(ff_next_pattern0[16]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n652_s2.INIT=16'hACCC;
  LUT4 n651_s2 (
    .F(n651_6),
    .I0(ff_next_pattern0[17]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n651_s2.INIT=16'hACCC;
  LUT4 n650_s2 (
    .F(n650_6),
    .I0(ff_next_pattern0[18]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n650_s2.INIT=16'hACCC;
  LUT4 n649_s2 (
    .F(n649_6),
    .I0(ff_next_pattern0[19]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n649_s2.INIT=16'hACCC;
  LUT4 n648_s2 (
    .F(n648_6),
    .I0(reg_backdrop_color[4]),
    .I1(ff_next_pattern0[20]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n648_s2.INIT=16'hCAAA;
  LUT4 n647_s2 (
    .F(n647_6),
    .I0(reg_backdrop_color[5]),
    .I1(ff_next_pattern0[21]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n647_s2.INIT=16'hCAAA;
  LUT4 n646_s2 (
    .F(n646_6),
    .I0(reg_backdrop_color[6]),
    .I1(ff_next_pattern0[22]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n646_s2.INIT=16'hCAAA;
  LUT4 n645_s2 (
    .F(n645_6),
    .I0(reg_backdrop_color[7]),
    .I1(ff_next_pattern0[23]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n645_s2.INIT=16'hCAAA;
  LUT4 n644_s2 (
    .F(n644_6),
    .I0(ff_next_pattern0[8]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n644_s2.INIT=16'hACCC;
  LUT4 n643_s2 (
    .F(n643_6),
    .I0(ff_next_pattern0[9]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n643_s2.INIT=16'hACCC;
  LUT4 n642_s2 (
    .F(n642_6),
    .I0(ff_next_pattern0[10]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n642_s2.INIT=16'hACCC;
  LUT4 n641_s2 (
    .F(n641_6),
    .I0(ff_next_pattern0[11]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n641_s2.INIT=16'hACCC;
  LUT4 n640_s2 (
    .F(n640_6),
    .I0(reg_backdrop_color[4]),
    .I1(ff_next_pattern0[12]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n640_s2.INIT=16'hCAAA;
  LUT4 n639_s2 (
    .F(n639_6),
    .I0(reg_backdrop_color[5]),
    .I1(ff_next_pattern0[13]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n639_s2.INIT=16'hCAAA;
  LUT4 n638_s2 (
    .F(n638_6),
    .I0(reg_backdrop_color[6]),
    .I1(ff_next_pattern0[14]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n638_s2.INIT=16'hCAAA;
  LUT4 n637_s2 (
    .F(n637_6),
    .I0(reg_backdrop_color[7]),
    .I1(ff_next_pattern0[15]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n637_s2.INIT=16'hCAAA;
  LUT4 n636_s2 (
    .F(n636_6),
    .I0(ff_next_pattern0[0]),
    .I1(reg_backdrop_color[0]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n636_s2.INIT=16'hACCC;
  LUT4 n635_s2 (
    .F(n635_6),
    .I0(ff_next_pattern0[1]),
    .I1(reg_backdrop_color[1]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n635_s2.INIT=16'hACCC;
  LUT4 n634_s2 (
    .F(n634_6),
    .I0(ff_next_pattern0[2]),
    .I1(reg_backdrop_color[2]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n634_s2.INIT=16'hACCC;
  LUT4 n633_s2 (
    .F(n633_6),
    .I0(ff_next_pattern0[3]),
    .I1(reg_backdrop_color[3]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n633_s2.INIT=16'hACCC;
  LUT4 n632_s2 (
    .F(n632_6),
    .I0(reg_backdrop_color[4]),
    .I1(ff_next_pattern0[4]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n632_s2.INIT=16'hCAAA;
  LUT4 n631_s2 (
    .F(n631_6),
    .I0(reg_backdrop_color[5]),
    .I1(ff_next_pattern0[5]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n631_s2.INIT=16'hCAAA;
  LUT4 n630_s2 (
    .F(n630_6),
    .I0(reg_backdrop_color[6]),
    .I1(ff_next_pattern0[6]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n630_s2.INIT=16'hCAAA;
  LUT4 n629_s2 (
    .F(n629_6),
    .I0(reg_backdrop_color[7]),
    .I1(ff_next_pattern0[7]),
    .I2(ff_h_active),
    .I3(ff_v_active) 
);
defparam n629_s2.INIT=16'hCAAA;
  DFFC ff_vram_address_15_s0 (
    .Q(w_g4567_vram_address[15]),
    .D(n120_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_g4567_vram_address[14]),
    .D(n121_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_g4567_vram_address[13]),
    .D(n122_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_g4567_vram_address[12]),
    .D(n123_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_g4567_vram_address[11]),
    .D(n124_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_g4567_vram_address[10]),
    .D(n125_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_g4567_vram_address[9]),
    .D(n126_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_g4567_vram_address[8]),
    .D(n127_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_g4567_vram_address[7]),
    .D(n128_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_g4567_vram_address[6]),
    .D(n129_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_g4567_vram_address[5]),
    .D(n130_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_g4567_vram_address[4]),
    .D(n131_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_g4567_vram_address[3]),
    .D(n132_10),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_g4567_vram_address[2]),
    .D(n133_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_g4567_vram_valid),
    .D(n136_6),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_31_s0 (
    .Q(ff_next_pattern0[31]),
    .D(n299_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_30_s0 (
    .Q(ff_next_pattern0[30]),
    .D(n301_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_29_s0 (
    .Q(ff_next_pattern0[29]),
    .D(n303_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_28_s0 (
    .Q(ff_next_pattern0[28]),
    .D(n305_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_27_s0 (
    .Q(ff_next_pattern0[27]),
    .D(n307_15),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_26_s0 (
    .Q(ff_next_pattern0[26]),
    .D(n309_15),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_25_s0 (
    .Q(ff_next_pattern0[25]),
    .D(n311_15),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_24_s0 (
    .Q(ff_next_pattern0[24]),
    .D(n313_15),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_23_s0 (
    .Q(ff_next_pattern0[23]),
    .D(n315_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_22_s0 (
    .Q(ff_next_pattern0[22]),
    .D(n317_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_21_s0 (
    .Q(ff_next_pattern0[21]),
    .D(n319_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_20_s0 (
    .Q(ff_next_pattern0[20]),
    .D(n321_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_19_s0 (
    .Q(ff_next_pattern0[19]),
    .D(n323_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_18_s0 (
    .Q(ff_next_pattern0[18]),
    .D(n325_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_17_s0 (
    .Q(ff_next_pattern0[17]),
    .D(n327_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_16_s0 (
    .Q(ff_next_pattern0[16]),
    .D(n329_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_15_s0 (
    .Q(ff_next_pattern0[15]),
    .D(n331_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_14_s0 (
    .Q(ff_next_pattern0[14]),
    .D(n333_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_13_s0 (
    .Q(ff_next_pattern0[13]),
    .D(n335_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_12_s0 (
    .Q(ff_next_pattern0[12]),
    .D(n337_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_11_s0 (
    .Q(ff_next_pattern0[11]),
    .D(n339_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_10_s0 (
    .Q(ff_next_pattern0[10]),
    .D(n341_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_9_s0 (
    .Q(ff_next_pattern0[9]),
    .D(n343_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_8_s0 (
    .Q(ff_next_pattern0[8]),
    .D(n345_11),
    .CLK(clk42m),
    .CE(ff_next_pattern0_31_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_7_s0 (
    .Q(ff_next_pattern0[7]),
    .D(n347_23),
    .CLK(clk42m),
    .CE(ff_next_pattern0_4_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_6_s0 (
    .Q(ff_next_pattern0[6]),
    .D(n349_22),
    .CLK(clk42m),
    .CE(ff_next_pattern0_4_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_5_s0 (
    .Q(ff_next_pattern0[5]),
    .D(n351_22),
    .CLK(clk42m),
    .CE(ff_next_pattern0_4_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_4_s0 (
    .Q(ff_next_pattern0[4]),
    .D(n353_22),
    .CLK(clk42m),
    .CE(ff_next_pattern0_4_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_3_s0 (
    .Q(ff_next_pattern0[3]),
    .D(n205_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_2_s0 (
    .Q(ff_next_pattern0[2]),
    .D(n206_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_1_s0 (
    .Q(ff_next_pattern0[1]),
    .D(n207_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern0_0_s0 (
    .Q(ff_next_pattern0[0]),
    .D(n208_6),
    .CLK(clk42m),
    .CE(n1006_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_31_s0 (
    .Q(ff_next_pattern1[31]),
    .D(n363_23),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_30_s0 (
    .Q(ff_next_pattern1[30]),
    .D(n365_22),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_29_s0 (
    .Q(ff_next_pattern1[29]),
    .D(n367_22),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_28_s0 (
    .Q(ff_next_pattern1[28]),
    .D(n369_22),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_27_s0 (
    .Q(ff_next_pattern1[27]),
    .D(n371_21),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_26_s0 (
    .Q(ff_next_pattern1[26]),
    .D(n373_21),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_25_s0 (
    .Q(ff_next_pattern1[25]),
    .D(n375_21),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_24_s0 (
    .Q(ff_next_pattern1[24]),
    .D(n377_21),
    .CLK(clk42m),
    .CE(ff_next_pattern1_24_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_23_s0 (
    .Q(ff_next_pattern1[23]),
    .D(n379_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_22_s0 (
    .Q(ff_next_pattern1[22]),
    .D(n381_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_21_s0 (
    .Q(ff_next_pattern1[21]),
    .D(n383_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_20_s0 (
    .Q(ff_next_pattern1[20]),
    .D(n385_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_19_s0 (
    .Q(ff_next_pattern1[19]),
    .D(n387_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_18_s0 (
    .Q(ff_next_pattern1[18]),
    .D(n389_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_17_s0 (
    .Q(ff_next_pattern1[17]),
    .D(n391_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_16_s0 (
    .Q(ff_next_pattern1[16]),
    .D(n393_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_15_s0 (
    .Q(ff_next_pattern1[15]),
    .D(n395_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_14_s0 (
    .Q(ff_next_pattern1[14]),
    .D(n397_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_13_s0 (
    .Q(ff_next_pattern1[13]),
    .D(n399_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_12_s0 (
    .Q(ff_next_pattern1[12]),
    .D(n401_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_11_s0 (
    .Q(ff_next_pattern1[11]),
    .D(n403_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_10_s0 (
    .Q(ff_next_pattern1[10]),
    .D(n405_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_9_s0 (
    .Q(ff_next_pattern1[9]),
    .D(n407_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_8_s0 (
    .Q(ff_next_pattern1[8]),
    .D(n409_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_7_s0 (
    .Q(ff_next_pattern1[7]),
    .D(n411_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_6_s0 (
    .Q(ff_next_pattern1[6]),
    .D(n413_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_5_s0 (
    .Q(ff_next_pattern1[5]),
    .D(n415_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_4_s0 (
    .Q(ff_next_pattern1[4]),
    .D(n417_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_3_s0 (
    .Q(ff_next_pattern1[3]),
    .D(n419_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_2_s0 (
    .Q(ff_next_pattern1[2]),
    .D(n421_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_1_s0 (
    .Q(ff_next_pattern1[1]),
    .D(n423_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_pattern1_0_s0 (
    .Q(ff_next_pattern1[0]),
    .D(n425_11),
    .CLK(clk42m),
    .CE(ff_next_pattern1_31_8),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_7_s0  (
    .Q(\ff_pattern[0] [7]),
    .D(n629_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_6_s0  (
    .Q(\ff_pattern[0] [6]),
    .D(n630_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_5_s0  (
    .Q(\ff_pattern[0] [5]),
    .D(n631_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_4_s0  (
    .Q(\ff_pattern[0] [4]),
    .D(n632_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_3_s0  (
    .Q(\ff_pattern[0] [3]),
    .D(n633_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_2_s0  (
    .Q(\ff_pattern[0] [2]),
    .D(n634_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_1_s0  (
    .Q(\ff_pattern[0] [1]),
    .D(n635_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[0]_0_s0  (
    .Q(\ff_pattern[0] [0]),
    .D(n636_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_7_s0  (
    .Q(\ff_pattern[1] [7]),
    .D(n637_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_6_s0  (
    .Q(\ff_pattern[1] [6]),
    .D(n638_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_5_s0  (
    .Q(\ff_pattern[1] [5]),
    .D(n639_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_4_s0  (
    .Q(\ff_pattern[1] [4]),
    .D(n640_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_3_s0  (
    .Q(\ff_pattern[1] [3]),
    .D(n641_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_2_s0  (
    .Q(\ff_pattern[1] [2]),
    .D(n642_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_1_s0  (
    .Q(\ff_pattern[1] [1]),
    .D(n643_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[1]_0_s0  (
    .Q(\ff_pattern[1] [0]),
    .D(n644_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_7_s0  (
    .Q(\ff_pattern[2] [7]),
    .D(n645_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_6_s0  (
    .Q(\ff_pattern[2] [6]),
    .D(n646_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_5_s0  (
    .Q(\ff_pattern[2] [5]),
    .D(n647_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_4_s0  (
    .Q(\ff_pattern[2] [4]),
    .D(n648_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_3_s0  (
    .Q(\ff_pattern[2] [3]),
    .D(n649_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_2_s0  (
    .Q(\ff_pattern[2] [2]),
    .D(n650_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_1_s0  (
    .Q(\ff_pattern[2] [1]),
    .D(n651_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[2]_0_s0  (
    .Q(\ff_pattern[2] [0]),
    .D(n652_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_7_s0  (
    .Q(\ff_pattern[3] [7]),
    .D(n653_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_6_s0  (
    .Q(\ff_pattern[3] [6]),
    .D(n654_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_5_s0  (
    .Q(\ff_pattern[3] [5]),
    .D(n655_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_4_s0  (
    .Q(\ff_pattern[3] [4]),
    .D(n656_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_3_s0  (
    .Q(\ff_pattern[3] [3]),
    .D(n657_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_2_s0  (
    .Q(\ff_pattern[3] [2]),
    .D(n658_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_1_s0  (
    .Q(\ff_pattern[3] [1]),
    .D(n659_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[3]_0_s0  (
    .Q(\ff_pattern[3] [0]),
    .D(n660_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_7_s0  (
    .Q(\ff_pattern[4] [7]),
    .D(n661_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_6_s0  (
    .Q(\ff_pattern[4] [6]),
    .D(n662_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_5_s0  (
    .Q(\ff_pattern[4] [5]),
    .D(n663_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_4_s0  (
    .Q(\ff_pattern[4] [4]),
    .D(n664_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_3_s0  (
    .Q(\ff_pattern[4] [3]),
    .D(n665_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_2_s0  (
    .Q(\ff_pattern[4] [2]),
    .D(n666_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_1_s0  (
    .Q(\ff_pattern[4] [1]),
    .D(n667_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[4]_0_s0  (
    .Q(\ff_pattern[4] [0]),
    .D(n668_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_7_s0  (
    .Q(\ff_pattern[5] [7]),
    .D(n669_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_6_s0  (
    .Q(\ff_pattern[5] [6]),
    .D(n670_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_5_s0  (
    .Q(\ff_pattern[5] [5]),
    .D(n671_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_4_s0  (
    .Q(\ff_pattern[5] [4]),
    .D(n672_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_3_s0  (
    .Q(\ff_pattern[5] [3]),
    .D(n673_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_2_s0  (
    .Q(\ff_pattern[5] [2]),
    .D(n674_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_1_s0  (
    .Q(\ff_pattern[5] [1]),
    .D(n675_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[5]_0_s0  (
    .Q(\ff_pattern[5] [0]),
    .D(n676_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_7_s0  (
    .Q(\ff_pattern[6] [7]),
    .D(n677_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_6_s0  (
    .Q(\ff_pattern[6] [6]),
    .D(n678_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_5_s0  (
    .Q(\ff_pattern[6] [5]),
    .D(n679_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_4_s0  (
    .Q(\ff_pattern[6] [4]),
    .D(n680_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_3_s0  (
    .Q(\ff_pattern[6] [3]),
    .D(n681_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_2_s0  (
    .Q(\ff_pattern[6] [2]),
    .D(n682_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_1_s0  (
    .Q(\ff_pattern[6] [1]),
    .D(n683_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[6]_0_s0  (
    .Q(\ff_pattern[6] [0]),
    .D(n684_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_7_s0  (
    .Q(\ff_pattern[7] [7]),
    .D(n685_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_6_s0  (
    .Q(\ff_pattern[7] [6]),
    .D(n686_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_5_s0  (
    .Q(\ff_pattern[7] [5]),
    .D(n687_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_4_s0  (
    .Q(\ff_pattern[7] [4]),
    .D(n688_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_3_s0  (
    .Q(\ff_pattern[7] [3]),
    .D(n689_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_2_s0  (
    .Q(\ff_pattern[7] [2]),
    .D(n690_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_1_s0  (
    .Q(\ff_pattern[7] [1]),
    .D(n691_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE \ff_pattern[7]_0_s0  (
    .Q(\ff_pattern[7] [0]),
    .D(n692_3),
    .CLK(clk42m),
    .CE(n559_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s0 (
    .Q(w_g4567_display_color[7]),
    .D(\ff_pattern[0] [7]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_6_s0 (
    .Q(w_g4567_display_color[6]),
    .D(\ff_pattern[0] [6]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_5_s0 (
    .Q(w_g4567_display_color[5]),
    .D(\ff_pattern[0] [5]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_4_s0 (
    .Q(w_g4567_display_color[4]),
    .D(\ff_pattern[0] [4]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_3_s0 (
    .Q(w_g4567_display_color[3]),
    .D(\ff_pattern[0] [3]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_2_s0 (
    .Q(w_g4567_display_color[2]),
    .D(\ff_pattern[0] [2]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_1_s0 (
    .Q(w_g4567_display_color[1]),
    .D(\ff_pattern[0] [1]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_0_s0 (
    .Q(w_g4567_display_color[0]),
    .D(\ff_pattern[0] [0]),
    .CLK(clk42m),
    .CE(ff_phase_2_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_16_s0 (
    .Q(w_g4567_vram_address[16]),
    .D(n119_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_g4567 */
module vdp_timing_control (
  clk42m,
  n36_6,
  reg_212lines_mode,
  ff_v_en_9,
  reg_50hz_mode,
  w_vs_end_8,
  reg_interlace_mode,
  ff_v_en_12,
  reg_display_on,
  w_vs_end_11,
  w_even_address_7_7,
  w_even_we_5,
  w_even_address_5_7,
  w_even_address_6_7,
  w_even_address_8_7,
  reg_vertical_offset,
  w_t12_vram_rdata,
  reg_pattern_name_table_base,
  reg_backdrop_color,
  reg_screen_mode,
  reg_pattern_generator_table_base,
  w_g123m_vram_rdata,
  reg_color_table_base,
  w_g4567_vram_rdata,
  w_h_count_end,
  w_h_count_end_11,
  w_h_count_end_12,
  n196_8,
  n106_8,
  n27_8,
  w_h_count_end_15,
  w_t12_vram_valid,
  n209_4,
  n622_4,
  w_g123m_vram_valid,
  w_g4567_vram_valid,
  n379_12,
  n136_7,
  w_h_count,
  ff_half_count,
  w_screen_pos_x_Z,
  w_v_count,
  w_t12_vram_address,
  w_t12_display_color,
  w_g123m_vram_address,
  w_g123m_display_color,
  w_g4567_vram_address,
  w_g4567_display_color
)
;
input clk42m;
input n36_6;
input reg_212lines_mode;
input ff_v_en_9;
input reg_50hz_mode;
input w_vs_end_8;
input reg_interlace_mode;
input ff_v_en_12;
input reg_display_on;
input w_vs_end_11;
input w_even_address_7_7;
input w_even_we_5;
input w_even_address_5_7;
input w_even_address_6_7;
input w_even_address_8_7;
input [7:0] reg_vertical_offset;
input [7:0] w_t12_vram_rdata;
input [16:10] reg_pattern_name_table_base;
input [7:0] reg_backdrop_color;
input [4:0] reg_screen_mode;
input [16:11] reg_pattern_generator_table_base;
input [7:0] w_g123m_vram_rdata;
input [16:6] reg_color_table_base;
input [31:0] w_g4567_vram_rdata;
output w_h_count_end;
output w_h_count_end_11;
output w_h_count_end_12;
output n196_8;
output n106_8;
output n27_8;
output w_h_count_end_15;
output w_t12_vram_valid;
output n209_4;
output n622_4;
output w_g123m_vram_valid;
output w_g4567_vram_valid;
output n379_12;
output n136_7;
output [10:0] w_h_count;
output [11:6] ff_half_count;
output [5:0] w_screen_pos_x_Z;
output [9:0] w_v_count;
output [16:0] w_t12_vram_address;
output [3:0] w_t12_display_color;
output [16:0] w_g123m_vram_address;
output [3:0] w_g123m_display_color;
output [16:2] w_g4567_vram_address;
output [7:0] w_g4567_display_color;
wire ff_v_active;
wire ff_h_active;
wire ff_h_active_8;
wire n196_10;
wire w_screen_pos_y_Z_6_11;
wire ff_phase_2_7;
wire n83_10;
wire n559_4;
wire n582_4;
wire n582_5;
wire n422_5;
wire n457_4;
wire n224_22;
wire n363_20;
wire n379_14;
wire n131_9;
wire n131_11;
wire n1006_4;
wire n685_6;
wire [7:0] w_pixel_pos_y_Z;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .n83_10(n83_10),
    .ff_phase_2_7(ff_phase_2_7),
    .n422_5(n422_5),
    .reg_212lines_mode(reg_212lines_mode),
    .ff_v_en_9(ff_v_en_9),
    .reg_50hz_mode(reg_50hz_mode),
    .w_vs_end_8(w_vs_end_8),
    .reg_interlace_mode(reg_interlace_mode),
    .ff_v_en_12(ff_v_en_12),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .ff_v_active(ff_v_active),
    .ff_h_active(ff_h_active),
    .w_h_count_end(w_h_count_end),
    .ff_h_active_8(ff_h_active_8),
    .w_h_count_end_11(w_h_count_end_11),
    .w_h_count_end_12(w_h_count_end_12),
    .n196_8(n196_8),
    .n196_10(n196_10),
    .n106_8(n106_8),
    .n27_8(n27_8),
    .w_screen_pos_y_Z_6_11(w_screen_pos_y_Z_6_11),
    .w_h_count_end_15(w_h_count_end_15),
    .w_h_count(w_h_count[10:0]),
    .ff_half_count(ff_half_count[11:6]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[5:0]),
    .w_v_count(w_v_count[9:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0])
);
  vdp_timing_control_t12 u_t12 (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .n582_4(n582_4),
    .ff_h_active(ff_h_active),
    .ff_v_active(ff_v_active),
    .n224_22(n224_22),
    .reg_display_on(reg_display_on),
    .w_screen_pos_y_Z_6_11(w_screen_pos_y_Z_6_11),
    .w_vs_end_11(w_vs_end_11),
    .n196_10(n196_10),
    .ff_h_active_8(ff_h_active_8),
    .w_t12_vram_rdata(w_t12_vram_rdata[7:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[2:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_screen_mode_0(reg_screen_mode[0]),
    .reg_screen_mode_1(reg_screen_mode[1]),
    .reg_screen_mode_3(reg_screen_mode[3]),
    .reg_screen_mode_4(reg_screen_mode[4]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[2:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_v_count(w_v_count[7]),
    .ff_half_count(ff_half_count[11]),
    .w_t12_vram_valid(w_t12_vram_valid),
    .ff_phase_2_7(ff_phase_2_7),
    .n209_4(n209_4),
    .n622_4(n622_4),
    .n83_10(n83_10),
    .w_t12_vram_address(w_t12_vram_address[16:0]),
    .w_t12_display_color(w_t12_display_color[3:0])
);
  vdp_timing_control_g123m u_g123m (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .n1006_4(n1006_4),
    .ff_phase_2_7(ff_phase_2_7),
    .reg_display_on(reg_display_on),
    .n131_11(n131_11),
    .n685_6(n685_6),
    .ff_h_active(ff_h_active),
    .ff_v_active(ff_v_active),
    .n131_9(n131_9),
    .n363_20(n363_20),
    .n379_14(n379_14),
    .w_even_address_7_7(w_even_address_7_7),
    .w_even_we_5(w_even_we_5),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[5:0]),
    .w_g123m_vram_rdata(w_g123m_vram_rdata[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .ff_half_count_6(ff_half_count[6]),
    .ff_half_count_7(ff_half_count[7]),
    .ff_half_count_10(ff_half_count[10]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_backdrop_color(reg_backdrop_color[3:0]),
    .w_g123m_vram_valid(w_g123m_vram_valid),
    .n559_4(n559_4),
    .n582_4(n582_4),
    .n582_5(n582_5),
    .n422_5(n422_5),
    .n457_4(n457_4),
    .n224_22(n224_22),
    .w_g123m_vram_address(w_g123m_vram_address[16:0]),
    .w_g123m_display_color(w_g123m_display_color[3:0])
);
  vdp_timing_control_g4567 u_g4567 (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .n559_4(n559_4),
    .ff_phase_2_7(ff_phase_2_7),
    .n422_5(n422_5),
    .n582_4(n582_4),
    .n582_5(n582_5),
    .reg_display_on(reg_display_on),
    .w_even_address_5_7(w_even_address_5_7),
    .n457_4(n457_4),
    .w_even_address_6_7(w_even_address_6_7),
    .w_even_address_7_7(w_even_address_7_7),
    .w_even_address_8_7(w_even_address_8_7),
    .ff_h_active(ff_h_active),
    .ff_v_active(ff_v_active),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[5:0]),
    .w_g4567_vram_rdata(w_g4567_vram_rdata[31:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .ff_half_count(ff_half_count[8:6]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_g4567_vram_valid(w_g4567_vram_valid),
    .n363_20(n363_20),
    .n379_12(n379_12),
    .n136_7(n136_7),
    .n379_14(n379_14),
    .n131_9(n131_9),
    .n131_11(n131_11),
    .n1006_4(n1006_4),
    .n685_6(n685_6),
    .w_g4567_vram_address(w_g4567_vram_address[16:2]),
    .w_g4567_display_color(w_g4567_display_color[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_vram_interface (
  clk42m,
  n36_6,
  w_sdram_rdata_en,
  w_g4567_vram_valid,
  w_t12_vram_valid,
  ff_sdr_ready,
  w_g123m_vram_valid,
  ff_vram_valid_10,
  ff_vram_valid_8,
  w_cpu_vram_write,
  w_sdram_rdata,
  w_g4567_vram_address,
  w_cpu_vram_address,
  w_t12_vram_address,
  w_g123m_vram_address,
  w_cpu_vram_wdata,
  w_sdram_write,
  w_sdram_valid,
  w_cpu_vram_rdata_en,
  w_sdram_address,
  w_sdram_wdata,
  w_t12_vram_rdata,
  w_g123m_vram_rdata,
  w_g4567_vram_rdata
)
;
input clk42m;
input n36_6;
input w_sdram_rdata_en;
input w_g4567_vram_valid;
input w_t12_vram_valid;
input ff_sdr_ready;
input w_g123m_vram_valid;
input ff_vram_valid_10;
input ff_vram_valid_8;
input w_cpu_vram_write;
input [31:0] w_sdram_rdata;
input [16:2] w_g4567_vram_address;
input [16:0] w_cpu_vram_address;
input [16:0] w_t12_vram_address;
input [16:0] w_g123m_vram_address;
input [7:0] w_cpu_vram_wdata;
output w_sdram_write;
output w_sdram_valid;
output w_cpu_vram_rdata_en;
output [16:0] w_sdram_address;
output [7:0] w_sdram_wdata;
output [7:0] w_t12_vram_rdata;
output [7:0] w_g123m_vram_rdata;
output [31:0] w_g4567_vram_rdata;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n52_4;
wire n53_4;
wire n54_4;
wire n55_4;
wire n56_4;
wire n57_4;
wire n58_4;
wire n59_4;
wire n60_4;
wire n61_4;
wire n62_4;
wire n63_4;
wire n64_4;
wire n65_4;
wire n66_4;
wire n166_4;
wire n167_4;
wire n534_4;
wire n566_4;
wire n574_4;
wire ff_vram_write_6;
wire ff_vram_valid_6;
wire ff_vram_rdata_sel_0_7;
wire ff_wait_2_8;
wire ff_cpu_vram_rdata_en_6;
wire n213_8;
wire n248_6;
wire n179_8;
wire n112_10;
wire n247_7;
wire n151_8;
wire n165_9;
wire n152_9;
wire n153_8;
wire n154_8;
wire n155_8;
wire n156_8;
wire n157_8;
wire n158_8;
wire n159_8;
wire n160_8;
wire n161_8;
wire n162_8;
wire n163_8;
wire n164_8;
wire n165_8;
wire n166_5;
wire n167_5;
wire ff_vram_rdata_sel_2_9;
wire n213_9;
wire n201_9;
wire n249_8;
wire ff_vram_address_15_12;
wire n70_9;
wire n71_9;
wire n72_9;
wire n73_9;
wire n74_9;
wire n75_9;
wire n76_9;
wire n77_9;
wire n78_9;
wire n151_6;
wire n152_7;
wire n153_6;
wire n154_6;
wire n155_6;
wire n156_6;
wire n157_6;
wire n158_6;
wire n159_6;
wire n160_6;
wire n161_6;
wire n162_6;
wire n163_6;
wire n164_6;
wire n165_6;
wire [2:0] ff_vram_rdata_sel;
wire [2:0] ff_wait;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(w_sdram_address[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n151_s8 (
    .F(n52_4),
    .I0(w_g4567_vram_address[16]),
    .I1(w_cpu_vram_address[16]),
    .I2(w_g4567_vram_valid) 
);
defparam n151_s8.INIT=8'hAC;
  LUT3 n152_s8 (
    .F(n53_4),
    .I0(w_cpu_vram_address[15]),
    .I1(w_g4567_vram_address[15]),
    .I2(w_g4567_vram_valid) 
);
defparam n152_s8.INIT=8'hCA;
  LUT3 n153_s7 (
    .F(n54_4),
    .I0(w_cpu_vram_address[14]),
    .I1(w_g4567_vram_address[14]),
    .I2(w_g4567_vram_valid) 
);
defparam n153_s7.INIT=8'hCA;
  LUT3 n154_s7 (
    .F(n55_4),
    .I0(w_cpu_vram_address[13]),
    .I1(w_g4567_vram_address[13]),
    .I2(w_g4567_vram_valid) 
);
defparam n154_s7.INIT=8'hCA;
  LUT3 n155_s7 (
    .F(n56_4),
    .I0(w_cpu_vram_address[12]),
    .I1(w_g4567_vram_address[12]),
    .I2(w_g4567_vram_valid) 
);
defparam n155_s7.INIT=8'hCA;
  LUT3 n156_s7 (
    .F(n57_4),
    .I0(w_cpu_vram_address[11]),
    .I1(w_g4567_vram_address[11]),
    .I2(w_g4567_vram_valid) 
);
defparam n156_s7.INIT=8'hCA;
  LUT3 n157_s7 (
    .F(n58_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_g4567_vram_address[10]),
    .I2(w_g4567_vram_valid) 
);
defparam n157_s7.INIT=8'hCA;
  LUT3 n158_s7 (
    .F(n59_4),
    .I0(w_cpu_vram_address[9]),
    .I1(w_g4567_vram_address[9]),
    .I2(w_g4567_vram_valid) 
);
defparam n158_s7.INIT=8'hCA;
  LUT3 n159_s7 (
    .F(n60_4),
    .I0(w_cpu_vram_address[8]),
    .I1(w_g4567_vram_address[8]),
    .I2(w_g4567_vram_valid) 
);
defparam n159_s7.INIT=8'hCA;
  LUT3 n160_s7 (
    .F(n61_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_g4567_vram_address[7]),
    .I2(w_g4567_vram_valid) 
);
defparam n160_s7.INIT=8'hCA;
  LUT3 n161_s7 (
    .F(n62_4),
    .I0(w_cpu_vram_address[6]),
    .I1(w_g4567_vram_address[6]),
    .I2(w_g4567_vram_valid) 
);
defparam n161_s7.INIT=8'hCA;
  LUT3 n162_s7 (
    .F(n63_4),
    .I0(w_cpu_vram_address[5]),
    .I1(w_g4567_vram_address[5]),
    .I2(w_g4567_vram_valid) 
);
defparam n162_s7.INIT=8'hCA;
  LUT3 n163_s7 (
    .F(n64_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_g4567_vram_address[4]),
    .I2(w_g4567_vram_valid) 
);
defparam n163_s7.INIT=8'hCA;
  LUT3 n164_s7 (
    .F(n65_4),
    .I0(w_cpu_vram_address[3]),
    .I1(w_g4567_vram_address[3]),
    .I2(w_g4567_vram_valid) 
);
defparam n164_s7.INIT=8'hCA;
  LUT3 n165_s7 (
    .F(n66_4),
    .I0(w_cpu_vram_address[2]),
    .I1(w_g4567_vram_address[2]),
    .I2(w_g4567_vram_valid) 
);
defparam n165_s7.INIT=8'hCA;
  LUT3 n166_s1 (
    .F(n166_4),
    .I0(n166_5),
    .I1(w_t12_vram_address[1]),
    .I2(w_t12_vram_valid) 
);
defparam n166_s1.INIT=8'hC5;
  LUT3 n167_s1 (
    .F(n167_4),
    .I0(n167_5),
    .I1(w_t12_vram_address[0]),
    .I2(w_t12_vram_valid) 
);
defparam n167_s1.INIT=8'hC5;
  LUT4 n534_s1 (
    .F(n534_4),
    .I0(ff_vram_rdata_sel[2]),
    .I1(ff_vram_rdata_sel[0]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n534_s1.INIT=16'h4000;
  LUT4 n566_s1 (
    .F(n566_4),
    .I0(ff_vram_rdata_sel[0]),
    .I1(ff_vram_rdata_sel[2]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n566_s1.INIT=16'h1000;
  LUT4 n574_s1 (
    .F(n574_4),
    .I0(ff_vram_rdata_sel[1]),
    .I1(ff_vram_rdata_sel[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n574_s1.INIT=16'h1000;
  LUT2 ff_vram_address_15_s4 (
    .F(ff_vram_write_6),
    .I0(ff_vram_address_15_12),
    .I1(n201_9) 
);
defparam ff_vram_address_15_s4.INIT=4'h4;
  LUT2 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(ff_vram_address_15_12),
    .I1(n201_9) 
);
defparam ff_vram_valid_s3.INIT=4'h7;
  LUT4 ff_vram_rdata_sel_2_s4 (
    .F(ff_vram_rdata_sel_0_7),
    .I0(w_sdram_rdata_en),
    .I1(ff_sdr_ready),
    .I2(ff_vram_address_15_12),
    .I3(ff_vram_rdata_sel_2_9) 
);
defparam ff_vram_rdata_sel_2_s4.INIT=16'hBF00;
  LUT3 ff_wait_2_s3 (
    .F(ff_wait_2_8),
    .I0(ff_vram_address_15_12),
    .I1(ff_sdr_ready),
    .I2(ff_vram_rdata_sel_2_9) 
);
defparam ff_wait_2_s3.INIT=8'h4F;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel[1]),
    .I1(ff_vram_rdata_sel[0]),
    .I2(ff_vram_rdata_sel[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 n213_s3 (
    .F(n213_8),
    .I0(w_g123m_vram_valid),
    .I1(n213_9),
    .I2(w_t12_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n213_s3.INIT=16'hF100;
  LUT3 n248_s1 (
    .F(n248_6),
    .I0(ff_wait[2]),
    .I1(ff_wait[1]),
    .I2(ff_wait[0]) 
);
defparam n248_s1.INIT=8'hC2;
  LUT4 n179_s3 (
    .F(n179_8),
    .I0(w_g123m_vram_valid),
    .I1(w_g4567_vram_valid),
    .I2(w_t12_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n179_s3.INIT=16'h0E00;
  LUT2 n112_s5 (
    .F(n112_10),
    .I0(ff_sdr_ready),
    .I1(ff_vram_valid_10) 
);
defparam n112_s5.INIT=4'h8;
  LUT3 n247_s2 (
    .F(n247_7),
    .I0(ff_wait[0]),
    .I1(ff_wait[1]),
    .I2(ff_wait[2]) 
);
defparam n247_s2.INIT=8'hE1;
  LUT3 n151_s7 (
    .F(n151_8),
    .I0(w_g123m_vram_address[16]),
    .I1(w_t12_vram_address[16]),
    .I2(w_t12_vram_valid) 
);
defparam n151_s7.INIT=8'hCA;
  LUT2 n151_s6 (
    .F(n165_9),
    .I0(w_t12_vram_valid),
    .I1(w_g123m_vram_valid) 
);
defparam n151_s6.INIT=4'h1;
  LUT3 n152_s7 (
    .F(n152_9),
    .I0(w_g123m_vram_address[15]),
    .I1(w_t12_vram_address[15]),
    .I2(w_t12_vram_valid) 
);
defparam n152_s7.INIT=8'hCA;
  LUT3 n153_s6 (
    .F(n153_8),
    .I0(w_g123m_vram_address[14]),
    .I1(w_t12_vram_address[14]),
    .I2(w_t12_vram_valid) 
);
defparam n153_s6.INIT=8'hCA;
  LUT3 n154_s6 (
    .F(n154_8),
    .I0(w_g123m_vram_address[13]),
    .I1(w_t12_vram_address[13]),
    .I2(w_t12_vram_valid) 
);
defparam n154_s6.INIT=8'hCA;
  LUT3 n155_s6 (
    .F(n155_8),
    .I0(w_g123m_vram_address[12]),
    .I1(w_t12_vram_address[12]),
    .I2(w_t12_vram_valid) 
);
defparam n155_s6.INIT=8'hCA;
  LUT3 n156_s6 (
    .F(n156_8),
    .I0(w_g123m_vram_address[11]),
    .I1(w_t12_vram_address[11]),
    .I2(w_t12_vram_valid) 
);
defparam n156_s6.INIT=8'hCA;
  LUT3 n157_s6 (
    .F(n157_8),
    .I0(w_g123m_vram_address[10]),
    .I1(w_t12_vram_address[10]),
    .I2(w_t12_vram_valid) 
);
defparam n157_s6.INIT=8'hCA;
  LUT3 n158_s6 (
    .F(n158_8),
    .I0(w_g123m_vram_address[9]),
    .I1(w_t12_vram_address[9]),
    .I2(w_t12_vram_valid) 
);
defparam n158_s6.INIT=8'hCA;
  LUT3 n159_s6 (
    .F(n159_8),
    .I0(w_g123m_vram_address[8]),
    .I1(w_t12_vram_address[8]),
    .I2(w_t12_vram_valid) 
);
defparam n159_s6.INIT=8'hCA;
  LUT3 n160_s6 (
    .F(n160_8),
    .I0(w_g123m_vram_address[7]),
    .I1(w_t12_vram_address[7]),
    .I2(w_t12_vram_valid) 
);
defparam n160_s6.INIT=8'hCA;
  LUT3 n161_s6 (
    .F(n161_8),
    .I0(w_g123m_vram_address[6]),
    .I1(w_t12_vram_address[6]),
    .I2(w_t12_vram_valid) 
);
defparam n161_s6.INIT=8'hCA;
  LUT3 n162_s6 (
    .F(n162_8),
    .I0(w_g123m_vram_address[5]),
    .I1(w_t12_vram_address[5]),
    .I2(w_t12_vram_valid) 
);
defparam n162_s6.INIT=8'hCA;
  LUT3 n163_s6 (
    .F(n163_8),
    .I0(w_g123m_vram_address[4]),
    .I1(w_t12_vram_address[4]),
    .I2(w_t12_vram_valid) 
);
defparam n163_s6.INIT=8'hCA;
  LUT3 n164_s6 (
    .F(n164_8),
    .I0(w_g123m_vram_address[3]),
    .I1(w_t12_vram_address[3]),
    .I2(w_t12_vram_valid) 
);
defparam n164_s6.INIT=8'hCA;
  LUT3 n165_s6 (
    .F(n165_8),
    .I0(w_g123m_vram_address[2]),
    .I1(w_t12_vram_address[2]),
    .I2(w_t12_vram_valid) 
);
defparam n165_s6.INIT=8'hCA;
  LUT4 n166_s2 (
    .F(n166_5),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_address[1]),
    .I2(w_g123m_vram_address[1]),
    .I3(w_g123m_vram_valid) 
);
defparam n166_s2.INIT=16'h0FBB;
  LUT4 n167_s2 (
    .F(n167_5),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_address[0]),
    .I2(w_g123m_vram_address[0]),
    .I3(w_g123m_vram_valid) 
);
defparam n167_s2.INIT=16'h0FBB;
  LUT3 ff_vram_rdata_sel_2_s5 (
    .F(ff_vram_rdata_sel_2_9),
    .I0(ff_wait[0]),
    .I1(ff_wait[1]),
    .I2(ff_wait[2]) 
);
defparam ff_vram_rdata_sel_2_s5.INIT=8'h01;
  LUT2 n213_s4 (
    .F(n213_9),
    .I0(w_g4567_vram_valid),
    .I1(ff_vram_valid_8) 
);
defparam n213_s4.INIT=4'h1;
  LUT4 n201_s3 (
    .F(n201_9),
    .I0(ff_sdr_ready),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n201_s3.INIT=16'h0002;
  LUT4 n249_s2 (
    .F(n249_8),
    .I0(ff_wait[0]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n249_s2.INIT=16'h5554;
  LUT4 ff_vram_address_15_s7 (
    .F(ff_vram_address_15_12),
    .I0(w_t12_vram_valid),
    .I1(w_g123m_vram_valid),
    .I2(w_g4567_vram_valid),
    .I3(ff_vram_valid_8) 
);
defparam ff_vram_address_15_s7.INIT=16'h0001;
  LUT4 n70_s3 (
    .F(n70_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_write),
    .I2(w_t12_vram_valid),
    .I3(w_g123m_vram_valid) 
);
defparam n70_s3.INIT=16'h0004;
  LUT4 n71_s3 (
    .F(n71_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[7]),
    .I2(w_t12_vram_valid),
    .I3(w_g123m_vram_valid) 
);
defparam n71_s3.INIT=16'h0004;
  LUT4 n72_s3 (
    .F(n72_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[6]),
    .I2(w_t12_vram_valid),
    .I3(w_g123m_vram_valid) 
);
defparam n72_s3.INIT=16'h0004;
  LUT4 n73_s3 (
    .F(n73_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[5]),
    .I2(w_t12_vram_valid),
    .I3(w_g123m_vram_valid) 
);
defparam n73_s3.INIT=16'h0004;
  LUT4 n74_s3 (
    .F(n74_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[4]),
    .I2(w_t12_vram_valid),
    .I3(w_g123m_vram_valid) 
);
defparam n74_s3.INIT=16'h0004;
  LUT4 n75_s3 (
    .F(n75_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[3]),
    .I2(w_t12_vram_valid),
    .I3(w_g123m_vram_valid) 
);
defparam n75_s3.INIT=16'h0004;
  LUT4 n76_s3 (
    .F(n76_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[2]),
    .I2(w_t12_vram_valid),
    .I3(w_g123m_vram_valid) 
);
defparam n76_s3.INIT=16'h0004;
  LUT4 n77_s3 (
    .F(n77_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[1]),
    .I2(w_t12_vram_valid),
    .I3(w_g123m_vram_valid) 
);
defparam n77_s3.INIT=16'h0004;
  LUT4 n78_s3 (
    .F(n78_9),
    .I0(w_g4567_vram_valid),
    .I1(w_cpu_vram_wdata[0]),
    .I2(w_t12_vram_valid),
    .I3(w_g123m_vram_valid) 
);
defparam n78_s3.INIT=16'h0004;
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n152_7),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n153_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n154_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n155_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n156_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n157_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n158_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n159_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n160_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n161_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n162_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n163_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n164_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n165_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(w_sdram_address[1]),
    .D(n166_4),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(w_sdram_address[0]),
    .D(n167_4),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n70_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n71_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n72_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n73_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n74_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n75_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n76_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n77_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n78_9),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_2_s0 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n112_10),
    .CLK(clk42m),
    .CE(ff_vram_rdata_sel_0_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_1_s0 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n179_8),
    .CLK(clk42m),
    .CE(ff_vram_rdata_sel_0_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s0 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n213_8),
    .CLK(clk42m),
    .CE(ff_vram_rdata_sel_0_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_7_s0 (
    .Q(w_t12_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_6_s0 (
    .Q(w_t12_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_5_s0 (
    .Q(w_t12_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_4_s0 (
    .Q(w_t12_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_3_s0 (
    .Q(w_t12_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_2_s0 (
    .Q(w_t12_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_1_s0 (
    .Q(w_t12_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_t12_vram_rdata_0_s0 (
    .Q(w_t12_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk42m),
    .CE(n574_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_7_s0 (
    .Q(w_g123m_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_6_s0 (
    .Q(w_g123m_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_5_s0 (
    .Q(w_g123m_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_4_s0 (
    .Q(w_g123m_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_3_s0 (
    .Q(w_g123m_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_2_s0 (
    .Q(w_g123m_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_1_s0 (
    .Q(w_g123m_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g123m_vram_rdata_0_s0 (
    .Q(w_g123m_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk42m),
    .CE(n566_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_31_s0 (
    .Q(w_g4567_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_30_s0 (
    .Q(w_g4567_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_29_s0 (
    .Q(w_g4567_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_28_s0 (
    .Q(w_g4567_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_27_s0 (
    .Q(w_g4567_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_26_s0 (
    .Q(w_g4567_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_25_s0 (
    .Q(w_g4567_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_24_s0 (
    .Q(w_g4567_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_23_s0 (
    .Q(w_g4567_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_22_s0 (
    .Q(w_g4567_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_21_s0 (
    .Q(w_g4567_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_20_s0 (
    .Q(w_g4567_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_19_s0 (
    .Q(w_g4567_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_18_s0 (
    .Q(w_g4567_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_17_s0 (
    .Q(w_g4567_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_16_s0 (
    .Q(w_g4567_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_15_s0 (
    .Q(w_g4567_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_14_s0 (
    .Q(w_g4567_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_13_s0 (
    .Q(w_g4567_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_12_s0 (
    .Q(w_g4567_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_11_s0 (
    .Q(w_g4567_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_10_s0 (
    .Q(w_g4567_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_9_s0 (
    .Q(w_g4567_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_8_s0 (
    .Q(w_g4567_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_7_s0 (
    .Q(w_g4567_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_6_s0 (
    .Q(w_g4567_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_5_s0 (
    .Q(w_g4567_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_4_s0 (
    .Q(w_g4567_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_3_s0 (
    .Q(w_g4567_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_2_s0 (
    .Q(w_g4567_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_1_s0 (
    .Q(w_g4567_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_g4567_vram_rdata_0_s0 (
    .Q(w_g4567_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk42m),
    .CE(n534_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n151_6),
    .CLK(clk42m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_sdram_valid),
    .D(n201_9),
    .CLK(clk42m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_wait_2_s1 (
    .Q(ff_wait[2]),
    .D(n247_7),
    .CLK(clk42m),
    .CE(ff_wait_2_8),
    .CLEAR(n36_6) 
);
defparam ff_wait_2_s1.INIT=1'b0;
  DFFCE ff_wait_1_s1 (
    .Q(ff_wait[1]),
    .D(n248_6),
    .CLK(clk42m),
    .CE(ff_wait_2_8),
    .CLEAR(n36_6) 
);
defparam ff_wait_1_s1.INIT=1'b0;
  DFFCE ff_wait_0_s1 (
    .Q(ff_wait[0]),
    .D(n249_8),
    .CLK(clk42m),
    .CE(ff_wait_2_8),
    .CLEAR(n36_6) 
);
defparam ff_wait_0_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk42m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(w_sdram_address[1]) 
);
  MUX2_LUT5 n151_s4 (
    .O(n151_6),
    .I0(n151_8),
    .I1(n52_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n152_s5 (
    .O(n152_7),
    .I0(n152_9),
    .I1(n53_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n153_s4 (
    .O(n153_6),
    .I0(n153_8),
    .I1(n54_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n154_s4 (
    .O(n154_6),
    .I0(n154_8),
    .I1(n55_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n155_s4 (
    .O(n155_6),
    .I0(n155_8),
    .I1(n56_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n156_s4 (
    .O(n156_6),
    .I0(n156_8),
    .I1(n57_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n157_s4 (
    .O(n157_6),
    .I0(n157_8),
    .I1(n58_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n158_s4 (
    .O(n158_6),
    .I0(n158_8),
    .I1(n59_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n159_s4 (
    .O(n159_6),
    .I0(n159_8),
    .I1(n60_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n160_s4 (
    .O(n160_6),
    .I0(n160_8),
    .I1(n61_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n161_s4 (
    .O(n161_6),
    .I0(n161_8),
    .I1(n62_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n162_s4 (
    .O(n162_6),
    .I0(n162_8),
    .I1(n63_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n163_s4 (
    .O(n163_6),
    .I0(n163_8),
    .I1(n64_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n164_s4 (
    .O(n164_6),
    .I0(n164_8),
    .I1(n65_4),
    .S0(n165_9) 
);
  MUX2_LUT5 n165_s4 (
    .O(n165_6),
    .I0(n165_8),
    .I1(n66_4),
    .S0(n165_9) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk42m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk42m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk42m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk42m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk42m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk42m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk42m,
  n36_6,
  w_palette_valid,
  n136_7,
  n379_12,
  n209_4,
  n622_4,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_screen_pos_x_Z,
  reg_screen_mode_0,
  reg_screen_mode_1,
  reg_screen_mode_3,
  reg_screen_mode_4,
  w_g4567_display_color,
  w_g123m_display_color,
  w_t12_display_color,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_b
)
;
input clk42m;
input n36_6;
input w_palette_valid;
input n136_7;
input n379_12;
input n209_4;
input n622_4;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [2:0] w_screen_pos_x_Z;
input reg_screen_mode_0;
input reg_screen_mode_1;
input reg_screen_mode_3;
input reg_screen_mode_4;
input [7:0] w_g4567_display_color;
input [3:0] w_g123m_display_color;
input [3:0] w_t12_display_color;
output w_vdp_r_0;
output w_vdp_r_1;
output w_vdp_r_5;
output w_vdp_r_6;
output w_vdp_r_7;
output w_vdp_g_0;
output w_vdp_g_1;
output w_vdp_g_5;
output w_vdp_g_6;
output w_vdp_g_7;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n284_13;
wire n285_13;
wire n292_13;
wire n293_13;
wire n171_3;
wire n277_4;
wire n353_3;
wire w_palette_valid_2;
wire n171_4;
wire n354_4;
wire ff_display_color_7_9;
wire ff_display_color_7_12;
wire n121_6;
wire n120_6;
wire n119_6;
wire n118_7;
wire n137_10;
wire n136_10;
wire n135_10;
wire n137_12;
wire n134_11;
wire n147_9;
wire n130_8;
wire n131_8;
wire n132_8;
wire n133_8;
wire ff_display_color_7_14;
wire n354_6;
wire n350_5;
wire n349_5;
wire n348_5;
wire n347_5;
wire n22_8;
wire ff_display_color_oe;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire n134_5;
wire n135_5;
wire n136_5;
wire n137_5;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [1:0] w_display_b;
wire [2:0] w_display_g;
wire [2:0] w_display_r;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 n284_s8 (
    .F(n284_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n284_s8.INIT=8'hF8;
  LUT3 n285_s8 (
    .F(n285_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n285_s8.INIT=8'hE6;
  LUT3 n292_s8 (
    .F(n292_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n292_s8.INIT=8'hF8;
  LUT3 n293_s8 (
    .F(n293_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n293_s8.INIT=8'hE6;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT4 n171_s0 (
    .F(n171_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(n171_4) 
);
defparam n171_s0.INIT=16'h1000;
  LUT3 n277_s1 (
    .F(n277_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[1]) 
);
defparam n277_s1.INIT=8'h10;
  LUT4 n353_s0 (
    .F(n353_3),
    .I0(n171_4),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]),
    .I3(n347_5) 
);
defparam n353_s0.INIT=16'hFF40;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_2),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT2 n171_s1 (
    .F(n171_4),
    .I0(reg_screen_mode_3),
    .I1(n136_7) 
);
defparam n171_s1.INIT=4'h8;
  LUT3 n354_s1 (
    .F(n354_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]) 
);
defparam n354_s1.INIT=8'hBC;
  LUT4 ff_display_color_7_s4 (
    .F(ff_display_color_7_9),
    .I0(ff_display_color_7_12),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam ff_display_color_7_s4.INIT=16'h000B;
  LUT4 ff_display_color_7_s6 (
    .F(ff_display_color_7_12),
    .I0(reg_screen_mode_3),
    .I1(reg_screen_mode_4),
    .I2(reg_screen_mode_0),
    .I3(reg_screen_mode_1) 
);
defparam ff_display_color_7_s6.INIT=16'h0004;
  LUT4 n137_s8 (
    .F(n121_6),
    .I0(w_g4567_display_color[0]),
    .I1(w_g123m_display_color[0]),
    .I2(n136_7),
    .I3(n379_12) 
);
defparam n137_s8.INIT=16'hAAAC;
  LUT4 n136_s7 (
    .F(n120_6),
    .I0(w_g4567_display_color[1]),
    .I1(w_g123m_display_color[1]),
    .I2(n136_7),
    .I3(n379_12) 
);
defparam n136_s7.INIT=16'hAAAC;
  LUT4 n135_s7 (
    .F(n119_6),
    .I0(w_g4567_display_color[2]),
    .I1(w_g123m_display_color[2]),
    .I2(n136_7),
    .I3(n379_12) 
);
defparam n135_s7.INIT=16'hAAAC;
  LUT4 n134_s8 (
    .F(n118_7),
    .I0(w_g4567_display_color[3]),
    .I1(w_g123m_display_color[3]),
    .I2(n136_7),
    .I3(n379_12) 
);
defparam n134_s8.INIT=16'hAAAC;
  LUT4 n137_s7 (
    .F(n137_10),
    .I0(w_t12_display_color[0]),
    .I1(w_g4567_display_color[0]),
    .I2(reg_screen_mode_3),
    .I3(n136_7) 
);
defparam n137_s7.INIT=16'hCAAA;
  LUT4 n136_s6 (
    .F(n136_10),
    .I0(w_t12_display_color[1]),
    .I1(w_g4567_display_color[1]),
    .I2(reg_screen_mode_3),
    .I3(n136_7) 
);
defparam n136_s6.INIT=16'hCAAA;
  LUT4 n135_s6 (
    .F(n135_10),
    .I0(w_t12_display_color[2]),
    .I1(w_g4567_display_color[2]),
    .I2(reg_screen_mode_3),
    .I3(n136_7) 
);
defparam n135_s6.INIT=16'hCAAA;
  LUT4 n137_s6 (
    .F(n137_12),
    .I0(n209_4),
    .I1(n622_4),
    .I2(reg_screen_mode_3),
    .I3(n136_7) 
);
defparam n137_s6.INIT=16'h0111;
  LUT4 n134_s7 (
    .F(n134_11),
    .I0(w_t12_display_color[3]),
    .I1(w_g4567_display_color[3]),
    .I2(reg_screen_mode_3),
    .I3(n136_7) 
);
defparam n134_s7.INIT=16'hCAAA;
  LUT3 n147_s3 (
    .F(n147_9),
    .I0(reg_screen_mode_3),
    .I1(n136_7),
    .I2(ff_display_color_7_9) 
);
defparam n147_s3.INIT=8'h70;
  LUT3 n130_s2 (
    .F(n130_8),
    .I0(w_g4567_display_color[7]),
    .I1(reg_screen_mode_3),
    .I2(n136_7) 
);
defparam n130_s2.INIT=8'h80;
  LUT3 n131_s2 (
    .F(n131_8),
    .I0(w_g4567_display_color[6]),
    .I1(reg_screen_mode_3),
    .I2(n136_7) 
);
defparam n131_s2.INIT=8'h80;
  LUT3 n132_s2 (
    .F(n132_8),
    .I0(w_g4567_display_color[5]),
    .I1(reg_screen_mode_3),
    .I2(n136_7) 
);
defparam n132_s2.INIT=8'h80;
  LUT3 n133_s2 (
    .F(n133_8),
    .I0(w_g4567_display_color[4]),
    .I1(reg_screen_mode_3),
    .I2(n136_7) 
);
defparam n133_s2.INIT=8'h80;
  LUT3 ff_display_color_7_s7 (
    .F(ff_display_color_7_14),
    .I0(reg_screen_mode_3),
    .I1(n136_7),
    .I2(ff_display_color_7_9) 
);
defparam ff_display_color_7_s7.INIT=8'hF8;
  LUT4 n354_s2 (
    .F(n354_6),
    .I0(n354_4),
    .I1(ff_display_color256[0]),
    .I2(reg_screen_mode_3),
    .I3(n136_7) 
);
defparam n354_s2.INIT=16'hCAAA;
  LUT4 n350_s1 (
    .F(n350_5),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[0]),
    .I2(reg_screen_mode_3),
    .I3(n136_7) 
);
defparam n350_s1.INIT=16'hCAAA;
  LUT4 n349_s1 (
    .F(n349_5),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode_3),
    .I3(n136_7) 
);
defparam n349_s1.INIT=16'hCAAA;
  LUT4 n348_s1 (
    .F(n348_5),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[1]),
    .I2(reg_screen_mode_3),
    .I3(n136_7) 
);
defparam n348_s1.INIT=16'hACCC;
  LUT4 n347_s1 (
    .F(n347_5),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode_3),
    .I3(n136_7) 
);
defparam n347_s1.INIT=16'hCAAA;
  LUT4 w_display_b_0_s1 (
    .F(w_display_b[0]),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[0]),
    .I2(reg_screen_mode_3),
    .I3(n136_7) 
);
defparam w_display_b_0_s1.INIT=16'hACCC;
  LUT4 w_display_b_1_s1 (
    .F(w_display_b[1]),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[1]),
    .I2(reg_screen_mode_3),
    .I3(n136_7) 
);
defparam w_display_b_1_s1.INIT=16'hACCC;
  LUT4 w_display_g_0_s1 (
    .F(w_display_g[0]),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(reg_screen_mode_3),
    .I3(n136_7) 
);
defparam w_display_g_0_s1.INIT=16'hACCC;
  LUT4 w_display_g_1_s1 (
    .F(w_display_g[1]),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(reg_screen_mode_3),
    .I3(n136_7) 
);
defparam w_display_g_1_s1.INIT=16'hACCC;
  LUT4 w_display_g_2_s1 (
    .F(w_display_g[2]),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(reg_screen_mode_3),
    .I3(n136_7) 
);
defparam w_display_g_2_s1.INIT=16'hACCC;
  LUT4 w_display_r_0_s1 (
    .F(w_display_r[0]),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(reg_screen_mode_3),
    .I3(n136_7) 
);
defparam w_display_r_0_s1.INIT=16'hACCC;
  LUT4 w_display_r_1_s1 (
    .F(w_display_r[1]),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(reg_screen_mode_3),
    .I3(n136_7) 
);
defparam w_display_r_1_s1.INIT=16'hACCC;
  LUT4 w_display_r_2_s1 (
    .F(w_display_r[2]),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(reg_screen_mode_3),
    .I3(n136_7) 
);
defparam w_display_r_2_s1.INIT=16'hACCC;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk42m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n147_9),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(ff_display_color[7]),
    .CLK(clk42m),
    .CE(n171_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(ff_display_color[6]),
    .CLK(clk42m),
    .CE(n171_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(ff_display_color[5]),
    .CLK(clk42m),
    .CE(n171_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(ff_display_color[4]),
    .CLK(clk42m),
    .CE(n171_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(ff_display_color[3]),
    .CLK(clk42m),
    .CE(n171_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(ff_display_color[2]),
    .CLK(clk42m),
    .CE(n171_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(ff_display_color[1]),
    .CLK(clk42m),
    .CE(n171_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(ff_display_color[0]),
    .CLK(clk42m),
    .CE(n171_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r_7),
    .D(w_display_r[2]),
    .CLK(clk42m),
    .CE(n277_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r_6),
    .D(w_display_r[1]),
    .CLK(clk42m),
    .CE(n277_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r_5),
    .D(w_display_r[0]),
    .CLK(clk42m),
    .CE(n277_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r_1),
    .D(n284_13),
    .CLK(clk42m),
    .CE(n277_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r_0),
    .D(n285_13),
    .CLK(clk42m),
    .CE(n277_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g_7),
    .D(w_display_g[2]),
    .CLK(clk42m),
    .CE(n277_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g_6),
    .D(w_display_g[1]),
    .CLK(clk42m),
    .CE(n277_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g_5),
    .D(w_display_g[0]),
    .CLK(clk42m),
    .CE(n277_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g_1),
    .D(n292_13),
    .CLK(clk42m),
    .CE(n277_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g_0),
    .D(n293_13),
    .CLK(clk42m),
    .CE(n277_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n347_5),
    .CLK(clk42m),
    .CE(n277_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n348_5),
    .CLK(clk42m),
    .CE(n277_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n349_5),
    .CLK(clk42m),
    .CE(n277_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n350_5),
    .CLK(clk42m),
    .CE(n277_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(w_display_b[1]),
    .CLK(clk42m),
    .CE(n277_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(w_display_b[0]),
    .CLK(clk42m),
    .CE(n277_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n353_3),
    .CLK(clk42m),
    .CE(n277_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n354_6),
    .CLK(clk42m),
    .CE(n277_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n130_8),
    .CLK(clk42m),
    .CE(ff_display_color_7_14),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n131_8),
    .CLK(clk42m),
    .CE(ff_display_color_7_14),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n132_8),
    .CLK(clk42m),
    .CE(ff_display_color_7_14),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n133_8),
    .CLK(clk42m),
    .CE(ff_display_color_7_14),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n134_5),
    .CLK(clk42m),
    .CE(ff_display_color_7_14),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n135_5),
    .CLK(clk42m),
    .CE(ff_display_color_7_14),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n136_5),
    .CLK(clk42m),
    .CE(ff_display_color_7_14),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n137_5),
    .CLK(clk42m),
    .CE(ff_display_color_7_14),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk42m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk42m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  MUX2_LUT5 n134_s3 (
    .O(n134_5),
    .I0(n134_11),
    .I1(n118_7),
    .S0(n137_12) 
);
  MUX2_LUT5 n135_s3 (
    .O(n135_5),
    .I0(n135_10),
    .I1(n119_6),
    .S0(n137_12) 
);
  MUX2_LUT5 n136_s3 (
    .O(n136_5),
    .I0(n136_10),
    .I1(n120_6),
    .S0(n137_12) 
);
  MUX2_LUT5 n137_s3 (
    .O(n137_5),
    .I0(n137_10),
    .I1(n121_6),
    .S0(n137_12) 
);
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk42m(clk42m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_2),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  clk42m,
  w_even_we,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_even_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_h_count,
  w_v_count,
  w_even_q
)
;
input clk42m;
input w_even_we;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_even_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [10:10] w_h_count;
input [1:1] w_v_count;
output [23:0] w_even_q;
wire ff_q_0_135;
wire ff_q_0_117;
wire [23:0] ff_q;
wire [23:0] ff_q_b;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT2 ff_q_0_s124 (
    .F(ff_q_0_135),
    .I0(w_h_count[10]),
    .I1(w_v_count[1]) 
);
defparam ff_q_0_s124.INIT=4'hB;
  LUT2 ff_q_23_s4 (
    .F(ff_q[23]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[23]) 
);
defparam ff_q_23_s4.INIT=4'h4;
  LUT2 ff_q_22_s4 (
    .F(ff_q[22]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[22]) 
);
defparam ff_q_22_s4.INIT=4'h4;
  LUT2 ff_q_21_s4 (
    .F(ff_q[21]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[21]) 
);
defparam ff_q_21_s4.INIT=4'h4;
  LUT2 ff_q_20_s4 (
    .F(ff_q[20]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[20]) 
);
defparam ff_q_20_s4.INIT=4'h4;
  LUT2 ff_q_19_s4 (
    .F(ff_q[19]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[19]) 
);
defparam ff_q_19_s4.INIT=4'h4;
  LUT2 ff_q_18_s4 (
    .F(ff_q[18]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[18]) 
);
defparam ff_q_18_s4.INIT=4'h4;
  LUT2 ff_q_17_s4 (
    .F(ff_q[17]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[17]) 
);
defparam ff_q_17_s4.INIT=4'h4;
  LUT2 ff_q_16_s31 (
    .F(ff_q[16]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[16]) 
);
defparam ff_q_16_s31.INIT=4'h4;
  LUT2 ff_q_15_s4 (
    .F(ff_q[15]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[15]) 
);
defparam ff_q_15_s4.INIT=4'h4;
  LUT2 ff_q_14_s4 (
    .F(ff_q[14]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[14]) 
);
defparam ff_q_14_s4.INIT=4'h4;
  LUT2 ff_q_13_s4 (
    .F(ff_q[13]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[13]) 
);
defparam ff_q_13_s4.INIT=4'h4;
  LUT2 ff_q_12_s4 (
    .F(ff_q[12]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[12]) 
);
defparam ff_q_12_s4.INIT=4'h4;
  LUT2 ff_q_11_s4 (
    .F(ff_q[11]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[11]) 
);
defparam ff_q_11_s4.INIT=4'h4;
  LUT2 ff_q_10_s4 (
    .F(ff_q[10]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[10]) 
);
defparam ff_q_10_s4.INIT=4'h4;
  LUT2 ff_q_9_s4 (
    .F(ff_q[9]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[9]) 
);
defparam ff_q_9_s4.INIT=4'h4;
  LUT2 ff_q_8_s4 (
    .F(ff_q[8]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[8]) 
);
defparam ff_q_8_s4.INIT=4'h4;
  LUT2 ff_q_7_s4 (
    .F(ff_q[7]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[7]) 
);
defparam ff_q_7_s4.INIT=4'h4;
  LUT2 ff_q_6_s4 (
    .F(ff_q[6]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[6]) 
);
defparam ff_q_6_s4.INIT=4'h4;
  LUT2 ff_q_5_s4 (
    .F(ff_q[5]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[5]) 
);
defparam ff_q_5_s4.INIT=4'h4;
  LUT2 ff_q_4_s4 (
    .F(ff_q[4]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[4]) 
);
defparam ff_q_4_s4.INIT=4'h4;
  LUT2 ff_q_3_s4 (
    .F(ff_q[3]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[3]) 
);
defparam ff_q_3_s4.INIT=4'h4;
  LUT2 ff_q_2_s4 (
    .F(ff_q[2]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[2]) 
);
defparam ff_q_2_s4.INIT=4'h4;
  LUT2 ff_q_1_s4 (
    .F(ff_q[1]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[1]) 
);
defparam ff_q_1_s4.INIT=4'h4;
  LUT2 ff_q_0_s125 (
    .F(ff_q[0]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[0]) 
);
defparam ff_q_0_s125.INIT=4'h4;
  DFF ff_q_out_23_s0 (
    .Q(w_even_q[23]),
    .D(ff_q[23]),
    .CLK(clk42m) 
);
  DFF ff_q_out_22_s0 (
    .Q(w_even_q[22]),
    .D(ff_q[22]),
    .CLK(clk42m) 
);
  DFF ff_q_out_21_s0 (
    .Q(w_even_q[21]),
    .D(ff_q[21]),
    .CLK(clk42m) 
);
  DFF ff_q_out_20_s0 (
    .Q(w_even_q[20]),
    .D(ff_q[20]),
    .CLK(clk42m) 
);
  DFF ff_q_out_19_s0 (
    .Q(w_even_q[19]),
    .D(ff_q[19]),
    .CLK(clk42m) 
);
  DFF ff_q_out_18_s0 (
    .Q(w_even_q[18]),
    .D(ff_q[18]),
    .CLK(clk42m) 
);
  DFF ff_q_out_17_s0 (
    .Q(w_even_q[17]),
    .D(ff_q[17]),
    .CLK(clk42m) 
);
  DFF ff_q_out_16_s0 (
    .Q(w_even_q[16]),
    .D(ff_q[16]),
    .CLK(clk42m) 
);
  DFF ff_q_out_15_s0 (
    .Q(w_even_q[15]),
    .D(ff_q[15]),
    .CLK(clk42m) 
);
  DFF ff_q_out_14_s0 (
    .Q(w_even_q[14]),
    .D(ff_q[14]),
    .CLK(clk42m) 
);
  DFF ff_q_out_13_s0 (
    .Q(w_even_q[13]),
    .D(ff_q[13]),
    .CLK(clk42m) 
);
  DFF ff_q_out_12_s0 (
    .Q(w_even_q[12]),
    .D(ff_q[12]),
    .CLK(clk42m) 
);
  DFF ff_q_out_11_s0 (
    .Q(w_even_q[11]),
    .D(ff_q[11]),
    .CLK(clk42m) 
);
  DFF ff_q_out_10_s0 (
    .Q(w_even_q[10]),
    .D(ff_q[10]),
    .CLK(clk42m) 
);
  DFF ff_q_out_9_s0 (
    .Q(w_even_q[9]),
    .D(ff_q[9]),
    .CLK(clk42m) 
);
  DFF ff_q_out_8_s0 (
    .Q(w_even_q[8]),
    .D(ff_q[8]),
    .CLK(clk42m) 
);
  DFF ff_q_out_7_s0 (
    .Q(w_even_q[7]),
    .D(ff_q[7]),
    .CLK(clk42m) 
);
  DFF ff_q_out_6_s0 (
    .Q(w_even_q[6]),
    .D(ff_q[6]),
    .CLK(clk42m) 
);
  DFF ff_q_out_5_s0 (
    .Q(w_even_q[5]),
    .D(ff_q[5]),
    .CLK(clk42m) 
);
  DFF ff_q_out_4_s0 (
    .Q(w_even_q[4]),
    .D(ff_q[4]),
    .CLK(clk42m) 
);
  DFF ff_q_out_3_s0 (
    .Q(w_even_q[3]),
    .D(ff_q[3]),
    .CLK(clk42m) 
);
  DFF ff_q_out_2_s0 (
    .Q(w_even_q[2]),
    .D(ff_q[2]),
    .CLK(clk42m) 
);
  DFF ff_q_out_1_s0 (
    .Q(w_even_q[1]),
    .D(ff_q[1]),
    .CLK(clk42m) 
);
  DFF ff_q_out_0_s0 (
    .Q(w_even_q[0]),
    .D(ff_q[0]),
    .CLK(clk42m) 
);
  DFF ff_q_0_s107 (
    .Q(ff_q_0_117),
    .D(ff_q_0_135),
    .CLK(clk42m) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],ff_q_b[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],ff_q_b[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  clk42m,
  w_odd_we,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_odd_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_h_count,
  w_v_count,
  w_odd_q
)
;
input clk42m;
input w_odd_we;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_odd_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [10:10] w_h_count;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_q_0_135;
wire ff_q_0_117;
wire [23:0] ff_q;
wire [23:0] ff_q_b;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT2 ff_q_0_s124 (
    .F(ff_q_0_135),
    .I0(w_h_count[10]),
    .I1(w_v_count[1]) 
);
defparam ff_q_0_s124.INIT=4'hE;
  LUT2 ff_q_23_s4 (
    .F(ff_q[23]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[23]) 
);
defparam ff_q_23_s4.INIT=4'h4;
  LUT2 ff_q_22_s4 (
    .F(ff_q[22]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[22]) 
);
defparam ff_q_22_s4.INIT=4'h4;
  LUT2 ff_q_21_s4 (
    .F(ff_q[21]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[21]) 
);
defparam ff_q_21_s4.INIT=4'h4;
  LUT2 ff_q_20_s4 (
    .F(ff_q[20]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[20]) 
);
defparam ff_q_20_s4.INIT=4'h4;
  LUT2 ff_q_19_s4 (
    .F(ff_q[19]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[19]) 
);
defparam ff_q_19_s4.INIT=4'h4;
  LUT2 ff_q_18_s4 (
    .F(ff_q[18]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[18]) 
);
defparam ff_q_18_s4.INIT=4'h4;
  LUT2 ff_q_17_s4 (
    .F(ff_q[17]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[17]) 
);
defparam ff_q_17_s4.INIT=4'h4;
  LUT2 ff_q_16_s31 (
    .F(ff_q[16]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[16]) 
);
defparam ff_q_16_s31.INIT=4'h4;
  LUT2 ff_q_15_s4 (
    .F(ff_q[15]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[15]) 
);
defparam ff_q_15_s4.INIT=4'h4;
  LUT2 ff_q_14_s4 (
    .F(ff_q[14]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[14]) 
);
defparam ff_q_14_s4.INIT=4'h4;
  LUT2 ff_q_13_s4 (
    .F(ff_q[13]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[13]) 
);
defparam ff_q_13_s4.INIT=4'h4;
  LUT2 ff_q_12_s4 (
    .F(ff_q[12]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[12]) 
);
defparam ff_q_12_s4.INIT=4'h4;
  LUT2 ff_q_11_s4 (
    .F(ff_q[11]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[11]) 
);
defparam ff_q_11_s4.INIT=4'h4;
  LUT2 ff_q_10_s4 (
    .F(ff_q[10]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[10]) 
);
defparam ff_q_10_s4.INIT=4'h4;
  LUT2 ff_q_9_s4 (
    .F(ff_q[9]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[9]) 
);
defparam ff_q_9_s4.INIT=4'h4;
  LUT2 ff_q_8_s4 (
    .F(ff_q[8]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[8]) 
);
defparam ff_q_8_s4.INIT=4'h4;
  LUT2 ff_q_7_s4 (
    .F(ff_q[7]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[7]) 
);
defparam ff_q_7_s4.INIT=4'h4;
  LUT2 ff_q_6_s4 (
    .F(ff_q[6]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[6]) 
);
defparam ff_q_6_s4.INIT=4'h4;
  LUT2 ff_q_5_s4 (
    .F(ff_q[5]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[5]) 
);
defparam ff_q_5_s4.INIT=4'h4;
  LUT2 ff_q_4_s4 (
    .F(ff_q[4]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[4]) 
);
defparam ff_q_4_s4.INIT=4'h4;
  LUT2 ff_q_3_s4 (
    .F(ff_q[3]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[3]) 
);
defparam ff_q_3_s4.INIT=4'h4;
  LUT2 ff_q_2_s4 (
    .F(ff_q[2]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[2]) 
);
defparam ff_q_2_s4.INIT=4'h4;
  LUT2 ff_q_1_s4 (
    .F(ff_q[1]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[1]) 
);
defparam ff_q_1_s4.INIT=4'h4;
  LUT2 ff_q_0_s125 (
    .F(ff_q[0]),
    .I0(ff_q_0_117),
    .I1(ff_q_b[0]) 
);
defparam ff_q_0_s125.INIT=4'h4;
  DFF ff_q_out_23_s0 (
    .Q(w_odd_q[23]),
    .D(ff_q[23]),
    .CLK(clk42m) 
);
  DFF ff_q_out_22_s0 (
    .Q(w_odd_q[22]),
    .D(ff_q[22]),
    .CLK(clk42m) 
);
  DFF ff_q_out_21_s0 (
    .Q(w_odd_q[21]),
    .D(ff_q[21]),
    .CLK(clk42m) 
);
  DFF ff_q_out_20_s0 (
    .Q(w_odd_q[20]),
    .D(ff_q[20]),
    .CLK(clk42m) 
);
  DFF ff_q_out_19_s0 (
    .Q(w_odd_q[19]),
    .D(ff_q[19]),
    .CLK(clk42m) 
);
  DFF ff_q_out_18_s0 (
    .Q(w_odd_q[18]),
    .D(ff_q[18]),
    .CLK(clk42m) 
);
  DFF ff_q_out_17_s0 (
    .Q(w_odd_q[17]),
    .D(ff_q[17]),
    .CLK(clk42m) 
);
  DFF ff_q_out_16_s0 (
    .Q(w_odd_q[16]),
    .D(ff_q[16]),
    .CLK(clk42m) 
);
  DFF ff_q_out_15_s0 (
    .Q(w_odd_q[15]),
    .D(ff_q[15]),
    .CLK(clk42m) 
);
  DFF ff_q_out_14_s0 (
    .Q(w_odd_q[14]),
    .D(ff_q[14]),
    .CLK(clk42m) 
);
  DFF ff_q_out_13_s0 (
    .Q(w_odd_q[13]),
    .D(ff_q[13]),
    .CLK(clk42m) 
);
  DFF ff_q_out_12_s0 (
    .Q(w_odd_q[12]),
    .D(ff_q[12]),
    .CLK(clk42m) 
);
  DFF ff_q_out_11_s0 (
    .Q(w_odd_q[11]),
    .D(ff_q[11]),
    .CLK(clk42m) 
);
  DFF ff_q_out_10_s0 (
    .Q(w_odd_q[10]),
    .D(ff_q[10]),
    .CLK(clk42m) 
);
  DFF ff_q_out_9_s0 (
    .Q(w_odd_q[9]),
    .D(ff_q[9]),
    .CLK(clk42m) 
);
  DFF ff_q_out_8_s0 (
    .Q(w_odd_q[8]),
    .D(ff_q[8]),
    .CLK(clk42m) 
);
  DFF ff_q_out_7_s0 (
    .Q(w_odd_q[7]),
    .D(ff_q[7]),
    .CLK(clk42m) 
);
  DFF ff_q_out_6_s0 (
    .Q(w_odd_q[6]),
    .D(ff_q[6]),
    .CLK(clk42m) 
);
  DFF ff_q_out_5_s0 (
    .Q(w_odd_q[5]),
    .D(ff_q[5]),
    .CLK(clk42m) 
);
  DFF ff_q_out_4_s0 (
    .Q(w_odd_q[4]),
    .D(ff_q[4]),
    .CLK(clk42m) 
);
  DFF ff_q_out_3_s0 (
    .Q(w_odd_q[3]),
    .D(ff_q[3]),
    .CLK(clk42m) 
);
  DFF ff_q_out_2_s0 (
    .Q(w_odd_q[2]),
    .D(ff_q[2]),
    .CLK(clk42m) 
);
  DFF ff_q_out_1_s0 (
    .Q(w_odd_q[1]),
    .D(ff_q[1]),
    .CLK(clk42m) 
);
  DFF ff_q_out_0_s0 (
    .Q(w_odd_q[0]),
    .D(ff_q[0]),
    .CLK(clk42m) 
);
  DFF ff_q_0_s107 (
    .Q(ff_q_0_117),
    .D(ff_q_0_135),
    .CLK(clk42m) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],ff_q_b[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],ff_q_b[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  clk42m,
  w_h_count,
  w_v_count,
  ff_half_count,
  w_screen_pos_x_Z,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_even_address_8_7,
  w_even_address_7_7,
  w_even_address_6_7,
  w_even_address_5_7,
  w_even_we_5,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input clk42m;
input [10:0] w_h_count;
input [1:1] w_v_count;
input [11:6] ff_half_count;
input [5:2] w_screen_pos_x_Z;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
output w_even_address_8_7;
output w_even_address_7_7;
output w_even_address_6_7;
output w_even_address_5_7;
output w_even_we_5;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_we;
wire w_odd_we;
wire w_even_address_9_7;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_even_address_9_7),
    .I1(w_h_count[9]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_even_address_7_7),
    .I1(w_h_count[7]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hC5;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_even_address_6_7),
    .I1(w_h_count[6]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hC5;
  LUT3 w_even_address_4_s4 (
    .F(w_even_address[4]),
    .I0(ff_half_count[6]),
    .I1(w_h_count[4]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s4.INIT=8'hC5;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_h_count[3]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count[1]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_h_count[0]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT4 w_even_we_s1 (
    .F(w_even_we),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(w_even_we_5),
    .I3(w_v_count[1]) 
);
defparam w_even_we_s1.INIT=16'h00EF;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_even_address_9_7),
    .I1(w_h_count[9]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_even_address_7_7),
    .I1(w_h_count[7]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'h5C;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_even_address_6_7),
    .I1(w_h_count[6]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'h5C;
  LUT3 w_odd_address_4_s4 (
    .F(w_odd_address[4]),
    .I0(ff_half_count[6]),
    .I1(w_h_count[4]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s4.INIT=8'h5C;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_h_count[3]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count[1]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_h_count[0]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT4 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(w_even_we_5),
    .I3(w_v_count[1]) 
);
defparam w_odd_we_s0.INIT=16'hEF00;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT3 w_even_address_9_s4 (
    .F(w_even_address_9_7),
    .I0(ff_half_count[10]),
    .I1(w_even_we_5),
    .I2(ff_half_count[11]) 
);
defparam w_even_address_9_s4.INIT=8'hB4;
  LUT2 w_even_address_8_s4 (
    .F(w_even_address_8_7),
    .I0(ff_half_count[10]),
    .I1(w_even_we_5) 
);
defparam w_even_address_8_s4.INIT=4'h6;
  LUT4 w_even_address_7_s4 (
    .F(w_even_address_7_7),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[9]) 
);
defparam w_even_address_7_s4.INIT=16'h1FE0;
  LUT3 w_even_address_6_s4 (
    .F(w_even_address_6_7),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[8]) 
);
defparam w_even_address_6_s4.INIT=8'hE1;
  LUT2 w_even_address_5_s4 (
    .F(w_even_address_5_7),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]) 
);
defparam w_even_address_5_s4.INIT=4'h6;
  LUT4 w_even_we_s2 (
    .F(w_even_we_5),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[6]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[9]) 
);
defparam w_even_we_s2.INIT=16'h001F;
  LUT4 w_odd_address_5_s4 (
    .F(w_odd_address[5]),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(w_h_count[5]),
    .I3(w_v_count[1]) 
);
defparam w_odd_address_5_s4.INIT=16'h99F0;
  LUT4 w_even_address_5_s5 (
    .F(w_even_address[5]),
    .I0(ff_half_count[6]),
    .I1(ff_half_count[7]),
    .I2(w_h_count[5]),
    .I3(w_v_count[1]) 
);
defparam w_even_address_5_s5.INIT=16'hF099;
  LUT4 w_odd_address_8_s4 (
    .F(w_odd_address[8]),
    .I0(ff_half_count[10]),
    .I1(w_even_we_5),
    .I2(w_h_count[8]),
    .I3(w_v_count[1]) 
);
defparam w_odd_address_8_s4.INIT=16'h66F0;
  LUT4 w_even_address_8_s5 (
    .F(w_even_address[8]),
    .I0(ff_half_count[10]),
    .I1(w_even_we_5),
    .I2(w_h_count[8]),
    .I3(w_v_count[1]) 
);
defparam w_even_address_8_s5.INIT=16'hF066;
  vdp_upscan_line_buffer u_even_line_buffer (
    .clk42m(clk42m),
    .w_even_we(w_even_we),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_h_count(w_h_count[10]),
    .w_v_count(w_v_count[1]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .clk42m(clk42m),
    .w_odd_we(w_odd_we),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_h_count(w_h_count[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk42m,
  n88,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e
)
;
input clk42m;
input n88;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire ff_q_22_9;
wire ff_q_21_9;
wire ff_q_20_9;
wire ff_q_19_9;
wire ff_q_18_9;
wire ff_q_17_9;
wire ff_q_16_9;
wire ff_q_15_9;
wire ff_q_14_9;
wire ff_q_13_9;
wire ff_q_12_9;
wire ff_q_11_9;
wire ff_q_10_9;
wire ff_q_9_9;
wire ff_q_8_9;
wire ff_q_7_9;
wire ff_q_6_9;
wire ff_q_5_9;
wire ff_q_4_9;
wire ff_q_3_9;
wire ff_q_2_9;
wire ff_q_1_9;
wire ff_q_0_9;
wire ff_q_23_9;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk42m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk42m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk42m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk42m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk42m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk42m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk42m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk42m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk42m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk42m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk42m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk42m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk42m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk42m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk42m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk42m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk42m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk42m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk42m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk42m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk42m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk42m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk42m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk42m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_22_9) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_21_9) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_20_9) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_19_9) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_18_9) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_17_9) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_16_9) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_15_9) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_14_9) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_13_9) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_12_9) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_11_9) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_10_9) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_9_9) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_8_9) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_7_9) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_6_9) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_5_9) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_4_9) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_3_9) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_2_9) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_1_9) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_0_9) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_23_9) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n79,n80,n81,n82,n83,n84,n85,n86,n87,n88,GND,GND,GND,GND}),
    .CLKA(clk42m),
    .CLKB(clk42m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n79,n80,n81,n82,n83,n84,n85,n86,n87,n88,GND,GND,GND,GND}),
    .CLKA(clk42m),
    .CLKB(clk42m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  INV ff_q_22_s4 (
    .O(ff_q_22_9),
    .I(n7_1) 
);
  INV ff_q_21_s4 (
    .O(ff_q_21_9),
    .I(n8_1) 
);
  INV ff_q_20_s4 (
    .O(ff_q_20_9),
    .I(n9_1) 
);
  INV ff_q_19_s4 (
    .O(ff_q_19_9),
    .I(n10_1) 
);
  INV ff_q_18_s4 (
    .O(ff_q_18_9),
    .I(n11_1) 
);
  INV ff_q_17_s4 (
    .O(ff_q_17_9),
    .I(n12_1) 
);
  INV ff_q_16_s4 (
    .O(ff_q_16_9),
    .I(n13_1) 
);
  INV ff_q_15_s4 (
    .O(ff_q_15_9),
    .I(n14_1) 
);
  INV ff_q_14_s4 (
    .O(ff_q_14_9),
    .I(n15_1) 
);
  INV ff_q_13_s4 (
    .O(ff_q_13_9),
    .I(n16_1) 
);
  INV ff_q_12_s4 (
    .O(ff_q_12_9),
    .I(n17_1) 
);
  INV ff_q_11_s4 (
    .O(ff_q_11_9),
    .I(n18_1) 
);
  INV ff_q_10_s4 (
    .O(ff_q_10_9),
    .I(n19_1) 
);
  INV ff_q_9_s4 (
    .O(ff_q_9_9),
    .I(n20_1) 
);
  INV ff_q_8_s4 (
    .O(ff_q_8_9),
    .I(n21_1) 
);
  INV ff_q_7_s4 (
    .O(ff_q_7_9),
    .I(n22_1) 
);
  INV ff_q_6_s4 (
    .O(ff_q_6_9),
    .I(n23_1) 
);
  INV ff_q_5_s4 (
    .O(ff_q_5_9),
    .I(n24_1) 
);
  INV ff_q_4_s4 (
    .O(ff_q_4_9),
    .I(n25_1) 
);
  INV ff_q_3_s4 (
    .O(ff_q_3_9),
    .I(n26_1) 
);
  INV ff_q_2_s4 (
    .O(ff_q_2_9),
    .I(n27_1) 
);
  INV ff_q_1_s4 (
    .O(ff_q_1_9),
    .I(n28_1) 
);
  INV ff_q_0_s4 (
    .O(ff_q_0_9),
    .I(n29_1) 
);
  INV ff_q_23_s4 (
    .O(ff_q_23_9),
    .I(n6_2) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk42m,
  n100,
  n99,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  out_o
)
;
input clk42m;
input n100;
input n99;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
output [23:0] out_o;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire ff_q_22_9;
wire ff_q_21_9;
wire ff_q_20_9;
wire ff_q_19_9;
wire ff_q_18_9;
wire ff_q_17_9;
wire ff_q_16_9;
wire ff_q_15_9;
wire ff_q_14_9;
wire ff_q_13_9;
wire ff_q_12_9;
wire ff_q_11_9;
wire ff_q_10_9;
wire ff_q_9_9;
wire ff_q_8_9;
wire ff_q_7_9;
wire ff_q_6_9;
wire ff_q_5_9;
wire ff_q_4_9;
wire ff_q_3_9;
wire ff_q_2_9;
wire ff_q_1_9;
wire ff_q_0_9;
wire ff_q_23_9;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk42m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk42m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk42m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk42m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk42m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk42m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk42m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk42m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk42m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk42m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk42m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk42m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk42m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk42m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk42m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk42m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk42m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk42m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk42m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk42m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk42m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk42m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk42m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk42m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_22_9) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_21_9) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_20_9) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_19_9) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_18_9) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_17_9) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_16_9) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_15_9) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_14_9) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_13_9) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_12_9) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_11_9) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_10_9) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_9_9) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_8_9) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_7_9) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_6_9) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_5_9) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_4_9) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_3_9) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_2_9) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_1_9) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_0_9) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk42m),
    .RESET(ff_q_23_9) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n91,n92,n93,n94,n95,n96,n97,n98,n99,n100,GND,GND,GND,GND}),
    .CLKA(clk42m),
    .CLKB(clk42m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n91,n92,n93,n94,n95,n96,n97,n98,n99,n100,GND,GND,GND,GND}),
    .CLKA(clk42m),
    .CLKB(clk42m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  INV ff_q_22_s4 (
    .O(ff_q_22_9),
    .I(n7_1) 
);
  INV ff_q_21_s4 (
    .O(ff_q_21_9),
    .I(n8_1) 
);
  INV ff_q_20_s4 (
    .O(ff_q_20_9),
    .I(n9_1) 
);
  INV ff_q_19_s4 (
    .O(ff_q_19_9),
    .I(n10_1) 
);
  INV ff_q_18_s4 (
    .O(ff_q_18_9),
    .I(n11_1) 
);
  INV ff_q_17_s4 (
    .O(ff_q_17_9),
    .I(n12_1) 
);
  INV ff_q_16_s4 (
    .O(ff_q_16_9),
    .I(n13_1) 
);
  INV ff_q_15_s4 (
    .O(ff_q_15_9),
    .I(n14_1) 
);
  INV ff_q_14_s4 (
    .O(ff_q_14_9),
    .I(n15_1) 
);
  INV ff_q_13_s4 (
    .O(ff_q_13_9),
    .I(n16_1) 
);
  INV ff_q_12_s4 (
    .O(ff_q_12_9),
    .I(n17_1) 
);
  INV ff_q_11_s4 (
    .O(ff_q_11_9),
    .I(n18_1) 
);
  INV ff_q_10_s4 (
    .O(ff_q_10_9),
    .I(n19_1) 
);
  INV ff_q_9_s4 (
    .O(ff_q_9_9),
    .I(n20_1) 
);
  INV ff_q_8_s4 (
    .O(ff_q_8_9),
    .I(n21_1) 
);
  INV ff_q_7_s4 (
    .O(ff_q_7_9),
    .I(n22_1) 
);
  INV ff_q_6_s4 (
    .O(ff_q_6_9),
    .I(n23_1) 
);
  INV ff_q_5_s4 (
    .O(ff_q_5_9),
    .I(n24_1) 
);
  INV ff_q_4_s4 (
    .O(ff_q_4_9),
    .I(n25_1) 
);
  INV ff_q_3_s4 (
    .O(ff_q_3_9),
    .I(n26_1) 
);
  INV ff_q_2_s4 (
    .O(ff_q_2_9),
    .I(n27_1) 
);
  INV ff_q_1_s4 (
    .O(ff_q_1_9),
    .I(n28_1) 
);
  INV ff_q_0_s4 (
    .O(ff_q_0_9),
    .I(n29_1) 
);
  INV ff_q_23_s4 (
    .O(ff_q_23_9),
    .I(n6_2) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk42m,
  w_gain_7_5,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk42m;
input w_gain_7_5;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [10:0] w_h_count;
input [9:0] ff_x_position_r;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n88;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n99;
wire n100;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire n171_3;
wire n172_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire n78_5;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[1]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n88_s1 (
    .F(n88),
    .I0(w_h_count[0]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n88_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n99_s1 (
    .F(n99),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[1]),
    .I2(w_v_count[0]) 
);
defparam n99_s1.INIT=8'hCA;
  LUT3 n100_s1 (
    .F(n100),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[0]),
    .I2(w_v_count[0]) 
);
defparam n100_s1.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  LUT3 n171_s0 (
    .F(n171_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n171_s0.INIT=8'hCA;
  LUT3 n172_s0 (
    .F(n172_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n172_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk42m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk42m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk42m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk42m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk42m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk42m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk42m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk42m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk42m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk42m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk42m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk42m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk42m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk42m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk42m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk42m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk42m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk42m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk42m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk42m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk42m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk42m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk42m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk42m) 
);
  DFFR ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n78_5),
    .CLK(clk42m),
    .RESET(w_v_count[0]) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n79),
    .CLK(clk42m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n80),
    .CLK(clk42m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n81),
    .CLK(clk42m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n82),
    .CLK(clk42m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n83),
    .CLK(clk42m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n84),
    .CLK(clk42m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n85),
    .CLK(clk42m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n86),
    .CLK(clk42m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n87),
    .CLK(clk42m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n88),
    .CLK(clk42m) 
);
  DFFR ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(n78_5),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n91),
    .CLK(clk42m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n92),
    .CLK(clk42m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n93),
    .CLK(clk42m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n94),
    .CLK(clk42m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n95),
    .CLK(clk42m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n96),
    .CLK(clk42m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n97),
    .CLK(clk42m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n98),
    .CLK(clk42m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n99),
    .CLK(clk42m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n100),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n149_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n150_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n151_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n152_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n153_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n154_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n155_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n156_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n157_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n158_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n159_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n160_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n161_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n162_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n163_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n164_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n165_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n166_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n167_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n168_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n169_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n170_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n171_3),
    .CLK(clk42m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n172_3),
    .CLK(clk42m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk42m) 
);
  INV n78_s2 (
    .O(n78_5),
    .I(w_h_count[10]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk42m(clk42m),
    .n88(n88),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk42m(clk42m),
    .n100(n100),
    .n99(n99),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk42m,
  ff_tap1_r,
  ff_coeff1,
  ff_tap0_r,
  w_bilinear_r
)
;
input clk42m;
input [7:0] ff_tap1_r;
input [7:0] ff_coeff1;
input [7:0] ff_tap0_r;
output [7:0] w_bilinear_r;
wire n84_4;
wire n83_7;
wire n82_7;
wire n81_7;
wire n80_7;
wire n79_7;
wire n78_7;
wire n77_7;
wire n76_7;
wire n32_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [7:0] ff_tap1_delay;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT2 n84_s1 (
    .F(n84_4),
    .I0(w_add[10]),
    .I1(w_add[9]) 
);
defparam n84_s1.INIT=4'h4;
  LUT2 n83_s2 (
    .F(n83_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n83_s2.INIT=4'h4;
  LUT2 n82_s2 (
    .F(n82_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n82_s2.INIT=4'h4;
  LUT2 n81_s2 (
    .F(n81_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n81_s2.INIT=4'h4;
  LUT2 n80_s2 (
    .F(n80_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n80_s2.INIT=4'h4;
  LUT2 n79_s2 (
    .F(n79_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n79_s2.INIT=4'h4;
  LUT2 n78_s2 (
    .F(n78_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n78_s2.INIT=4'h4;
  LUT2 n77_s2 (
    .F(n77_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n77_s2.INIT=4'h4;
  LUT2 n76_s2 (
    .F(n76_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n76_s2.INIT=4'h4;
  DFF ff_tap1_delay_6_s0 (
    .Q(ff_tap1_delay[6]),
    .D(ff_tap1_r[6]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_r[5]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_r[4]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_r[3]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_r[2]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_r[1]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_r[0]),
    .CLK(clk42m) 
);
  DFFS ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n76_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n77_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n78_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n79_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n80_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n81_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n82_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n83_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFF ff_tap1_delay_7_s0 (
    .Q(ff_tap1_delay[7]),
    .D(ff_tap1_r[7]),
    .CLK(clk42m) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n32_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n32_s3 (
    .DOUT({w_sub[7:0],n32_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,ff_tap0_r[7:0]}),
    .B({GND,ff_tap1_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam n32_s3.ADD_SUB=1'b1;
defparam n32_s3.AREG=1'b0;
defparam n32_s3.BREG=1'b0;
defparam n32_s3.BSEL_MODE=1'b0;
defparam n32_s3.PADD_RESET_MODE="SYNC";
defparam n32_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk42m,
  ff_tap1_g,
  ff_coeff1,
  ff_tap0_g,
  w_bilinear_g
)
;
input clk42m;
input [7:0] ff_tap1_g;
input [7:0] ff_coeff1;
input [7:0] ff_tap0_g;
output [7:0] w_bilinear_g;
wire n84_4;
wire n83_7;
wire n82_7;
wire n81_7;
wire n80_7;
wire n79_7;
wire n78_7;
wire n77_7;
wire n76_7;
wire n32_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [7:0] ff_tap1_delay;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT2 n84_s1 (
    .F(n84_4),
    .I0(w_add[10]),
    .I1(w_add[9]) 
);
defparam n84_s1.INIT=4'h4;
  LUT2 n83_s2 (
    .F(n83_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n83_s2.INIT=4'h4;
  LUT2 n82_s2 (
    .F(n82_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n82_s2.INIT=4'h4;
  LUT2 n81_s2 (
    .F(n81_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n81_s2.INIT=4'h4;
  LUT2 n80_s2 (
    .F(n80_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n80_s2.INIT=4'h4;
  LUT2 n79_s2 (
    .F(n79_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n79_s2.INIT=4'h4;
  LUT2 n78_s2 (
    .F(n78_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n78_s2.INIT=4'h4;
  LUT2 n77_s2 (
    .F(n77_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n77_s2.INIT=4'h4;
  LUT2 n76_s2 (
    .F(n76_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n76_s2.INIT=4'h4;
  DFF ff_tap1_delay_6_s0 (
    .Q(ff_tap1_delay[6]),
    .D(ff_tap1_g[6]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_g[5]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_g[4]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_g[3]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_g[2]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_g[1]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_g[0]),
    .CLK(clk42m) 
);
  DFFS ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n76_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n77_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n78_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n79_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n80_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n81_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n82_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n83_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFF ff_tap1_delay_7_s0 (
    .Q(ff_tap1_delay[7]),
    .D(ff_tap1_g[7]),
    .CLK(clk42m) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n32_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n32_s3 (
    .DOUT({w_sub[7:0],n32_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,ff_tap0_g[7:0]}),
    .B({GND,ff_tap1_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam n32_s3.ADD_SUB=1'b1;
defparam n32_s3.AREG=1'b0;
defparam n32_s3.BREG=1'b0;
defparam n32_s3.BSEL_MODE=1'b0;
defparam n32_s3.PADD_RESET_MODE="SYNC";
defparam n32_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk42m,
  ff_tap1_b,
  ff_coeff1,
  ff_tap0_b,
  w_bilinear_b
)
;
input clk42m;
input [7:0] ff_tap1_b;
input [7:0] ff_coeff1;
input [7:0] ff_tap0_b;
output [7:0] w_bilinear_b;
wire n84_4;
wire n83_7;
wire n82_7;
wire n81_7;
wire n80_7;
wire n79_7;
wire n78_7;
wire n77_7;
wire n76_7;
wire n32_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [7:0] ff_tap1_delay;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT2 n84_s1 (
    .F(n84_4),
    .I0(w_add[10]),
    .I1(w_add[9]) 
);
defparam n84_s1.INIT=4'h4;
  LUT2 n83_s2 (
    .F(n83_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n83_s2.INIT=4'h4;
  LUT2 n82_s2 (
    .F(n82_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n82_s2.INIT=4'h4;
  LUT2 n81_s2 (
    .F(n81_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n81_s2.INIT=4'h4;
  LUT2 n80_s2 (
    .F(n80_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n80_s2.INIT=4'h4;
  LUT2 n79_s2 (
    .F(n79_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n79_s2.INIT=4'h4;
  LUT2 n78_s2 (
    .F(n78_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n78_s2.INIT=4'h4;
  LUT2 n77_s2 (
    .F(n77_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n77_s2.INIT=4'h4;
  LUT2 n76_s2 (
    .F(n76_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n76_s2.INIT=4'h4;
  DFF ff_tap1_delay_6_s0 (
    .Q(ff_tap1_delay[6]),
    .D(ff_tap1_b[6]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_b[5]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_b[4]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_b[3]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_b[2]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_b[1]),
    .CLK(clk42m) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_b[0]),
    .CLK(clk42m) 
);
  DFFS ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n76_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n77_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n78_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n79_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n80_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n81_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n82_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFFS ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n83_7),
    .CLK(clk42m),
    .SET(n84_4) 
);
  DFF ff_tap1_delay_7_s0 (
    .Q(ff_tap1_delay[7]),
    .D(ff_tap1_b[7]),
    .CLK(clk42m) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n32_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n32_s3 (
    .DOUT({w_sub[7:0],n32_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,ff_tap0_b[7:0]}),
    .B({GND,ff_tap1_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam n32_s3.ADD_SUB=1'b1;
defparam n32_s3.AREG=1'b0;
defparam n32_s3.BREG=1'b0;
defparam n32_s3.BSEL_MODE=1'b0;
defparam n32_s3.PADD_RESET_MODE="SYNC";
defparam n32_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk42m,
  n36_6,
  slot_reset_n_d,
  w_h_count_end,
  w_h_count_end_12,
  w_h_count_end_11,
  n27_8,
  n196_8,
  n106_8,
  w_h_count_end_15,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_vs_end_8,
  ff_v_en_9,
  ff_v_en_12,
  w_vs_end_11,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk42m;
input n36_6;
input slot_reset_n_d;
input w_h_count_end;
input w_h_count_end_12;
input w_h_count_end_11;
input n27_8;
input n196_8;
input n106_8;
input w_h_count_end_15;
input [10:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output w_vs_end_8;
output ff_v_en_9;
output ff_v_en_12;
output w_vs_end_11;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_hs_end;
wire n805_4;
wire n182_3;
wire n183_3;
wire n184_3;
wire n185_4;
wire n831_4;
wire ff_h_en_8;
wire ff_v_en_6;
wire ff_vs_5;
wire n67_7;
wire w_active_start_10;
wire w_active_start_11;
wire w_hs_end_8;
wire w_vs_end_6;
wire w_vs_end_7;
wire n183_4;
wire n831_5;
wire ff_h_en_9;
wire ff_v_en_8;
wire ff_vs_6;
wire w_hs_end_9;
wire n831_6;
wire ff_v_en_10;
wire n47_9;
wire n182_6;
wire w_active_start;
wire w_vs_end;
wire ff_x_position_r_9_7;
wire ff_hs_8;
wire ff_v_en;
wire ff_hold0;
wire ff_hold1;
wire ff_hold2;
wire ff_hold3;
wire ff_hold4;
wire ff_active;
wire ff_h_en;
wire n128_1;
wire n128_2;
wire n127_1;
wire n127_2;
wire n126_1;
wire n126_2;
wire n125_1;
wire n125_2;
wire n124_1;
wire n124_2;
wire n123_1;
wire n123_2;
wire n122_1;
wire n122_2;
wire n121_1;
wire n121_2;
wire n120_1;
wire n120_0_COUT;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire w_gain_7_5;
wire ff_hold0_7;
wire ff_tap0_r_7_7;
wire w_sub_numerator_3_13;
wire [8:8] w_sub_numerator;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_tap1_r;
wire [7:0] ff_tap1_g;
wire [7:0] ff_tap1_b;
wire [7:0] ff_gain;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 w_hs_end_s4 (
    .F(w_hs_end),
    .I0(w_h_count[7]),
    .I1(w_h_count[10]),
    .I2(w_h_count[4]),
    .I3(w_hs_end_8) 
);
defparam w_hs_end_s4.INIT=16'h1000;
  LUT2 n805_s1 (
    .F(n805_4),
    .I0(w_active_start),
    .I1(slot_reset_n_d) 
);
defparam n805_s1.INIT=4'hB;
  LUT3 n182_s0 (
    .F(n182_3),
    .I0(ff_numerator[6]),
    .I1(n182_6),
    .I2(ff_numerator[7]) 
);
defparam n182_s0.INIT=8'hE1;
  LUT4 n183_s0 (
    .F(n183_3),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(n183_4) 
);
defparam n183_s0.INIT=16'hC30A;
  LUT4 n184_s0 (
    .F(n184_3),
    .I0(ff_x_position_r[0]),
    .I1(w_sub_numerator[8]),
    .I2(ff_numerator[4]),
    .I3(ff_numerator[5]) 
);
defparam n184_s0.INIT=16'h1FE0;
  LUT3 n185_s1 (
    .F(n185_4),
    .I0(ff_x_position_r[0]),
    .I1(w_sub_numerator[8]),
    .I2(ff_numerator[4]) 
);
defparam n185_s1.INIT=8'h1E;
  LUT3 n831_s1 (
    .F(n831_4),
    .I0(w_active_start_11),
    .I1(n831_5),
    .I2(slot_reset_n_d) 
);
defparam n831_s1.INIT=8'h8F;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT3 ff_h_en_s3 (
    .F(ff_h_en_8),
    .I0(n831_5),
    .I1(w_active_start_10),
    .I2(ff_h_en_9) 
);
defparam ff_h_en_s3.INIT=8'hE0;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(ff_v_en_12),
    .I1(w_vs_end_6),
    .I2(w_h_count_end),
    .I3(ff_v_en_8) 
);
defparam ff_v_en_s2.INIT=16'hE000;
  LUT4 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(ff_vs_6),
    .I1(w_vs_end_7),
    .I2(w_h_count_end),
    .I3(w_vs_end_6) 
);
defparam ff_vs_s2.INIT=16'hE000;
  LUT2 n67_s2 (
    .F(n67_7),
    .I0(ff_v_en_12),
    .I1(ff_v_en_8) 
);
defparam n67_s2.INIT=4'h7;
  LUT3 w_sub_numerator_8_s4 (
    .F(w_sub_numerator[8]),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n182_6) 
);
defparam w_sub_numerator_8_s4.INIT=8'h01;
  LUT3 w_active_start_s7 (
    .F(w_active_start_10),
    .I0(w_h_count[10]),
    .I1(w_h_count[5]),
    .I2(w_h_count_end_12) 
);
defparam w_active_start_s7.INIT=8'h40;
  LUT3 w_active_start_s8 (
    .F(w_active_start_11),
    .I0(w_h_count[1]),
    .I1(w_h_count[0]),
    .I2(w_h_count_end_11) 
);
defparam w_active_start_s8.INIT=8'h40;
  LUT4 w_hs_end_s5 (
    .F(w_hs_end_8),
    .I0(w_h_count[5]),
    .I1(w_h_count[6]),
    .I2(n27_8),
    .I3(w_hs_end_9) 
);
defparam w_hs_end_s5.INIT=16'h1000;
  LUT3 w_vs_end_s3 (
    .F(w_vs_end_6),
    .I0(w_v_count[8]),
    .I1(w_v_count[9]),
    .I2(w_vs_end_8) 
);
defparam w_vs_end_s3.INIT=8'h10;
  LUT2 w_vs_end_s4 (
    .F(w_vs_end_7),
    .I0(w_v_count[0]),
    .I1(w_vs_end_11) 
);
defparam w_vs_end_s4.INIT=4'h8;
  LUT2 n183_s1 (
    .F(n183_4),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n183_s1.INIT=4'h8;
  LUT3 n831_s2 (
    .F(n831_5),
    .I0(w_h_count[5]),
    .I1(w_h_count[6]),
    .I2(n831_6) 
);
defparam n831_s2.INIT=8'h10;
  LUT3 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count_end_11) 
);
defparam ff_h_en_s4.INIT=8'h40;
  LUT4 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]),
    .I3(ff_v_en_10) 
);
defparam ff_v_en_s4.INIT=16'h4000;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[2]),
    .I1(w_v_count[1]),
    .I2(w_v_count[0]),
    .I3(n196_8) 
);
defparam ff_vs_s3.INIT=16'h4000;
  LUT4 w_hs_end_s6 (
    .F(w_hs_end_9),
    .I0(w_h_count[2]),
    .I1(w_h_count[9]),
    .I2(w_h_count[8]),
    .I3(w_h_count[3]) 
);
defparam w_hs_end_s6.INIT=16'h1000;
  LUT3 w_vs_end_s5 (
    .F(w_vs_end_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]) 
);
defparam w_vs_end_s5.INIT=8'h01;
  LUT4 n831_s3 (
    .F(n831_6),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[7]),
    .I3(w_h_count[10]) 
);
defparam n831_s3.INIT=16'h1000;
  LUT3 ff_v_en_s5 (
    .F(ff_v_en_9),
    .I0(w_v_count[9]),
    .I1(w_v_count[8]),
    .I2(w_v_count[7]) 
);
defparam ff_v_en_s5.INIT=8'h40;
  LUT2 ff_v_en_s6 (
    .F(ff_v_en_10),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]) 
);
defparam ff_v_en_s6.INIT=4'h8;
  LUT4 n47_s3 (
    .F(n47_9),
    .I0(n831_5),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count_end_11) 
);
defparam n47_s3.INIT=16'hDFFF;
  LUT4 ff_v_en_s7 (
    .F(ff_v_en_12),
    .I0(w_v_count[9]),
    .I1(w_v_count[8]),
    .I2(w_v_count[7]),
    .I3(n106_8) 
);
defparam ff_v_en_s7.INIT=16'h4000;
  LUT3 n182_s2 (
    .F(n182_6),
    .I0(ff_x_position_r[0]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[5]) 
);
defparam n182_s2.INIT=8'h80;
  LUT4 w_active_start_s9 (
    .F(w_active_start),
    .I0(w_h_count[10]),
    .I1(w_h_count[5]),
    .I2(w_h_count_end_12),
    .I3(w_active_start_11) 
);
defparam w_active_start_s9.INIT=16'h4000;
  LUT4 w_vs_end_s7 (
    .F(w_vs_end_11),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(w_v_count[4]),
    .I3(w_v_count[3]) 
);
defparam w_vs_end_s7.INIT=16'h0100;
  LUT4 w_vs_end_s8 (
    .F(w_vs_end),
    .I0(w_v_count[8]),
    .I1(w_v_count[9]),
    .I2(w_vs_end_8),
    .I3(w_vs_end_7) 
);
defparam w_vs_end_s8.INIT=16'h1000;
  LUT4 ff_x_position_r_9_s2 (
    .F(ff_x_position_r_9_7),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n182_6),
    .I3(ff_active) 
);
defparam ff_x_position_r_9_s2.INIT=16'hFE00;
  LUT4 ff_hs_s4 (
    .F(ff_hs_8),
    .I0(w_h_count_end_11),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_15),
    .I3(w_hs_end) 
);
defparam ff_hs_s4.INIT=16'hFF80;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n67_7),
    .CLK(clk42m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(w_vs_end),
    .CLK(clk42m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFRE ff_x_position_r_9_s0 (
    .Q(ff_x_position_r[9]),
    .D(n120_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_x_position_r_8_s0 (
    .Q(ff_x_position_r[8]),
    .D(n121_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_x_position_r_7_s0 (
    .Q(ff_x_position_r[7]),
    .D(n122_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_x_position_r_6_s0 (
    .Q(ff_x_position_r[6]),
    .D(n123_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_x_position_r_5_s0 (
    .Q(ff_x_position_r[5]),
    .D(n124_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_x_position_r_4_s0 (
    .Q(ff_x_position_r[4]),
    .D(n125_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_x_position_r_3_s0 (
    .Q(ff_x_position_r[3]),
    .D(n126_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_x_position_r_2_s0 (
    .Q(ff_x_position_r[2]),
    .D(n127_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_x_position_r_1_s0 (
    .Q(ff_x_position_r[1]),
    .D(n128_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_x_position_r_0_s0 (
    .Q(ff_x_position_r[0]),
    .D(w_sub_numerator_3_13),
    .CLK(clk42m),
    .CE(ff_x_position_r_9_7),
    .RESET(n805_4) 
);
  DFFRE ff_numerator_7_s0 (
    .Q(ff_numerator[7]),
    .D(n182_3),
    .CLK(clk42m),
    .CE(ff_active),
    .RESET(n805_4) 
);
  DFFRE ff_numerator_6_s0 (
    .Q(ff_numerator[6]),
    .D(n183_3),
    .CLK(clk42m),
    .CE(ff_active),
    .RESET(n805_4) 
);
  DFFRE ff_numerator_5_s0 (
    .Q(ff_numerator[5]),
    .D(n184_3),
    .CLK(clk42m),
    .CE(ff_active),
    .RESET(n805_4) 
);
  DFFRE ff_numerator_4_s0 (
    .Q(ff_numerator[4]),
    .D(n185_4),
    .CLK(clk42m),
    .CE(ff_active),
    .RESET(n805_4) 
);
  DFFR ff_hold0_s0 (
    .Q(ff_hold0),
    .D(w_sub_numerator[8]),
    .CLK(clk42m),
    .RESET(ff_hold0_7) 
);
  DFF ff_hold1_s0 (
    .Q(ff_hold1),
    .D(ff_hold0),
    .CLK(clk42m) 
);
  DFF ff_hold2_s0 (
    .Q(ff_hold2),
    .D(ff_hold1),
    .CLK(clk42m) 
);
  DFF ff_hold3_s0 (
    .Q(ff_hold3),
    .D(ff_hold2),
    .CLK(clk42m) 
);
  DFF ff_hold4_s0 (
    .Q(ff_hold4),
    .D(ff_hold3),
    .CLK(clk42m) 
);
  DFF ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk42m) 
);
  DFF ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk42m) 
);
  DFF ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk42m) 
);
  DFF ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk42m) 
);
  DFF ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk42m) 
);
  DFF ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk42m) 
);
  DFF ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk42m) 
);
  DFF ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk42m) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_7_s0 (
    .Q(ff_tap1_r[7]),
    .D(ff_tap0_r[7]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_6_s0 (
    .Q(ff_tap1_r[6]),
    .D(ff_tap0_r[6]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_5_s0 (
    .Q(ff_tap1_r[5]),
    .D(ff_tap0_r[5]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_4_s0 (
    .Q(ff_tap1_r[4]),
    .D(ff_tap0_r[4]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_3_s0 (
    .Q(ff_tap1_r[3]),
    .D(ff_tap0_r[3]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_2_s0 (
    .Q(ff_tap1_r[2]),
    .D(ff_tap0_r[2]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_1_s0 (
    .Q(ff_tap1_r[1]),
    .D(ff_tap0_r[1]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_r_0_s0 (
    .Q(ff_tap1_r[0]),
    .D(ff_tap0_r[0]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_7_s0 (
    .Q(ff_tap1_g[7]),
    .D(ff_tap0_g[7]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_6_s0 (
    .Q(ff_tap1_g[6]),
    .D(ff_tap0_g[6]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_5_s0 (
    .Q(ff_tap1_g[5]),
    .D(ff_tap0_g[5]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_4_s0 (
    .Q(ff_tap1_g[4]),
    .D(ff_tap0_g[4]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_3_s0 (
    .Q(ff_tap1_g[3]),
    .D(ff_tap0_g[3]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_2_s0 (
    .Q(ff_tap1_g[2]),
    .D(ff_tap0_g[2]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_1_s0 (
    .Q(ff_tap1_g[1]),
    .D(ff_tap0_g[1]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_g_0_s0 (
    .Q(ff_tap1_g[0]),
    .D(ff_tap0_g[0]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_7_s0 (
    .Q(ff_tap1_b[7]),
    .D(ff_tap0_b[7]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_6_s0 (
    .Q(ff_tap1_b[6]),
    .D(ff_tap0_b[6]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_5_s0 (
    .Q(ff_tap1_b[5]),
    .D(ff_tap0_b[5]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_4_s0 (
    .Q(ff_tap1_b[4]),
    .D(ff_tap0_b[4]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_3_s0 (
    .Q(ff_tap1_b[3]),
    .D(ff_tap0_b[3]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_2_s0 (
    .Q(ff_tap1_b[2]),
    .D(ff_tap0_b[2]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_1_s0 (
    .Q(ff_tap1_b[1]),
    .D(ff_tap0_b[1]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFFE ff_tap1_b_0_s0 (
    .Q(ff_tap1_b[0]),
    .D(ff_tap0_b[0]),
    .CLK(clk42m),
    .CE(ff_tap0_r_7_7) 
);
  DFF ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(w_gain_7_5),
    .CLK(clk42m) 
);
  DFFR ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFFR ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk42m),
    .RESET(w_gain_7_5) 
);
  DFFRE ff_active_s0 (
    .Q(ff_active),
    .D(VCC),
    .CLK(clk42m),
    .CE(w_active_start),
    .RESET(n831_4) 
);
  DFFCE ff_h_en_s1 (
    .Q(ff_h_en),
    .D(n47_9),
    .CLK(clk42m),
    .CE(ff_h_en_8),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(w_hs_end),
    .CLK(clk42m),
    .CE(ff_hs_8),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="SYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU n128_s (
    .SUM(n128_1),
    .COUT(n128_2),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n128_s.ALU_MODE=0;
  ALU n127_s (
    .SUM(n127_1),
    .COUT(n127_2),
    .I0(ff_x_position_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n128_2) 
);
defparam n127_s.ALU_MODE=0;
  ALU n126_s (
    .SUM(n126_1),
    .COUT(n126_2),
    .I0(ff_x_position_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n127_2) 
);
defparam n126_s.ALU_MODE=0;
  ALU n125_s (
    .SUM(n125_1),
    .COUT(n125_2),
    .I0(ff_x_position_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n126_2) 
);
defparam n125_s.ALU_MODE=0;
  ALU n124_s (
    .SUM(n124_1),
    .COUT(n124_2),
    .I0(ff_x_position_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n125_2) 
);
defparam n124_s.ALU_MODE=0;
  ALU n123_s (
    .SUM(n123_1),
    .COUT(n123_2),
    .I0(ff_x_position_r[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n124_2) 
);
defparam n123_s.ALU_MODE=0;
  ALU n122_s (
    .SUM(n122_1),
    .COUT(n122_2),
    .I0(ff_x_position_r[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n123_2) 
);
defparam n122_s.ALU_MODE=0;
  ALU n121_s (
    .SUM(n121_1),
    .COUT(n121_2),
    .I0(ff_x_position_r[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n122_2) 
);
defparam n121_s.ALU_MODE=0;
  ALU n120_s (
    .SUM(n120_1),
    .COUT(n120_0_COUT),
    .I0(ff_x_position_r[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n121_2) 
);
defparam n120_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV w_gain_7_s2 (
    .O(w_gain_7_5),
    .I(w_v_count[0]) 
);
  INV ff_hold0_s3 (
    .O(ff_hold0_7),
    .I(ff_active) 
);
  INV ff_tap0_r_7_s3 (
    .O(ff_tap0_r_7_7),
    .I(ff_hold4) 
);
  INV w_sub_numerator_3_s6 (
    .O(w_sub_numerator_3_13),
    .I(ff_x_position_r[0]) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk42m(clk42m),
    .w_gain_7_5(w_gain_7_5),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[10:0]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk42m(clk42m),
    .ff_tap1_r(ff_tap1_r[7:0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk42m(clk42m),
    .ff_tap1_g(ff_tap1_g[7:0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk42m(clk42m),
    .ff_tap1_b(ff_tap1_b[7:0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  clk42m,
  n36_6,
  w_bus_write,
  w_bus_valid,
  n217_6,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  slot_reset_n_d,
  w_bus_wdata,
  w_bus_address_0,
  w_bus_address_1,
  w_bus_address_3,
  w_bus_address_6,
  w_bus_address_7,
  w_sdram_rdata,
  w_bus_vdp_rdata_en,
  n218_6,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_sdram_address,
  w_sdram_wdata,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk42m;
input n36_6;
input w_bus_write;
input w_bus_valid;
input n217_6;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input slot_reset_n_d;
input [7:0] w_bus_wdata;
input w_bus_address_0;
input w_bus_address_1;
input w_bus_address_3;
input w_bus_address_6;
input w_bus_address_7;
input [31:0] w_sdram_rdata;
output w_bus_vdp_rdata_en;
output n218_6;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [16:0] w_sdram_address;
output [7:0] w_sdram_wdata;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_cpu_vram_write;
wire reg_display_on;
wire reg_50hz_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire w_palette_valid;
wire ff_vram_valid_8;
wire ff_vram_valid_10;
wire w_h_count_end;
wire w_h_count_end_11;
wire w_h_count_end_12;
wire n196_8;
wire n106_8;
wire n27_8;
wire w_h_count_end_15;
wire w_t12_vram_valid;
wire n209_4;
wire n622_4;
wire w_g123m_vram_valid;
wire w_g4567_vram_valid;
wire n379_12;
wire n136_7;
wire w_cpu_vram_rdata_en;
wire w_even_address_8_7;
wire w_even_address_7_7;
wire w_even_address_6_7;
wire w_even_address_5_7;
wire w_even_we_5;
wire w_vs_end_8;
wire ff_v_en_9;
wire ff_v_en_12;
wire w_vs_end_11;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_vertical_offset;
wire [2:0] w_palette_r;
wire [2:0] w_palette_g;
wire [2:0] w_palette_b;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [10:0] w_h_count;
wire [11:6] ff_half_count;
wire [5:0] w_screen_pos_x_Z;
wire [9:0] w_v_count;
wire [16:0] w_t12_vram_address;
wire [3:0] w_t12_display_color;
wire [16:0] w_g123m_vram_address;
wire [3:0] w_g123m_display_color;
wire [16:2] w_g4567_vram_address;
wire [7:0] w_g4567_display_color;
wire [7:0] w_t12_vram_rdata;
wire [7:0] w_g123m_vram_rdata;
wire [31:0] w_g4567_vram_rdata;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .n217_6(n217_6),
    .w_bus_ioreq(w_bus_ioreq),
    .w_g4567_vram_valid(w_g4567_vram_valid),
    .w_t12_vram_valid(w_t12_vram_valid),
    .w_g123m_vram_valid(w_g123m_vram_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address_0(w_bus_address_0),
    .w_bus_address_1(w_bus_address_1),
    .w_bus_address_3(w_bus_address_3),
    .w_bus_address_6(w_bus_address_6),
    .w_bus_address_7(w_bus_address_7),
    .w_h_count(w_h_count[2:0]),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_display_on(reg_display_on),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .n218_6(n218_6),
    .ff_vram_valid_8(ff_vram_valid_8),
    .ff_vram_valid_10(ff_vram_valid_10),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .ff_v_en_9(ff_v_en_9),
    .reg_50hz_mode(reg_50hz_mode),
    .w_vs_end_8(w_vs_end_8),
    .reg_interlace_mode(reg_interlace_mode),
    .ff_v_en_12(ff_v_en_12),
    .reg_display_on(reg_display_on),
    .w_vs_end_11(w_vs_end_11),
    .w_even_address_7_7(w_even_address_7_7),
    .w_even_we_5(w_even_we_5),
    .w_even_address_5_7(w_even_address_5_7),
    .w_even_address_6_7(w_even_address_6_7),
    .w_even_address_8_7(w_even_address_8_7),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .w_t12_vram_rdata(w_t12_vram_rdata[7:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_g123m_vram_rdata(w_g123m_vram_rdata[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .w_g4567_vram_rdata(w_g4567_vram_rdata[31:0]),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_11(w_h_count_end_11),
    .w_h_count_end_12(w_h_count_end_12),
    .n196_8(n196_8),
    .n106_8(n106_8),
    .n27_8(n27_8),
    .w_h_count_end_15(w_h_count_end_15),
    .w_t12_vram_valid(w_t12_vram_valid),
    .n209_4(n209_4),
    .n622_4(n622_4),
    .w_g123m_vram_valid(w_g123m_vram_valid),
    .w_g4567_vram_valid(w_g4567_vram_valid),
    .n379_12(n379_12),
    .n136_7(n136_7),
    .w_h_count(w_h_count[10:0]),
    .ff_half_count(ff_half_count[11:6]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[5:0]),
    .w_v_count(w_v_count[9:0]),
    .w_t12_vram_address(w_t12_vram_address[16:0]),
    .w_t12_display_color(w_t12_display_color[3:0]),
    .w_g123m_vram_address(w_g123m_vram_address[16:0]),
    .w_g123m_display_color(w_g123m_display_color[3:0]),
    .w_g4567_vram_address(w_g4567_vram_address[16:2]),
    .w_g4567_display_color(w_g4567_display_color[7:0])
);
  vdp_vram_interface u_vram_interface (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .w_g4567_vram_valid(w_g4567_vram_valid),
    .w_t12_vram_valid(w_t12_vram_valid),
    .ff_sdr_ready(ff_sdr_ready),
    .w_g123m_vram_valid(w_g123m_vram_valid),
    .ff_vram_valid_10(ff_vram_valid_10),
    .ff_vram_valid_8(ff_vram_valid_8),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_g4567_vram_address(w_g4567_vram_address[16:2]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_t12_vram_address(w_t12_vram_address[16:0]),
    .w_g123m_vram_address(w_g123m_vram_address[16:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_sdram_address(w_sdram_address[16:0]),
    .w_sdram_wdata(w_sdram_wdata[7:0]),
    .w_t12_vram_rdata(w_t12_vram_rdata[7:0]),
    .w_g123m_vram_rdata(w_g123m_vram_rdata[7:0]),
    .w_g4567_vram_rdata(w_g4567_vram_rdata[31:0])
);
  vdp_color_palette u_color_palette (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_palette_valid(w_palette_valid),
    .n136_7(n136_7),
    .n379_12(n379_12),
    .n209_4(n209_4),
    .n622_4(n622_4),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[2:0]),
    .reg_screen_mode_0(reg_screen_mode[0]),
    .reg_screen_mode_1(reg_screen_mode[1]),
    .reg_screen_mode_3(reg_screen_mode[3]),
    .reg_screen_mode_4(reg_screen_mode[4]),
    .w_g4567_display_color(w_g4567_display_color[7:0]),
    .w_g123m_display_color(w_g123m_display_color[3:0]),
    .w_t12_display_color(w_t12_display_color[3:0]),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .clk42m(clk42m),
    .w_h_count(w_h_count[10:0]),
    .w_v_count(w_v_count[1]),
    .ff_half_count(ff_half_count[11:6]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[5:2]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_even_address_8_7(w_even_address_8_7),
    .w_even_address_7_7(w_even_address_7_7),
    .w_even_address_6_7(w_even_address_6_7),
    .w_even_address_5_7(w_even_address_5_7),
    .w_even_we_5(w_even_we_5),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .slot_reset_n_d(slot_reset_n_d),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_12(w_h_count_end_12),
    .w_h_count_end_11(w_h_count_end_11),
    .n27_8(n27_8),
    .n196_8(n196_8),
    .n106_8(n106_8),
    .w_h_count_end_15(w_h_count_end_15),
    .w_h_count(w_h_count[10:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_vs_end_8(w_vs_end_8),
    .ff_v_en_9(ff_v_en_9),
    .ff_v_en_12(ff_v_en_12),
    .w_vs_end_11(w_vs_end_11),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
KOSakri7ej+IW3woNIkG5UD1V3lc5VR0vjVMHi+hARSqja2M6A3e78UB/kKpPkIzN+9sr4mCPSzj
RLjOkgMm7o2TlqQgb9jKJmSuf5P+5e90qwMQf2S/lLAH/98YFCqs6nu7rGzCRLP2qyGCxNf8LWDc
iYaGf8iDseV4wu+t7dEspw/9T0js1CfAv0CvHp2DlbUPnmxDA1MZTNckfHJSVxdvVkThRK/+Zqub
dOEY/sXSPMDgAv17GH+9FXtYv5cDrGaAGbmmM4Z8uvY8Pk4fu3ymy9+AwzISdOyjSwfLhl8xDkiv
8/NJBuz/zOttlQvVtuwCHDoLHdChSzK70Is3pQ==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
RmYro1Slde073EhL4exRwT9eFfVVoUs020dSbcJY6TobHBMtjEI1mfR9g5MrfZbU2sbEhlQgBhX4
2cPHsLB30ZkYGR0xY46fKYeMII7kBtEnoY5rzvmu49DHGqNvoirMotDUdzX1xuWvl5SiHdaekorY
ZNZo2yN8pVJtu33oOj3z8Wo/JMX6XTwBBs+ZB6ZIEGJHzQwzMahDLNnRLd4xwhttUzsfLJegXUIL
JA7kZp8DV8lLybSYyD7K63MIpK/j1Nd5vhxq/VxDgbyfF9zpYGtdCAl9Tg63rb333vNWlZm5g+bG
cbMqOQGTKncNje/NQsAWo0CrHUD4hS+YucPhwetMI87lqO0XRtOyaciFbkJK+g5RulTh5bkreVyZ
XKMvY9Zf3H1pH5EZtavXFpEa9NVRJTtsBBejA8MRdm28o0CJC2IVIisCnB3rbOMbjHmRERx9WVMG
8R4CkL2le0/AHRlUQuafHGIvLYxSuDW4JUFOSZxe7kf3+Rjjl6SfxhNoZ9xlHlxcGwibFg+qr+eX
kB4AtFWCdIqAIiBbizLVYTK9W7tI6zNIk2MAwyFM/ATa+zwiM0KoAwAsEoLZL3glrwy2yxMj2pM9
LQ2h4s1zAMtFwnTtgOT7r+xyEy7Omz/MfRcYyJa706Toj4ECX8VTcxqJ0xh/yKhRHzvTK1NxzBv/
07DykKxI+Lk3jM/LbsweCaj9NemHi/qyznEW2KtdhR40IIGZLIayI738mck7QRB3fppJGZ2Q6s/4
QOkp+HTF9ixGJdcCKWf31dU8HKJxxyxS6MkAmanJi4mL++vUE5z6iI9n47wghesHrhZ6XGWz6uvc
xx/O4Fv4A+aJlhyJVPmcq9hHtj4+cyMErFfV/bXrfLch5r71/P70vkf43Z3Qh5XEbDQlEbwdvW0N
4dQyS2QbpkvV/4YVktqrb5vUjJOC/VT3uiI7fycXUlACjJw91znse2G1MYqcodZWsUFzQF8BIodW
RRR6Aub8WYbj9ojcOUftSuDyBlcSDv2sYimYTSoSRuaaYPVSy3HRRhgTlB7Pe5nC8PcNlIthYdir
0IaH9ctd71Yalv0Yo7pkgxo9hKmGpCJtD5jsHysWjKnDKM/u2UX/vgY4G9cDOEwYGKPu1Dm/gi5W
tzx2SrFoQ4dVzvskEN4ya8UW0YjaKzhkjD1R7cLy4I7LTyCWdg2XyZh0Ib2LNHUqIBXMMwxD768s
iEPsdQa/mZFWM4XtJ5GJJNWpdHIz7ivt0p+Hq/C0HBIayF0tKJRryCbgvdyRXsgNK0Qp99nd44Zg
pclyF2CI6sZUFmoIPbrYEfOA5NP+a4luF5fLmQRTjRkON53zQadBL9TkiEIYIi8WC+RivqMSeK8a
qjTNzY1Cf2+kSy8V/8Yblc0XATbWMHIhoVXWuc+UCZxSFpBu1wkT5kjxsH5LkVisN9Gk6dTs//tM
KjcfV8dGawaDkqXbH37gm/rar3u+2QKZFBfrSWz4roHWcN6sVFHB3imS1xitE/aZaVr9aiGezfbI
bEclmZc1e9l7ncmmRMbtMvs+VFE1cdBtZna/c2r9bYtfI2lK1KtJoYzbkhNz/9afpQXJIvQ4+vt2
alVclE9z0coTPaIMncup4BD3suOUyy5g+LJrQidweztrnFNWAdn1WMrAoJMTqoAkMiOqHxk4efLq
Sa3+zXaadEz8kUW+fKbXE7aqUWecwRmtA78Rc4EvgBrNgfmIaRovChXOtKVMIyjoP/wi33909Z/x
yVNGHNc01ugMQaQres2CpbKnvXuLK3AEAjqfD1Q7i881tSEEak8bJ5JClLBkW4/GyshMTxiv4xWL
2RhPIx2kt+4pkrr9eIZsdF38FXjsVX6B0FOSkjeVmM2PkJpVZnsYjiLXP7JBJMBC0uKmcYlIJzFW
hqVKOHh3mp84ock2oxA29vFg9VMZQu8/3uzuOXBZpHbamjMrf5Mb+PTy3bOAgiqc7Kphh+GtxbWp
xvARo/uL6qm8la+gTnCF3v0naLk6JULilZdB3+YQwHuGocd4RIH2jsWXPLehF8iu7BD9SSpy4hob
pqz6+CfVGPgskmKc0gBqz+FZABspzIg7+7CE2U1gfaGKRNCxKCswh3PUiRfyBqQ1ieOhkkyf3iRQ
R73p7OTk13f+jxS40UKYEi1n9eF9XXJE1aWad6Ebw9Ms5ha4nMpunkckBUPh9Q0Cmhje3gW/h+Pp
YFXI+8IOCMqU+ispSRCG/YP10WEfgyTqW50zbXMwwh9qHNLhAhi1doceI/J/9grrnHTXn1V2LLOp
G7AzSYbB2MM7KhmlL8ZhlBwBhe3oRUOFCi6rnkFLx47ShAVpyEIasIOEVZjHpWtFyFz69nDDNV2D
f/s+skFp8/jQDeXdReD1RVR2w1vgrj5vsM14dwzbdLNF9qPlD9hUIZBtYlL5J+z7/qkmCpI5vfdg
62q6gasUd3FcFtjqJKvn4S+cL/hZAk4i6aHqG6cs9OLr05M/fWMt65PrHu38CctSJLh2dc+NSfzk
Fb5Ui6oVZ7ww9dI0frA0A3XVdN1FKRicVKyl/CLJWdbSWKJVKWPa5L/3lU0yN0KBoWHWCEvaE2gW
U6h0egmdRU+ksJJ0wSBOTeh1MM5Zc/ufh6CR4ys7hQmeGVx+byYz+h+yCzWJxvmBkbWD8P/C28Gm
oAy6sUSDOqlqf/zzfTEXq53UeBkUAPp+8bdwiEr3fNdfAUujnZ2xcZNbpO1S7CxQogYKf6SU9Pez
fvstB/Y32+7GsR8N7oe+N4uKX2/7Z8iEu6+Wr3wj4tSno8C6hogbflDUw4EeGRCXaBBbVd9bJXmJ
fNRzCxI8Jg9gFUpQQXzVrUcpiEg3qMN6fhs1rr4b8mgU6XwnmVecgSaPhiRPNhuC5ebl83kLRgqx
Yfj4yXa7wRIq4hxLBJKxcfQeP6/lbFI1ISb8ln1/yUr+FHa/HK+e8vFPAqi8QDVm8IaRCn0Y7q59
QW4JGAGqdVyc0JiwicpEMTVT5UgrQlYxte4Cj1NuVfRjzFcLHxqm4hsrLmphtGz7/hfOSuq5gSjm
92uatU58mVPHSDOs/2u6VjxJDoLgyh7yoSapZhVHVfX6CC0eildLUKIbHQMI3MgtrUv+uWmbr/We
/xNhVGOx+rBuSYsRcJ2AUql9Et/04jf3w+zloiBHKJxEZaOxN7Wyuck85I0MjjrfS1NFj95JmbA2
L95d2K3gLcEW6Fx8ncuhjl6UGFG7YxAhHVA46bWoccp8n5V9AA/BMtEDZdkn7Aj8ICuXEar/nrZn
TyY+8cStBLRjQnhVNuYD2l/DY+hSPCQkZT3NHB8HUccZOzO5fur+a50JuwEzSb6RI6Hjk6TyNCHX
1r5j5dYzis/GRNjJmSzyK2AbrkK5US4t4GFy0GsdPX+znTJhiItL41orPBqhRwO5C4ltVkUrHq2e
LvU3PxKW7fv6rl7R+X/SJ5aCb8Z25RN2oHL4mEbOEDcl1OO0e/gxH3O5qs4KSqD/vj2yNgp5Jw+s
T0W3eGmgRm7vQWRdXljWJuGe2xbxwbjdHB5VeMZHM51WYL/0zG9IF2h6HuUcHgvbhurw8eYqk1H2
S3+VjWn9ga1vJkWm14ULgaEi3TLlEkVeLXliosRA7wjdUeQ4JgEcSvCGAsPz3M4+0jibA35U/6KF
VowP/EDu9xcHQV8rBUq50K6aOJ/jDAyNyWBrp8YyiqpLyxzqARZUW8H7adnFaA2YcfCTtcGg9gwi
1rBuOow53D3lHHWVgFCfMbhoSsIHahQrgxEbyie1W0A4I6eC9eNdYLKngr+Hu5TsEMGz4rP1g+EH
nDHIg/wPNCtyVId7ychs8RgoWpkcnH3cNJ16Mm0ypL79PQ33yv4EzzQjJDdPtooxPiYQEJA8hTj4
Th2FDQ3lPT4EsgoVkIwY1W5CpZ1y5THjsfFmw4+VxVA9tF7pBloyJt0r71msUk+7YLzsMUjuAo1o
1Mn6dGsnAdsCqpYse5CK0hnusIqliO+mvSLCr8eD6XJIigLGtixVv3xgJgi3NlgWtRHTjIPq7TTh
ft8s85eNvQc+XMYJnccJ86xJF3F4Qvh8dERJxLZb9r2zBZmyoC+NzXvMCtPa11haD/2zcvZ7Hreb
py8O3V873asN8MF3Bril3QHD2UiTboInrB5MdticNga+ZtFzAUOzKa4EKidV/uHP+bVk2CDsRTRu
Va7uZ6wg+qzsRUXBnA8MOvksBR7mOGNSGykNBaKLaP/TWGsS9xTreXFnZEwmUBTwpKSBBsafwDgp
YXwemH1xYs4gcf/BFyfoKYlhRyFAfZhj3khLV8c6FzYzdS7izLFa/URPHG+rEukJO13ug1SyuWK0
hURBcH7e7Af8m+KY6lZhDGbKVBIgSFfIq7fIppc9komj1P/MXH9dfrbS8abKhGIpG+HZ0owjs6Ed
00gD5Uu4pPxPSoRSxAMm1ifWgasIS91DM6a+V1VpczBofJ7tyEtlyuQ7BNYBtuI5v5KN6rLBHtb+
qctw4Ha416etGZCfbZfVKFLzEBLQFJei1JoQlK6/vnYffrQGhQ/M7Xb0v4UoG8WCznBsumweb5F1
hpPgJk+ccWs8AmcKZZC+zoCl+Vrq189iRC0/EtQc98JEfb2nmxPndStmD+6WwtHrzlHZn68MnEd8
jTEBlPvCsnUcr9DXJmlGcqCaClDfNtaaC2Kg3Gimzu7lf//2bd/dwuFXG3ZgCNqb0LCuAN8gCO4U
dJ32zrX01K9hcSd6we6zIAv/VqI7MFAvjxc8x7n4qbkPGjwzQkdkR7yKismdbZlwZmqV9GNvzx0a
yuLiUQ2hMugRqs86ZJdCa3/4VAJcwBPnFQ4mJKo8MTsyuNPdNL5+dzYmGkGfvkrR3Fr8EGMzPEcw
psw7laRGlsWcTMxi3/Udf+3cx7I02mfEXvPn068TG9c4MFTFs4lqPJcYmHn8Aq3UYeuxQSb2JbCs
53I6aMVuNyYuO+aZF2aDCAFprsm1HXoM/dHZkApQ/nCGz+8KpSMsePMRGM8GQkj02Cw9yuk/P10I
pE+rdhxpTMo3nc8X/DXoqMmsZ1PQYaafx62nwixXmlmpULd8azOuiOn+3OartvRNDP87a+4Xav6H
lmByZeRRcXBpKApqOEaiTDQtmSJ/ZqdOdphMf6/CpfpKyBez0dxO0bN4fNhAQGLb2AvWQ2KAyWT7
xnGYlIuVwO70KpNmdjWAtE/uMhA97WXSc5g2WqfAsaI/6fAijUiYfRqjjfWahr0vpGtOoJLaGch3
RMCjl2IlOtbkyFYvcI7DN+4uP0cM/zuCUj6cm6dnjRywfJJhfBMF2apfbraO2LuMyPAtLPW2sfIK
ZxnkHmxtmA9iLWWRTLJojN0exdfF1H9FEp8DOjm32wl7+HBlnoD6mRE/uJBvJbfoGAeX1lGk8slA
g3oLnC8WBE1i4PgLPY9ftvzx6hn7vXlNtIQbFd0Jyu7QHtNAU3BXqt+fNvw6GJZbrlS1YeAodZx1
i+pb1JI+ScSxvlfJ2pTOrW8Ma4lBdDEhU6sH/67jknsefEmonijcLqWNb2/G+NlgBNZzyCWbo/9g
SXI+FSNNQxLWqZOt9LfTLRxFyXeW3ZzGuC9PcoAUB6KbhHYgz63C1POuPtUZW6wI0U828DRfVHb9
ILu6WW+4RlIAYLmOv9GDeqorEa1S3g8Z+aiKwhaJ9FbCyFdnLMpl/+Zu624DGD48u5/xjw8Ss66r
HqF9ld8JlHHByIZFzFMaho/1H8g7vzx1l3i0RZ//BSz7kQA637QKgHNIYEidZ+a8cAdL04tsdNpC
47OPekVuAA4jBMbp3d3pgp1SzYmodii6yarcK5mdl/Lb3UJODdDdwfzsp1NXVIOf9h/DyT7BLKdm
SS/ZOwa+da742oYj9AO7GxJ7xW85ZLVr4Pf+WTLMkwxheTSeYN7750tf3/ZT7gc2dLhUaEG68hs4
frSLcOen9omIce75HAQ31rPCqpb0a7MRdGj835EHSK8q2M0hA4GD3iO8Gp6oBKZMhQVWgKp5uema
maQ2g58okWNBabs8Z79d1CiKvE7vvT4n6Qgum7s7/MSFvRezD7LlrvI2ZEOGEWwofCb0NUTXDjdx
ogKP/tCynGjcNuKA/xldVGaJUZXmkuXffqRHjQxPGVgsO8ZJuugM0Fup+YAiIX7CZPegnhlZspTd
oVd9lYK9tlVjqvbx2kifQvLlPa6IALucV6kXaxqB+YUcHlaLiLW/vG1uAYph9Twewdg+G6lzm0GY
ODNzfR/KV2macMVtxRT36v8YFCV/uWfHQnDAwCnmMH27q8E86zNfIevajutfamXbnXSp2dWnQHDW
Wm+Hh6y2MUaqOxRfNKxfwohiYsTThDxPR94RaPsv+znV/BlFiYti+1FokGRdXv68sFfPL3r2x7jh
RnQwSvb/WTZlaUMAr/tYzKKkcl5ftvqWffu84UnGeFOCBfcSF+PSWn1BczcSDQapEGyIkPPvNrcm
HXdmx+HahhI0047v1WkWitfcaxY5pNUi2P5B+iwRWpUPcr0VdhJST9n+a0LQiBly592V5Sc7eqBg
TFh6ukPPrmVYd1eCGWUGwl9tRChrTRk7X8StkMEw+KD1WJ1bMXZqaLnyuWfD29tHSLK/TKqA0o6d
mfDIBRgl0/7XG0Byjo7B5GLCCkeXrn6tfulh+lI2hMcfvE7c+h6qb8zeJYwakCh+4gnKVJ/EodJL
+EDir3DEZReWHIQyIBMCi33iLw/eZAYFG/OQmk5Hwfa2P8JhRd6b9zZm9jZQUkyGPQugsz6MRY9Z
6IrVRHWj69XQZQwrr9gwr5V8Xr3svbdZkcnnvR25dnhiQeGMztIxEfGzQSIvPPYHGkhk49Q/97UH
+JzXE5kzYXLeFChrcMzpxahX2bn1gBplDpYP9DkW/3iUsqwrqKn4a8dmUlgNzxXxft6Hbasqe904
FFDuvPKzJa+SH0ukt5GOlVMstMSxkIF8xkttEYkWntisehOpQTc4Q5XfVLlQMXlDpIuNaFxfoqJ1
1kU4y5xIG7z9xs8RkqAgz85vPEb8dnvNRRB/HtU4sTH+nKF5AsqL+DATQKHdoi3rTdG1wxMYA+tF
mft2pCwISzcpJ60EKy+5dpVJjXfqljtgNm8PQ1zEA8DvCVx1JhfOwiw28ELKfCN/XT//OkZRmH3x
trY/IlXNW9JMSDuOEjFiohna11qI7tyGIOtJJIn4eIgR+170ME4lDzwNcwB103XNTLRhZKAaGubL
CPFTKo43TwALnw9enGBX23wdGO48FYwAf2oJEl9sqXh00dzeM76sA3GLzDnuaaw56KHDW+p2MeOo
HjMn0dVTh+AJmAedAP/kNO9iSHWVuvgellxtJPf3a/Fl3w+NgYT5C97fz3LC4gD3ozB/s5Hiq4rb
ecJaUPKxLBgTBvTY4abf1QWUoUtKJVZRUBETv21WhGiylcemvrGmLIAqLxXCXALv8GaKrbcL6/nV
wsIq87Q9XRblcUImYDnXoJGlgjgTFr6VnHUpIW6ciXHZJCmrnPnduHkWFX/mHjVa69oKmIu73Hqx
Q3DQlMYHF4CGoCqXuWf0AqrpNlM+037koyMl7RJHJZuRma8JL8kl8139FohWE9sGriix4/d/PXbe
8gTR/q0Sx2jZ8ZTYoMqKkzcDzgYQn3+RvEEzRh28NGggud3n/4R/+1SLkfv+k4T3LkyBQnGX96Hs
XUpGkOEVYtunakBOYol2cmxFa6p+BAELjFwTm8/wA5Wtg1UYG+1cBKhipYZPkrTSh9r/P5FToLnM
FAeDAPTONL+Ez5ZV4DB1C5uJfeyZKbz2n+sJI+RKuq/o3DVf/aBhQ0mF8y0vXwcApx3qptgu9RUO
lLcWhB+0SmV2xF6a6dLUeYTkwaoZK4sS+0marppEC3kSSMRnFlbuZeBePFtSL2ok9TYmwGYDZjco
h9x8ZuiG3AT7esCumxa2aTz3q5QkhMJ2WRpReVQl6aHjwl4oETt8Ntw9CqNA5Z+8dpPCOqsE6gxR
S1SzOrDb9OV+GebxZoTYygZaNmDUgD/KfzEynV+pZMaGaIdEi+1h3T9xyVogcBF0HrBPttnGUvfz
ehxjwCIZDNBeqfpubxdti7j6sepwrvy1RHKCSs/nt4q7+9ntfafSlr3sBkRTn6HWut1+RqGLQ6RS
vrV/ul+VTNmbpSIjxlaR6I1sD3Nk/GeGndL0UbAE96UJoAVOerFDFlMap1r2asOaStbxd1djEa4M
GMwM1aK73JbJ5hBi7sNtfjU4JXZYgVtcu6j/C2IEmvCWl9AnxNwZiPufATI2VxQkp6gCkPw1Gn5P
6tZZZH1B0bYSCfM1H5Sl2D0O+UrZHm8+pVy7FXVCIG80UqcQ78tBEzp78nzR+PctYipeSOFMwOSW
jsM8blg580YzjHpYuVar9tbOxTCEOZG/GJmkLn1dctq415WmHudPD04atqFASmqdTm/HgPXbZnMe
1rGXKSscaBeF0d06rM3Q91XQHv/YyQwmelIcVws26aG1hqv4SXhYHezSgX+7Jl1BbtQFv75vHyuB
NX9EmDd1E7C6ZL79eDyPzbigzj2SUr4ZTjKgmYSTwpJ0jLLudPHMXzXfL/EFVZJsHGo2cBl+oGzN
s3K2Ks8MuWtqv2DGMyv/x/2bI+ihSlIDENTntVPr121lkJeeuUrGEGPWhzRU1XpQjd4tHosc66e2
0T6WjDFYDSfnQ01ENol+t3OjRBR9aVVgpv8mTf74LAXeq80FWLWhSLykU5qculPctHN/jFbj37Lr
QiaWi7gYxBVBZ10ZC1PJVGMwPEdm/jlf9zRyuq/fzTpUSWRar/810Hrol3kX/uqKuuFzhXeRAvL8
Vc8JYjHVdtI118KvNVov1wOFjYSUmkQBx+/ER/tqu3Q3frZd6FmN1IVPBGgPKALwCskEGBRTx4uQ
6vGSEdyXecXCTFwRo4L7eiXRwGbN8Vp8SFZ6iG665iDZb11cqax2NcNEmWtje8DyN3ZW2nQoca9a
U2Vcx/1JIJpiL76fj+8dzsW+vAgM5KDEwugSLNrlfAMYhh8jjmHRmS3/DuWq5efCIfzLgxdX/oiV
vuiASBvvQT6on5XIbuxmWZYsZwiBy+5RceiL0EzB4gqMzajlVFqW0POTZQaUn2Wjok6iuur4oaQY
O9ZNovYrnYW+OrEC/x360WAtqiqwjXxanKp/JJaQAmRCH+b7UsrwztMHIw5xoPaelqlYXdfsnrcs
pQioboirPd8FTaLn7rRKYn8j8wEHu2jYbOdxI6mCiUnRf1YpZSPYle6X21c/sGdozuzaL7XdfTvl
sJsF2fkkebV4PTtbV3MvuIeBBeynhx1jbf1YLiGEQnWhO+jJFGTxkByHAosA4G+7fFs2RV3ot/JT
NL96UtBHmISgyCwyxBb4Ce7yOAahu9SJ/KAAf0s6oavT5/FMGnSYqAzdBcVb15ag/LXceiUroQoV
3XppaWEg5bf//yzwiOURKMIwHZeGaXw6HXSOewE3cXu8W2BKHgNrh+oC71+TfKNYBau3OdmDcNx2
pvGkuBZYF/pJC7wkb4IKlk0MtuwqA/g1oR1xf8uLi+5kwo8Zv6zV/8rxDvCpROX5ifKQYVrZF34A
9Q0gadBZrEL/OIdMZJ5X0VJ95Zwiqtj4Y9FNydj6Qw4+om2eJIsnvDiCtcjbhSyXnXVbJYUv47hu
ODs0G/5raDwfiESu+DpgHLgmpAyB/1O+qH22opwNDnSKFmfQ4MZBc7+hVR+4/nezVpDT4OREBiEl
CZQXsEvWNNtU0NbKtLDT9nmPgrAqTSM0TniyVGPo9JWJQiewkMCpRIjrkDZH19ZoaK8n+4w4NEwB
z4EQu7XKmznGWvK9YR2K1LA2XZ5CB5hB+01fHxaFDtFyCq2DZMkxDOjx8f2KymtwMRBEe4E0vcN/
XBusON0dbrdH0Vhvv3egO2Wfy4oXu1yKjyPXa6t1wljQw52BGWe7LMdDMQuMgS3VG7pk7asjYgse
/vId9LS0cPB5M/kqNT+FHkbvOTyy3AIyXjiipy6hzamEEzAFT4/ufu12LDuUheKZ9745/a/TqRXv
2rYMW2FcKwdEObp4t92tgMG0iHovv2oP2+7Rwh8KpKRyAAZGEXZ7dZr58yl1yL3lzY/8m4gqR4nG
EdRF7/q5JtaK1bKS5CpCDzbbh/Icx6rHLV/QEHuoCTqtCaB4LzwXAHL9UBBrqXK+x3udH7FGrdre
rImNo3keDAOI7iOpVI/GwP27RxyW8KVJ5BghQjQwmeiJiRnfJ5Vmn3NuIDSX8t9asitXD0E6WJIP
7ewSGXlJbVGqpelSvX+OWBZIzc1Z6xKR1SWmGbIcHqBkUbHUXSVmwgAq1WPFXdusF8/GIVWmlRWp
wq9yLnSdhUKUkT/5RteQTmVFEnKZCRI/a8T016+/Ef8JcDYQ6Wah6CsETU5rDb0+zSjfE2O5MUZD
B7liRsf9TAL/ZEN5twOY4OiUks37Ggll5SGtNFEFIq4rmf3shjQBtxXEvnYilAo/5QHSCpcfdrwm
yZbedLI2p9gQMfoLP9l08xsIqyYyjK6fYRG+9Hu7TWlUo0m7ThVm8IR+xDZ+tnEiMqU32zcYXq9n
cLkQ7dK/wR+5beoQ0UqQKJHlXnA8w8yclJwcFhMgnoJPskWYEZlNmumdRm5SS+fi9cn9MdqimSZl
n73Hd2bx/usRqHsPW9mOTQV617PxmCk9vFi3soMNi1tfT+J9woyD3Y64J1PlJumAlfiG1e0qdtbt
Qwt0rajlqk0x2MjhFmUWpM7e4DSu4xgWVy71Cd+cWdpu2Pa0RG2zaWaCdGr2LFkJ8TjM0mDrcn6h
C5pzXnl/5weTr9IXMDC+ejr6g8Hu0JWh9I6FjawyCSOM4VT0XEcyG/Ee9qhGG4AaOBVj1mnSt/mv
fjRYlZdN71cATJjIj0GTbGDXf6EnVDlouj9izo1gaVqUVb9/TnPc6ZvgxKSCQIsySmTmdmsgftwD
ELoIZB69VagxnYkQQJbRzWc6YE4y5nv0IOihw46rssfxYa9ZI197Bps+LJ3HIPiMglm1SQ6xsf8g
9bpmuSLeqkOTZqcbnEu+pxOGFlRn72HgCGzaHav0G5fqQxErVcPDiJoHVMe94ppbZ+ebPfm549U6
uKb1d8yJ+vmEDQBdTUQcetAPTf/9U3U5QMccS97p7VQQGOwDArMSAoCUiHCk7hha5zi6+OsDQ506
aTLnGosUHYhgRs3hFQk2tXvJyB/WSzPc+ezw5JRVVNUaZEcK0Bp1nN2uTiMEQh1Hr4BjQhPVD4m+
tka2gpdt60Wrdyj9sxJTWZjnTUKIkNTUOgANRnUpYW+2lyhbRGk8H/7yWx/FNX5dSDuzEfFbmP57
Sw8kp6Jfx2p7tImn2riksXIFb7fEAACUUQ+7We6PutSPz+m0OirviOrLzKcmDFjLnV0LnalUV7DU
fWiWt28pBdgX0jQ1bLWYX+fbRqFsfwQQKPxkZLMtpvg3BYB+CAm2KuqdrriZjpggP1iaK5ZnCxHZ
Kx7IOEYQCz+eO55sDaPRSQe1egthakON9ds/Gl2KCQTe8UlXD4q1kozPX1UeMqB0lcP3frV/KG4Q
FRvk8ycowNAyBXlUhn/3qT73I8Ft8aJ1UFQAVAr+Ht09A1d6twHipjmvQHyQdP1c31tRU8qx7+jE
/ZmPKY9vSsL2h6Pr+GhQF+fVRNevbTs2qIi9zTk9jWLI50Rv2NpcgGgztg+ASlWGO4LgPow8v3dH
z4K7niN7bE/uwdHTcYiRWvko+50T+hOugZXHAMwwRtYJZto4WQD+Yfx1hdDg6+gVQiSK2hxvOVKW
2I8UPY6MOusSfLr3PFA3hH+yGnzJzA5y7Rkc5V6cL+/CNa/Bb60w2RYq+4nzbeiN6zGHq9tQZiP6
WT96kgkoPVAYBsiOvxUdth3Lxqf8Q47LVIVONdEDi1DoY+UA5PE9lZqBcvFESmR6kNAF/ja9v0mh
0nTmQVvqre5bRROcHt4FHcw4Jnyab2MZGUN5PzDmU1Vz6leux+FbHNb5ksXX26aVZTjx3AjjDHZW
sqRtwKnuEsbx7HInW5CE0Is1/O5Kn5RxglCZ3bYPfq//ki/zRxCkNXYDdDG5zGku49KFoRZZug4z
kUCzZl77UlvRy7OvZRxd7GiOChKlKhW2tETp5cWQrgsPDUc6sHBVzcd8FYwSZJHaiYdg+nQhHwT6
fzQy5bxSYNKzfZ+WqgSW1uWAMwauASxWGQZb3/IX1K6J/ztBlsxODdlqA0g6R+MQAp038h4RPdZl
Q48BIKNnw4PJaRr9zgPt3zuV/ZucbBY2wd657jl1sFh578qRYeA9fAWHt1rjq8JptYw7v/LeAw1M
qKoxAZiFVtsoHNA+XFrIHOuUqZYbxkZ94SLXg+jdq4oBZS6i+6cg09VIALI/iFj8i3dwFqyanoka
sJY2YKp4rgIHFqcHeRUyjVdbKrYIDr1+hCtzmqaWEhhKb9eatF04ZkgSkGfn/7OxMkib17CWjpeR
jkbSVRLYmhH9yXQ1E19YmnRczBFxDcbAqn+ZPVLsjdDLHTVHxdZtAHycsVD7tLQAfYx60LUQjpso
b8mLv1XM0EnehnGcnhqLQvvr1W5QXndwtcSRbcuxg+5tZ/CS1u0sz22MOPIGLcUgmC+ryjJMvy5Y
IFJ+A8qjtak2X7xdkHMuJciGVW5PYhiKNOnNYb1k7wp77MufXQ6Rj16m5j3b5youwAOMLL3ou7DY
KykVyWy17qWp6hSodzul5/FTlS7GSYtowvD75uGbRgXlOEprkAB9NG7RuN/j5MhIZOgUShz1+lNH
Ef+9/xHcPL3KP0r8eoW/mg/vLdCgaNGuYsTnYa7SN9X+h6jdXDtAOeHUhh17Fx655IbU3YURbEff
aqGojOn1Yhl+VFvMukU4oIfQ7Ldc8DBNRUIAOxwVe/qJbox5x1UWHI5L6Yaot0w6uQO9Q6SNiyGw
EUkQ1S7ao2pzwkTYmu7w6MYXU0iWxN65lnfz8SZDq4tKJso2KG8zXJ+W/xaROuYAgWiIePZA4AGz
VQZjQlGCFzE1jtM91PTJ1vuSiTqSowynBQPX0r3Fe6J5ykohdfEfXBJYZn6hAp+EILFlBklKswtH
nbBP/1BH05W8F9JIZHVa7w7r1ecMIg0SfGzhYiyOD4gdm81bwQZidtwB7yKvz7G3WSrHkmCu46PN
jcBEKv7WhjuYRgOBIMcueZaM4J0kD7PT3GE8LQIVTSzNXRb7Q4Ld0oA4S3wBgjW7wG13NaKQBkCG
TgxwDZNb6bFQmjl2hq9ikmpjiHFMdu15F8UD/u5fLURU7WR+k7PtDuOWBFD+upEL00HqEUPyxlb7
GidBZaPuO2i1GRS4dxXxxUE0XzsQLro/0OOfdWPhuIiX1vSG3D5s4QLycJcqE/Rpoy13T8h4Tyjx
clq74RpmziwhP1hMRq2xxui95I3EAHPeHZtwWxAGPz1k5UrxsCU5oWzxoDpbspkxQXI6pf73+0YM
vFF6roxNkjsvYa5qoWJRlaNFbheFRy/yA16Te8s1zN6e/00BcTYlCZugDZmKl/5AWF1To3mf/9+o
iEgieJliD4fMQ3xH8z+XjId0d78zY+4cstIAakLX+3heJac8sysGtWff7GW851bVf1RYEoy48T7A
HapVNJHzKzcedG2R3qtdjklq705PHYbVQzi7wdI+qWQR3y+ky/rlCK9oBWpn2Bm1/3Dm4cVPGG3c
9rULEbkIXSpRZ2d0tF/g6CvsSOTA7Zg5yz4U9qKqUuFjV3Lt3TyeOy5VjPhtkBbr60Bh/MRHcXHX
jeSSg2Pr+8527mGYWtAws1iDxE2WbHVpaZQb/w8SHyAyVi4635bXXw43KHFzIDCiH3Bzi6xxYEZp
3xNCIIAAtALD/ZUoYpjbKgisrjDEpM6KeZnWnpjT856LrJ+fo68PGP3BMCduFhJjrZDn2HPYAUk5
gvHClVWOxWJyk24yiJL9BE2WAqhdcT62KudfuOExXaqUvQxMXWmJtWEbWwEXRTvI2bvCBE2Cf9vm
v7ra0ZY71Ocqb0o22GNUOv2qyEom79KNdJeeADi7phdAq2hcjvIE3ESI2hMSow/qaUHKNqulKW/g
ZVaLpzE/mlfu4hXWKlSMFMcqYZERf8mcRUaHUe5Ra5ewdlU6+D63Dbg+i5sY+fpCZpXJfUzJhpgd
WGa8D7ad5oWcU3ws8D5I9Gy00tJzAfT3O9HXjCBur40R4U3d8iKoGvQDRPT7an4QihgPbqYTLZ9c
nPYG1dnsAZdTRO+xJmfZ4orSuQrnl2gIBDF3Yf/1o2kUzcTDJHBXXYzXEtFRexb0AMaecMJDJhUA
c6/dYwP23BTJXyJF4GTSRTAUINVpNI9Meiw9YI0nOdqh8qhsYV6EzTeo7HKfLF5FoIK4xWNrGNyN
12OfPtfsU7Wcd+gwVO8yVgOnmmyhm3q0HfukZXTQwsHvTm/6dZByKkD384noH73C68TPVW0BABrM
Gwce0WC3+WGD4UlOFWkkQ+m/F/VqgPr9lLFfcFgr6IPwRlol0sHdi9Wkn6dRo4Hs6lFxFEYBXO9t
h9Nbvm+F4bHq3okHkFW0PoYd2DEOtgn6Z6ydFVmn0BmJb/4/gpX3TNdzfVFDW+V1VYEEWQ3Pe7ji
NEqS8IbsAIdJDPbN4PrH6VCTmkQrUp6kxk2jUE57CuB+2m1URLgRgIMg8n5Wz3/CYOEXGWgHjIus
w1b7ju1bAuH0UB4HprjUKa14tetUAOl3iNZBCZRDcmuXl55QJDR5K/lyy/utNIDrMvFpy2aiV471
7cnD7aVTZeIx/0AVS17aqiT+mPWTMYfHKrJ8YXcTRkQqggbC+ZfmBoKNx4Uh+MkyWfqfe1TXiMDx
FhDKBzsmbzT+QzBxa7mKEMocfUzUkDOxBZGCV634b/KDmXJCPtDjGBTZeDluaROldX2BLxkWWqoE
H3ZzVzYVFqvoPQ2sDL1Seecz4+CiZ/OFxjSiopVIkvSYkls+ZJ4781dpBom1ngEK1ULX93txlVU4
IcL7DPApoJYnrRDeAkjvggPLPefDIBfkxBbEuW0hQIDElxcWsWajFIAn73MHr68IaGkLqP3S0gj7
I7aQc4aqUHgDiVsS/7tCGzAk+bZSn5pY1u4ps6yFKAQfMniNk+V1l38fo3kSfrPMjmsH6QR0wKOh
FkDIQpodjtjOES3sA7Ep9B7Vxim9yHbtwswoWHeBC9kHwQeDejXqSl3eMndjjUTofX7IUxF7cCaO
l4TH3qy7HdAUTFF7KVxH1R6Dx6fPG+BbLfImPWTekg0BWBRIC8g8nILsGsRLjx65lsOD8NRBD3DY
Ljc3dnQ5vMwup3defuc9pDIzicCGhUkyOSoB/S/k7Jyr8eism491zOfqoPaWQYyhZlp7zu+Jhwok
3iEedRlby4j4y+raNO3JHkWpfuOBMsUw5onhkZHZQfTGdKzLXJXmUJONKZcB0ihft5pqn/vxyP0G
F18zZQLJZdUqn8QcGWPk+TYdFCeffLMmJP2oyUnNDioU17DQSN+xAS/tIJz0zmCevvNyJpRF+ahp
WDzd7jbNAvU8eiABocAtER1mpn2AhMVczKSeGUk/2bMpxs9yM2HC3zcdmhzk58F1yduc3Ij8aicd
QVWAHSocl2qVl1pEbnt3coZfmvjfPOgIhqe2NVwMOTgVjX3s6d5knSUk2t4i8n6o8XlylA8OuiRC
SzxoMTJIOzxn0byAnYTcJiI4M0UAl4bfbls8kkDcjRgFRbQ92Hs7NspYWbm1uXCEeOHYlRJT8TGm
Cza9NqejwVh5OfvyQceDnZpNKrG1mpGj7N4EfzFIceRORPmK9a7S2v+UYsq7zNxv9oLeChJxO0lA
EVDdXGdbahUSy9OQwX6dO8sd1cnVPY8o2SNEbr1+wb2xUmGNoDfjMiCdhTVPIsmcgWnC8F9HWQla
sTABZNN2ugpQ6dnrRpxfhDDTa2QnYpuTjT13mcqZNNUkHWB6UFcPhMsCuAIUYhvSYp7vNw9CDtxX
9Rb92ANB2piqXEfsg7RvYQewda8GjMZT4Nt0sTdmlMP+YhOvSPWXp7FHFRVMJhqMbFnsbtGs5vc/
tpAMPzpUPIyk9S7COH3lybVLJgp3BsYrVnUWnwVpFwPDWYozmAN4/xCeBBkk82BzvWiqqs1PNVPx
YeUd2BRwYuCy0kMHkDNQCdWyQDGVB6o3KB+ZgRZV5Q8bfRxrOE1n/4HS1NDCCp9aMaguIc9WyptY
hvO52+SRM6ZfbOr//5+WhqZfFzodylZxTKweEASyGRC67kMrwUdOvH9weFJJb7QU3JJILQLuPTR4
ngNJrwaHPtSoOyk02CEBMwXMrlZxSjJBD6nLIMNDCuHQPsD6GVilxuOQLT0OmjZuvidvHWxfn2aG
928MuUnr583Sdyg2a+gKqozNwbv6VeCfejVDmNvJGnJsPnLjdkoa0hNzbMukUbFiIJ67o3V/QB5z
y7ZxKtvuNFkGkoag/0Xn7amTBjVit0x42X/Wd2Y5Eo//73Rm7CaptpHsH/rYorpOBbLkzc+YUTdB
h+sdaKsjBv5xcWrhnmohjhvmg8KLQyy7yEtRn8KZAZ4Xwg6adH3nT7x0o6vWLifhJxRzj4dOX8eN
/E9Xl0CAPsZDJnA2g7hYCjGo4YGlO9b/M/b+L1SZedPBIhwRHR+jctNdWdcO6ro3KZn45d8/PQGk
YIR4vmhstPaTJeVLwZGFnnhehcDAAAFq0QxaKJV719g0bxdgxktgNQBiNFUTMH8Bb6YH/Yt1teYv
2VOCQcHT5N1hmaaopSuT8VRZiXWpOKxe2U/x+q+BlM4MIamEgoUkzA47zg9msSqT/locYgPz+Xo6
k81AulT/M7LVCE7LKiGk+kZ4Zjl2wbqGoH2hPj6Pmp1C+Gb4DLaO++JqSgvol5S9+vnbGHlnrKLo
2eiEwSfOMaL4JbBmRDOYG4/QTS3iTC+EAw8PUOgnEnQItV/tgZaOlxdFokI780g6Mi1CWY8WXel8
2jtCSNNJZI2kwXQYJEj6YJSDX+9xSAPgwLDfrTUVt72tqrqXm1iyAspUEgpKirNQscnShhannr1G
QyIZlILl+YFukY+KputR2wEMTV7BJwAqQuCpZPPp9niWwjxL3l4DOzLZCzNMJ2ObnCJA1ICXP8cU
KddalmYyg9cf9OHmIr71d86dZwZvIYSqiuaTgzBfm53Ah6xNdfNtUGMqILoTsBNfUzZFidAXR4Zh
39lMkgI2fqRNtmwYXIHI3mJnT617fiNnDTdbLRru+jjpVFbWeMvTkOWMwSNpkr7ph4DRjeBf1OqK
3Vu0nk2H8qOpZ2cYrx65UyMjUU1Pfi2BfuCn9MYqEJyTmSApReo3mXfOp8Ctor15C21CZZlsx3eT
Etq812zRV64T2uOjWR7r3ZYY/gPfj8tQ2ZdF8FjIBw2vXEPTPh1hgpJDX58pAxZGbzz4MSHncddz
caXKmGXttMHVrXttnpllzch+UGDpjjCMqx8nbVmAjpbDz74hbeeivw44DE1pCZ2W1UT3SuRshHxy
XXHmdPPSzlntIm0p611x+WVrW3fxyS8wp6GtdudzRWE4t+5BZhKmVFJ/8aI4+7P3MZ+865BpEOZE
7XRe5P6h61d+lh3rhx1vVmn5byluowYaG/KN9hvJHf00EgTFU+QLoQrSOEs6cTAGyP0lM/u/cqyr
qulUMpULjU60FA5Dpa/op5JefA+GAoaaajzRQx2umLeyvZsooi6BuckxR52X0YLeygqS+w+ARZ0a
2wIk+8QqvuUq+nY47OOTjmcsLFsxI7i+8WjwBpXjqSO56YfBecmd4/Hik9ieDaQVqs6+EsUsSsXA
z3Q1sZ7BV9Gb3FtKfzUPubhovZZq46Pk5Zk1enhw5oZtNLUgKiorUexXbEVLH/9wUm4mIT4pd+YC
2XLelgNPeWdR8baNa/ABM4lZ93NpxFM9aDGlD5R6RzGoOiQhi19pHDrhoYl4rS8cr4xEW0SPs+GX
haw/6jL95w5k0P9YH0O6fNV3JNpAucW+2sWWFb9CbXniSl4uIHZohegGm6Ie7b6z9237iAVadsRh
QO6Tk2ARfHCYuyQ4QQdAYXWD1zIaDV8EA0JR+cDeK+SbVXBaGoaxknNYcoNlxjfsSjA8pJpp+A2c
czFgoyfw3lNgNKfLbs8xTYUBZ+2LNa4nEE9SLdZFkszIdKYNvUqKr1sguYjcD3Yd9G5JWlYJNqos
SPpNyAqiIJEnhFrDIzIKliLYmMh3XzF6RaKjGa37kl0ET11W853m7Ky4mFAIO1c59zsFi2WKDj97
17JwaYXQEHhhfOMWKm+6V0z6P6P9pc2eIQoM6M8GywqfXqB8JkWX0oEEoz35TiisgQugQbYX5g4Q
sFcgS9/33JTiKkWwAxeu4fFAdP1Y6WPgg0mzkHK8gbY5uGwyeFvfLVq1V8dM4xBsCyafXfjl1f0l
HiFhQcLSr4ag51H3IjD5vsDf62ZbZ0312Z9hHDWvtI4mlGfps1slH2BwnbM9Q6XFbbNsX/RIt6L+
6S4o1+mT48P1/QwmhP/VE1eEu2eZlWwB/7unfp31Sg6h+jbOt9oymiX/ZXVhY09OHJ2i+Lh4h+La
SPKKtFGhUQbKujYcreCMMzbR3DDLSEnNa6JV0xwIczpZB7mJoNHYhbbAJOLLOEIj6euvZVbgauz6
uRTta8J5heID91lxIUTsXOV43bnP3q0vPl7EZfItZmS/fJnORuMFUU5oyR2mAsCxSlFHXU0GogXH
5hstuSFuCYVfVVtl7QwlphVSrGxwPKb9XUl6UzlXjQJxJ7mCujQRSEyxHlSggpfj1lQHZzINsjaD
s1jU5R9WNu0elMzV2s+zB7l+n/IKGS881kXJcMrIL8qe1yh1wsaLTZMxSJQPZ9qPRHQZoywYptsB
DizTDmKCVk7MdePORC7Cd8e2A7rhWaLfxB3XlNN7XZxPZo0p8PFxynZuyVYZxpkWiGvjg8Pofl7X
G5tOpBYgjaS0ikdH2JGd23Rg0BuMJO8KHAEIQsliRiYMTxUM7yrBmnF5fURiRHskXyTm4sFhdDfM
EIFxe2qxBv6c+XYxRsveTpX/DJ9Y/LK5/7/lw55gCngukc7HzICieppZWY2cmciilKXIibs0Ep9p
5AeI7Ft5Xk8xBZAFKkImiVGHzSP77McpurRLMgJTgWP+LAO+FfYM57m8ZSWVfjuJ4vcdvipfT6y4
tqYg24Bvyb5Uk1NLtkQC/wF1sfxyA/GR9+gQJdHdaz5Jj0TeusEtX2yPqat1kCBdkyJT3F1NxiSw
JRJA/JAbMfmsk3dvX1Mxc+wPXbafb9DrIhSxp1HJB4UoPX0zeGot1ed7lBbfLrkJhdCjjfPTbu93
+9Bale09SK1gCo2jZOLQ6AtmCgKtXya+iIrEdVvOBvuH4qF63cCkGkJ5RBqAE+S7wsKdgjwVjYNW
moRJ/BCYRtc8UpdnD5ufowAWeO2UDKecWJCB8fsKVtFkS+EsPlg3sfKwkS8cLdT5BBTpqotdJ5NT
SjHNLaMqD6ggcKYFZ1tFO/a6vkY5Ti+nnLG9td3mlkizOHGF9r6lASnfQUzRUbJoIYXf0mM3V5BY
I6AeoZwbrvwXudG/7A+1wFfaREgpy0YUjdvqVJgXaIebY3F5CEGLIEJjekO3o/gNY74Pd8vNaOJD
U1fLu6iqCP6D9avKUkqK7B4+hFZv/QqFne3fZmNgNVJBDs+i37mX9+TK8LjdnsXPrHmRnVkO5Uf4
khD5fL7CxKCUxhhj0EvvHwxA/XDn8T7uffnq+AdOtLKGjuZsadPU9hd0JdmKw0dh8QrihcYE40R4
yUu7Xg0qTVA/7hfTsEFyl4qA4n3WQjMzgFYOsy7dicLD1nmOrpVsfj6o1ZJBZcbxJtoB+tVuse38
8++GF1vAUlPFDxrW8xiB4P6oRWDsRet3wRVzX6HL0PF3Nj0ysfgi3Ivs7WJ0zSOY8831MsWN/5wr
f+HEGbwBKduTiZefgGsdXDyCaTEKdA8Fndw2v6zkhn3/ljwaKd53MjJISTzOwohnqZ4GZcpEKVWq
nspr3XAsT5l7aUCSl1M/O7I56evhtWzTmAswYXo77M6buGJkF1pg1AF9yS3t1/yxB2yAf08xy/q+
qfr/2Y/10axY8RT8AalEoChPi4V3pL5R9gojJOXCwtgHPv9twZobWp4C9TglZsFhXw/VVUobu8SQ
QgvnfpUl3fxn9Mt//XyVifzmI58LPkVfAVJH4U6P8dnNIWDShsFG8TYulPnSa50maPK386NRWEAl
KfjUqdvunBb/YO45U23CyBD6WQ/uObfdkoI5P7rK6TdMgTAVCPsNjY+DHEfqGKLfV+YEbRo8g75t
ctl2jA36UBacd+XX6q5tgEwSAzPuMvBYOuGjCzBJdO7ZrC1YZBCTGeYbxFbogX9dCQ/j3ZRHh/8E
OMWlcuTd1Ksb9bplGAWFT1aO+YcOIsrfG1SeLAh13mY8j0ieNAZSG1nSHOF8HVVkttkY7oiHqpJk
l/FuI/Yl1GUfoYg1RdScFhp+8257B3FWwMHB0ANx1jWLoTMjWAuJTCpUmD1XLiOd90/WJCszYEET
SGns6hUjRXc5JlQY3g9QQF/00EfptD1c/GAd5kd/hCiKqXw3TtkbMjJ/lva+QNeL8KR//1wp/a9M
7AjRq4Mm9n4S28v2H54n3uuuEtXybubXS2LY4wds0IO3JAitTH4ncuagEo0e3yFvnIqypg4a/cIN
hINS2QFYRlOyRESBfmROOiKz6/xO2QB9hAn3MSyNbW2kdO9X7qCUzev3VrCoS7Y8LWqR/yNbRyJ7
rYnq9w+Nx6jVYkyUUtZJ8OPcHo3eTdc456EUVzpKxdLfVfXqO5hMt1HvT9w8q1gyhPWJc/Es17hU
x2OHXrkSBsqqZHxljtPSXBc7HZ9prTQDWV5LQM4PO8AkLXLt4TcHDkv4hfpLr6up7PkyGy8YFxot
uWwjJqe8hPiCM41D4PbSxqKWP38sI/sHr64MeG7d4hmwaWbxuCfAo2umgJYJ3GQAmetlUTC803cq
xvsKLEZ8PRPDsI2ZU/TIRZZspdBZW618atrKMh/iDazYuyfL5WxhtLyhz/CRKJjRSKTJ3Q+g71uG
cVPHZ4BoYeEEm7xqH20rUVRuDqFK1psZmQGzlIN5MNFC5QV16UlyaBSvm/WKIvc/iq9MHUod3dQC
xXQbnVCEsImHol//AdPqXuFqZvraWlKG/Vhvl4fC9brGKvINYONtrNaxw/VEQ2F+u/DHIKYH6CgE
mGaNa1HPA/f3Je0cTOQ0aLwpEo5Nk//VGoaq3oq3gjhCatJgi5qQ3bI2R3Hlxysn39URT3f5siFf
gO/VIVu6Cm0ii4EoqqeSrjEXQU6vf6h7c+Vbr9GowWwY94+gAr4fjWfIVCa3LSP1hFJmU6uIgq9C
p+yByYUMmtsFwwVFXT8b/0xm4OeaNwcQfh8TAWUPWH7YONio1x5tOnBmXSrsMXg+UOH0f2i0YA5B
gtq6TPKLJU+i5Nmbr/Kaoxrhh1CCPOXviKIdcd0YvClzq/pBOiemPGNeNYtCY39WDwhiHE+L0HIr
0fxhEMjJh1iXiu0le4ZpjHL126/XFyTzKTBs/Fqz7u9yug5wPT1nhZQPWCfmX0YRCJOKjj251gxD
Oan4ZYo2W6kedqAzUWXKh1VbbjqnjVXhSCVyAGG5CXNkEROJNUs6uk60pv6PIX0FqB+ezphURwYO
keWY0yjlCH2M2m4EOT0rJpfUa1cqyJPw/nUKAXbuYQ7njtZoLGCXmftP8FJxbo0UWlovScKr1ysN
kaVjhA+oVB//a/5kPp/SZIuy3XzQqpH4+wayIbEcWPH1c2cYmAd4d1jv0vcQRBHDh2JxS35A3mFV
xA6dEqwSO+jK2wTVJjpTB3KgaAR9QLbqECJNoZh8IP86I42WO4BQZzWfCl3+a4xV6aqGU5uHIbZR
zAY4Ytb5FaR5l7g9ucm890j5yZM+uQKF6YdVadUmYhIF9gjeMx3Rnd/Ln3QR3vh6wYje3QYY8RrM
Fq1xFPW0d5dU2Ar4LwDyopPfpzkb8Wt8jWHFUUE88LyqFZ7aX/nYyYFQiEkn/bYOTANo0OCvaJf5
71ru6W2Kcf8CtBuk3Np6ipGnl3CVLi5OISXE0ku7ub4UGFuLeJopsYRagPhrruVoPXsE5SwrD7qJ
sF6kg74TieX0eiDhZXj01+GF5WtCaioJ6vnvLCB0ECi+EQxA7gfgFv2NZ+FJt7sRYFeZr8qIyh3Q
6dqaib/FUuQ4FaUZ5gmO+cZkZwyfpUqCOmli/YZ1snnfa5aQtXPegp9kvMzqvcYEymG9t6IUUsSf
JRbkN4nkgefH3pYfjRME/W/2wCUu8QFL1s1jtDq8+dSvZWUxPuRjh9331g3WZI8ZCw5gTcnCduS/
IWPpfTEwXA5xpQSb5D3yu9ztTyAOfRt18A+L59samYgvvQcYgpaDX/7a4IKqZR3T4+aEoJkCfq4m
vbfFbkhAMQuEq76byR2KhRKcObY9iGKs1Xp7KMSsqLqYNfzBLJkLjxxhIavYofMgfpc5nkE5S/sT
LyDPhRJo1T0B04YwAkQkzq6GSmeFL6ieVCBa+JdIXbmsnGAshNbZbcHcvy3WUNdNPibZfJw+iG99
FUeRCc2S81xJcCq4igDC3IIFurYsd1g3oArX1qDtDDixJi03zwrIixIsJkaszu/uIuNvhv1V1DQm
MuOB3j2mLqMKCqPMfym093nIonNCDdRuz9xZUf2in4k79TuEReFSFinibCDS5Hep0MfnodxVWtzG
TGQDxUKvFj/TFJ1DRdFzGh2vVSkZVW8SM9ziZ6OlQOt4iZtOL0fBovzfgH5ZU1rWvXPk9iJdUoer
rx8zHOf+qGM3JnobNfmunD+S3F6tcgVOPBYsfMq1QIo+FXuAWJo3EGmfNF94/MiKAV0DhmlObZba
6cE8b0l7h9uiBrGUcVkFmpGrzQti1fM9Ddr0JVrPuAb+XxInQ/qGEt/A9GNOEpf1W0k5y3u65nY0
nNWieFPXrqBONSK0MAHRhgllyf0PjRKUaKBkERMC1LfDDQikE1hja79fqDLajRrzv1UtdAQ/bfle
3Wo/OsTRkbI5Rtb/pPwglLTuALYiOEFTxLVM9criUN0cN/bEP53WdGPRf35YlwGBoebBkFzOR2q7
DxQXFMzEu3hO2oueY+c0pnaNHL30dcZCgso8FtxhKjZyQi89u1cB/HIxqAZHhQIWMI24tJU/WBY0
yBKtXbmYtpt+j35jgWC5EmRtUEJCoxi123pPjoPnOZqXg/VTYm/vKa82rO6qa49gZK3TFBQmsA98
ZBmX7wOsgCL7NCZzo0w38Y/OmSNbL4K3ox93purNef3nhmnAu80I8Nk2n0YMRByX5t9xfLEF/clF
etKIWTPYcfO12Ptitvjan5xihwdoSviLHYjPqOmICexqqwF/W61BCEdVAejiWXhF6UMZx3ja2+M8
4PQpMa1fRfw+2fOIchxDHhjIt1THCJ/p5ezcpOo+Jpd3CcrbSgL3weHkkCUUgpyxPgeytN0EY2ot
OcyMeeKIDze0YLGiQmou8D6eenpDrja/X+TQt46nlmpZmFx9jXC0OCQiFiTeHOVEVhkqe0gbudND
VCZMioxh0H+cyqU99YNMPleXVvZg+AvNQdaUjOgAYrxaIl/XG6pi4k9LmpjffB60mhLMZ5dBNcgP
YzCaOXQumCNaBvipm4XpKToCJNGFKG7tLMBVm2jcklPlzPfom9UKBE0NDwogc1XOSLyXxKuXx0S1
8qxJDlMwOEve23lxEpmHUnBu/qdQBZnd9F3SHGTWmYT+hxqwP7RJee9LwcdbsX2bGIilMUqB9H2v
f0mu/QwsIV8j4+z1YI/u3jA4e3spsYw4xzd0WmekjVuGREP9RM117p5SoeVqREujIf5a4771JLfU
c/z70H+0pkptkCe1EBVviOtcpugWkO57/PCSInnVNlYsS2G2jz7+Soz3koXSECVhyzcVg8RsQxKt
Ai6fJUBbo4a3edyPGNZONinK1ksowJRf+DmbDb/HuZEOl5GGvYIBjkM72qXRb9SslUdbbFCKhdBj
pMMxR/yObdPF1zi+oPjM+CXbn9d9za5BGgZQQ8doszXdE5jpsKzjqL25BKgWah7dSxiH9iPHZOY/
fXQtRiXyfvndD9vak1FcR6fnWs5gfJKfX87sxHznRNumjXM4UMMyUKfSa3TMqTrgBOrc7IjUZ53y
zcBN0fznrNi5dMXG35IBggKLEkTcvsLCMmUjm3pFX9EEc9GErXc/3TZRZmDeZ6u7r5E3dGVTfSBx
ACQEaoTwpVJuS8a3s2y9K9dNTnl/tHat0YOGyJHuiqfWVe+oY+9iHRPMnTGYsCi/BbYqy0i/0Gj9
++wyGf9wgVOFOlFfJmW/O9MFHHoK+a72nXlZ9mLj/jdF1Z6sVnMM9B/atTZAm7PM8FIgi9SuhD4c
Ctwr2eUlAYqjbX0pkTlfjl4Ml+RP8J6khXt6cXKQAVsPd9Xq1+AuftOXrD24RS2m0m82Y68yYKa9
TVXduO2kL0HMVm3sWe1OBviXmYZrFH3kGaK1TGPxDNEH4yiEsR4+MHnMvCU2LvSOJu9bCNAw6zzT
TYTsMt36jpToHV900HdFv5D+bqqaiYIDsMpvFR/5ma6FTm6cDEifIuyK9Uxb/EBVuNNJz5kAWHOp
3X5LZ9l8ateY9A2cCgdHnAUebOlEYz3JQQq3IYHchNuRn56U2y3cALPYxLHKekqAQcKlwbSBgDdH
lu3VtjdAzTiTQmasRfMIKuvrZTgkvSbfSUtpgq+LCATBZfHf+jbFbGs09QKBEljeTpuyBN8LkXto
fee3C1pm7c3yEqu+nLBtVDjqb9k3kL+vxPQQuiRrnLb+LuSDY7/Jn9trx2GEQEZ2OMr/2qCzgGHA
7hcw/qAFWxuAPVYrQmG9hPNaXzT15djZaLtPzwXjcpZJb3ma2QX7Dnb+lvX74u+79TfrrHvWf9oM
05wLfjebHD2GpCv4WPtheHvxURpzqIVF+pyFfFfoh2qOMlgw/lv1bS0FqHfUfRcD11UsoL+twoSK
Twr/Ph8dUghu6gs+UwV6UhXo4thrJWJTONgX/09SqZSew5Xb8q0ljvoasvZhKIogsAQunXJGqAqI
SSx78k6LQZOGcyPsbKIFy+F6O3504QcTZ9ueXu2Zc0QVz95j4odb2xOQ5B6D0xxHZ72NQmmJtE9u
qKQ/zJjPbnDY5m5x77/8Tmef/DimtlvsJGeI3QBTFQGWzO5Is2gh//luUGss1WIUMAKYLGfEX+9W
jIhBSzxYc6wBGD3Ql51myYLGNHtTDQjLBrthaPpQa5liKOBEnWACGilxwlFi/FdpwfIcN5mj+3QQ
ytqkv8KCqeKMEI5ftF7oVA+8fsiLjB0iRHIVUAzHE2cpSlH4E5kL6SxSM7fabHO280mdWZwfbFKV
y5V75pS+eMand+ggIGbzRy/ckdtc6BQlqvIXBPEApUCpp+hwxPtClP0XQMT5u08eukv/6L2hOJR/
eTOaPW09Qo9IpQojgaWfBLFRFylU6MudDHDiTZDIRZfoC8SgFxYJNkeUoN5e7g5SKMEqxvGPamid
VShXKOiBskRgLNNbK81AeuWLWz7Za8macBRqqZvM1MHzWHc3WPIwi55/IuMX4hznbBScu03rhB4O
0zSJD5Lu1jNKM4/eLYyEcxiVhM8hWEYqMKOwfkdHHUcEUtfGuxKAZyJYfht38zBJzpQfPCDfnV3L
bl7LCC3zFp/jrhOlh6wXOWavwCG+z2WcB6l9GS6GbexZuOtXS04xVEwOub0/wLuUyQVRQqCuLJIm
2XPlVKls1pyhF/im/F6/XDDmEQ2QgNsg43ZBqSsirjcrPPm4hv/GPy9+REsgDwXtP3EU9yxwP0xz
+ZpcsuD/fmy9lcNWRZwd3gIaUoPsiOOCfT/1TfRyOoWKV7R7f244mn7JGbDsK2WK36bgriP3KK0U
/mAPnmGooHX6vw1LAoBkdbV741PVKlap2vjXwzPKFnfbNtXeTBynlUZUR83zJYsYTHQt1thW3N7u
vzhIifE8wXlQxscJS5X7AMU3sxHsHU9ewUCVOD88vd+YZ38ygBD4LMzbAcAj7e128jYiIxF9037h
gi6/1Mo/6/oAfCFj5t/0657zgBSaJWRyOc+OlyD+ZtyJH/iFwQoLLstCXsSogX+Vpb3Tnkfegibz
k5SDCx1mNubR0RcggAn2jH5IIey2+Mcsqv8ibDnyEtSpk96ItKLpcb7O+4gnf063VulBpYAdbzyQ
W9zt4N8Fy1Onk3AfniuBaetnypG/6SQF9Qvz5ZElCDxfZ1Jq2HyioJPo1tSquGxHEgl79SNukFar
V6HhD8+kPTzWqjNVHQ70PsiFqIaj/pP8ki0NDWzpGeoK9RKrA0zrYp7a0Nl3aZAQySQE182oP13/
6WCMzxzvdCYo5nApqBpYApBTydSlLYQHcPf4WE2Wz745nbn0SoZPVULpsTvWgUbME7UwFmWdTaSF
1bL8FlqKFDYecfVH1ndHsV6qw+XvLIw8F5ZIsAWepRAInAb03qQN18l6z5VSnWctOxYuIVruCVkb
8TUuOzsErC4KXSaqi/D/EqVpuCPhiyzquARP+zNdhWAT6lhkB1HwAh1FILI1zjfGXHzjEWZ0gP41
2NHa6yyBuJlEuaQlsH0/Dw4NpGLRW2N0IRfwWXYdF/E00td4FyqQBe4cFHISOMjZoLmVvAx91C9Q
a936IoNU/bhVh+UfZ8CQxCy/0Gs4bqJF4wgdS0wKqoZHplH/B1Vm1pexK/35zf0ic4Ibbqg0PnKU
Zvrg9LQf83D6B9sJLLmy/OxndnoW9/0Oa89FLW7LsPGgLXyHauhUoxyGX7wbZQwb4TovNc5InLTa
PShMMh++u/jLSohLe03QDKSkTgK53ymRqii6JvBsavO/jDwNnjTuA+oav4SSRReIMIOAR/XFn01o
hBq9AE3PPiKiv4p7LhK0I2in0mIpxZYabfeJkFPK1BKKw4mPI7mOA4o0s+rVgGpMNdeU74C5/nUe
FfJ1w7expY5O65NmRcsMISXNly73ndCiHA0oy73deHcbNXTMJC84U2SG+UjxFpCzG4HxjEQB4UY0
a7urjjJLhZs8RKXt6LRgxSQTMNJsV4qDh1DwaF3fjPoBEmQvbKixO6zeIXXm2gvHKddwOZhMtsr0
PhttLu8xuqIasaMUl6tSwzk04uhR7bQGKCFIPDfbqESc16py3bRl9/Rh4CISUMlNYGs7yM7r92na
ibCVnSGSxQmv9mKGMHPrxoQ0Zpj8xSGzgzgHjOY8I+SYZ3pF5QHdShWt3iw0wPKvYbjOonujVn3h
TstJRoBR17K2ipyj3VbEHFgGMw8I1gEUEZf5dD9sCWpskKip+aMzoniGuzveeG4KoEv8homYnxDw
/gPn1oM/LdB2DEvV8Mxve3XQEUkAWZwF7CWmrqFHTzL+cLrM2jmdz6bebg7+iVCxFJToSkrM3iGJ
2yZDiGmnCBLN4AMBjSqX0F9IFsGlBrtYWZBbVm+Uk7T7ZFBaSsKLyloJke1pV0mfieuA2bvI1ti9
0VgnLaKLtVDyT+unNBjVHRTlhG0Mygkp/pJCUP23TdOaxhq29zIa9TvgEakwTLX+a/SFpjwLegk4
s5NBp/3gEV6NjzXAoWs386bcr8M2nhF3axQ0vZuwC6XpnF7IbYGsUwMNGGjMJ+bfh/hCZmyyUXej
nQgF0+qrUcY+WnJerxWglAm7c+Z8IyWYcHhRbH+DEnNdsJlDkZnvUOSK5m7h9Oqwl9umgZFtkHYC
MJtoGARsbnqg7KpyFGoIweff2fI4geFI6Q4Drq+5pw++5ssfsJ6gRMCuKTgt93ucWuz9ZGsW6cW/
1pMsykYmqSpx+iZ6uOFznp6v0YgtbfLnMMZwPxFfhE2Zrr19iP8yP1RsJiRzUeaZuYDfZ4XHQspT
Qbkh4bDkFqB7S2eFUuvUnAQzQxDWkh2DRphhCNugxilz+fLpDdZrKvuFN3+sDXnfwniT6YsD0WT3
OUAG5uBYZY3X4v6Jj9TolLU56n1UbZ9Eq6Bf2pzpjgecQuiKGq/BgsQ/IgSsMsRgoWlCHmqvEcyZ
Ajm1uWDyBXiOLi8YfHs2SOYWz6h5N2Tj5xjhcmnSUuuIV/JcderZr118RWBd0ieEpy8WbYfhP7a3
XJ6ulMXUtwPNDwRKCB2wRTQh/7GTqWz0z2gsp044KcKufHKZGHsiv/eOB9bvDTdcghUMZmFVNL0g
tL5QD1fi720XMizQ778wkVql8jEYQ3BehDczSr1BcgNt8XhZbw9wqk0ayMQhOrQTPWfdEFd+VR1c
BjS2bfQmHibKJXo/HlsfX2Yn9hc/AgR3hzQxd2mvn0E6Y2o5+PdwLqNHNU6ypdqtregG2R42qi+x
FYFgFKdfvmBsx/RhB/vMKkmOHjmmmz5rIBWolC7TDpiTWFv7wkAhMdCBKfQVty2ILdkY6MLYbktA
iNcPUMlAHZVX3HVK+K7h5NgadpYfweEBtZ6weaIMuP+tMouetSoxdIiLeTy6k4WHdaf4G8cDI49v
DA/OHiCUs/k/1rpaIY1CjinPtZzfzSAex6+6rCm1RrJGLg9hlCC2wx7B+IMbal0H2cncCp9oQFzv
6C6sLimc72frFk/vKVztRECQZNyZjr8KCiZlAeezmYcw+oFrfiDeSrWIaUYLcZ3Dpdu0/GgwQeY/
lkSXnSqBTKhiPFFhzZJG060SvMDlPtRfLXT/6IbGJXQxCOHj+TlZkIwabykUZ6Fs5KG/2tZm8Ggt
WRMv9mzGW/dod54ROWkDqMRmm0/clvBqBcQFUE6EUrRjxPWy+wgh8HJZUNT6le8bQDdO2Fj8K5mu
nxmReAcwl526mT7cFM8n5LTLXn6FgtvKsJpqZooWhmGoaD3x7gBl06FJ95ttPI+jYe7Ut8i2Vo50
raPlmJLeZpsidzm8lMNqG4cWG4gFRLUzppUZPJMe6m5ciCWKRLRw7sX8qFs5YCQ09ea6DgMdcn8R
N9iCIkJZefSbw9ms/sUrPBPtUTn8uIQHQ3kg5fiFFNOWxAFWLSmYCBbuY17fu3fQZDCwG4jNDwB3
x4xeAyl5XSda/g6z4pvzyrVYxkTo9zJl0nSsUgP7r7A3Mwr/TgwBiIkILbQ6SaOROLfwiIPO3vQW
iGqUN8/iVueX2OnRyBscYvebGDioiapLpIGyI3BjdAC8u3Ewq67HQo4dDxdLUl4zgikxzlmHGzni
9ccPKm8lP+TwdLUC+icGznHzpwqIu9CSo8n9NrZ2WflwA8E2OIdNO5CRjjBX6ZVQB1bMQDNDu6Bq
sWi0brRTvX/zJ7JD3fMrsPyAJefGaJ5iIGYV5rLusvffnWkiz45ltyxC1Q3AruEtCe17pKy3vXoY
6vCLzlvl7UF2Mm/hK+knc7dKiDcFddYMrT7xlgRiyCUZ0yl9q4oCGzwPGl+1ZlGHDucCwxv7IOOw
WkFtiMj115nPd70HWKeqjn+ZDjEVKuac5gNqZqsjDibf8lGC61/tP7FCaixEK/c781NK+HGnSGau
VLcpPm0R0P8sNh+rb0JTo348mucqLzZ+rJCNyfjy1ckdq/ekHqjOH2u2VdLL6Pss9Tz/e4W/dSu1
XXRz0idePe4nxtORtNShzm1ZzYmTRNLigTKmzt7ZBBXy3zMRRlJODQaipz85EaJwSlBXUnmIvOgS
rk5uq2UWu3ccUGdMdIW9hbhJuSzswKDDkAhpT8YwK50+oW1cjF4+xMzToMBO68HTfnQ0hVJCp5m+
JuyoI8WsYG8uen6EtL/l9uNC2npIlUN9VcOVdPNf2Lb3hT8HpPYypxf09DJdhpuQO2ElybdFGJ1a
1rDbllGgRQor4Gyh6Hkh7hTfnIHHZKeFOkQSkv8nZLR8P6Gl1plAhhS3/QaFuAEsKfsiiPGr8NcP
qF/ZKLaZUptd/M4Buse7xZHUIpYJo5K4fEbQ9CDtuL9vyl3RNXTzfuss8y9KR783Shi4GzCrFKul
e5xLzCrTYkO2IHarTxTaXKduh6qqM9QSR6nylQIer+RQkq+gyv62Eu2hs5zyHwA+hRcBCnhlTVgQ
SBbkQB786zjPwhqO8YBsyFfai7QeuYnrUwXdUEp5DjZ8e26H44wkVMmyuHxYwohfim8PvDh0CPOC
OMv+Z4vDiYP9SVaeani7z8voK+eA8JiQn+Ir+D4D0ZDc5rPD7djeiOZ4SwTx6mNXRiMlQm6JPIlG
wWC5VPzMVGJkpVlisP/s2gxAM4A0MSC+jPVX1DwgqEGkVtw9n1qM7Ksjt1PHLToU73SruoROqDoI
UcWgeqlunf/+4ikpOKD6dAGpRaylnrgt47xXsNRFhwk6IeeJNwACTX6QyeYJQjuTybHw/rdASFsl
d9LnYnUTez1QjgxwsVWRd3rqKAr6MbBvMSVO9+KpaeaRXkCQ70xlGS/XVB2d10AMRmsyNeykB21Z
b/lhu6WBxHsoUrXVDHRSqdE/ga/XLhgyxvIK5+CosE8diau/1ZFBxIos3kWM+R6Hih1+NPOm5CS+
rNjhxTgeLa/7RK5FF6T0XktgTNtlY7ThhVE4/aDQPZYcEYQR7iJzi4LehpGNzwWUs+5n29gjfaBA
0fCUrTZIDh6YRwBKoKqIoZ3Vub3Pd39j89ls5yCse4HTwpFBZdFyY9VwE02IwTdKNKcyejPXBEoH
uqtS9MKN8o5w8rwJ9zfGLSBBGg/D8TWPMHHTmKloHTTzIauZvnpZd1BkplPfoM9cRKzPUOqjKNSs
mmq8B0m4JzP1wgBr+KMWlDqxZsunVvCRdEWdrJWUBKYs3baG8AE8XXThTtv6rQOUpiXNp0t3sVfG
IdKIZRak94C9pEmn3+WCKoG/Nxw7gswQ/pYmBljBlDD7vvDQKNvksJ+N2omIQZlXz5ekYaxMg/Db
kuQHWAzbSG9K3tgDbFzWt85tU/imweLXGrBgJ7Zalj9R6HOdAH9CYK9VNxYkuPw6sIJS69kZkCUR
5eTs1klV+sbxl8mlJLE1+sbI/KDgaMN3n7FSCAP0r2GcvcZjQVcwnvIymWkqd4cpvVXNgsqqlc1V
yGF2P63NK1iZyyPiNuHo31GvJPIdqKjI5w9InI7d0Rd2c7IwOY7oVx353RXfkfhNfSjEO/i50wWF
ou5KZbfQEebxBLmWEaHx40k5esACLe/JlX0OgBlmKqlO1jf6FJ13vd5F3FvWRRCukhETCFjVdjfb
G5phoY2glgWVHhb52g501+Jzvhvv6cSw2fsSfHKzpfxsMl7towtHmbkxg8qtARfOJSrXZ8Umcqkm
17PL55f1Ch6ALwHZCI0GqZ1MLARiCkNq8BIJzdsrHmgv24N9/pfTviDwU8sOTxPzr/0HYqSDAUoR
a7zPbj7RnjmCYtl+gfv2BGQzHax00z2t+/beyW0+pCWAbM1fB/fKBCdByt03DmPtw6K02oNBQkwS
j9EmbbN3Xo0TF/dEkOrHBzUDPBdF1OmO9FPfzak9LYhsueIr0vBdQaHnndjwoU6Gh6PUolF32Fhm
6eWm9gYUufK5IYihge88jorhuSwdg3KLMqcsymFwdrKkihzqlpP3uZSm8ADQeYsGSlJ2Br6mUaf2
X+4ilmcutPORQMai7vANdvEcfTtDuKRcxDUQJa3s+lnNxQX68aLJO/MeumSyPTbb3T5Zd3bUADrS
id33HPKKp4uL1w4zyc1XegbsRV69xQA4jOOPlSJ1TdZ0Ko/pAePSD0LM0eq+MwZiy6Z+CzuXxsmb
6SMsqoi569eg7a85u1ix5ziEg3zA9SsWD6mXNjK/DHHJWNwsg4Myk0zW3ghun8RQ7DBGJ1XZILI4
hvHtfFUpiSZV/0E83wLDqGMhKPNeKvWRBSbsct1hECTwu423sRKpnZwjlNhWHdak3Erhon29WaIR
fduFy0UfzOsuuZoxUPdrmXSyX/QAGvaxx70n84ZjD+Wu2BCJ535VGmzMZwaNfeWZ++yS9/P6Base
xe2/vaPuBysZj7hDM+pFPwnE4/fOMLNkxdwKLNocu/WTB4xip7iUstI2XmCJnbgmUl9Cf5hyBzJz
YxjciWRNSAL2FSz4GuedXdInyq1KiC5AWk2Loo1pVLoh2EE6elIAA626TnaIekQ7++MqTNJV0q/z
Y7MOUz3awU1YOEQabsDBXOYXQ4f4xhgAmSa1EF9thDm0zAf5MOcA3wYUW12b2VEm7qhsB6Emgd3c
bWQMdbuhguSlnc7LQEK0oFDUx05kQ+IXRzrB3YbRGdQttAJHvMDBN+tCbh05JGilMC2CktVkkHcR
zLSnlAdNF0GIUdeYFZ94Vs1flrYFVkZYTRh8Sma79RQMxmbaHokNY553RvCNeB/Kgf9ui5U2dEei
n5XOcidjcrWiXfsNEUkfEILl7N2kV5gjrByDMieCk3cfyqRGQ7hzCQtsGjq0aiOnu304VlkWA3gW
NvZg3wYX12ubQAYmjEZnqkKzTXhG3+vtpLXybYplPfsE3VGDZUoD+bYx/TEVsK7tfklQC8u4orpm
T/APHJVMzWjuDm+X6SXf/bCmQDnW5PiO4vGQZmJAQ3KWbORycG51Ha7is9gDrS4hqQrL/NxjeUSR
q3SA8gFYC/Qjj5zOWHvUPA5XOOudm4sStH8HTcA1R9MFPYFJJFfznoavv3ZjmnW7XYLDoQo2rfwJ
26nbSKk4bNfTALlx8KcQ01h/qlicYuIMBnOR2cUWyp8SO7I5EhWp4xj3z0AEi1NqU1h544aUfSwT
KcrkX0QG2HTmINIFdG0baWEMTKDVHvbCfpOFX9oB5IuInRkWUzp/cgo5mk8N47/+JANnhES8mNOV
bQu+4ub2LHgPTONwZH5fHr7l/YUxzqswfcIIOIXa4QoMa4bbJwREOYP91m7zY9/1gYVkxnCsvweI
EIydgZOIvtwV7xOJZGjuVJ8UudoBjlBYsaOuAk8GPDG4nmB3BGssqI3QOiFSe79+hVPKZICqXybK
s4l1h0H8JV3UcGHnsn29az5DPgHdVjBjpfT1XNzmRm08izg6B/8Hku3a+miuPH3ztZ7SH0AWIPY/
re37C8PelV9EQ7UpskZetBntkS2VusWpDnGN6y98GB/R+r9/QEWzy7WIC7RikDmZtdx+Ud0l9aH5
QScTovKdtwY9mNzowgqdkqQJe5ItK60brPWcuzuTNDekOJ2K782uFS3+aJ0obLkflhnKBMw2XoTe
j64zC55a90q8h7VfrBL0g86uYKc6LRExYRC3y+iJLzqeHTOvSJPxjiCvQUJ3hKzULrwYg1PRQyLe
JVTO37EzSCoLh1XXCRLMOafKEMXqz1jn34+cE6VDoHXPY84IyD6PO1bB/M4y/z5THf+kslcjve8y
gXIKTYlJJeoFqUrZAEyqi7hwGlfxV8uFYE6oU6vRE1Ovuuil5U6LQ75WYGeZTQ0BWwwaYvyfgsxx
lJFhBagtAku5Daf0Iscbw4G9jyLMPwFcYRGEaTECo34oj8EgWBuk9MLsJ7iDd7d9Xq5EwFZEh8iv
rOICkvovlXLkxGZPqpbhYO3znci9xYrAThVDxrUd5oJsyffdLHS54fbWcQKlc0frhpastY8pQ02Y
sPLR2C/PO820N30BzizIyDOKIwxX5QOU3vhD2+meQANftqXL1okLLCxaGebDJ7JtXqwIGeR+BVTg
mbFSfPeGOHrKcPzx96OkNeHwps4H1qxxjiDtHJq0I5I3+2//KUcgd3nDf5qmqiFs9eMM7QQ15sFY
RLPsAm+XDiEi0iY72jW4vuDArWL0PoKsyJehFGrhEtiVxtH6u8Bt7N/3HqrZ0brlthaUwD96/a37
d/yVRQcRWveaTZuZwzzjaDU7s50w2vVwd7N6HxKJimAxxykRhy+K08cB23MlHS3LJY0UGKl4aoZj
xWYM202K3krWB6eX9huxeFVBfCwJbg21FSZH5Hoxz0Eh+2/eTbcibtRtP0jhMHm+0+Rroq9A57LP
LCvusDp6+tqyWZEF02VY2ViBVQWjGdkvyh6zeVy67YBghE8uG1Z8S+/iLCC+OHOhB0YvCxLvSFzf
QfSssxIF8fwggp4O1NsPSoEHr2/9AHEDCJ49Nj5+sZ0JiVT4qxX6zTjL4sbJtPnS++ylUMclYFBg
MrtNWv9e+kdD7Egf5Guekj2+i+lfwSVkAHhbrgiUuNSVi0VyBWQsAwtUNYf/I0+keUs5fWav2WHm
8F3AMTS3d2Xrc5IXocQWbn3q7MIjnN0qFmQigg6JSf2BSniiEgonGg/4Twljx9kTrpqORWAFaC+o
Jb0fAsaqA/YR8oEc4+WV3X9OY/xAYs7sZai5dqNAWwP/yI8ANFW+LhHHs6TJS295ALHXZ+8qcpUp
I5NWhazgFIq+NYjH9PvjMyncE00jVXMDflxaqAXCXDhmSMjgcjQXMWRniHR59iy3nebfFmlf+3Gk
gxmeKlHMC/vdjBN2g4gWWgxsOEXPNocrgCSzl+pvAEt/yWKSdjXj5zXULK4+PjtkrnF4NLYev6M1
tySxT6Q4BLTDhiIPrZ4gu28En0NUk9e7VA7DaCRlAP+QMzG+b1P2VCOF8wPHhTqA/nw/jxMhYqQE
bZnSRuCPuL3GQrAx+B3gLlw1b3mUbuDomWXpHI5Ya4O2vWk9io4wts38VHhnZ7tpu9sag0L0uwIt
NwMNuFr3C9w6A67W7PLTPTdq423NKvN0FthHy/3QCtsdnnsYNuJxJ8YPbP/n8oedcpJrvx/FG1UQ
wP/0lwi0bkjKvDS4gxMyfsc1Pa3ZD1QoPaIeazBTOnehfjvi7BWpxa1K1zCFX6hKKGZs1Qrbpyhy
NnNixViqElgaFNJMJV18VWokQ1sIDXJpfHbZNgeMHS6PYuAIhdjpBWOfnzAWZDWoJYmgKClFVTHc
S/S7MpJTFZuM9G4xzChCqcdEzW9HQIanY/xLpZ56CSVE8zfUJQwpKiCFUlMKATf4bFQMgxQMlrRS
RiuTXPVxRL/UB+K+oBc1xPub7zc2tbigWh0GWz/fVBevjAGOUrjxTeqRT0GDzYbPT9tXzUAhT0i0
K4eNgXXkErWsvPWDTFNEMJ64kzJ9Q02RaZhxgfr4apyILQWQdbqXnuFHNzbiY8yVJjVzwDII1gxz
nYzeEsm43MTIBJ8g/J1QRWzQ7GCKNfu9qLMD51kDeIxejrPuFvXwcSND5UAjqS2dXDIoRuAuTju4
sA6hFtxFYbMKljNB6oFmoQsycpH9kjUGRblTk/+EpwbyjOoLumq/5JMzk4/+FoxjpEculJJ5oi6h
denAe5ko/MqgEtrZLGtVsqRfWei/nhfyIb9q0fizKSbH5JJLuPCnt4Dr/IlSsxRjpLOIo4KcB14f
BqRjfjkCSVrr+oY2pszQZ9S+ql1ji35UIfrFbN8TYHrezMixISeMbUdrwHZ/xUcas/jufTdLesiR
oM4DsWYaHlx9YpMk1CX6i3zN5SuxBGkyUVS4L6t71GcvEmq17qeH6iDkDlFms7hKLk+JbdAb2c8B
Vf0WUiB47crVD6O9SF6Srs+q+sOA/UT+wpsjykU419AgJUjnnfjAe/10ZxEr90u/J9qM6yqV8dia
lQ3P2Ap7c9MsTf3wDUh9/qTGxdN3J7/qSdjPMpLny69KbeG70Gig76n5gS3kXMDuTVD3qnIe/nzB
xkwM2RcjTVlrQBgUhW7vlDc74jR2HVoG3QjXlIJCeMDTk5DlRQTag+e1uGoaQ059eEudVaGkmuDl
0AEwm/ENVwsO+xubNdEc0IA96baZqRKkGbBLoWeYV3Qadzq+8Z3O1Fpgx5sv2dZKmKxDhaaQfSF9
yOu0jvwTFish3ENOJsIYNN8OGeQX6v7G5Dq0jViLHfkwPRL4QckOL0F5E9XtyJxb8s4d41Ox4sNO
u+MtjQ6Np4KscBZysSkrWlwkowfH6pONBAXFQfTfaaXm8zCFOc4RBmkzElpkvhmKFPYyBvb/txoU
4JuwSOaZsETKonCdutc6WUyxZwR7dDhILG20Wkglxfcyhzjp6f2niLYYkheN2yoJOcthsJoE6ipn
WiPpDlOKNkvGqna+Nh9QWXIhQD5QLpQDPV70nM3sl+7U8RDHwhUfcgSs0UuJlDzuvyJg8tXjdGXr
sE3A4ycBBMEqlzl3Frlg6IyCJeK3wI1OtJz0N0A42wDF3k0g6HYI98bM11oude7Qjmwje6r1Seww
Tj5o5ap3I4heMDv6hCQ/EexP33G0f2iky/ZVRUxOOjcXNi8ruNmAQgAA839pmVG6I0Cj2sQ2NeYf
Tfru4n5erH/fPJjgibmic5ELFxA/aSLztkoYBb5yZ0vNEKe0xb5a7AMHLgGDVvmizy28WSfykj/g
cCawHHamveYnji6bUv97KU1ECwboHItu9BbS7F2xXI0/QOWTz5zo7N9sQlxujIJfMD81CGoNoS5Y
xmN7n9V86Uw207nmZJqvZAit5gZx5AdwBJlqxUOmJrT/F5z9l9hGlPgjXJ8R86KvRrsfcV+rkW13
aZI3ZT4KmWrfSsT/GrJcf7eRpJNuPhpdS1fEPrD8gonZpM5hnbICoPUAOWQ99lOwFdqFEcxq0s9U
IWCJzCbQUgnVjkC7LHbsWfksTHsFJAeqPZu7gv53mCupb2PDSC7A97wzRS2tOq3LH/gEGmHmJ/sU
vTE/pbShEEr0LSO/vSBfAgG2fK5aezYRCo0pLJnNop2pcZ3jF7VXY2OIbIf2sfbWeQ0n3ff3EUv3
asu8oLeCDkAgcY+n79zpPiiIMqgcqNDGIIIE6z2Z7pHYtWVT3IffHQUY6uJVyMqwPCXZ9f5m09P5
pf+fz1SLGR89IkJUWFynZRC6SKslnTKssF7XfK+QIGv2+zpKJsSW9sv1Mx55DBa0dhErUKPKUsjV
ec1LXZnxldJxQnwSPCwG/0MTlzKMEzp4IwjI60V0Zj9hPwZsjdkG0isVmvWNFAaMvm2tOh2D0/NJ
X0giXcUwMyTleMn1SoOzHeBky3a1ZdXyEbpQl4WS65DnJySur5c7jdpNZ8s2EGFaU8yA5k43LOHG
UiRPek8Vpnd0jE31tS4hzrQUskXboIK365Z+ihWJPHCXC+/ObW2L+i1CWvGTixDKIXr+9y/RfBeW
GQSyzFEEfDzX1mOjZeeYtf/dmaLnpsXjcE9zruSx4wFwrIn7SAULCCEf6PYSjI46hLnQm6cAgRYp
otrYIdR1yiksF+3OXOFgudkoOhpnCbVSv2AEVgnRsrdn11K9g6dbUjjfr7/vopyf28/ZmTVtzc5C
GX37TZDQkA+T93IKE7eYDddE0ZO6pLUnAdPu+ORB6S7yHCkD3rKIlFXwbYjTxpEyB7doM2DsirLn
BXb8bmIIEO6Qjp4ha6Ab58bINhiagRaf+hST3RVNDnkSL85TDIptZEh0kQJlmRmDxFysollzeRhc
pzrsgerUWzM7/BjqU6lWNvN6chOWgkezzSHCBlW1nUaSveLA4gLwFXkUqXFbx5yKOQWuF8xROSvK
Z0zNxNMotIdPzLqQK6cmWwuTZrD56MQuYsEPnTsdXLTDYalVA+5KKoByuUpWq6bwWA4I6+DpLEen
QLbpAiN+vu9Hv/ckPcIgZi5J9/CiW14hWooH02hFv3bmnHFhjfWm0aWI/NBz62iAcHb/0+/om/2M
209DidyqP+h4GQNu4NlIteriBqGiS1M5ApbQYt8ivtsnaQeF78knaa/1LjTYdzyCNFkn8tA0XjzK
U30CZ0c+FE4+aSnWpAOhNvoWTFf505kT+jWNEq1HEFJ991c6euvSsuDHVsQOJnykT0UzPJ2BmNkX
poRG0UnEZl/0DoBbGgw+03vKKsyGhn120a0/KSP+vpzVI1SHLKsGqG5WHsmce2h4TpBFbB0ZbcYp
qrgfvSejKONNGFvgMZmb2EV0A6meLX6s/X8GS0MPyaXC2gS0WJJhydb6upOvKG0BrR2ShA6LH7mz
K1MVqfafjdYo3L4ZyaBfCsuS+YeB/bjtF4rn9KwFHC/UN7q8ILOddUikuttjyLM3R+TCFEsdwJqF
BkxssaWfMhmhIyYvV0F6Lxg+ZsarDw0a08CjuQLBKBTx6q0fQrLq2pC3ZOpP/iPJY/NPZdzllF5d
YfulCP3U8DM7R3Wne5Fkg6S+nVyz4kfADsu1hDCnGo+WqUHHF2D3fmGH67ZSiJ7lZeemo0XKPsEu
VUEjEngcz6QShKV8cSdA8AnzGI65lRUDFVFf1+eb3wwNeYsRYJzXZvAtujJ/p7ODwXIsrhNUbN68
eYKcW8k6hN3/hP1012gOPdqlc+ontwmpGqTi9iX740R/eZOvnR7mWRrgv5y+D39oVJHmNM16zI4/
Io5epzhtUQE2+IXmviBYiz1aAbPhCQZ2OO/2F6u/Nbq9ls79Vcj72gQvQMl6LFz9popp2KfIdQMG
RJZxYbM16+IuQit9JvmSQ0S1zB6DXV7mkMjVn29rx3bLlpGJMNvtckeVXVDE4CTkxbDkcl/4LsGy
WcA80ctAPOMTkErgiz69brD8Dyn7JHj+I2u4lkFHOf2lFycyn/n0XiHG3wSH1RtrUyr9TsNo7Jev
c2Jcnj7Bv7Fd3YfI9LtFUjd/9Dzvbt6I4QMXvy9//I9AXmNUCVzRMsOSss/1oa05ej92pJlymT8j
HbneQ+vvCoKj9a7otUOL8UXhxwMyzsmsGfMH/FHR8QEDnWPwVTCX/hNmvb90M8KetvvUpjVbsyqg
AguQxemdjRf/shF5W0JF2oZgo/3+PfzscIqypruputWHRXBBN4gMMsSQfvlU3WRBkhwoXatz35yR
Zto9t0NJCOm3yQskyOs7TF0hkdjUEoBOfX+LXuFrJjgs4esGXjUgNbpGTkX52d2cT34npjRHyjKm
u7D0FnWNiml/G1tIt3VlkL7+TBCZv2L7myiO7jl9ZrvLgDr6CFfSvBpxu8ZZ+XVkYk3MFvi63TUA
raA+AC+DsYg0OwnT0UMIcovHw/sEB6XICpYWFs6UgF+69rtpaS7VJ2rlOHsO0glGnC8rOZg6dhjl
ZRO+U5WWXm+Ts3Ix1xXaIhhRDdpr2LKOsmhBN3tTU7WhvdWgf8Dik0wRnOLiu3GkSzuoE66ruRH0
Cry7BGKgeia0sTYEpCafHfjF6+I4mMDgLUW1rdOfD+d1TvJEj0QDAZJuQvdrI6X5qi0Zya+sxECh
1tiAYG31my3JELRzy9xn4KlhE8qE8DGmYzKupm0wc+E3vIkEflab/t/TIxotjoEF9nIvsxJNcRt8
9EBBLCnDAhanHH53IC34lb/8P7eITs/6nEegHIPEX8RoWVaGojT4K6e6zoXDOxllG897CTb4H/cz
Gc/SUFYRumfhbEm1W+WqAzmMZ4f8JD61oByHC4JofOXV5VDJhFRaXODKpUEAEI9sjifDmCbO3zVQ
2CtW/4Qf6z0zrapIclcdU4loJhLQzWExmxo5fK2jUi7E66rywvePj/7EkEpOvSNcY+B4JUdFRhzL
zrP+pamSOVVQhXunpWT5gt21n7YzjP9oSfsDVbZfs04uX4R5VH4zXdBY+669jnxuMv9BskQICT0K
Mh4lT7ed4qdKdGoszBb6+83UbmvKh/BiBBl57nnIyrQq49Sea9313Ihy+7OM4raTsKCksPhAWQGr
kzzwRtk9w+6iMgYq78FmlxuiXgn9JPTGrARxcll1NOHVJnfQ4ZpySdC5aM7nVOvnjnYqLjHaTCe5
YrNruqsnvLHzCjjT8kvGMzywEc7XkITCJUsyilZDHFoH77fgZCuOsWy8ugUXo+eTk4G3s8jgdsrw
e2EnqzbMkhTjiz3ZV/exBVsZAIL22h60FnogcJfcAovnnEGSKcFm9cnbpA6IN9YTs/uCjYAZp+Pa
1wbMlPFNIK6VjeI/jLr3J9u2KAqAgq7E9XwWaGITat3Ofg11rT/BYA/vBJ7UihJ/EUFPwdalGfY8
h7Vl5BgHcEjlB+eteOijqVi5fYtlF78co7Bj3f2evI8eadqPAnrpQAdJ4dVgPDMjlhtnB+wOSdBd
A+Q+kVquqsONCyvTwkDrR9VN1d6Nyg2dwIbukKZoGuwfVtYCiWvsJPUoz3TjE/Tars5wmsFiTXhD
4GxqkDYl/Z8rMvC4pIKGrYr7IZ/JCpSiNFn3BIny3I6Z+RZzViNXbxKyaMxkQwfinIJo5fe9vEr2
m85SehUx2LxiVhnX/WFHOdXTBRX79m45QT2otlVZUMqr/jRQ0Wv3CAGYaigNWrhehTTTn00O3YRI
aDs3+T/Vu0s39rGtKgv53WSy3EXwvRRajVa7kALR0GwjTAbuuH9tSaLBxZ8O/OVDsbuO96Y/6b6N
7s7SCTTbeeLrDwjT50ame+tzV3qTAbU/aO2cnKGNDLREVRWB6n3QNhGtxVxoFt8kmhr089bjuvxj
JlxoDE3baex/stwn/9X5GxRk56wvK+izm57nCq7zlcRRyZeowKIuAFt7bDfQB6X1TS1VOJMh1Aqf
6KDsbADPOPaQo958I1BmZQ6yi6Adzv0sHpG25DS8XXwbhr8POGtCRvyY7fdwSYl8fk4smwK+Wy+8
HQqTuEKnTQjvQbfDZSCVfB3Ff/9sRimSN/hKTsD1K/qwz8ergTy610xvvjibjzNl1iLul4+BOw+S
5nAJnV1mNU+xB1wTOKxKyn18q6Wcm91fP3maPxfy6d1kb2R0TQtS5vgoaWOr1QHQ/KNA6VkAMEJ9
baLTzUZAOYYpWVR5HdAz+i+KepTXYj8NcxBEC+kps45EkQK4Slqsl5N1qnwlqyu+JlXI/gyOnrTI
zTVINMfhi2UtM0M3xB0QGHIWIJ2xMtZt7Ep2aTB1ffXXkHx1WPoueS7jGgrZYFDNs1u18ICjlIuN
CDTULVND+4uP+mZVcvlD2zj+1Qblc1i4EEblDZPwGT+quJRbaibtHJw9zbEi4tTs86qhQ802JCu4
N1O5TG0rKGic9HVYQLyJeLViblExMtCXMB5DstVd1Zo5BM5s89hVwVRnwVrpEOW/b1sn2qEiN+Ew
+iALaWXi0opPUKhMTnePWeisMxvchNnXC8Z3ZM4xX3VRBwwVSKyCynyLZ2n4F6yMk8itGHv6ajbU
xDFsWNaWXZHyJNxhO4H/ezteKDJczsFjNz1hJcIa3l3tmZb13bD1kARSQzGagaBmX+Nvwq3KMsJs
TZZ1aH3QWydE6b1RvQwC0HslzVOMVTxv+979++cf+k7RjVdQpluE1V6cHDJ8sp9trM3o903xEJhw
uk+G25MBg9XekrfIdGxsXjPs6UVqcpxDvsh1S42B0iqhuP94C/YymSeZ5I4gbPRK5Ra0Nug8CYwr
hfSHRxnYvW9+WZnJ2excehbAg84wAlsHQirDkbSmxXfUwfF8fPvaIMbVD8KXR18OnwpXYLB446Qv
Pk5PmnC6Wv0il2Kd7Mjxru7dmnsFP+rWlEC9vHJhrodG7cwU24DnIvcappCY946V9ZumpegEbxzS
EX0+Ri/eXzTzAlw8MJ/K0igZSHCjhdr7HYzMf9az0HDIZi5sG457A5ValN7HFeNqo1Yp6Sb9ur7S
P7/2q/A2SLs2bwbKDNf8MPZzksp13B21vgrvNVLTK9wYNCU6rRrIjiXvn7OCiFDwcwI8QCrGQuU3
4ctw4fvM7YJ6azbvda0C/7oqvoQ7Qf16YNmpeGiWdRtuqhAZ9H/UUqr9aFqZwKBjh7eZPbiO0xhU
a4LgSVOGAp0nwVQFX/0tY79QKeWuoaY+sNVkiQwyjup6WQ9t3MHpH0o5y5MXx0NqUxbegEb6sryB
4Yv8+5SHAq+dJUjAnDSqudMXUFY+FXS0zKMprYBOxSHQMPV80noQT353BOt3nlCksSt/u5jQ+mqe
jGLAdEKuuun+jZ9wNJDjmFVRd/eS33Gl9TMWJpOtNU/5m45t7YOdMhAl7bkGB4TtvpnVq8Rokedp
eGctc+hAEoR6W++i/6QOWkrB2/+DVLUVg7nvr3ddgzBgBAElvo4GyXd30uA6vOVi/XZyjGecKRNA
3VnlojP1kHJL0/L5y2mwuspi6q+buLM9zMc43FpqL4RukxuYueTDKSnY6sypUVsZ9On9cvrS6tHB
vIdIchTfXCDuHP8fi6PuF6RmKDaKy5cNnm3VvrvtCX4b1RZd3CnFfLnLKOqBQQrzM8XOyxWlkZIm
YlPYDOvKewsMwOWNy3KX6Q2SkfwMf0401qKFiZnFxqDOOT5zPbaL2Ov6Pgwz52qEBOld5IKfjhKi
lgfKFpq73RgAu2bLbzY2780bMCOMcqM+ZWrWVGC47W0YamMhfPUu4JINF/IiARx8vGd6qNFLyGxy
muC5Qb493KffOCpAUUjcgtPM0eEaPPFPSxJU79yKvEPEabngnEMv5RBIVOMleJ7Ek/H2o8QXJrDb
kGNq1TBhdg7n0aIt/6g5uK2BG3obTM8N7DukHNibS14a7sy172rhxq8vRl3+tqXtiQOsWbnuVUjp
HMX7lNefm7O42HMzxByZ943Z2M5sjynCPK0WtWGulKdEjjj7v+UQROOZaGCgH72vEQ40kNocsqNA
FjCWSK0DsH38EEJrI1efNpqP815JRGLqsC5RYR8vZgOZhWkDDWwpZlFWavGL/MUlYI2uSJ7fay/h
uKDIZrJnjF8WsRdH4l8lfBQxWboqwT0haejQuPt6M/z+TXR2ol5hv+mTy6w6pbNAwGfqd7atjFPS
oVM285MrcBEEslTYA1dWX1rWcFql4IlZF8cKvuerHvjDJLNEjmPSz+YiX1QPwoKFF1OM6or0HdFy
FgVg6asTzCMPjXm0+nalD7s/MTN+5/f7hgI9iplX97ySAYhmSXsLE/Dzi4ClhsLsda0z/uDGm80B
v2B+F+abKjKdFJcyrcYKqoU4ncqTeklPftvTBsJirZlweuI3+dMifGKGhyAdRS7dQNhuqn4fdzqL
ej/oDvq0R/emEq/XPalzK/r88Z5XtX4lxYYUh9ZySVWqr/R81/fzCrtV0uwR4f7J3zUy7WXN+9JC
RgpAfYyd/Z47Xh4W+exLYm5RqIQDSZ4Ui14aWX0/nHLnOenRiTuEtp1kg86Lwfgpv6bCN8wiE3r5
7esdwRJjtsEK8s53KYqVbMB3D/Jk2rI1cIiTlcwUfb7VUjo9sjK6qa3MlGbRO2/4MSXFb8xl1K2q
Y8SD3kZtKzaNAjWhQ5KwuXwYu/00AUcDUTtDihbTiZ1ZYkbbBH2vSy1j4kdBVFttK88HobzfMtxn
U+GVf7STMrNWsHEbg7fssi501ZzKNn3XGCmQc8+NN00zxMKWTv076pysNpC1QH7nxjh5CLH/NG9m
j/TqItXTrY85hM6s4nd4xpagNgPhs/VAlsUmNO/qOcD/mJummZoeIqb4wZPZeHPHRbRkZwa336bu
AhszbK/Gh7dbc1j0FLfuGt19g4U2NXhIv4R2MGLrNBAZ152RL6a4/nRPARnlsUHU0lyp6Zj3WpwK
w+hcXXIMUpjzF6Oe/aRc7BQwtlQbiEqPJxo0R2olw9taINS/IahaYLIifwtO1352Qbvmw6gLjzeC
Ciu1KLOOJV6Kd2/Vgh11NS1gbKI14Ssf9uGp0cR3aqBB08536JyjMFSbBEkHwk7FO2NE24K3WLDD
+865x6GvXze5FwZ3Lc1SEWlEfKmKY8SeqUFIh1jp2o56OrD3XAm8creJUzu3ihfMEiuvSRhXI0be
p38t6idgFRtAN9fz60wGfuzdsOW2lCsnHafNjUWbBzjoe/R/GvLwHLBhmmiMXJuaZY6Ea1U0I65U
tTfHlJJY/CrcJufedJdqZTsaF2kufGyvVdiPhnpNdnzeIFGuHjx2ppnABFbYqcZ9v5fPyQ0rSub0
JvWETgwp2nhRE+EslYEaME5KZjD7+dbHuMsiq9fBilDe8pNg2ntN4LMAtiUxBlkDiLtLSo2SeyEA
tH7Dg40P5Xs7YXbGptEOs8IxfoZRRgGJmQ1oHg8OW3iRmmVB2FbpYp+Zjfrg/PJsAJwFw9/oLDup
wG938zFHxKcIncyXlFYEQxwsLNAOnmM+CcW3yDs3ZjWUnz2Mm3m+kDAzGwpzlKt2zS5zHHUNb+2T
YCfKNvUdbxKYZsGJrN2BEbunLbrVZR9bpZTLcvw41T3KQNGKRby9JlwthpsEzb4Wf4AizQ+Dx1hD
UrnqGImavF3w4L8KmZ7cN289TkCt+bW+0dMJAB8I4h90wdKyDJ1ACGHaLpuZbAc5Ic+bU+ZU2evT
PeZuY7VLanttu7iLs3UWXnPtsfLC770osKQAAtN4+jJXpcG42e4TBlDoYlATyrUneTR8R3rX6CPv
ak7ilquVO1TbFC2BkLir/ASAQTYYVTGSmsOEQPOZizk2/5Qk7TldabyLzRG/Jt2hiPvy8Ef40OTR
4Ys77KKj8WCMEhOpmF8+K4osOENOoKM83FMoQ7flJyxSkdsxEa6pp+9PZdoOBc7XJXDEyNWVaJe7
fwslT0oGKpJY5EkDkE46G4K2cDdr6jpuZnWvVvKDaKj4mJiXof0Bq6DsxuhVba9DP+lFr333DZig
yHnZ5xck691KHk3uvk2nI1CTGB7mj8wCPPxp1JZLT8qEXq3Mesd2XoxzoSZEs4fD/VydupJuhDw5
PsU4ZLQRy+dw/tQ69b/UhH+0PrXDoPhBJaOYllq4ZwQTFhfuKj7ZjuS93rGwKq6hKOFcRubwmJ4Q
FBEvcV1ggfGRlVpHGkyG/FxlAlaOoBiomq4dUtM4zCwaU5znOBqE6UB/tCF9/1OhCkrHh7tvydAj
t16JwNxwW+7PhDJVOQlzZtHO/A1L5QZnBzw/B3YFAZwNYUrckOHdTyLTYd7rPhlWGWBKbL50zmX7
dKLVdm6Ri1+d2xDDs+tchwgoe4f5olokV5ebrtaX0U6onwMKIWaPxSu0gIpDpLB52TnUBrNb2qto
I6J9523dXlYmGqpK3TkPHX7u4kvi76cspvirrXJmu0f9fZ+5vn03UUvNHIvMaoA1ei3hqqVns13w
bdRwULOwfeHTMWfPpYBvnLsp8/xj0ucgVtSRZP0KmQUnh9GHn0WYF1H3IWIBqhG09Ak+Cnw216sd
g892PsWtNKqQeNCTteNTW4PYedGiZlij3/51KBdQLcoDFp9wVdr/D3mdEBOkllBIqpbdXESCcBAx
YQhCEzaR3PpVA6qas8pLB/SbMwhqbrqkr9bNxgyU7Gl2jeQGis0PPwtooGZDyG80cq6ZJQagdrqH
Fh5mIIV9BzdIhcXNt2pHS49es2SBzceS1TeUEi+/yJbWoKgOYJk9b74PuEKPDRIbQGJkMpLHbT9/
oxPGaC2ewhyJ8J6KgTUNC5eF3ajhinoF5ZNJbFDRJYvauPdHtDw3GSiN4z2VNykXffxkDFzPkNV7
hbEwaoFK5eBIiTnAjuAd8NzjrfjzTfoZlEhD0P48W3pzSmenjH/z2fGy2DC76kfjyeRHirQVvM9s
euR8s4UXE3TodM7RwFNq2WXmWGDcwONL4xZ/p6hlrDsJu683N1cI5iXEy/L5Qblop3ppKn9J2+f4
ITIbLScDpTXuVk7D8Hoztoux17o51tX5urtR6TStKFEUUialZ02ljcjpllHU4kScu9DlnoVtfFZ0
8yE86zkEvQy0vT4p/98M5jej+jFwqalRX4EVZSsENdcB/JSsTlmR9q5L8ctlBHeIC3Qr8lAUy/+E
Tw4wHzvd11BpFxfYssPVwrFqY3lHqqzeicSvN6vu+kvn804Re6/I78XGfA3+EWSmUIuuXe6+lDhs
cHRUfNCAP+g2e66yI08I3kA7tPi/c4AWpgjs4up5P8v2xEfgBYC8KkQwDtFU8gVrEgf0dsKPn8dN
zYWEhb2PGZvw30ksSQva97rvI6psUcKhpiqOE8TwbAW6/PJt8ylfcxpfvqa6B6sENeZv9K5P+mSy
lFjA2Rs+L9kPZenCsuo/VGzb9bhyx4yyIG7atkeTDoogKZz6wrZadxDMHWTf+/icsBRT55tBvTqi
JJwERSvXPMYvj0HffxAt3TUR0ZhdY7MDqXoJhBsrBfV+yhyc0XZH3kFKUPdLnF/qcsg3NDlPMv4a
7SKoLrknus6EXP4Fo6HwasfMwT1D0WMbElfAVcNsbOpuEQsE+5wR2SgVbB4fwo4QJVK8yFX4EB8C
p8AweI5kLWlNdwGnATo2bbfHhBTYtbuNAPAEfSwcSNuZZrH50YfAVlBqQ/O147DfhJMLFh5B7o4f
24KJH7UD4+itXwUrJ3Si3H/244McFTvrDB6JGSqeq09MJvZfy62RFRZyt5h/n7M6aXUFMnWKDHcw
LBg1zDcGXvro/+DgByk6vUw25rAKFHCnwS2dEboMHAi+s8eJtGjD4+BnWvHVWJq2c+9t/pN/SZin
0n+NlMPuZJv5ixKr1gjJ1/sM1bpmHrcjhqvyAhe/nwwzJl7QEXDG8TR8trcF4N7kRFlvNhotHMOi
WbfJJoUcoERQ5dPAfxHaYB+NVPDLtYai9qUNsQLD4l1WAHZXP83RRd9NCGNpKYTdTGkXBhn8cfYs
P+JQAjMwKE6E+Jq6R0QX0kaPY7xEUgfopXsu4AIhpivnvybEsoGC9lnTN6kAKSsU4dNfXTreaBP+
ryEswUpk/eodZ3HFB7Z1z6QjuVcqWsCjpTYQ/0TCXf793FoIyRPXRxv77gCCUjWmoGUnWYpL1mnb
iXS/zJsqMBh81n4BzR3Pk1Mb04vUv/HMF4mruS1hMmJrFH1JkccNFeQO7l0Z8KR7QBuFWBPXsldW
eHdhSrbTTfD5P0wACPD5QUuqvX9iFy3IDvNfCSaqaP3DwuD4t6pMgh5Y0j2HXmf2ZqDVW+7SQ47P
uGAehJLwkYNBSa13QpsOfznfWQOLjgE5fzaqz/y8wMAXpkxrPrGzAyJIFi8+omlKkHerKBCBcyA6
Dg8E+7Q7U2ogBEmbQQGisiCUtXQ6pFpiC2Q8E6GEYtBt2Y11iMoIZmU5ZgF22NEjKal3TE4xA7Hr
W/a4X3kvHNuj0dy1ZLI8g2qpJxaI0xK64WDg+J7HLHt2MPRksdUhbxzjm+0xowJxiEjhHwVzxXoy
gr9SS7Rl9YmBLHA4x/Zeu0fIA1DsGNspImd+oJxHXdEp/kx5IDeoK6wWwth3Y2uXsI8vjhYzgrbu
zWPg0iftbKmiga+wmSIgUFTPGhsuXCs2Irrmp2TOZqKP4Jl8CuB0DuS/XGvf5G77jdgWd2yAtlSB
TUQh5XET7qAkI2dgg7+qHPD8Xq0hjUFHpxFFsC+sJvuGYgzCn2gqDyLc7o8rUMAG5AkAS9baYuTM
uG9DSBXGKYgELjoN0TC3RLX3Z/9oFc3my1OdsECvUY9lNOSFCGcgaGY6oEmOpxv3gWv3AFFwUAYC
p+3IBSNnbIFVMRBQxCwD+upqEcKsJfCHcn5JTftCP1z8jMdcdK6KT/ApCccaWWX+T/5x2eaTSW+g
X1qO57ovqcX6Zemq6gSuRkwOL50+AUkuJXroAFdzD2hOkD+jL+NrbOu6aUXNBbrFCFf5iIZ7jASj
ZjKM/q8Spr6RBMslbdSZXF9C0x7dhfjveyeDMUgINjsmG68KhHsCvSQW0xrUElwAnGLo9raSYxbt
uxwTIEWR4BeQ0fKh0PHue5J22D0zjZ4pHcY/uq+VXkdHrqEpjAvM+Kr71B/DRuwdCkdCUB6bcCSj
oHzpC5Y237fqp1k9ss3MH9Z59h3GCLABBtqssjrU2SeI6EWDMWLaO3aFNYQ+xxUvQXXNbCtgZRnh
le5kHc1admFC8PF/PQwPHbEfRdQ63fmH5jiWAT8gUc/OyRtW7EoqmALHDaLylElZsbWD4bIZNkPP
WqmFuTkCtSOLWdZxyZsWIsch7RCT3M2mNp11Boi75fmvX26qUa+kjXN88zXO4N0hZZskkjDWMmuY
ZD4tXaWC/s9wNAWhCsxuaNU+7G40oh2dNDlN9VQUcVTXWy/0m+vwv/j7SVCx0HHVUSm889FwqD4C
oI6Ym/yT9dAewu2T/LzW1+EEN69kg/yZ3cg4jdYcl/qdfT/QpbiIGykEaGdM74H3tmLwVDABzB47
FXjRQNm58LhSbtgC1/QmoKbM9pWANAwHyIiWTUpUn9AKdJCWB4J7S0YRSr3TBGnu9mNU1jY5Xyun
Dd6iU7cdvTF8E3yZ7NjweQDqezDDhtfsozjg8Id26bN/8xpXYtfAbEONk2tXCZAMu4SI0Lfmv++/
FqnsuGuK5tR1Xe60pN+0SvNGEwm1LEphcCjr3GsJYqnP+gMS9TnSS6jhguPRvpYO8GNg4erQAojr
wVGaxPgtR005oNNTM3kaIi4dJbE8UJir5hXKlxxg3ISy07XdXS6KYjhhynjca++069UvY/PWwgbo
S74BR6hQcFJjo+L5gFkDLRj2nP4/yaVxNA5gnxg/YwjLhAnUt1iHwm05+yFqnLkYqKZ6J4J8AMWt
XZJtOewZJc6HVtSaZrPb2SWz1zGOtEtrkbEwxh696VGyNmo5Pa71o4YWHQL3SFYIW3lNYVfWxP06
DTsZLi2BBX/n8keYgHrSZTsAqVE7cCjsYkuVgJ73bLP3Vt8WW+M5xt3F4Z94Xb18CYLxV4J0IMjP
A67FRw0Kn56/fS89XGae4ARbXkapqv6kzw/F3ySCj5VOXxcnnb5p5Fgaehu+2CgMAPKZ3M+DD5oa
ITfOaPco6BDIryOS4ikQSm2o5+Mna9/sY/nno2K4knt2JaukoVrOvlvaXqOJ7yvHx8IYnGzciMKi
HsRnZV70/3He4PayDNlVVuWdE+HbOVKSf6mDZ8CdkcpnvjVSNJ1VduccVDxLQdu8gkjnc6zC3CGQ
B9yBcTSlZ7KAlGuxrriTR7l+HsAsN0ydVwOVu3Hnt7FjJroPHtWJ8GeTzkCMdqur/MIVKflPn1yr
tciz1F4R40e0Y6PmTPnUSfymzv7AHqR2X/7oE2JhDmP2SD2Rim/x7WhRJHzCAhgNWEw9l37QsP29
Eb1snFWLcWgCTCMFUO8qB4PEroJU2OsWIUF9joweezQNuJ6ZXcUH8eVsDrWDWg5CSeBUs6uj35/Z
I7GlN6F6pG3JX25BVco3Fwv2YDR4y0+Qgmc7923zLvFQUPQLAgggujy9T0idLqdu5ximwAqCw2i9
To2jUPbHdTP5w1SAyC5ZSBfZ3qp28CRmtTletC9QASet8LM2cY4XBSw6OKDb22tXPYk6bZ4LsOii
s2njKUvV/CurgHuJ3s1bo12m1lTgRwMqgBrh9aoStvVZhj2qS8tLvlnY6VAj534DB+lRSw5ZpwpF
wTCApgqLvwTgao2lAfhDQdYcRi08uCj+09RE2HowXOzD3VAY8nt87LiBhKciw47hFQBvRzRGDxzD
y3lLat/koo/B+RMr5myZOlJEp5bQwAt38BmMTbNhYiQaJESCgoPBZSkSNUGDoKJeHJS1QwelLcuN
SbDWBK3uZ4FAPzCsrbXmGroGAaJgxaZl6zGg3ApTsPhYXD+qMFkoAggPlsGcez9EGFfMQzZktmc4
yLjbxmWHKk+gaiFsfcLptmjKQ8A/aub+fVf+gT+deRjQztPWYAK9XzjXV+C430bRFaoeAnOMX0Kc
0XAxcP6F+0n3z03h4ZJVANMaqjm+S4CWmBLvtAcLQX78bjarb+wc7LT2fIqeekqYW9uXwBS2/Ah2
ptOa7lFS54eFo1/WsrgFD+Medv0H8v5E0EouzdNywmIXCIPIrdPQ3BRV2jU4sB13zXxAKBIn+ufA
04V36/gpLSdYdDEnjZ/CJ3bALMro69P4iTuY1Kp98ngJxBz90uVGIZdXlWZpJxhNEfUXjDL/Hvcb
xmtFaJwLmTQpT9rOdGbCyPDa4B+Ev86qB9Op9nJDSYohzjmJytt0MxxUFj+m7iUzas/Xfd7qYHIK
sGhIZThgNLAHw+wT4qXsy+Takt89jNwk7SD44Y6YvLvlh+nlEXXl1xEXV9QFoRe0G82Es2oS5PaD
uBpU/HUGeXH4LcKySLfDmZRAWDjFa+1Pnqe9XAIiFzxy/jlSNvkdT/BjxsCgBwtLnFzxYTiUKvAM
4pK5bbET45tfagQJxg1WEtiPBzE/1R0T3LBnp8OBK/wHDpRyDEhWOClJjJQWBYGZjvro975LgK+i
touSvUTujdFvKX/Decsg61QTnSqCCBZ3vaZzbMsi51mlp44/xJTYyH+P+MjVhU7FM5Sfz9iK/ePo
xzYXoxrvjn29zJAL1S/dBiiObtT9Q8CkdXMpj1iy+DRPyNz60aWShxM/S5fmwG6fOEjZ+y7X1Tu7
cTMLrgwrm7qfl+isZH9zLuFpGz7SpIjLgzT+x+wG3uA/G3gMFwT23vEe3jC1yMU2nMn5+Vbp/9qt
OGGtspYIR5WCIcQXWd6m9WOe0ot9qRWDKdKXPTP28LoR+VlCOkzHw+nlrNC/f2oVUarMccezX858
82RIsxkqR2sVOIroa/99pzzjn9UjLnoUTMXNJ/80DBzZaF9mDTpdkM5qZzrPA/9KWMYIUa7Z9bI1
mPBrqFPmRVjex99Q+ERpoTcvVrDnN5SMij0YKuw6Vcj4fO7xk9KxYqqAVmBHhkToXhABWsrL6O1Y
a2XicLpuXciDC1Rbp99VNJxh3rawR4hkw7G4N+/4skern3q6KCFBJhZcFYtAG4dRb4T/ObusKVgF
pjbF6qiN8drRrxtvIKEXCD8xPWW0+/qJYBiTeJOzAwlRzfBpwyz0RrE8CXCeo3KjB7VyyMLiRetd
wgDHzGt5eby6neibG2DBML/pdZCBl8OEkGk1x+aN8VN5thvTgkQX2rQ9HNZbksx87DiFoFxKAw0F
oVyOfjSf7FfJKH77VO3rdZ0CkAB7l5gkilHyo2Q2WMxQAEVtU8aef1bGFNp6ZoIguIdP4trNfbtw
d/ZZmq+oIyL2yDWzRAAVmSc/t3YWwaPR6yYZusLCOXPlIHVOT1WB9nBLtx9KyIFiHQ/VeVp4so11
9pFGVfwBUeRxn/7woWjTZ+tvQXl/qZqyTJ7db8iwG2oVILWidIkHpobhzbpwfurB0flwFedAlkDj
UWRFmAifM3To+9FbRvBQ4BHZScZAUAv0LYTnXoYBMPtdZlUKSiVJtTB7Q+jm7LfiL6+afVPPw+0E
rxOaPMhjmrjV+mKxwpE8nVMJ67uaUyqw2ogpXRRGbB8d7N9jk20W0R02lVQjO8szEvxj2jSBYj5t
6sOyfMPG0RkdB5+mFJu5ZQrPezW5fmz4qzItudz0SoMzUaYG5FYD48MZzRScDslUIXv3zyvkkvNC
nFWm/S/TrZd93LjZhnVKQBQnVXD+yURwqtl6PySemcr/ajGPrSdSG4YeCMm1RADDI9JxTY4HwK1q
JTO++etX9sUzWYxOafmwYcZvTS1rKkI1GVFIgGV41UIZS5NjoKKljtRzqSHf4kFiIjNeP6/FwUcJ
BCgpquaaa6+JNEUwwiBakPpdzCoBcP6mRz5cvlCZl2+ARNlB/NBfSfVSKas+oHjEH0Al58Mncf6d
a8CVmBEwCf4yer5c9I+xp7cE2jz8hC5QpTO8ITq89wugCDtOdrvwEiP/l36hypzwDNwWz5Bx7xOS
YcCF7xU7P5ABACe9gh7Nx84otnjFAPw+KgXPwNol+oS0QE2WESzAJ/LZ0bE7TnazhtHPo9jZ9Tee
Wc5fU2IFgAn6wR7+oJ+oj4Rwl7NgumBCXbaheGy8HEvZ2+trovOg5Av57BY2NYoqEPb63GGZ7wQz
8ARQX7oMegkw0Kd5QC5Ku3kQTx1Q/iqbsvgm7XrszRQSqrC0lop1e7BppQ+jR/xhbebLLKUrZU3i
EpVuAZr9uJHuhC90lU2pVW0kHxVGLnytVcYtiXokPhwBMffcSFd3wiDMeznQWY0KTCdOkwkgWFqe
DAVwXJSZzUcr0PFfLIIbe5wRGF38uijrPSZGwXsTWedVaEcWueij9G/jSHKbIqA5mTxfO8kkcmFj
tYOHW4KCGq4pS0jMmJOAUp+zj46MDr+BonKodmQ2521dt3okHnuEq24ev2rZfP53AWHvsl1vNee0
b2eCgN2YxWsO6QvzaAp2HnFReolGF9yoWdKopJELxVxMahlaDp8kaTKHn5pv6EYi4NkGAUDMxMW1
RZnsddeRwZmk7LLs7mEb66pziaSRMvhLGI14Qx/tw2Q8r3AhblqMDiDkCrIp7j3gK3cw3j5EK8wN
gy9F5ohJuKKqP7cWczg9Fz7zxDbxYxBy67y4tP7Vyq/WgNrScc6huDNhNyZrdgLRQYr4BGtaPGZT
pTCPWoCYabv+Uu2qFunTpWqoXR0xDUjucNNTT5XDyvO3vLb28DSZBBbL0nVqrE83qpWs0rIyelv3
BmvGN5b8g7FDNmXzzXSJXPdDAvCkxQwNwQd+oAiFuXwmirQe/id/25OvKaeV8mC89nUi7xgGWqxc
4QhgSYrhbWraN/Ki7AYaApNR5Y8fh+64TSp1Omii+UtGxH9JM22TBi+piUkO7RptmkNBkNKvUE2u
30qqoV4XJ+HME3JAOM0Fsi9tLwZM3WWqpcxAq+lMAIfLJw7SRENc/AjahMlFv2yWlIwidHfx7T1t
wCT2l19A9MRLdWx9WjXGwNSHr8V6EQdd754Y3+Yxmi3FwMKeqGJQkyfkOemyjV162b3U6OMxFIaP
OElgJe6ZQHkFU7Qkh6pobj5EXxunuEkRFH2VjM5xQ0vqrorQw7dWYMMsw/+Tf2iXbnzaAF8BA5fX
UgigHYCW3QGbrmRxInwg/oGX8S6HUa2P08a2bBN/p60WXirFO1omwu5BoewMZru3EFWy69A592Dy
+zq+dLJziWne2TsIpN2wnULKi4McAP6HWNCDfiJmn2PcVHb6BKLadPMIXVyzb0r0R7CUEMEmilrh
EYpItXnaDHSQW6crZyN3wgSpAIKom3Vj28k6/iK2yEl1ESCPUtf1Hxf/x05Pixo0yWrCz+JMJIrA
DKS4aeZY2tkDnI/Et0t+VDghHp/YDi/GRgvbPhn7PtrAFT7OLi2NWHP1KTjDpwpSeAIS+asKlQEq
MEh8LlYKecuPODg5J2P1UahS2U4PaD0SSWOrrdV33qiRgEn6j4Mftini3zUNxAv7jUR59RsbNPUX
+yNRRy27g7EZY7yczk9AaisjkslfjKmB74hO+zsoMJVIISx0vfxX+gBiPsuI2D6P9F5MWdircqbE
xR5/lkR0FCawK52F9N7yLn4LGMtPu+iPkZVg8nsJAl4Qm6xYXCH+IsHx1t95EtlJMeH39l0fmQ3V
kbOCMNF3uCccHou8kz6MDr1xaoYEqaeEykvi9CdbbHTqZ8l3H7Yu3F7R2UbWqDmr164UXX63nYvh
Tp7fsnZxFV5B5ywTV0OteWrM2cASYJkek0UWIYBnaKZ4umQTcK2UybHWcHui8CosmXhtANI+I6dB
LpP0BB79ct5OnQ00mozxuOAw1MM1aRAmustleaZBkq/JGpMeoX1Ii3TAvVxZukSzVei0kjC1gQNQ
iFGgg8iRCt1X0KZagX0g1UD3wqyivoQubphEdZ7Agkw84aGli+Nmt6f0Rsjw732bnwpVCpj8qICB
1+s1XyGNluJNLXYmLfB+ys+TQ/CIFRwcIbhJNaAFV4JuGgk+8UVa2DKIR0vH8v7LAyoXsIVx/rqA
yE31D6lIswx6/FULU1/0QjbgdiL3TM0gaZwbHAkNRslyd+JgU4QN0wVwEhvak4P6XR2/q1aVidAe
w9YrNkfdH3HWXcHkqbX86YGz0iOHtWmI3TvoJ1D1onUN7Ffa01fEQup+HhiOc/BUZ1mE3a6kZefU
deU5H8q5O5hx7JCD6BR5XO+D7egbQuPNApaNK8nKTdi5vW83yP3JIlcs/OBC1xxVbpoUM83DoXkg
ObgL30ylUX/GXeZsqhZPaNy4NORDV7EXpV+53fumUbC5gnWpPdQsbtu92fmopnCljMDtAs8D6Kb4
Z+dJYJADVMRdlz+br2IIgND5dQj7S2ZJVkUeRJMFr97hGfDqWptpFCzKSvA6VoErY8C4Ih4hqfEA
GLZmM6HGw1dwLtEv6O+Alw+IQgct3bM3gSBIDHIp7C1FtPtuvwyh0j19ub4kn1h760zfjKh9wBgo
j/3JJksKpyvRdS6E9zVIQNyijRJmm/8CgQyUFC+zO4CYmx/g+90OsrY7QsC7ED/YZ5eSGx9kidqV
8BKPYYALYhHpqhIWDQDH5CjkhI3KsoWpmKcoEppLUuc7bnGuNNVYEJUT62ALoe4sERY03glDNqBL
jOdahfkr5vuP8xlwSMUqs20xWZGtQxmbmuE5TIGfrnFz8V6vLY+J0LxUrUaVdFDMRcWp3vJNHTAU
R3f9k/35E1Fzm8Uz96pGJGyrB2nup0TCV1Wd8ub335Qf0EnzoohjogFtLVRXhd4MtzxGhizQT0KC
7kC0i9DkfTWMItz6kHHxA7sKx1K/ucwOhM+hoIGQuyszxq2sc8KdZzOpM1MAd93/kkHABv3Dz+qD
wUhu7QVVZwQ8AnI1LWnJZmBimEObBJJCJfRVGyaI79dg++jM/Ln//HK+erej1t8bjLTP5NEKhYdT
kxj+FHcILLy8z/Iv4lPRacp5Bvw5gcCw2PWwWOV0rmapNhUuQ3CQ4wrxp9fzLOqC3zC4vJdE+EIN
8X14SuoMx9G/moUioYZJV/Mqv9s3TBxwcEFrJPDy2X2Tloypu8kD+92ySMeq3zPyGTqawM76ZjQd
zb6S5RtUKvU1fRnf9zlH2rYULQFDsaxx0daUO9cdTRsXbGhvlctXghwe7IJYEky+qy3Z/cZFbQoT
mxJ2CMHFzEJVIUdJny0E2wukSDwZ/igrghVVEcopN4DbR0MD6vonA5tUSOHU2xIOuT81C6HqS/7v
9AXE06MXq529SzvX67QtfbQ2BZ9qs732T02R26YDYNik/evJpOWeniDhkL1/a4QAzFYQ6C1WBKKa
K+P8inHF/flpxOqrs/VvS245/GkX5SuwwEDkFCK3hve6XgXCcTzC2TqCJ87KVQREzANncKioorre
CAjlw0M3R8j2iiF7HWrjJIw5+PWpcELuho+xqPoHWz+Nb+Rq0XPE124TnnmbxlOkZjlMMKFZU4Aq
HjBX1ZEBJ1o/mfx27LozVsJOny9uR/xg84jhO1giJtf1G7e+qBN8cnybY5aQ+3hxZVRqiuEOGNlC
uC88S8wZ7YvL105MD8elE1tgID7OeQTCKYfbi1gQzkizIC3BqxKryNUBaJm+7PxL2dC1W91Lkz6p
G5t0QSgbqV8jIHrK+q2Gvj+q8jCwvRSlIPuaeDrX1sCluGAVpPRjAL8XN5jW7JLvM0XhAsLDKOFK
EtTNrjApLigYmQplutw1FvAjC7x5CGhaftzZdJlOx0jmV+3iUVGxNg2vBFGni8/9JToZ9z9hlWB+
NcfIkR2BP5We/0TNT21Dy9oL1+t4RnE6Wsxmjl/2CksVd1N01wEpplIQHeOGPqU6VFmG/n9tPoTq
naNxiMOf6tEgMclHhzvY4iziCkRTb3NWAZaj34y5rKc63XE9hwvmV3zTvt7riFr/dQ3xxOJ5Zp5L
uHzuVGBW15+/Qx7ZRUSKlDBOVMSXexH/8cNzbgswhfSxR88YAYVL+5GH+VEZnBAWzr4tn9OMSnSb
CwHaPl3xJETuaK4hvxVbRoXxOEvf1wc2cOdqxdvYf1fTFeAq7gXxgfeb62qH4CyQRM2ops6L7YhH
agTaWgNjUbolYaLBmOUzSMeM70KpID4cjhdrPNeptOXvwpT46PQZKfBq6DLBJfPw1vMGk1f8AxIB
kdSXCZtJBG+trYNc2f6Bh9qAfDi6rhM3B7uaK2BOIbU3pS/worff2zyu+6v8K9HM2734jis4qTB4
3m3b6kxSiHgwZ4ZO8E9aKBqpvghSrGX9wXfR64ykNtvjS5gQlJGvKpXKmXn0GMMlJsPF3bO71yFX
vFE5/Ck4667CG3yBV4HQLaFGnR+5ovXR7RQXt984THkglIDxs9QDOXpnA0LQ/Lu5hlemiyJQZUbK
pLtzXfXeSfEW3f4XOKxsPAiDWmJ+2Ks5l+TYV84B/cimfbebSvzBUbzw50j1FzeM7DIskkkSFWEg
8qAOzdsI6IExBI08BNmSEbrJpCbTe3aZlXcblhyb5jek9Su5Dl6fRQ/3oFZ1Mx3wXVIrnJGOBonr
VL8Nd8UvRLhOGKyjDUF4iAWBMLqZ8ZFsxuAC41IqHhPpWFJiNr2Kh6WAFnrB1k8A19LVSC1W9DTS
GbH3H70JwOa8WiIsupuyKst2o6oF/H02Ub+kDKqDBeys2g8iC90OiVDp/px1GbNmHj/45MClIk98
4AL5Flnw0qnUhZcrgvhZPBLx4QfrLG8VOw4ivFjcZcmHZShbOzc93bTh07xG9QpfJ02TqLVxoPhW
tj1XeO1MpfjEBz7gBUsPbkMyc0qF99+GXh8lzFutTYgiaMvZH64UtVOuRQhnYpXT0fhEcChc1SG+
pmOv4Ewl3UefJsoFhqccBqrwejTGactDzo9wR8jnq8ImVia+SJwNLz+ZvpQcxQUYkAoNAN833uqs
0a11PpmFSW3JqfPMT0ZeVGk7ZJVa6LIQgZ8kTao3BlXBs/Ph1K7bP0nJc3ax4APcEE9Aqyg9GCnE
8jSAzbmU3PLdEn6waor+sumYkjVlVfMmrEE585cF9baRcJySb/dW/fFGbETnOhj9pK0ccr76sGWQ
bnMShcW1uMSdZqDtfqK/a9cdnhorNIrYBndnjw4J5YNTTvzqNKJtEB3GDJ3x146P2EIxy650C6H/
t7JxYvyaJ5izBCyb0XH0usvMZTgB4iL9LtgCuLCMUuw+J8rxmwtFnqYNb+Aj3AI4Jvwp06WHymxD
qvNexkHUyZFKl8s6IeOm2MXb4/3H0UEMllSD/n56LHby33q/8/kjr0Lg3siHtpxgFyrTQalkoEyM
w+qTG63Ao0kdpuks2FB2R6tAPJYbnMADcjaLtMKs1vg0SA0a3IyloTcDG0nimj4Ur44ENHJ46U6Z
/tGUlOYeFoVhogD8fTfoymk2x9vNRiw57yQvv6vs+wuJCbhRwBx3XjyX0lKgCEx1FN1V7OdMEkmb
mkbxOaskzpL4EW30ZHVvzTtPpO/6uGZfeGw94bRfD2yqQuWkkdxKCzjRJV2LvGhwFVTNyM/fRLVE
RVM85w+zEer9r5S9GN+0cxuYmlBJE8xWZXv8H9Y8wgAxjURKi96P1sm73tdX6xZR/LqItA3ZVtOy
MdP64ddg3UnTUHFP8d2FmJGsyXS8AB2Zc7EXFEk0179MgSFBL+Gs/QPZQXkgGxYXSpaEQOPLl8by
q6rA4VeoBE7dddQ+9n0xmFyO7BeKOjIk/CzqTHXAjF7pMQvIzQVy8C/7rFerNk4NtEshxFYdRQkn
L9zz7233GuQA0a83/2ioRweEi9okGJRX2yEckfWMTKyMr4m8YamqOT6hrU3/9nf19X3c/V4K+p/C
Mq0e4oKz+BL7c3J7Agtmifjz6n/EF28pneVzWwTDdAUgC6F03c2k7cocM+g3FIM19Ukxt+K7aeOs
r4PbJivsi9i3nuJQJKvRNtw7GSYlCfV7gEOOwkmvxGz/YHkksr7XNNDZj6LduoIWqpvcukTA2i8l
nMrsSbRo2Y5L3U9aPbTS/28YaU0EvteotSvRkW7tipBAOKxrN/521gyXotcbaBOwe+v35ZEAHDBV
YAJbmK92lCw2yC4WCDaeO8gTVQ4g9u52q+XfDDiFft0SgsKfFI2uAeUrX/2Mq3bGQwK+UtnC+fCb
GhVQfhPsPFn/EErhYiBGz3RA5leu7Ewlbwf2XX9I5r7pTl9WhIK+10rH6+8LsHLmtmiqAoNceWIp
IMy+KGQRMGJ6cfj4PvqhG7QPj+f+jehtsUy1GSjWCdfs1CMwly08q4VYSz7kaRpnEtNruKjj+GKE
+GtIi0d63xrf5sVhegYMOjRk+IzvvLHaRb+PLShP6BYqAqCi6AagyFw9VkLWofdgxkCKBoXCt02O
/A9f7flYAFiOJvZ0g4x32UgPHyxq/vx6MeIWKFIJ0EZ/yA3QEEoxiDcCgXLmmHoUglhXdW9YrsIj
0Hmd9Xpgx/zJH4Fw+wMOPdPGJYvqfP3z3WwLPRJKwQXO6aOIdEbPPYqFaUvWFCCzvhHLPN2VskvL
WRUkZY4M5k7aX/bbnm6l+fXpRsHGVju2spTVbgtMjvLEgCTX0ZieOYI4FgWR3Bc61UpKP0wcJEnL
E27uPKW8EuSFf3LVDT+D513cQfGNamQbt4S/xC4nGHDB073KD7Gz+YuT8czfpdxF9GMBvw5TS54V
dRxGIuoGhQSnglldsdUX6DlUvWQktdUmgOjabQgyE8EXvat9G9qzN+TE/t7i+ljFtB7DpxQT3Iei
cuu9opD22L+9ErqkdXaCb6+ywnpeCq/9MMpEYvfx6uLfBFq45Re1ELXHUBwDQKCwrusS8UMy+O4u
Uq5c4SMKawFREUmOrCyT9XXIDWfY8+OVjvRXLqSXKnb3X/8Qsr9GwrZSnChAWjy3ApqzmTArRKUO
BBmNJqKzCdqlevedyq8OzxHjxJBbk1jDY9mcfx69cUg0Q7063cfvTUaFUTvxfwh/xLV631oTrvcj
HnlSecXKSG8K0FUspzWVIuOAW6C4xbPe/uHhrii9qRUe4bDFomjDIr3iynCWJLbGYXKnEc0IdPGe
B4DP+wNhkAXIeDprtohz/uHXvvkFLsBcA6Fzb7G/My+HFcA3WakATgZLbSDdzx6RGkiL6WRxwZCt
90Eg9B6HJAzcmfpNXsy1HEN0s2FJYrO0K4v15xivAW1PlAHPLHHeRZVczcgj0eXiUMqLJjxx1Wo+
HxqomEOlPoFjbjQ+PmbZra/zl1H6Fu8wOyvqhhYDBMQA50WkC+H8LmNwAbiKHkwhwW56U2/7MvKi
nksJw/57Wi10jEdXTyWzYBxnrOKDYqiTCdO+b+5W0qLRDfCf8q6bentvP3GynW22eo8dpEtthtN+
PJxiON5MnX7xwQu4OM24/QYgBXwg9os4PEuzNX05hO6WU8xtIHr9JA80M2f4+Ev8fyaCxrLJMdSF
rB3UHNPJIb57R4ao+5A1c8f9mGnm7cFVwtPux9Kg9mPlLFRI2mfx+q4nTSr92uw/xpo+n6ga/waX
Oy0XuywmhhPjm4uu1pMoHw/hpQ+wN97gSmTFHytPcwV00wBuEHSdO5PGQjLbbpWodWLtzrw4N+1D
d8Vw0U+0BXlmza81n3mJ2ZQempSqBOHowc1gjAeYKohufyPbWfSEDIA86DyDn3UxnfjqMzSFlAND
8NNsGBbjUTVHiltge1pHggeFhIrCAMEaDpyApnDwII64C7dr2dDfEfzgxjtjhtnOf8ATSSPJpTfJ
bQ4vUYbaNuVGU+77HSp3Z/9Pd8LLcrvMmn44CO/71BAf80mYhRC//WkmlS8/9wJPXaPG710GiPkg
a9tCH9O+ymodyH4drDzJsPCJDE1HObMAfXsbwCNf5FI07PnRNK26CZnEO6htyNu7v95l4XCHCUoG
mKq/+QkqJa9EzkvCZ4YSDCpWos28gJ36gwFZf/h3mL7t5zQkHB3ER+FbW3P6XbXv1kg1cum59Bsh
fmlgAbwTYFRIW6OEEXRPUdvZv91qXUQxIpr6u8IFZhqGL9OZL1z0EiXN9w0Bnu8aY5RD4NuuNMni
eb5Hu7JJMP7F7+yvXpXLLmdUkiOmj3R2iNCBDSxH5U9cgoPcJQKI3bT35ivNfB+PSHSCZua0Ufvh
wN5D1agvPS9keDhM0Cun/X85INVO+SOOMpb7shPgj6FfwoJCFsj3WYXtCSs1CIVWI4HH8Jau7Wjx
J4hAfJBX61wZ0LaqJDVAg3FlCWWIdlmZZKVP4edJIktzlH204epNDz4m85Ld8zELn/AVxh6dhN+D
yyc/xY8ka0qedzV2uxSClrGJj9af1amzE8ZMwpWu/bSwkAJg6yzGexDqcsFosYcKGsnRDQKLM//N
8JiQzQApsB9HyiPD72SsA+Eh+rrN1kn32D65QI3U2UXInPnrToUuMd9N2qmNWOkHjOpngASjpYfx
jKFvMmmKVx40saiJSrdy7soSkTlncVazSuK+WEoIt6tiE8BxXq/OOyGWWkhIrkmWDk+RFpI3vB9v
BnA2me9k0nCFiPtjIlwJk75XrUjGEvKi9uLnYJUaVQFi11P4gss22jk9laoI/Nsx02QYKhc6c0T4
C1ubc7WBjZjrW++NOnX1gmfkI5yIBIX7/8Q+QWx8DNFedcQAMaLZ6lrThygleVKhCybIjHI04h3A
Xiuu5N1QAvXKRy86WE9ncZ6z+eQliLyqQOwJgnABaZqjwf5f/y3j3W6WoCtl3ywQeFWOPMnjl9Th
N4dweuqDMmDKU1wYOxoRT6q1OwP0gsnArgjr1EL7ZB16cRPDVXpjpNg0dmZFXJyhbw9YWnor6PI0
79XeNWhxx7eDFHS82ZQsYuFU+jECqjhIp87SUw0SXACFtq/9kHhGgIfUuDHCv53YR4SGeRwOOCQy
XlTf94CUyep6owe7VU5BtLnnomla/K+KFxkv3kju6OklbQIFX7oEg+s4aS8jCCR7Dn8PcrZHOHvz
Up30J9MP7GgsAUAhRv8/QjvFgC1Iw4MopNs52lcJzKOjZES6s4zGCUIqWmviq0hnAWJ99q5/vQZY
PxbIOu/Kg0MHDuivkdDPt459DncSx92c6WGsCzM2ImjEtbxuVa/y1vmcmIGFLyIE/fdseqh++S9T
M2n6nc4g8mUhVDDQiKJgs/OpJHipuNAJapdEfE8hx0TTA95YwkjJ0VtCEZuKw881KpoPCdMDBp+f
yfAQw3idgc/ChrwrX+ioYG+Q3NvMDgEG+CC3HS6ijlTdVwGvbu5bfyN/aRWd6z77Y1iGloTAqXgX
twVXMDkhwcsaGA5aBIp0H5rtS4B9Cm0D95KIufUbrr3mgulSXDfjVWoY+pWPX9Fogv+WN2AuSiy1
DpFsjeeMs01Ej2IhOUVuJA/Q8CeJIgp3gTWsAXYmG3sY1BXBKNQanxMjh5t1DJQLjUBe/5TG9RSR
VcP8WLLOhDRNFpcca0I4CK6xR6wZxZcLdb8XLP/RKlck1NXeqvxhF0NAtpUtlexskpZq/N3esuFm
hI2RIwz1W7Bmr8G0GvdBK2qRoubNQSQletAxt7hzPHRwUaziCTSDo+79l7IakuC9J4LcjTVu21Aq
SjAtp2wY1p9tITv8fMlRACb2PG2OF+lvAPAIoN0mG1kzKBjjHXYhuPSvG77HPIyV7CqdeQptBjcy
8/dcNF3AmpgvCHMPd+KCl+RCeAUxsmC36ubxqULaTgrc/b94Rvolk+Y0cRHcNBY2Q3bG0bGDQcVe
EWVn/2RP1NnmJFZ7vxVxOfHuOjdKFvS+UgLCAtX222bdQh6jAXEJ/f6WiKlcrF9DSZvClaVAkFj1
dljcAduHnCFPHLDJiyebmzFVSxiqI4n3X3s+PcH8t1rYDHPTr9xbPFpENyb1zmVFZcitxaTP2wDQ
thyWDtuIK0KF8qiqjAL+1ebO4Xx/DA7pqa6j4HzfrEb97/nGadY4rTe47rVq07ifTvaW/Okd03pq
dWVA01NlsuzghfpcMbISGa1rLUQ1x2KXG5M76+HsTG++oKjKLov2neL06uJAoYiJBmlGss3GV6mB
cRkPdaVStprXdpapmg8F/JpSxElw43cV8jdoI46Ds0FKHVPyJ0Ty6aujM2M5nZO7elGUUCwgSrjr
ukoLBb5t+GMfyv4Th+fmEzHZz5r0w8KlCvSnpf1AQxrc4DMTEsDjcFgm2BzzLFXBjDw+YtpNUVmT
xyZ1Imj70ulRNlGiEYWj+U7+hoEyFNGUWYFEFCECVjqeWG4DuVDCeaDFjOuH4BpNwy9Hqxqv2SbI
JFT6ai3pRyECaPjjv9qFTVdENIEtKt3YQsFm8wspEt0LUvaPzdVUZjO0RZnp+6maSzdsO0hcHntA
ZK7UNlStRL70FHe9wf2BO2t86eLTS8mALcqaQgie5iuG+rCAgxZbRC7juscBmIPf8HAt7ed2RcoY
m+/kttDTsVqPE6xX2hvxJ8kZsXtYEyJ7IG76FqYHh99NmVvbdj/okjJ/YEPPxU3+hcvvmNLzwhCB
n7HesZpChd66jSJO7wAnj16Q7DPk6brPUsKH2OoP9gR0u9LG1A3iItKAQgKhhfDR95lpE2lGeyZU
a2HEerwKrMN386atoZOjRa16mPV2pExhdRHKNC08yktP+sIrHEI0RMQIixpktTKWzwOIGxObIXoc
9/i6sbiDSMHeA4r5Q/E3QslBLHyyBmvsmXa0yikWEbPhYOOGkeC+BiQQF12qFa6dpo8vzR6gNK1p
085WRcP60ioR3s7mFzzJA6xzv3ua7vat+4vSTXR/w8RFSZmqRu+eMlKNemLPh3oVZaedSBmjdixZ
AHxBngR0Tu4mPiU6vhoDpv19QpkeVNFCT8Tj+sLy47hlEIzeO+MsXCoJtrlEzSY6z6a+YbZYgvfW
JBWHoj/sXFPVXchU7N2GQfL0agq6Gk4b3HKCPWGDIszfkm2NtQ9N2qUve0U2Iz9Zd9EXhczzJ1iD
sI+nVN651Fve7+X5a3+Lw8ECwhNDlDuAZtDVV2ysC85pdXbdpJW13gwHHzACDZa6O/hIqgMIn+Au
7CZCSf5aQucvxCDivuZaEOgGiiF+r5Iy8T6dbZLAW9tz3OUSvBApviJKPY/CHq/kXlAYi7HcYy9W
Jdz5UPaAhVS1qu8OSdbuyx6E89E77E94C1+mvCo/E9OV20+1Y+GwrwHZs2mQeshy3W8uWPHFk4gL
ErWjn0eHW4wTM961QanmB4CFKzQDVDpuDarLWhuhnUFHWhtocHKV9Um5NF+WmDPP3cm0IscObz+b
G9ojo31RXz8w1ZrxZq24VpjR8lPBTN9eYiO3xDrgz/mLgttABvgkL/2cn6D3vjoZcpRpvO1eLZvp
Dm++lGVtJZy+dJzgRO444ea9Al5zAPkakGFMYJPwWlmXR6IXoa+xZDnzWLtgtNzJHeCWtChlyFKR
Ug9phv2qLL4CNwWtbTLsO9o3sdwWyIIcb6Uo8oiIAmUPeGv33qOqDIrtCw7E41TtOaXMtCJzSxlT
dcYJ7uSZPIBtXVnEr2VXTQPQJz5D5Qi2p5A6H9k+ZoxgCOGVBxndv6XAlzM5D/XxUX7sDtaxrF6a
sf+NksUBAat+drdJEZMhoqkWufD8A7BihwzeWpExy24xGGYRJfz1VD/hfrhlH3GPYGSw25d74uU4
4R3CM1VtmL/Jzf9qKdN5Pwh6Ox7p11qCKrBpX8vAJx9N75jhmWW5npEqknmQtr4wXaCUcI9vToIf
L6Zl06sThN/H1pplsiDAnIcJxE95RVYJgaayab8qG9hgNY9Y0BV+tL07wYFpjXbHpG7G4BxX9ZaN
K2fPHQPWP15B5e3+h9VmGaRtWctKcgXo5BvDmRJ7lClF2vABw2zo2J9X2pUM7+R3/Ny3cNkd9wGp
mrY14X10tQOPcQ23cr79EJffiqfEoFWuljsdMt0eeFog+EQlMJy8qqk8RfXin72xazn6X8NSp9Fs
2SqSrBp9tgTIQqQCF4u2mhzgrFccIBmDJvud21PKlpwauqY+FeR/8ppKFJaszZU6Df3hz9OUZOx/
N6/MSvs7QhnhfwrAAn5zY18WZvCZ9fH2ijClRKswhkpdl3PonB7Ibc/OfiRvUjs+AbV4T9HxgPMh
I5UHoPVE1MGvbSy0Jorn+TkOO7DQte4f39bR6RgDKPvdVwIZDbPb9kbVF/WpBO5BHY1qf+Af5ye1
Hxat+YUXyrufYymWEFpelib5RoteoDKPSNQ7QHU9OkS8KFSBhhtQ5KSyZWDWe7DqugTbIWrAWzTA
EpJHoIvZlYghPObvveXjqEYcbAYUB+D2QksHr/W9vI+1x5bbGgGR8Y4pcIF6xji/90kprWLWKba/
eEGINZwEKz34t6PPGVGRZ/ny+FuUMsBYG9H7uXi6W46kkvk32AM13nkkBzvlaChfPuPUSOoIJpDA
CP5TNBp0F4dGIiiPFQ4DUuMLZCVtIhYNiB8uCgEBUP8uwUi0x0pYH6Sl2qSaO9Dpo01sot3em+TV
/2GRTIOHGDqeCqf+qa725UTc52AtWymA/bgKroA3bbg9b/aAnhA0q2DU9zH4VBoOWXMyCPQCcWw5
0ugX8I3h5NjGKzzFJSMNCGgfrRc/EXcsdqtOgsITmeNy8aLDNNRHWoymKbS9W1btn475i8YCfVFT
TYvN07mxT3a06REqMpAda5PpHw2ZYQy7EwhQiqQG/n9gAqmcBeeW0P2FHFiEkZVK71QGnjx0czCj
eXU5BPeC7L1aZVKDcOK3sCtM6NAqvFFnOjPzoaOoKzR7+eojOdruHLlE3yMH3Nxh9MQb9sok0R5t
t6ZuKw8pgc4zF/fKKIKWzRv/rLvG98jHPlhPRuLZF73VtsSMSo847rGZWV2Zh0qHyLdXkEZaCwHO
Gxeq9+C1uonL5JFq06ywFfB7JsPHY2VfUlV0FcQACSlj/DlhMAAxfV81Bmm97EA09Xk/RpokL0qK
8QrZbmRfTU6hyH3JDkeK91rVuri7CA5ks0OWs/oQZnJb1F1h8+O70AWyQj8yycs5B+DLh01WkJj+
eEResBtfj6oV/c/3wHkpS1xcha8y9cQ0um9xNyJI0nElalGvk4P63MZOwmnB4Dx/vsR+Tfka9bfJ
NUAm48XAsXm72iA5Y5wjByWpt29GITZ0S+hA6wSRY5HNOQxzWiJrSWS1DC5sH0dyY5O0yRplX+RC
+whYdU3HVV4rssyCDhHLW5fJRR/BKnFNryp07wq4qTJcyTzIb1/OuLoKqCcg4ZteA190GhBzokns
HhnVBGAAwBXKs90F8k1yKIGozYZxo6wJs00uXFTwEnvlD7feG3x5Eq93pi/aCzxRRMaAF5ivbNC0
UA0lYZ62/wz8SRULjdieYGKPnXITwwvp7EQm//bBAnPWedMPy6KZ4DSSviM5JOnGJZEhqE3isGnf
JKNkiBxZd2ssrbTuOL/kgFl3z7HPtwLQWDRHzBA5VOcvxU+ps/bOJpd8AwILUKFmjiD5Y5W//aCs
y5vzGqR1Oh7aQFTU+EAOdRY2C2hLryniKov/q+PUUT0hZfBXlV0iME9s6U7Jsi0Pi5fqGU+GkSOz
7iMjETcvRdyxsLwE1P9rHp26OLrk3B8tL8yNRbMrHU+6no7vnKl2jbSLN/H1LSKcUiIdLVF+FYcw
Ja5edS8ZqNnwXBH64Tvdh9ytM/7r6an2TOmHAYPHDXlQPqnYMe9/8nKc/kSZHxVnFPSwJQGxP2VQ
iKfYy1MX9GE7BKNQAGjhHnSu/0Er1Tfl1HGCaGQhz+jeQ6gxZpHifoxv8owOwTKVcZqN2zM4rUG8
sUDw9bUCGxKMcaulKCzR3Uo3hv5LdjVtcT6TSe+dgaHhbOm5A9Es8YCpbrrmbNsQsnfT3oh9N/7M
VWP00uf2ubsweeyQ9empSphWjVzGu3H/ovFN3j+S8MhMpfiZHUtwgIetFbpV7HZLuuMXA4aP9Kmb
yZtZDtlgf96Jeifca90/x8+FtWeH8wL7HmaEtwSUR0NaHlbXo3E9gtGBZSLRX/7Q5BsKHuGVNIzs
3k/FeuKq6CPB8+ozD7SSlB/5aZroegCpo7RRPtke+PxXPfSVyfMrymFQ6XXWgAKYAcfIHf07ciYa
BoKY4gO4tCzqJrFB5cU10P5TJe0OlF/a4H77vSLG8KNpKZlX3/3T2hX9+GdvMTr4ueHl48OBKlBR
xxgZS5ktpCxhuKQg27aJycPrG+4KDixE8ygCic0qXp8ynKHmBUQcnKOtq8PtW2TSe0u39kvo7ria
IaKFmE6DRivF+l1tt1b5B/Qf6OOyQCPAwqd0lRH37PCdapdu4Qk66KILUTF4liLxDoZDDWyAE9JE
N/ZDnqusGxnwjgPaq2iTfjOQDfUxVbFstexcoj7xm0a+B4AUK1RFGq8aaFHb36rxPXsBdLTf4T6R
/gmyUp+Pm9aRTrejVwq1/GGswGM64hFjTrVEmJ8dKeRJsOhSoJ/l4NR4m8cFisYjJdfb0U/ao86x
SjFrKcL/EPIj/U8zMOT1z6y18yhpwwEmh0HKNEcXPecRa9zpoxy8fSejE4NEshhWjx1sGRsFugm1
aePpds9ALo/CZmkKqUfD0A4hndnxKmZLg6j2c7zq9c2NmQtQXvcQwA70uplqcbLc/Kwi04Gt7z9R
Bov0l3TImLwX+RWJWJEXw7dKo35sx6XupgS30f/SXZ8QttI1rYcuaIasJL2RwrWQxSJ08uuSUift
jnHEQr9+Nw3KLv6jKHxAWuYZ1cvgPetDF0vKvaOUl1qpcMZmuGmfFLv1J7MpU0KV2rX8fcn48dfj
seNoQRw4aY8T5uSNW6m+/ANY11CM6Z4RScKATgpf1jDUS/XgyyTj9KZ0zRmc44D57uAywXJ1/wzh
Ca/TpfbhMeTj7Yx7wsKu+xzlsddsZQUT63aRx6WJp9A2aub0beFhtMW0VxsMaDWa/w90J0mkQk7j
QRahkYrDTDaq/EgDvF8/2oO0FamTXKQU5PAPji4n1VjQw/SyKh4FTPICUgD7p7RT3DJ6/KDdwc8V
jAvzLMzmN4dOL6zCT5tG6IlfC85zsEZTNL3Pc3j8Og8AdXBGN1g7JelEfkGWYRYY41M93Y2GskzN
bEyCLlq77cBjlgnmP/xjKT9kxhUNIEr6ajsXyzS452BBD4X6CbgzvYD977nONWClgeOoQKYZLqHj
MFSth6h3HswNsHNZG0HmNzCcRC63aoiJ3gnC+WfsROBOSio6I1GOtROrpXTJPier9fQ4n1R3XmWM
awOWkWopiTSBCLgXE+HA3fW9HSUpO4Bl7hI32ZVNZBXhtObmWZqTgNYcEa7rRxu72L+EHAKKCYVH
jED4c27//mKreWVDmmiAhQJpRhKrUOBz8Ae4f/Z2lC6BJw0UhNBPiya8TicIPWVvSJI0rtd1Egbu
gQ4ci2OAIAJ0pdvEEfmu8og1IECLpAz1FEaNZJLoO141yp69j1010cE8jgHUFrGMelrUECAgcFeV
p/2QcE6MgK7hApwHJymODr9cwHV+nV38rydRGljMSWikNZM8sCtzNYQtb8+5Fn5NGeH38ZOPubuA
FvJWP2OGR4S1p4MBtDFIYB5nMoZYOQgZ8vA1x0/mGMRMrjdgnmBzqjaRqvBh8goBrJCO87VYVdA1
tNEgXyaSTVHToWhv5VoKfoqC/w9b7EE49rrEb3S7JZPx2VEFhfa903WzOd5a3KU+LqJIzxYaUXYj
wFHIg7I16IS5E8Re8tWcWIV333sIdsAbXulVlP12P2vd5arpN5DMibNaWQCBUao+a3iSfyWxnHaD
SzQiFLpZrGFb8+oIhra2LSzru1FG9ZkUu0arqTmjBmzvUPNYYSPxuzWlkogZklDFksbIctDDzdSQ
pFwFV9izFmRcn0q7EZoe/QNh4aivt5j2b7DFXNCBCjBJnbOlcg1PEQMpvE9cj4v91GrLSYvVODga
k5VpjVaxgTvKd07JhCBDYm4Ai2E/GBDTSjPNqTSKJn5j2xSU0KftRpssPsF461YPEQWfpVfdMlnQ
n6H7QeK2BSUPsZ8/Bfol/qyZ9watwuV8tCl7pgYKzMFw4TUVXhejxOLeKwq3g/RG4pz976t99cJx
boJY9IwO8rY60T/8ojAjrj3FSEHw/btOk+iblMshNBgQR4YMFDPUhq3Z6cO0k2aDq+EYLV4y3Gaf
I1c1OeGqVm4Tz3AskgehoBELYUWl3o9CLZkA73/QASuQMU+ougwUnw7Gy4veW6YaOE6d8VOh0KWe
HFlSOk7ajdS1YtKfEZSvn36J+VieMCMItWmiL0QlWsAefWiUH5g2tGJq3RGYviR7dbXu2NUj8Z1S
xbDo/Z1vi48FpeB00Ex11qjDh8/X6lrloJd7IVg/MjItd2M2QCOmy/NsL3b8PUP9NclJIh/rEZwS
wTMlVE1JNdJL0ETNzTQU9N1xg303p6fgwJgl803DHV0EorkaQMxQ+w9MPA3HBKa8ZXxilWkt3P7q
scULoNvA8gLUIPx216gwUGSw83nfrNNpw153CiUolq7c39z4pDlKzlvgfNY1oHkKo9m5g6V+NAFE
v2HqEmyAEAhbvJ+051+TzkG1+ehqmKGyohQi+3wVg8L20yZWJ9r+bk43V14ZM2V81aQmUVOsHv6g
qsyMud1+flFMcg0gtOhl16jshs0Y8JtDbZLSfuqPdXcsWIU5/grW1q2ZIUWS5Ob4Vdi7hE4B+tMy
7VFr6u1hI3Rz959n9zZ6L4ERYyQU9ibDCdzU5e2n1Q5NActhtCUJrcfIphfZhiC/fF2UkxcUTWub
5hV31APS4MO2+LwzMoBELuJOgAOz1b0bhM0UBGOq6UPSr7m+i7MQIAiRUZJ26JhQsUZnIlV0FJeQ
7w12PpXH4k5+IHt+59kfPd1wB8XO2HiXwK77qbvGSELk1rph/9QeM1JqJm3Rjmsb80yWT1JSs98+
m0DNBWXCviHmcfU2Uqw9fJrA9lGOroSG4jNJq0HQ6XTaCa6KW41hun7lgikhOlIvLk84qzH5WfUm
2JZSi3zkq7skixhDnaakB/ihqx78vuM5Tk9plS8Vo5wgE3i2U7gLwjHuqrNJ+gnp2977U2TjoPDp
wcoCP0N5OVXSXp3rqX8MpLtkJf512P/ZkdfNdmATB4DV1G2CNNHwEn0KvNKGB5O4o8BjgQu4mQ63
byRuZWnmU6Qg2iF8ke+nueA/pirfIbaTqCAShr9xF1YhbfT7dsLzXUdJjl4IwTXgzAM55aFzwSS6
xdIHQTSEEbOaoyo6yeIk7hc7dsZG92tNyeNJTg2mwZ9ghbPTKZoMr4lJ/8hz9YKlC4KaLodH7AD5
pJ5oKhkT6LX8U9PjKSjJu98mmlg7Th1ISwQheAHE80ghbIBMwPp0pj36BMMvzbGlnQPxeGpj7puu
TYdXbXa6yZXbBOmIX7Jlpy9Mpu6oc6M8IETJQ7mA0TI6T00W8+HNQgqs1TA2sSoKXiWPATuIkZT6
ANm0s1V8ZAsVTATZSCh85e//q1eKBm4TmkZDg89vKvnQM3yEF6/jONGw/UvJVvxhms6cmd9y9RgR
I7oCLYgGm9TNW0mHsJwqXF03hTlSvDg7VuE0AB+Pz5oIzz8E6WAnJHp7T83QMEop83eV6NN8JZBW
I9aePRgdktwAjLOdHUIB7k0gbdfCYN/raUgUYsNGaEikpRxPv1a+nZCpGezq+YY52yb71O4Vg2JC
gLD3hGAR/Z7xCY5/GE8ylNwGxlC0RI4Doba/33o0BbaKvCOZxsLOG4NFxL1FqHLBqu7qY5cq2YY4
LT7a6ht7XkhasMRuA0Kr/Dqq6DWj1nuRk4WZl09fSYecH6YUL4P+Uo4JjcfN71Pcs3McTvOq8iDC
3OZCTCswTOazM/hSKSRBwLWukfMni21g2FB2zb07nCOU9mD4oR3h2kWawajLRL1YAK/W9rFB1gBK
CSzBg/q1P8DqamsuM+JYKfy0kCdWS7uCIFUWw88yFcr6hFeGAvr6AyKodtP8XILSVgpizcIVr7ha
iPXKc90jyKkDllS5X1lOM5PmEfxo6lAmYop3CxpOXiiA/D7PZ7Ev3tE4rLUaX3XUFQbDbfI/1ofY
3D1LpQlJ3ypswph53NBuK08XAiEAIJUOBpst6vuitibUqjMuAvdsVdEWyWxBdQUqym4g9czhBiAe
MYw9qpmdZOfLyMCDm/9lbCOerwMTWPGELH8/NA9dx0V8azGduRxDfKAriTL72dF5sZhbYE/1+6Uw
m/EuAWRdqjNyijth7+BUZCJwI30va4gI4jtvG1xKqd45YY2jR5fv8S77V1W0IMAl+xlnK/ws/5XG
28U/MAjpeN/9kSUtfd0yR4DDvSSpfQUX8bWkPYJ7V5oqjy9pD/hiH9fbJFdZUub1O1PtfsFqlA5K
NWPkF7uvkvvEAbPMvl0Olx0pxLxXz+FX1L9DlLEzeOJ7yOLa81Vpyeykyeh/6iIQOoTAKt9ja0fg
dYzAtGCiqoEY4YW+J7acCYcsfpVd54tO6hjnyUp9blNyJH/2CyVILkMd79rzREPB2gyswozPKci6
ORFuyiX5yP3gm8eUZzzkL9ycCnTcTuJpl9yt/+bcze+G9uqgRMP/J1OpCPrCw9lWW75nwO1CjtFm
WNrUfmhf+9zk7OwKnGz9nnpmgP8wZrhA75x9NpdPpTVsVxKie20A2J4bMfFz5Z2aLmx7NZpwqmna
BGp0r6AhgKOA9H091sTQP1FCbu8q7Os9n21AyzFOWV0/KNRHQoJq9r9H50ZA8qlmZL088ng1x0AT
FZYzB9ryisF/8SSdTFtGMMBQqjTqXabK6m5A9OLG2+mwbwx/k0p1veF8ALKyC2O8qu0RDpXCi6yM
6OtqlOGv9+O7Zmrdvxd1I3D1hGWAJiHauHmJF3AYIgL7aoG8z1qJjKfakUCAi3SHF36IyWejQYz/
NnddIhQzYW9Zl1INX0e8G7+GCYPqf6tbrJ6kfV+xsnqXxpLBNxwVUb39hJa5JMdsPKJitwpwh0vz
Af+/BDE8q8vEIm4VnW1SBPOoJp24h1aPkybUkiBZryH/HSnmkK0oZoFzi4zgk0xsyGg9GYYoFIlo
gBr5YUm2jhM1BVsAvk+GXLeJqQWD+lFUnMaRC5roS+JxLwtedjqY7FF3/6mX4cIZx3+xnSEsLeI4
0XZ6EVgES8MFri8kyl9PIgiCVAquHKzT/MIJ7z9iOdxjSYxmCh2DHtQ8ArTbEZihNsjYp7J7gAKO
SO0frIky7ShW/J5vw+cukLziicj2sLnJmWhoslx4T8OSnUcpUulHHABvxFgBgMqStQw3G8ubPXFQ
AWV4GZUwyADnNfOldrrBmcIMpuVP6wiX5kbqag3OPdcP/a3/nVUge+oZH4WTqxBqs2hRaEkOaSKi
cj8LeSznlA9K2k4J+nKyadBkN/WfMGRQhWLSfkt/ZdpL3FNrKeOfv3ji0yM8AWeSpfvRdDHSyGds
bqquK1Xh/u8dAhk4OBFKXf9B6wctXIh0nfkFFIrHsPbCZ2y5M+r6/uRj7HoDHdjBQq2k/FN9pCvm
cpTJla9AqJy81RoX+7fwIuIKQlerui8Arno1HgmK4Q0zJTp/GWrlEcGDo7AoRc/ygmMspMhHPU/O
3u5cvqXav+gFjAA94BhPHtgK/0KWFTDm9PIKZ6JVAMQmfdeYkynlRN18eGB2yJUtoqvMHClyWL9D
EFMcq48vDc5eEKOId1/kcPIZD9Q8OUDkQ6PxJg/+wbGUXS4YjDngBq4W9un06U4e++JBBFOuAscL
1vAE+Oi5T31fbPvZzyi6yuFF0HJSAvrNigf8ICe18gLNqdTcIxXnqo8EXZLjhhZZC6EM0Sn3b5uB
HLLwcuNyy4ZaralfZleac+N7g+ZR/5VOMFRyJUyKtG6+l+Kbcvep23UeU5qTgLW/OCX1i0JEVzg9
3fdHpaja33rzIsaHfZhc7TDgZoQlOt6upkWeX1LIYXnS2ci/yiPBBbnZfeoHMg7LVoFqRFaPfTaj
yGnI9SPyKE6DmyvY1Uk9JscvSTj08pH5aaMdpG8Hcl0dLmuNibsfOEqQqTiL/tblGTrXXWpB9VvR
dVefg3weao2M0WEChoA2vOC43PDQ7PH7kEmJmbt+pUpkHLosskdLxYB03uiEB6uuNAnSJ4Bj9HY7
pckYU+K728qIexg7KFtqeehxl1nHBmMRqXb3zSJ10zO7i0pGwgNOytu2zJ1HYpQmrzMKaco6IA7L
MEvkkTC9hrkH8rIW8DUcC6bD4weMQbRpB1nPMabfmAsE85I38Lnmqrf25dZaGQJE86XdAhmuImE0
1CjiOFFb2iRhSP5LS+NROI/HIMvCzfiE9LyBSXtsKhjDU6Li0g+thUtFHbH/fUfCTxwmn6Falkhy
4xC7OXjk1HMnPW8UFMwFIEPUs5KEA4nwx68hFVSQSkLGiV0T5MJSkCMHe3FiZ3jLN6Ph6FlPVVdP
a9WYBmnkzvHhNdM7nn8GxRlOSONH7J1IlrmL+UDfJNipsyrn5eZsPC0+fuF5w8PpMQprcGqgRS0/
rm2e0HLu1PGJkffwLjIfH+MfBA1wC74njR3MHAnY/epnrSgFtiSLRwafsWIuIZgNypbessqAhPYL
8/CHeL9pVk/xgLQrCYw4HDB4YdsYmJHZxE11X4SYB22prPeBTqShLFCPMwIv4xUQ7bMbbn1Wn+Ov
sE7bcwvaF/DcAuZ3xWyzqPLLgKhn0CqHscxQmllQuF0G8RT8ieJgrOXPNSSktFQ3sb4HKf9c/4Et
CWBVhkUcK2z1xUcWDwj99Nxgj4KoWrSMDK3foJMR+AULjGnruD4LJQCXUyMX30t7twDZmZAvAURl
BSE1Xi/GvMwuqM3pgwJffKM+IyQkOnDF9FQZSdkVVT/0FcRIEp1eHgm3jIfybXCPl5vfGL/XzgeT
HfJnstByhcYvdsOBlDTauqq8VkOC3o6ERnpAXOKhX/Fl5NF/YKxEZR1Ixhpcg/qUy9/tEMdGD7GW
Vvc425llTxSV7TXs34CUSIlmZg6c5V8cifATPUpXIDLBRfNhmzJxDsggsxum5oWq/OA8IstwzCaa
taap4RcTPoiMJ78AQJlqtnX77wns2bkc1peeJBQowoAzcXFroFcBG6zgJxWPa1WVBcHKEU7n0+gF
Fr8za7n5ng18Lp2xnx0jNOowy68YIDte7mooWOl7I+tdcmLWi5vmpAntlkAHQlhpPNgg5pBUaetp
c6y69dg40lNXWZAZOS65O8Gu1R+zc94QzulDUsV8c6Uuvj+LeQ0ADTsMNE/b56RhjDDeKfPeWGWn
8u9GQMjQTDm/3lEs4EjSBOUsJW1khbx6O9Zo7ZVDN1fbWzE/uw1h9Hm6pvzEMIM8Aff3WfzNQmEA
DULkk+nNqZg5gTQ3QmXMfFLExIwa6ngS3HOdXtAT8Lrp/suhaVSAFlGLmk66CRIISb9Qj2bbgfZg
aRQ/T52/gL1XB5ypa4WI/CVf1yfpwhvYVe2xWuO0zPBO0Hun5m5Djn0ERjb96w3fF+6JhgZGv4pF
hlh1CIG+5bsl6RTFrNCXRyxpdTHhcl5r3yoHBDMSS/omQsDSrIsgSwZCHdIPgPzWa2isdXIM+ALX
MePDNrwkQu9VVj873t1gGyEt/8YEa/c3nDyrLptNPBlPsy9E4BQ/Zi5K1PZZ0LRMA9wNSA9+4+Tk
1uEpkLB36XFDKnPwyrOuYX8WH9F4gDGd70J+AYTRdp5Gyw+YESGuZVk2eW+E5GZKTiB/gg7I/n61
6GpQPydWoypsEEbpYwIVgr1oNkogsNrY9f8KoyzqLfHH5sOzIebw2CWqNpH7E1LUkuJg5MluIiTO
6oj2LrXRXXYxV35fBDMwPRWphbwL2MsLZCS0V1kI0Or/7qyw+gPFzX4aOS0JskvFrp2AFruYimOo
Z+lLCjU4ac965xv0OTaVUzYrnZAihRympzemPxluyZUDqAqiyrQcGMkFk3ncbvB/3xvLGHcuvtdU
p6SOC6KsfRn8ELYgbKzGfM5tErSgtNm2WR1AxZ14jEIStFLURdWr8ecZd5yKUucXkVn8p/SPzRno
a3Bmpaa9dSYfEvTS952JAUFet6hI00d12fa/b6W/ZGWVa5PUClpGvtOcdyY4f7efK2+HeLUpfQFU
6/5616GLBaW6r3MuwKxQqX/cDW4TqHrGE298OGqnDdfiiAnD2UCZdjorOjCqSREALwXhNM6H8TBX
Ng6P78fGkrYbTAVM9AEp24vEx4ObKtVRujekbgVi/Vr4uAYTdHfifuzzwjoNmtfMpgaby4r+LNLv
mfR3kPMr2zFcDl6Z7z3314l+ITw/PYKrrHMWdKCPFxcAS8OXBvXVGokU66fXQLsa96NtEpEPYH7N
o3Ydn1djyKm0CNxrhQJ02I5IIBMa0O6A9N+53ZEvxHxyQFdO4iXcTTsqRen5n0uLSz71qHTFMAWS
37tk9P122epxyLCyrsNH8n5SKd6fXkXYoKXPsmGxGfG3Wuh/CqD57jusVTV5GStoXSecvGgY8FkR
kZ6p2rQmdBpS9YytM+68j3eMcnfrnVLBW5EhMm5PIAlSoDZB3aLjz7i04xEx5a6BUZJVKKPy99M3
X/7xMrwm1LeFqBvheV2aQTDfPXCXraEyck1UAz+lWh8TRdamqMyoih+jCSBjWMdrlJ3EKIfy/9Ga
Md310DATz+46gqe9t5C0xZTIqYyGHeeQxzlapXOSpgnewf/YOvifBlpJjCJjihM4QICRRrn4XH59
+/JxAYAdl4s0WJ5+8CmODHzDdpJP7jZlOtwb7pCkzGE7eLGUKDiWr9GeBU4lf2fUcLk/YTD0rkvh
DwGHy/XJkYELlulrgcZmisfkxD5NZQbSFu34nFYbn2JGGi1E6l6fixX/2nieJyDJKbOLWGb5FUpK
0oncoyc7iWHWWSat0Q9JXIwQ92hz+sOOrZ9ypQf+805FxZxXOQUbAw+ofwg6o593bqUhplAdD5RO
4nOhq+qJ1pbLCrlzHpCNj9e/BAh/D4G/KdTLTFTGEdy1n/B5ZI8COs4jCKrceZrN/Bc8pJqUbpP8
t8IUpkXe2DZKxzlxclFh432iAOFRaLIjTaE640sfp5oIFLjdATIdwsm9RYHNmO4lr3uGI1uCvO4E
MzfRYWpz+YtiGXmT5slk9hOZRvHdoff6FtmeDkTe3EcM6TVFEI/W9EUzAo6Z4SFwlD2ujE9W0vBq
JDCY70rkNzTSpKK/L5YFvUhazDWy0IkGYWmXEL+jfrTpvww2u82CzjRYuOa+8X3yZ2BvsN4mAStT
Bk3d4ppBqVYzxPAr+p2Ikc6tjRdWD1UzGx+hdx4XEmnShGGXBm1UFX4I6070yU6dJCQjn9gzlF4b
YZisKZC9z4GPTMJNLbIY14sY7ZJQ0NqkQV2eqfYoGh3e94+2Ub5Kqgl4KN/wMcP5Uj73nPvKGKTc
z9JT+1p8jMaKI219lHb9oHg6uZo4157gq1rUGAh+p7O32iClAuY3jGqDulbQafGLwYdHjRcfJMup
x+9HlNzjw263wwkam+1wkx8pYo9kjMbfFvjuLukhX6NavXFT7skvjQ7p3Dy9hDdigk5+HCJNbKWK
foCAdAJJvEjyrb7dofagAnqm3/eWG4F9XhGPvS+6W5YfIPQYd8AWgI7VgwSLSXkc5m/RH8wrrItx
s7vKrslRxSZjONJymxsWQSvRxu8ibzWl7InjDa/A4p4qmhgNve2PGDvSMWsauB8kxQlyVW48x3BM
5rDn3yEf9nhMV+Fcs4aUrHuTvSW9O8eZgMmZG8EDoDi4z0lxwRM5oojQBjLa6WMEATwiTHg5mC7b
zcLjbCIgOtNob5jwIA3b3cjUiNtFO35A6GSfXtvZY/CoR59xTYdai1E9ffUmkzNyNuMBLedAmm59
oOXlwn3aEmCHlAvjVUTyqda5YNE+ecZPe1ErSnORW1GCu/PPw1ggznsc2FrHlsF5B5fFjUGhDSTk
zPqRwc4s/g5Yq8+WR6SIsCj8fu1LHfmkQ+GQBGO5JgtYzAdCf7o2ZpCBAnoKlUi08UFUdycB22+/
QIPc859t/MBk4t1pyZyYQHxvzQucc6yDq/VmEVMRS/iGOT9hnP3+bsF7px0m9kwO2LNzZr2xKvRY
zE/tLpDqDwnsUOqNK0GlYH2y8bdAzVeOjyjBtquiv9BLF7SfCrzl/a+px7uIES5QCu3UheC37SH0
CCTqw7ADZnAYbu7/H3Is08rLca0qXEUEFfE7gJX5rAYjW52S9wEI8h9cTUnF7pmZdNeimLLnstB8
9+RTd3agDeoXxstcV4DYKOymRMEc6SSWQFhP8mBYQVWV0txL1tncQ4NeSDs9NbkivZl6yvKcMiSX
pj9xi58uiQ4jtUFIrviiHO5z35VkK28obiM1lngNG/jHf0Ljk+vW3q5dUTsR7Uip1bO+sOfm4cZ1
VzxH6z+Ip3dvQ/YJUIAuRaxSZmsw7NFyeDAq27qh83FuLRk3YlfHrNlqES/C++qDr8eLHWQSiJDL
UlgcRx7MYTXxdhvbUqlAcxy3bneVuUJMgsP5HnlRzPQSSPwUNyA/7bS2iNjMSgRE89njbzTZgn+6
TcmsQBx24IObK331ej8fDcvHjfT+F7LxnPsn1F2NdViFlZh0PUqQxUobvcREqZWenO1dH7GZNcqC
XlPf5lXYms5sLlxrG2y4Zm3NlcP9pIhmubUGTavSGmwIgGweq9H4GZrlTy9jQGxKjNSSSY06u6OI
SzqFVZd1FxFg0FdpMDgQrFXg804/+uOVIQRDndGo80vMYGE3NwtqrFHhOpa0HMWvyLptrvpvGCrF
YvEJ8wbpZ8v7d2cWhJhxjGv6ohKGw+KFhBohqlvMI0r2nJUvmwR+mKn97vnHpVHA99IQGbMxArs0
vOwstE2orFN0r2nOwL4bxHG/GNXpZh1vRV3Nl3lwWo5DGgBRrZqYqvrafnovxleintdSTx+APoIS
WLi9VNb76ue2KDPUINCokYn/85dcoGOUD88F4zKSqgDkAnsr0cd6FBPdiMScXhERxfrE1HIg0jA/
ZddY1djWEGYucyka5HGBPwHS+clsAhHjR1i7yzdSW0bJIFU9bVH8JzbQwGQQ3ykeebmez5niJpGM
IaVK77ZyPOmEXFmjsen034/VmwpEAsGQ6MgqrJ8phcoiUNn7abIdMebrIzXPSNKurvxrOJVIsfrd
hd/70PpRYxEF/0OMAYSD7gT+zg75rvhyOOpRgEn4FwXx0jfuLGh4ynLg0jKEqGNQz4kgnKhkwaag
9MX2hyJLcRIUsIIwiSstzoRzAVO4zk9ZC1WQKLLRMGyhIsj0aG60D9u8hlQOIrUlN8515+ksZER9
PJARyc1yjcKjY6Kz0DH9WUq8XV7p/NYypAwojj9K44JizUwqw/cYKtwOP22g1J9Yw31ir1WbgF1q
ovV51Ho5OFlVuZjTCFyL46xRnjar86gqVjE/1v6RpnwcIydIVAnttBY0KRwsZCaRsGaijDZziTKT
xv48fH9+iHFDs0lrRjc+o9UkpmCpn2fyEDVKuGXzT8kKX09+XmJbKQFi1iRY6EID0eOLZWc8V+Ra
W5hvVtMM0KUq3DZMZB5MmaDslh09wAcrk4D2+usb2+HvEVwc/V2ZK2bHtbHyTZ/krV2spaCBSZWf
l7xL11qtlLf/h9rBr/Un3DaFW7J+30IDulcWdvfGl+DXVMV7bGpFJGDEv4TjniIDeS7+RYTdEdlC
GRxoWAdyyyDw0OU2NyiY0AVO5UgcwRZPKD4Vaw7XhX/MRk6vCyRR59LgGyiOo2imlT2loVulI3k0
YezTAOduoCa/Wqoi5Od3E8VhIhEwXEjejg2Z5niYLCcOPqzGydwMyKzml067O/3TB/HgCRtyIMcQ
TFEJbDpBteLJiB5VYS1S5Hn1dsdRq9Ix7VQ9Ltp24M984lIaWCEw46Hne8Mi/2IAqfoH/HDajhex
f+dia1SVoTDcJOGsgwfTOxFoZNFkIbKvRDPinw2tcjITFpXYQr+XYYV7ISYQUkN1eUn93BVFjVFR
4zsSW0mwlhAfUdkOEl1PA2dNtP13382n0cwGK7UNRp2hwk0Q4Y1jZsy8mfZVygwQEhaEaKLsxZoH
6l8L1HKP2QO6UwJnuwUnq0hBWR5IwPEzlcgV37Empax9cC01VuZebtfEDmZcbkJ0Ln9CuE0Dwu1s
d08Id4eSBcsQThU6m8KUpy17TlFxsl5EJDp8PoO6UKqCu3aTn+KKeu+Yq7R+rI9G7IL7EWARRO1J
7g3RHF8F7u89HFWyBGxBG22UrkeW8kwllGzB/dRxYYiXNu49rVO9SZFrPLyzKT/XFPEq19ykiWhe
qCRIxNWcCGGEr65RNYY+zK7PszfUhbh3+3ypO+mOTYHnoU9q/G5x6anyiqkGkAWIkaYITQrIN1/P
3bVUxX6vBszUQwrZwt+5lRBlgtligby3LdjMCPcb3sIySa3NYtfrVo7GIRud+iucrS5BJr0pm2Gz
Llg6uRqPV9fncFGFsPbrP5IGpvrTeB7+wyX2NhkVH54NU4dVVwjLnAQxvdsRBZNZZn0Tpu41BlRD
cLeDfRXmePYYzTdaksU3FH8ymA4evLxIfa9PtV003U5q35wUzR1F6pM+EutbOAEenRTrPnvvrBj5
EeSSKe7PCXN69RCsWf/2UomEXzU0K6M+PxJhxA8qXd6z+ZuZ5lx6+uws7ASWrPf8kb/jQm0PZuqK
k1FRlC6XgSs8w86Op56CRjUEltRHsj3UNY+fPTTZ+IWlgigUF6Wz7/8gm+nOM6nKFSwIxFwhWRz9
gK1xaDtCTMUGXnI3sck7WAOkjzCWvslJJ/+zNX6yAmR29qWd7/DWPDinGef7V++DVlJN9z/cNjFo
sD5z+LuRlUExwQbrIOEEqDkXwBLoXYtThqrzm3YRDuR3s/pbNLCvDUxbppCl37lsxUylfcUBR27M
RecnOdyn45KFayzuNzt+F/BJ+exZa/0V1EMYCMurAZbchr4+/OfsjUTUPKilqMKfjGF3RCFdx7m+
APx2IJ2ccVFGnAgxOaN74FwSxf072l2lA1qXl0kXX68SseKMk7oZTZ0eN01UFCyCYbO+MoOr9FMu
LdlfkH8KGtpvOmD4Hqr2wfghTq1JxtvpSu3kGAmCfM3rcV2y+6d4FcTqLgow7sZZDp+qCbpa82Fq
qtFlJVdowEIcfQn578LVq6j2BW6I/WLqnnX8t1NM7VmnisOdBlPFZLL0sFcS5s76AroaQL1sJrhu
cmE8xleEIUS1st3gawJLc78E4vWNY7I9OejX89iElBTBy3PTONC2W7+9WhSkE/N5K8lBTTBoithv
RRGAWVodE9/o6tL7IyydIMLfINsG3KhkuNx5i9W60mBKxFd3qoVaymuxMUZo9yz4RuOVG1cOCqb8
MMHPuda9KX/goOt1waSY5RJqbQsWl0xhkbpJgsaD5b5SAdURtz7i9cvXKzglqApqel8gmi48Olt1
wfYjxFKh7pTqlu1jG1zx+3M8D2eZ6pURVvJzqrlBiU5lJW2+LlsXowhOivnkrgQxgCqdbERBzIrt
AAu+yf1rCUn8YhvA7TRkbi3lqjb+nqr74Ca1N/U0Kr+zGmc6WIYmQfcJo7a06Yw/D/Qe2Z7ZMvWM
g+zaVNTH48Y3BBD+j9E/04x4
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  slot_reset_n_d,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input slot_reset_n_d;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  O_sdram_clk_d,
  n36_6,
  slot_reset_n_d,
  w_sdram_valid,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_address,
  IO_sdram_dq_in,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n683_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata,
  O_sdram_dqm_d
)
;
input O_sdram_clk_d;
input n36_6;
input slot_reset_n_d;
input w_sdram_valid;
input w_sdram_write;
input [7:0] w_sdram_wdata;
input [16:0] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n683_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
output [3:0] O_sdram_dqm_d;
wire n10_3;
wire n813_5;
wire n302_3;
wire n200_6;
wire n215_3;
wire n249_3;
wire n328_3;
wire n1283_5;
wire n514_4;
wire n493_24;
wire ff_sdr_read_data_en_6;
wire n217_12;
wire n220_12;
wire n223_11;
wire n226_12;
wire n337_11;
wire n499_9;
wire n214_13;
wire n414_10;
wire n417_10;
wire n420_10;
wire n423_10;
wire n426_10;
wire n500_11;
wire n502_11;
wire n503_11;
wire n504_11;
wire n505_11;
wire n506_11;
wire n409_6;
wire n265_10;
wire n258_10;
wire n496_17;
wire n300_6;
wire n298_6;
wire n297_6;
wire n294_6;
wire n292_6;
wire n290_6;
wire n813_6;
wire n200_7;
wire n249_4;
wire n334_4;
wire n514_6;
wire n514_7;
wire n552_4;
wire n315_5;
wire ff_write_9;
wire n217_15;
wire n220_13;
wire n220_14;
wire n223_13;
wire n223_14;
wire n226_13;
wire n226_14;
wire n417_11;
wire n420_11;
wire n423_11;
wire n426_11;
wire n265_11;
wire n262_11;
wire n299_7;
wire n249_6;
wire n217_17;
wire n262_12;
wire n217_18;
wire n217_20;
wire n294_9;
wire n264_13;
wire n299_9;
wire n334_7;
wire n214_16;
wire n217_22;
wire n500_14;
wire n229_11;
wire n10_6;
wire n223_16;
wire n514_9;
wire n552_6;
wire n260_13;
wire n249_8;
wire n262_14;
wire n497_15;
wire n334_9;
wire n315_7;
wire ff_sdr_address_9_7;
wire n54_8;
wire ff_write_11;
wire n820_9;
wire ff_wait_10;
wire n260_16;
wire ff_main_timer_12_8;
wire n288_9;
wire ff_main_timer_1_12;
wire n411_12;
wire ff_write;
wire ff_wait;
wire ff_do_main_state;
wire [7:0] ff_wdata;
wire [16:0] ff_address;
wire [4:0] ff_main_state;
wire [13:0] ff_main_timer;
wire VCC;
wire GND;
  LUT3 n10_s0 (
    .F(n10_3),
    .I0(ff_main_state[2]),
    .I1(w_sdram_valid),
    .I2(n10_6) 
);
defparam n10_s0.INIT=8'h40;
  LUT3 n813_s2 (
    .F(n813_5),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(n813_6) 
);
defparam n813_s2.INIT=8'h40;
  LUT3 n302_s0 (
    .F(n302_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n215_3) 
);
defparam n302_s0.INIT=8'h10;
  LUT3 n200_s3 (
    .F(n200_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(n200_7) 
);
defparam n200_s3.INIT=8'h40;
  LUT3 n215_s0 (
    .F(n215_3),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n215_s0.INIT=8'h01;
  LUT4 n249_s0 (
    .F(n249_3),
    .I0(ff_main_timer[13]),
    .I1(n249_4),
    .I2(n813_6),
    .I3(n249_8) 
);
defparam n249_s0.INIT=16'h4000;
  LUT3 n328_s0 (
    .F(n328_3),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n215_3) 
);
defparam n328_s0.INIT=8'hB0;
  LUT2 n1283_s2 (
    .F(n1283_5),
    .I0(ff_sdr_ready),
    .I1(slot_reset_n_d) 
);
defparam n1283_s2.INIT=4'h7;
  LUT4 n514_s1 (
    .F(n514_4),
    .I0(n514_9),
    .I1(n514_6),
    .I2(n514_7),
    .I3(ff_sdr_ready) 
);
defparam n514_s1.INIT=16'hBB0F;
  LUT3 n493_s20 (
    .F(n493_24),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(n200_7) 
);
defparam n493_s20.INIT=8'h60;
  LUT3 ff_sdr_read_data_en_s3 (
    .F(ff_sdr_read_data_en_6),
    .I0(ff_wait),
    .I1(w_sdram_rdata_en),
    .I2(n813_5) 
);
defparam ff_sdr_read_data_en_s3.INIT=8'hF4;
  LUT4 n217_s8 (
    .F(n217_12),
    .I0(n217_20),
    .I1(n217_22),
    .I2(ff_main_state[3]),
    .I3(n217_15) 
);
defparam n217_s8.INIT=16'hB4FF;
  LUT4 n220_s8 (
    .F(n220_12),
    .I0(n217_20),
    .I1(n220_13),
    .I2(n220_14),
    .I3(n493_24) 
);
defparam n220_s8.INIT=16'hFFB4;
  LUT4 n223_s7 (
    .F(n223_11),
    .I0(n223_16),
    .I1(n223_13),
    .I2(n217_20),
    .I3(n223_14) 
);
defparam n223_s7.INIT=16'hACFF;
  LUT4 n226_s8 (
    .F(n226_12),
    .I0(n226_13),
    .I1(ff_main_state[0]),
    .I2(n217_20),
    .I3(n226_14) 
);
defparam n226_s8.INIT=16'h82F3;
  LUT4 n337_s6 (
    .F(n337_11),
    .I0(n249_8),
    .I1(ff_main_timer[13]),
    .I2(ff_main_timer[0]),
    .I3(n315_7) 
);
defparam n337_s6.INIT=16'h000D;
  LUT2 n499_s5 (
    .F(n499_9),
    .I0(ff_address[9]),
    .I1(n552_6) 
);
defparam n499_s5.INIT=4'h8;
  LUT4 n214_s8 (
    .F(n214_13),
    .I0(n217_20),
    .I1(n214_16),
    .I2(ff_main_state[4]),
    .I3(n226_13) 
);
defparam n214_s8.INIT=16'hB400;
  LUT4 n414_s5 (
    .F(n414_10),
    .I0(n552_6),
    .I1(ff_write),
    .I2(n514_7),
    .I3(n334_4) 
);
defparam n414_s5.INIT=16'h0007;
  LUT3 n417_s5 (
    .F(n417_10),
    .I0(n417_11),
    .I1(n552_6),
    .I2(n334_9) 
);
defparam n417_s5.INIT=8'h0B;
  LUT3 n420_s5 (
    .F(n420_10),
    .I0(n420_11),
    .I1(n552_6),
    .I2(n334_9) 
);
defparam n420_s5.INIT=8'h0B;
  LUT3 n423_s5 (
    .F(n423_10),
    .I0(n423_11),
    .I1(n552_6),
    .I2(n334_9) 
);
defparam n423_s5.INIT=8'h0B;
  LUT3 n426_s5 (
    .F(n426_10),
    .I0(n426_11),
    .I1(n552_6),
    .I2(n334_9) 
);
defparam n426_s5.INIT=8'h0B;
  LUT4 n500_s6 (
    .F(n500_11),
    .I0(ff_address[16]),
    .I1(n500_14),
    .I2(ff_address[8]),
    .I3(n552_6) 
);
defparam n500_s6.INIT=16'hF888;
  LUT4 n502_s6 (
    .F(n502_11),
    .I0(ff_address[14]),
    .I1(n500_14),
    .I2(ff_address[6]),
    .I3(n552_6) 
);
defparam n502_s6.INIT=16'hF888;
  LUT4 n503_s6 (
    .F(n503_11),
    .I0(ff_address[13]),
    .I1(n500_14),
    .I2(ff_address[5]),
    .I3(n552_6) 
);
defparam n503_s6.INIT=16'hF888;
  LUT4 n504_s6 (
    .F(n504_11),
    .I0(ff_address[12]),
    .I1(n500_14),
    .I2(ff_address[4]),
    .I3(n552_6) 
);
defparam n504_s6.INIT=16'hF888;
  LUT4 n505_s6 (
    .F(n505_11),
    .I0(ff_address[11]),
    .I1(n500_14),
    .I2(ff_address[3]),
    .I3(n552_6) 
);
defparam n505_s6.INIT=16'hF888;
  LUT4 n506_s6 (
    .F(n506_11),
    .I0(ff_address[10]),
    .I1(n500_14),
    .I2(ff_address[2]),
    .I3(n552_6) 
);
defparam n506_s6.INIT=16'hF888;
  LUT3 n409_s1 (
    .F(n409_6),
    .I0(n334_7),
    .I1(n514_7),
    .I2(n500_14) 
);
defparam n409_s1.INIT=8'h01;
  LUT3 n265_s4 (
    .F(n265_10),
    .I0(ff_main_timer[4]),
    .I1(n265_11),
    .I2(ff_main_timer[5]) 
);
defparam n265_s4.INIT=8'hB4;
  LUT4 n258_s4 (
    .F(n258_10),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(n260_13),
    .I3(ff_main_timer[12]) 
);
defparam n258_s4.INIT=16'hEF10;
  LUT3 n496_s10 (
    .F(n496_17),
    .I0(ff_sdr_ready),
    .I1(n514_7),
    .I2(n552_6) 
);
defparam n496_s10.INIT=8'hF4;
  LUT3 n300_s1 (
    .F(n300_6),
    .I0(n315_7),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n300_s1.INIT=8'h41;
  LUT4 n298_s1 (
    .F(n298_6),
    .I0(ff_main_timer[2]),
    .I1(n299_7),
    .I2(n315_7),
    .I3(ff_main_timer[3]) 
);
defparam n298_s1.INIT=16'h0B04;
  LUT3 n297_s1 (
    .F(n297_6),
    .I0(n315_7),
    .I1(ff_main_timer[4]),
    .I2(n265_11) 
);
defparam n297_s1.INIT=8'h14;
  LUT3 n294_s1 (
    .F(n294_6),
    .I0(n315_7),
    .I1(ff_main_timer[7]),
    .I2(n294_9) 
);
defparam n294_s1.INIT=8'h14;
  LUT4 n292_s1 (
    .F(n292_6),
    .I0(ff_main_timer[8]),
    .I1(n262_11),
    .I2(n315_7),
    .I3(ff_main_timer[9]) 
);
defparam n292_s1.INIT=16'h0B04;
  LUT4 n290_s1 (
    .F(n290_6),
    .I0(ff_main_timer[10]),
    .I1(n260_13),
    .I2(n315_7),
    .I3(ff_main_timer[11]) 
);
defparam n290_s1.INIT=16'h0B04;
  LUT3 n813_s3 (
    .F(n813_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[0]) 
);
defparam n813_s3.INIT=8'h10;
  LUT3 n200_s4 (
    .F(n200_7),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[1]) 
);
defparam n200_s4.INIT=8'h40;
  LUT2 n249_s1 (
    .F(n249_4),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]) 
);
defparam n249_s1.INIT=4'h4;
  LUT2 n334_s1 (
    .F(n334_4),
    .I0(ff_main_state[3]),
    .I1(n315_5) 
);
defparam n334_s1.INIT=4'h8;
  LUT4 n514_s3 (
    .F(n514_6),
    .I0(n200_6),
    .I1(ff_address[15]),
    .I2(n493_24),
    .I3(O_sdram_addr_d_5) 
);
defparam n514_s3.INIT=16'h7077;
  LUT3 n514_s4 (
    .F(n514_7),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n215_3) 
);
defparam n514_s4.INIT=8'h40;
  LUT3 n552_s1 (
    .F(n552_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n552_s1.INIT=8'h40;
  LUT4 n315_s2 (
    .F(n315_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[4]) 
);
defparam n315_s2.INIT=16'h0001;
  LUT4 ff_write_s4 (
    .F(ff_write_9),
    .I0(n552_4),
    .I1(n813_6),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam ff_write_s4.INIT=16'h0E00;
  LUT4 n217_s11 (
    .F(n217_15),
    .I0(n813_6),
    .I1(n552_4),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n217_s11.INIT=16'hF13F;
  LUT2 n220_s9 (
    .F(n220_13),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n220_s9.INIT=4'h8;
  LUT2 n220_s10 (
    .F(n220_14),
    .I0(ff_main_state[2]),
    .I1(n217_15) 
);
defparam n220_s10.INIT=4'h8;
  LUT2 n223_s9 (
    .F(n223_13),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]) 
);
defparam n223_s9.INIT=4'h4;
  LUT3 n223_s10 (
    .F(n223_14),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n813_5) 
);
defparam n223_s10.INIT=8'h0D;
  LUT3 n226_s9 (
    .F(n226_13),
    .I0(n200_7),
    .I1(ff_main_state[2]),
    .I2(n217_15) 
);
defparam n226_s9.INIT=8'hD0;
  LUT4 n226_s10 (
    .F(n226_14),
    .I0(w_sdram_valid),
    .I1(ff_main_state[2]),
    .I2(n10_6),
    .I3(n315_7) 
);
defparam n226_s10.INIT=16'h001F;
  LUT3 n417_s6 (
    .F(n417_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(ff_write) 
);
defparam n417_s6.INIT=8'h70;
  LUT3 n420_s6 (
    .F(n420_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(ff_write) 
);
defparam n420_s6.INIT=8'hB0;
  LUT3 n423_s6 (
    .F(n423_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(ff_write) 
);
defparam n423_s6.INIT=8'hD0;
  LUT3 n426_s6 (
    .F(n426_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(ff_write) 
);
defparam n426_s6.INIT=8'hE0;
  LUT4 n265_s5 (
    .F(n265_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n265_s5.INIT=16'h0001;
  LUT2 n262_s5 (
    .F(n262_11),
    .I0(n265_11),
    .I1(n262_12) 
);
defparam n262_s5.INIT=4'h8;
  LUT2 n299_s2 (
    .F(n299_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]) 
);
defparam n299_s2.INIT=4'h1;
  LUT4 n249_s3 (
    .F(n249_6),
    .I0(ff_main_timer[9]),
    .I1(ff_main_timer[10]),
    .I2(ff_main_timer[11]),
    .I3(ff_main_timer[12]) 
);
defparam n249_s3.INIT=16'h0001;
  LUT4 n217_s13 (
    .F(n217_17),
    .I0(n265_11),
    .I1(n262_12),
    .I2(n249_6),
    .I3(n217_18) 
);
defparam n217_s13.INIT=16'h8000;
  LUT4 n262_s6 (
    .F(n262_12),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(ff_main_timer[7]) 
);
defparam n262_s6.INIT=16'h0001;
  LUT3 n217_s14 (
    .F(n217_18),
    .I0(ff_sdr_ready),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[13]) 
);
defparam n217_s14.INIT=8'h01;
  LUT3 n217_s15 (
    .F(n217_20),
    .I0(ff_sdr_ready),
    .I1(ff_do_main_state),
    .I2(n217_17) 
);
defparam n217_s15.INIT=8'h07;
  LUT4 n294_s3 (
    .F(n294_9),
    .I0(ff_main_timer[6]),
    .I1(n265_11),
    .I2(ff_main_timer[4]),
    .I3(ff_main_timer[5]) 
);
defparam n294_s3.INIT=16'h0004;
  LUT4 n264_s6 (
    .F(n264_13),
    .I0(n265_11),
    .I1(ff_main_timer[4]),
    .I2(ff_main_timer[5]),
    .I3(ff_main_timer[6]) 
);
defparam n264_s6.INIT=16'hFD02;
  LUT4 n299_s3 (
    .F(n299_9),
    .I0(n315_7),
    .I1(ff_main_timer[2]),
    .I2(ff_main_timer[0]),
    .I3(ff_main_timer[1]) 
);
defparam n299_s3.INIT=16'h4441;
  LUT3 n334_s3 (
    .F(n334_7),
    .I0(ff_main_state[3]),
    .I1(n315_5),
    .I2(n334_9) 
);
defparam n334_s3.INIT=8'hF8;
  LUT4 n214_s10 (
    .F(n214_16),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n214_s10.INIT=16'h8000;
  LUT3 n217_s16 (
    .F(n217_22),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n217_s16.INIT=8'h80;
  LUT4 n500_s8 (
    .F(n500_14),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[0]),
    .I3(n200_7) 
);
defparam n500_s8.INIT=16'h2000;
  LUT4 n229_s6 (
    .F(n229_11),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(n200_7),
    .I3(ff_write_9) 
);
defparam n229_s6.INIT=16'hFF40;
  LUT4 n10_s2 (
    .F(n10_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[1]) 
);
defparam n10_s2.INIT=16'h1000;
  LUT4 n223_s11 (
    .F(n223_16),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[1]) 
);
defparam n223_s11.INIT=16'hFB00;
  LUT4 n514_s5 (
    .F(n514_9),
    .I0(ff_address[7]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(n552_4) 
);
defparam n514_s5.INIT=16'h2000;
  LUT4 n552_s2 (
    .F(n552_6),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(n552_4) 
);
defparam n552_s2.INIT=16'h2000;
  LUT4 n260_s6 (
    .F(n260_13),
    .I0(ff_main_timer[8]),
    .I1(ff_main_timer[9]),
    .I2(n265_11),
    .I3(n262_12) 
);
defparam n260_s6.INIT=16'h1000;
  LUT4 n249_s4 (
    .F(n249_8),
    .I0(ff_main_timer[8]),
    .I1(n265_11),
    .I2(n262_12),
    .I3(n249_6) 
);
defparam n249_s4.INIT=16'h4000;
  LUT3 n262_s7 (
    .F(n262_14),
    .I0(ff_main_timer[8]),
    .I1(n265_11),
    .I2(n262_12) 
);
defparam n262_s7.INIT=8'h6A;
  LUT4 n497_s8 (
    .F(n497_15),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n215_3) 
);
defparam n497_s8.INIT=16'h4555;
  LUT4 n334_s4 (
    .F(n334_9),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n334_s4.INIT=16'h0002;
  LUT4 n315_s3 (
    .F(n315_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n315_5) 
);
defparam n315_s3.INIT=16'hFF01;
  LUT4 ff_sdr_address_9_s3 (
    .F(ff_sdr_address_9_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(n200_7),
    .I3(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s3.INIT=16'h60FF;
  LUT4 n54_s2 (
    .F(n54_8),
    .I0(w_sdram_write),
    .I1(ff_main_state[2]),
    .I2(w_sdram_valid),
    .I3(n10_6) 
);
defparam n54_s2.INIT=16'h2000;
  LUT4 ff_write_s5 (
    .F(ff_write_11),
    .I0(ff_main_state[2]),
    .I1(w_sdram_valid),
    .I2(n10_6),
    .I3(ff_write_9) 
);
defparam ff_write_s5.INIT=16'hFF40;
  LUT4 n820_s3 (
    .F(n820_9),
    .I0(ff_write),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n813_6) 
);
defparam n820_s3.INIT=16'h1000;
  LUT4 ff_wait_s4 (
    .F(ff_wait_10),
    .I0(w_sdram_rdata_en),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n813_6) 
);
defparam ff_wait_s4.INIT=16'hBAAA;
  LUT4 n260_s8 (
    .F(n260_16),
    .I0(ff_main_timer[13]),
    .I1(n249_8),
    .I2(n260_13),
    .I3(ff_main_timer[10]) 
);
defparam n260_s8.INIT=16'h4FB0;
  LUT2 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[13]),
    .I1(n249_8) 
);
defparam ff_main_timer_12_s3.INIT=4'hB;
  LUT3 n288_s3 (
    .F(n288_9),
    .I0(n249_8),
    .I1(n315_7),
    .I2(ff_main_timer[13]) 
);
defparam n288_s3.INIT=8'h10;
  LUT3 ff_main_timer_1_s5 (
    .F(ff_main_timer_1_12),
    .I0(ff_main_timer[13]),
    .I1(n315_7),
    .I2(n249_8) 
);
defparam ff_main_timer_1_s5.INIT=8'hEF;
  LUT4 n411_s6 (
    .F(n411_12),
    .I0(ff_main_state[3]),
    .I1(n315_5),
    .I2(n334_9),
    .I3(n552_6) 
);
defparam n411_s6.INIT=16'h0007;
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_16_s0 (
    .Q(ff_address[16]),
    .D(w_sdram_address[16]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_15_s0 (
    .Q(ff_address[15]),
    .D(w_sdram_address[15]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_14_s0 (
    .Q(ff_address[14]),
    .D(w_sdram_address[14]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_13_s0 (
    .Q(ff_address[13]),
    .D(w_sdram_address[13]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_12_s0 (
    .Q(ff_address[12]),
    .D(w_sdram_address[12]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_11_s0 (
    .Q(ff_address[11]),
    .D(w_sdram_address[11]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_10_s0 (
    .Q(ff_address[10]),
    .D(w_sdram_address[10]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(w_sdram_address[9]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(w_sdram_address[8]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_sdram_address[7]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_sdram_address[6]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_sdram_address[5]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_sdram_address[4]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_sdram_address[3]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_sdram_address[2]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_sdram_address[1]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_sdram_address[0]),
    .CLK(O_sdram_clk_d),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n214_13),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n217_12),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n220_12),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n223_11),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n226_12),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(O_sdram_clk_d),
    .CE(n249_3),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n258_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_8),
    .RESET(n315_7) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n262_14),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_8),
    .RESET(n315_7) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n264_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_8),
    .RESET(n315_7) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n265_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_8),
    .RESET(n315_7) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n409_6),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_2_s0.INIT=1'b1;
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n411_12),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_1_s0.INIT=1'b1;
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n414_10),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_0_s0.INIT=1'b1;
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n514_4),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
defparam ff_sdr_address_5_s0.INIT=1'b0;
  DFFR n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[7]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[6]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[5]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[4]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[3]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[2]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[1]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[0]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n683_s0 (
    .Q(n683_4),
    .D(n552_6),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n813_5),
    .RESET(n36_6) 
);
  DFFSE ff_sdr_dq_mask_0_s1 (
    .Q(O_sdram_dqm_d[0]),
    .D(n426_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_0_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_1_s1 (
    .Q(O_sdram_dqm_d[1]),
    .D(n423_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_1_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_2_s1 (
    .Q(O_sdram_dqm_d[2]),
    .D(n420_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_2_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_3_s1 (
    .Q(O_sdram_dqm_d[3]),
    .D(n417_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_3_s1.INIT=1'b1;
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n54_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_write_11),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_sdr_read_data_en_s1 (
    .Q(w_sdram_rdata_en),
    .D(n820_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_read_data_en_6),
    .RESET(n36_6) 
);
defparam ff_sdr_read_data_en_s1.INIT=1'b0;
  DFFRE ff_wait_s1 (
    .Q(ff_wait),
    .D(n813_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_wait_10),
    .RESET(n36_6) 
);
defparam ff_wait_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n200_6),
    .CLK(O_sdram_clk_d),
    .CE(n229_11),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n499_9),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n500_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n502_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n503_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n504_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n505_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n506_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1283_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n337_11),
    .CLK(O_sdram_clk_d),
    .SET(n215_3) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n496_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n497_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n290_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n302_3) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n292_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n302_3) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n294_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n302_3) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_4_s3 (
    .Q(ff_main_timer[4]),
    .D(n297_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n302_3) 
);
defparam ff_main_timer_4_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n298_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n328_3) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n299_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n215_3) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n300_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_1_12),
    .SET(n334_7) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFR ff_main_timer_10_s2 (
    .Q(ff_main_timer[10]),
    .D(n260_16),
    .CLK(O_sdram_clk_d),
    .RESET(n315_7) 
);
defparam ff_main_timer_10_s2.INIT=1'b0;
  DFFS ff_main_timer_13_s6 (
    .Q(ff_main_timer[13]),
    .D(n288_9),
    .CLK(O_sdram_clk_d),
    .SET(n302_3) 
);
defparam ff_main_timer_13_s6.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire busdir_d;
wire busdir_d_5;
wire IO_sdram_dq_31_101;
wire clk215m;
wire pll_lock;
wire O_sdram_clk_d;
wire clk42m;
wire w_bus_valid;
wire w_iorq_rd;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d_4;
wire w_bus_gpio_rdata_en;
wire w_led_wr;
wire n217_6;
wire ws2812_led_d;
wire w_bus_vdp_rdata_en;
wire n218_6;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n683_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_rdata;
wire [7:0] w_bus_address;
wire [7:0] w_bus_wdata;
wire [7:0] ff_rdata;
wire [7:0] w_led_red;
wire [7:0] w_led_green;
wire [7:0] w_led_blue;
wire [7:0] w_bus_gpio_rdata;
wire [16:0] w_sdram_address;
wire [7:0] w_sdram_wdata;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [3:0] O_sdram_dqm_d;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(w_bus_write) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d_4) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(busdir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(VCC) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  LUT4 busdir_d_s (
    .F(busdir_d),
    .I0(slot_a_d[2]),
    .I1(slot_a_d[3]),
    .I2(w_iorq_rd),
    .I3(busdir_d_5) 
);
defparam busdir_d_s.INIT=16'h1000;
  LUT4 busdir_d_s0 (
    .F(busdir_d_5),
    .I0(slot_a_d[5]),
    .I1(slot_a_d[6]),
    .I2(slot_a_d[7]),
    .I3(slot_a_d[4]) 
);
defparam busdir_d_s0.INIT=16'h0100;
  LUT3 w_bus_rdata_7_s4 (
    .F(w_bus_rdata[7]),
    .I0(w_bus_gpio_rdata[7]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_7_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_6_s4 (
    .F(w_bus_rdata[6]),
    .I0(w_bus_gpio_rdata[6]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_6_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_5_s4 (
    .F(w_bus_rdata[5]),
    .I0(w_bus_gpio_rdata[5]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_5_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_4_s4 (
    .F(w_bus_rdata[4]),
    .I0(w_bus_gpio_rdata[4]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_4_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_3_s4 (
    .F(w_bus_rdata[3]),
    .I0(w_bus_gpio_rdata[3]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_3_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_2_s4 (
    .F(w_bus_rdata[2]),
    .I0(w_bus_gpio_rdata[2]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_2_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_1_s4 (
    .F(w_bus_rdata[1]),
    .I0(w_bus_gpio_rdata[1]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_1_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_0_s5 (
    .F(w_bus_rdata[0]),
    .I0(w_bus_gpio_rdata[0]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_0_s5.INIT=8'hAB;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n683_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m),
    .pll_lock(pll_lock)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .O_sdram_clk_d(O_sdram_clk_d)
);
  Gowin_CLKDIV u_clkdiv (
    .clk215m(clk215m),
    .pll_lock(pll_lock),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_bus_gpio_rdata_en(w_bus_gpio_rdata_en),
    .slot_iorq_n_d(slot_iorq_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_rd_n_d(slot_rd_n_d),
    .n218_6(n218_6),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_rdata(w_bus_rdata[7:0]),
    .w_bus_valid(w_bus_valid),
    .w_iorq_rd(w_iorq_rd),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d_4(slot_data_dir_d_4),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .ff_rdata(ff_rdata[7:0])
);
  ip_gpio u_gpio (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_bus_write(w_bus_write),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_gpio_rdata_en(w_bus_gpio_rdata_en),
    .w_led_wr(w_led_wr),
    .n217_6(n217_6),
    .w_led_red(w_led_red[7:0]),
    .w_led_green(w_led_green[7:0]),
    .w_led_blue(w_led_blue[7:0]),
    .w_bus_gpio_rdata(w_bus_gpio_rdata[7:0])
);
  ip_ws2812_led u_fullcolor_led (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_led_wr(w_led_wr),
    .w_led_blue(w_led_blue[7:0]),
    .w_led_red(w_led_red[7:0]),
    .w_led_green(w_led_green[7:0]),
    .ws2812_led_d(ws2812_led_d)
);
  vdp u_v9958 (
    .clk42m(clk42m),
    .n36_6(n36_6),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .n217_6(n217_6),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .slot_reset_n_d(slot_reset_n_d),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address_0(w_bus_address[0]),
    .w_bus_address_1(w_bus_address[1]),
    .w_bus_address_3(w_bus_address[3]),
    .w_bus_address_6(w_bus_address[6]),
    .w_bus_address_7(w_bus_address[7]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .n218_6(n218_6),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_sdram_address(w_sdram_address[16:0]),
    .w_sdram_wdata(w_sdram_wdata[7:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n36_6(n36_6),
    .slot_reset_n_d(slot_reset_n_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[7:0]),
    .w_sdram_address(w_sdram_address[16:0]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n683_4(n683_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
