{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1601245946901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601245946949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 27 19:32:26 2020 " "Processing started: Sun Sep 27 19:32:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601245946949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1601245946949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bancoDeRegistrador -c bancoDeRegistrador " "Command: quartus_map --read_settings_files=on --write_settings_files=off bancoDeRegistrador -c bancoDeRegistrador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1601245946962 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1601245949650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg13bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg13bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg13Bits-ckt " "Found design unit 1: reg13Bits-ckt" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601245952721 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg13Bits " "Found entity 1: reg13Bits" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601245952721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601245952721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1_13bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_1_13bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX16_1_13Bits-ckt " "Found design unit 1: MUX16_1_13Bits-ckt" {  } { { "MUX16_1_13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/MUX16_1_13Bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601245952724 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX16_1_13Bits " "Found entity 1: MUX16_1_13Bits" {  } { { "MUX16_1_13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/MUX16_1_13Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601245952724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601245952724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_13bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_13bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1_13Bits-ckt " "Found design unit 1: MUX2_1_13Bits-ckt" {  } { { "MUX2_1_13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/MUX2_1_13Bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601245952748 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1_13Bits " "Found entity 1: MUX2_1_13Bits" {  } { { "MUX2_1_13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/MUX2_1_13Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601245952748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601245952748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador1x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador1x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador1X16-ckt " "Found design unit 1: decodificador1X16-ckt" {  } { { "decodificador1X16.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/decodificador1X16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601245952751 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador1X16 " "Found entity 1: decodificador1X16" {  } { { "decodificador1X16.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/decodificador1X16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601245952751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601245952751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoderegistrador16x13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoderegistrador16x13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoDeRegistrador16X13-ckt " "Found design unit 1: bancoDeRegistrador16X13-ckt" {  } { { "bancoDeRegistrador16X13.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/bancoDeRegistrador16X13.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601245952754 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoDeRegistrador16X13 " "Found entity 1: bancoDeRegistrador16X13" {  } { { "bancoDeRegistrador16X13.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/bancoDeRegistrador16X13.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601245952754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601245952754 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg13Bits " "Elaborating entity \"reg13Bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1601245952962 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qs\[0\] qs\[0\]~_emulated qs\[0\]~1 " "Register \"qs\[0\]\" is converted into an equivalent circuit using register \"qs\[0\]~_emulated\" and latch \"qs\[0\]~1\"" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1601245954648 "|reg13Bits|qs[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qs\[1\] qs\[1\]~_emulated qs\[0\]~1 " "Register \"qs\[1\]\" is converted into an equivalent circuit using register \"qs\[1\]~_emulated\" and latch \"qs\[0\]~1\"" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1601245954648 "|reg13Bits|qs[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qs\[2\] qs\[2\]~_emulated qs\[0\]~1 " "Register \"qs\[2\]\" is converted into an equivalent circuit using register \"qs\[2\]~_emulated\" and latch \"qs\[0\]~1\"" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1601245954648 "|reg13Bits|qs[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qs\[3\] qs\[3\]~_emulated qs\[0\]~1 " "Register \"qs\[3\]\" is converted into an equivalent circuit using register \"qs\[3\]~_emulated\" and latch \"qs\[0\]~1\"" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1601245954648 "|reg13Bits|qs[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qs\[4\] qs\[4\]~_emulated qs\[0\]~1 " "Register \"qs\[4\]\" is converted into an equivalent circuit using register \"qs\[4\]~_emulated\" and latch \"qs\[0\]~1\"" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1601245954648 "|reg13Bits|qs[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qs\[5\] qs\[5\]~_emulated qs\[0\]~1 " "Register \"qs\[5\]\" is converted into an equivalent circuit using register \"qs\[5\]~_emulated\" and latch \"qs\[0\]~1\"" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1601245954648 "|reg13Bits|qs[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qs\[6\] qs\[6\]~_emulated qs\[0\]~1 " "Register \"qs\[6\]\" is converted into an equivalent circuit using register \"qs\[6\]~_emulated\" and latch \"qs\[0\]~1\"" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1601245954648 "|reg13Bits|qs[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qs\[7\] qs\[7\]~_emulated qs\[0\]~1 " "Register \"qs\[7\]\" is converted into an equivalent circuit using register \"qs\[7\]~_emulated\" and latch \"qs\[0\]~1\"" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1601245954648 "|reg13Bits|qs[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qs\[8\] qs\[8\]~_emulated qs\[0\]~1 " "Register \"qs\[8\]\" is converted into an equivalent circuit using register \"qs\[8\]~_emulated\" and latch \"qs\[0\]~1\"" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1601245954648 "|reg13Bits|qs[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qs\[9\] qs\[9\]~_emulated qs\[0\]~1 " "Register \"qs\[9\]\" is converted into an equivalent circuit using register \"qs\[9\]~_emulated\" and latch \"qs\[0\]~1\"" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1601245954648 "|reg13Bits|qs[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qs\[10\] qs\[10\]~_emulated qs\[0\]~1 " "Register \"qs\[10\]\" is converted into an equivalent circuit using register \"qs\[10\]~_emulated\" and latch \"qs\[0\]~1\"" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1601245954648 "|reg13Bits|qs[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qs\[11\] qs\[11\]~_emulated qs\[0\]~1 " "Register \"qs\[11\]\" is converted into an equivalent circuit using register \"qs\[11\]~_emulated\" and latch \"qs\[0\]~1\"" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1601245954648 "|reg13Bits|qs[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "qs\[12\] qs\[12\]~_emulated qs\[0\]~1 " "Register \"qs\[12\]\" is converted into an equivalent circuit using register \"qs\[12\]~_emulated\" and latch \"qs\[0\]~1\"" {  } { { "reg13Bits.vhd" "" { Text "C:/Users/Aty/Documents/UFRN/Sistemas Digitais/Componentes/Banco de Registrador/reg13Bits.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1601245954648 "|reg13Bits|qs[12]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1601245954648 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1601245957023 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601245957023 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1601245959690 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1601245959690 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1601245959690 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1601245959690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601245959708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 27 19:32:39 2020 " "Processing ended: Sun Sep 27 19:32:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601245959708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601245959708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601245959708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601245959708 ""}
