INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/OneDrive - University of Cape Town/A UNI/GitHub/EEE4120F-Labs/Prac4 Vivado/Prac4FPGAIntro/VerilogExercises/VerilogExercises.srcs/sources_1/new/Increment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Increment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/OneDrive - University of Cape Town/A UNI/GitHub/EEE4120F-Labs/Prac4 Vivado/Prac4FPGAIntro/VerilogExercises/VerilogExercises.srcs/sim_1/new/Increment_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Increment_tb
