
"smart_sources:2025/arqui1/arqui.md": {"path":"2025/arqui1/arqui.md","last_embed":{"hash":null},"embeddings":{},"last_read":{"hash":"1qw8w92","at":1757888045670},"class_name":"SmartSource","last_import":{"mtime":1754074638727,"size":184,"at":1757888045706,"hash":"1qw8w92"},"blocks":{"##VDHL":[1,10],"##VDHL#{1}":[2,10]},"outlinks":[{"title":"VHDL I","target":"VHDL I","line":2},{"title":"VHDL II","target":"VHDL II","line":3},{"title":"rendimiento de sistemas","target":"rendimiento de sistemas","line":5},{"title":"arquitectura del MIPS","target":"arquitectura del MIPS","line":6},{"title":"MIPS segmentado","target":"MIPS segmentado","line":7},{"title":"jerarquia de memorias","target":"jerarquia de memorias","line":8},{"title":"sistemas de e-s","target":"sistemas de e-s","line":9},{"title":"excepciones e interrupciones","target":"excepciones e interrupciones","line":10}],"task_lines":[]},