INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifobuffer/Fifobuffer.srcs/sources_1/new/Fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifobuffer/Fifobuffer.srcs/sim_1/new/Fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fifo_tb
INFO: [VRFC 10-2458] undeclared symbol buf_empty, assumed default net type wire [C:/Users/saina/Fifobuffer/Fifobuffer.srcs/sim_1/new/Fifo_tb.v:31]
INFO: [VRFC 10-2458] undeclared symbol buf_full, assumed default net type wire [C:/Users/saina/Fifobuffer/Fifobuffer.srcs/sim_1/new/Fifo_tb.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/saina/Fifobuffer/Fifobuffer.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
