// Seed: 2675203807
module module_0 (
    output wand id_0,
    output tri0 id_1
);
  assign id_0 = 1;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output tri1 id_2,
    input tri id_3,
    output logic id_4,
    output uwire id_5,
    input supply0 id_6
);
  always_comb @(posedge id_3) begin : LABEL_0
    if (1) id_4 <= -1;
  end
  assign id_2 = -1;
  logic id_8, id_9, id_10, id_11;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.id_0 = 0;
  assign id_11 = -1 - 1;
  wire id_12;
  assign {id_3, (id_11)} = id_10;
  wire id_13;
endmodule
