
*** Running vivado
    with args -log ALU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ALU.tcl -notrace
Command: synth_design -top ALU -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20592 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 387.176 ; gain = 97.863
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/14.7/LabofCOAD/project1/Exp01_ALU/Exp01_ALU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-638] synthesizing module 'MUX8T1_32' [D:/14.7/LabofCOAD/project1/Exp01_ALU/Exp01_ALU.srcs/sources_1/imports/new/MUX8T1_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX8T1_32' (1#1) [D:/14.7/LabofCOAD/project1/Exp01_ALU/Exp01_ALU.srcs/sources_1/imports/new/MUX8T1_32.v:23]
INFO: [Synth 8-638] synthesizing module 'and32' [D:/14.7/LabofCOAD/project1/Exp01_ALU/Exp01_ALU.srcs/sources_1/imports/new/and32.v:23]
INFO: [Synth 8-256] done synthesizing module 'and32' (2#1) [D:/14.7/LabofCOAD/project1/Exp01_ALU/Exp01_ALU.srcs/sources_1/imports/new/and32.v:23]
INFO: [Synth 8-638] synthesizing module 'or32' [D:/14.7/LabofCOAD/project1/Exp01_ALU/Exp01_ALU.srcs/sources_1/imports/new/or32.v:23]
INFO: [Synth 8-256] done synthesizing module 'or32' (3#1) [D:/14.7/LabofCOAD/project1/Exp01_ALU/Exp01_ALU.srcs/sources_1/imports/new/or32.v:23]
INFO: [Synth 8-638] synthesizing module 'nor32' [D:/14.7/LabofCOAD/project1/Exp01_ALU/Exp01_ALU.srcs/sources_1/imports/new/nor32.v:23]
INFO: [Synth 8-256] done synthesizing module 'nor32' (4#1) [D:/14.7/LabofCOAD/project1/Exp01_ALU/Exp01_ALU.srcs/sources_1/imports/new/nor32.v:23]
INFO: [Synth 8-638] synthesizing module 'srl32' [D:/14.7/LabofCOAD/project1/Exp01_ALU/Exp01_ALU.srcs/sources_1/imports/new/srl32.v:23]
INFO: [Synth 8-256] done synthesizing module 'srl32' (5#1) [D:/14.7/LabofCOAD/project1/Exp01_ALU/Exp01_ALU.srcs/sources_1/imports/new/srl32.v:23]
INFO: [Synth 8-638] synthesizing module 'xor32' [D:/14.7/LabofCOAD/project1/Exp01_ALU/Exp01_ALU.srcs/sources_1/imports/new/xor32.v:23]
INFO: [Synth 8-256] done synthesizing module 'xor32' (6#1) [D:/14.7/LabofCOAD/project1/Exp01_ALU/Exp01_ALU.srcs/sources_1/imports/new/xor32.v:23]
INFO: [Synth 8-638] synthesizing module 'or_bit_32' [D:/14.7/LabofCOAD/project1/Exp01_ALU/Exp01_ALU.srcs/sources_1/imports/new/or_bit_32.v:2]
INFO: [Synth 8-256] done synthesizing module 'or_bit_32' (7#1) [D:/14.7/LabofCOAD/project1/Exp01_ALU/Exp01_ALU.srcs/sources_1/imports/new/or_bit_32.v:2]
INFO: [Synth 8-638] synthesizing module 'ADC32' [D:/14.7/LabofCOAD/project1/Exp01_ALU/Exp01_ALU.srcs/sources_1/imports/new/ADC32.v:23]
INFO: [Synth 8-256] done synthesizing module 'ADC32' (8#1) [D:/14.7/LabofCOAD/project1/Exp01_ALU/Exp01_ALU.srcs/sources_1/imports/new/ADC32.v:23]
INFO: [Synth 8-638] synthesizing module 'SignalExt_32' [D:/14.7/LabofCOAD/project1/Exp01_ALU/Exp01_ALU.srcs/sources_1/imports/new/SignalExt_32.v:2]
INFO: [Synth 8-256] done synthesizing module 'SignalExt_32' (9#1) [D:/14.7/LabofCOAD/project1/Exp01_ALU/Exp01_ALU.srcs/sources_1/imports/new/SignalExt_32.v:2]
INFO: [Synth 8-256] done synthesizing module 'ALU' (10#1) [D:/14.7/LabofCOAD/project1/Exp01_ALU/Exp01_ALU.srcs/sources_1/new/ALU.v:22]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[31]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[30]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[29]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[28]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[27]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[26]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[25]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[24]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[23]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[22]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[21]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[20]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[19]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[18]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[17]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[16]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[15]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[14]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[13]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[12]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[11]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[10]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[9]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[8]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[7]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[6]
WARNING: [Synth 8-3331] design srl32 has unconnected port B[5]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 439.258 ; gain = 149.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 439.258 ; gain = 149.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 439.258 ; gain = 149.945
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 439.258 ; gain = 149.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xor32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module ADC32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 631.039 ; gain = 341.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 631.039 ; gain = 341.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 631.039 ; gain = 341.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 631.039 ; gain = 341.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 631.039 ; gain = 341.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 631.039 ; gain = 341.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 631.039 ; gain = 341.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 631.039 ; gain = 341.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 631.039 ; gain = 341.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     9|
|2     |LUT2   |     3|
|3     |LUT3   |    38|
|4     |LUT4   |    15|
|5     |LUT5   |    54|
|6     |LUT6   |   106|
|7     |MUXF7  |     1|
|8     |IBUF   |    67|
|9     |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |   326|
|2     |  ADC32_0 |ADC32  |    41|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 631.039 ; gain = 341.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 631.039 ; gain = 341.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 631.039 ; gain = 341.727
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 715.793 ; gain = 439.254
INFO: [Common 17-1381] The checkpoint 'D:/14.7/LabofCOAD/project1/Exp01_ALU/Exp01_ALU.runs/synth_1/ALU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALU_utilization_synth.rpt -pb ALU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 715.793 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 17 15:21:56 2022...
