Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Mar 18 11:15:43 2025
| Host         : CANOPUS637 running 64-bit major release  (build 9200)
| Command      : report_utilization -file Base_top_utilization_placed.rpt -pb Base_top_utilization_placed.pb
| Design       : Base_top
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 5428 |     0 |          0 |    230400 |  2.36 |
|   LUT as Logic             | 4469 |     0 |          0 |    230400 |  1.94 |
|   LUT as Memory            |  959 |     0 |          0 |    101760 |  0.94 |
|     LUT as Distributed RAM |  132 |     0 |            |           |       |
|     LUT as Shift Register  |  827 |     0 |            |           |       |
| CLB Registers              | 6788 |     0 |          0 |    460800 |  1.47 |
|   Register as Flip Flop    | 6788 |     0 |          0 |    460800 |  1.47 |
|   Register as Latch        |    0 |     0 |          0 |    460800 |  0.00 |
| CARRY8                     |  160 |     0 |          0 |     28800 |  0.56 |
| F7 Muxes                   |  446 |     0 |          0 |    115200 |  0.39 |
| F8 Muxes                   |    3 |     0 |          0 |     57600 | <0.01 |
| F9 Muxes                   |    0 |     0 |          0 |     28800 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 43    |          Yes |           - |          Set |
| 219   |          Yes |           - |        Reset |
| 22    |          Yes |         Set |            - |
| 6504  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        | 1534 |     0 |          0 |     28800 |  5.33 |
|   CLBL                                     |  837 |     0 |            |           |       |
|   CLBM                                     |  697 |     0 |            |           |       |
| LUT as Logic                               | 4469 |     0 |          0 |    230400 |  1.94 |
|   using O5 output only                     |  118 |       |            |           |       |
|   using O6 output only                     | 3571 |       |            |           |       |
|   using O5 and O6                          |  780 |       |            |           |       |
| LUT as Memory                              |  959 |     0 |          0 |    101760 |  0.94 |
|   LUT as Distributed RAM                   |  132 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |  112 |       |            |           |       |
|     using O5 and O6                        |   20 |       |            |           |       |
|   LUT as Shift Register                    |  827 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |  103 |       |            |           |       |
|     using O5 and O6                        |  724 |       |            |           |       |
| CLB Registers                              | 6788 |     0 |          0 |    460800 |  1.47 |
|   Register driven from within the CLB      | 2972 |       |            |           |       |
|   Register driven from outside the CLB     | 3816 |       |            |           |       |
|     LUT in front of the register is unused | 2995 |       |            |           |       |
|     LUT in front of the register is used   |  821 |       |            |           |       |
| Unique Control Sets                        |  272 |       |          0 |     57600 |  0.47 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  260 |     0 |          0 |       312 | 83.33 |
|   RAMB36/FIFO*    |  260 |     0 |          0 |       312 | 83.33 |
|     RAMB36E2 only |  260 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       624 |  0.00 |
| URAM              |    0 |     0 |          0 |        96 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1728 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   83 |    71 |          0 |       360 | 23.06 |
| HPIOB_M          |   34 |    28 |          0 |       144 | 23.61 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |   33 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |   38 |    32 |          0 |       144 | 26.39 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |   37 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        24 |  0.00 |
| HDIOB_S          |    3 |     3 |          0 |        24 | 12.50 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    8 |     8 |          0 |        24 | 33.33 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    8 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |          0 |       544 |  0.37 |
|   BUFGCE             |    2 |     0 |          0 |       208 |  0.96 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       144 |  0.00 |
|   BUFG_PS            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        20 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         5 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        10 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        10 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
| VCU             |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+-----------+------+---------------------+
|  Ref Name | Used | Functional Category |
+-----------+------+---------------------+
| FDRE      | 6504 |            Register |
| LUT6      | 2807 |                 CLB |
| LUT4      | 1104 |                 CLB |
| SRLC32E   |  777 |                 CLB |
| SRL16E    |  772 |                 CLB |
| LUT3      |  489 |                 CLB |
| LUT5      |  454 |                 CLB |
| MUXF7     |  446 |                 CLB |
| LUT2      |  297 |                 CLB |
| RAMB36E2  |  260 |            BLOCKRAM |
| FDCE      |  219 |            Register |
| CARRY8    |  160 |                 CLB |
| RAMD64E   |  112 |                 CLB |
| LUT1      |   98 |                 CLB |
| OBUF      |   80 |                 I/O |
| FDPE      |   43 |            Register |
| RAMD32    |   36 |                 CLB |
| FDSE      |   22 |            Register |
| RAMS32    |    4 |                 CLB |
| MUXF8     |    3 |                 CLB |
| SRLC16E   |    2 |                 CLB |
| IBUFCTRL  |    2 |              Others |
| BUFGCE    |    2 |               Clock |
| INBUF     |    1 |                 I/O |
| DIFFINBUF |    1 |                 I/O |
| BSCANE2   |    1 |       Configuration |
+-----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+
| ila_0    |    1 |
| dbg_hub  |    1 |
+----------+------+


