\hypertarget{classverilog__generator_1_1VerilogInterface}{\section{verilog\-\_\-generator.\-Verilog\-Interface Class Reference}
\label{classverilog__generator_1_1VerilogInterface}\index{verilog\-\_\-generator.\-Verilog\-Interface@{verilog\-\_\-generator.\-Verilog\-Interface}}
}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
def \hyperlink{classverilog__generator_1_1VerilogInterface_afec521101bc96b24509c3da885dbe6d2}{\-\_\-\-\_\-init\-\_\-\-\_\-}
\item 
def \hyperlink{classverilog__generator_1_1VerilogInterface_ad8989e91521cee4a99187bacc5ecdf8d}{add\-\_\-port}
\item 
def \hyperlink{classverilog__generator_1_1VerilogInterface_a9ef2832a883e35b29e075dda52f1e999}{add\-\_\-ports}
\item 
def \hyperlink{classverilog__generator_1_1VerilogInterface_a0e6f19b927b07a6f7a8d920912c12367}{add\-\_\-clkrst}
\item 
def \hyperlink{classverilog__generator_1_1VerilogInterface_a6c6c6fffc35a157d28d4837c2a35b4c0}{\-\_\-\-\_\-iter\-\_\-\-\_\-}
\item 
def \hyperlink{classverilog__generator_1_1VerilogInterface_af8cd8dcedcb63d370443c6aeb982a56f}{\-\_\-\-\_\-len\-\_\-\-\_\-}
\item 
def \hyperlink{classverilog__generator_1_1VerilogInterface_a1da1b0be5eff7ebdff98b56bd022a6e2}{\-\_\-\-\_\-str\-\_\-\-\_\-}
\item 
def \hyperlink{classverilog__generator_1_1VerilogInterface_ac1d0383d88782b4c1239d670c02c22ce}{\-\_\-\-\_\-repr\-\_\-\-\_\-}
\item 
def \hyperlink{classverilog__generator_1_1VerilogInterface_acd55bbb4e88b34ffac2d47fd838d1a8d}{tabulate\-\_\-ports}
\end{DoxyCompactItemize}
\subsection*{Static Public Member Functions}
\begin{DoxyCompactItemize}
\item 
def \hyperlink{classverilog__generator_1_1VerilogInterface_acd51229da1a1e00603beed3963fad0fd}{tabulate\-\_\-logics}
\end{DoxyCompactItemize}
\subsection*{Static Public Attributes}
\begin{DoxyCompactItemize}
\item 
tuple \hyperlink{classverilog__generator_1_1VerilogInterface_a6df9596e097db1d2da90153d7c3f39e8}{pp} = copy.\-deepcopy(p)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
\begin{DoxyVerb}a container class that stores ports in a given interface
\end{DoxyVerb}
 

\subsection{Constructor \& Destructor Documentation}
\hypertarget{classverilog__generator_1_1VerilogInterface_afec521101bc96b24509c3da885dbe6d2}{\index{verilog\-\_\-generator\-::\-Verilog\-Interface@{verilog\-\_\-generator\-::\-Verilog\-Interface}!\-\_\-\-\_\-init\-\_\-\-\_\-@{\-\_\-\-\_\-init\-\_\-\-\_\-}}
\index{\-\_\-\-\_\-init\-\_\-\-\_\-@{\-\_\-\-\_\-init\-\_\-\-\_\-}!verilog_generator::VerilogInterface@{verilog\-\_\-generator\-::\-Verilog\-Interface}}
\subsubsection[{\-\_\-\-\_\-init\-\_\-\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Verilog\-Interface.\-\_\-\-\_\-init\-\_\-\-\_\- (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{name}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1VerilogInterface_afec521101bc96b24509c3da885dbe6d2}


\subsection{Member Function Documentation}
\hypertarget{classverilog__generator_1_1VerilogInterface_a6c6c6fffc35a157d28d4837c2a35b4c0}{\index{verilog\-\_\-generator\-::\-Verilog\-Interface@{verilog\-\_\-generator\-::\-Verilog\-Interface}!\-\_\-\-\_\-iter\-\_\-\-\_\-@{\-\_\-\-\_\-iter\-\_\-\-\_\-}}
\index{\-\_\-\-\_\-iter\-\_\-\-\_\-@{\-\_\-\-\_\-iter\-\_\-\-\_\-}!verilog_generator::VerilogInterface@{verilog\-\_\-generator\-::\-Verilog\-Interface}}
\subsubsection[{\-\_\-\-\_\-iter\-\_\-\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Verilog\-Interface.\-\_\-\-\_\-iter\-\_\-\-\_\- (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{Iterator, }
\item[{}]{Port}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1VerilogInterface_a6c6c6fffc35a157d28d4837c2a35b4c0}
\begin{DoxyVerb}returns a generator
\end{DoxyVerb}
 \hypertarget{classverilog__generator_1_1VerilogInterface_af8cd8dcedcb63d370443c6aeb982a56f}{\index{verilog\-\_\-generator\-::\-Verilog\-Interface@{verilog\-\_\-generator\-::\-Verilog\-Interface}!\-\_\-\-\_\-len\-\_\-\-\_\-@{\-\_\-\-\_\-len\-\_\-\-\_\-}}
\index{\-\_\-\-\_\-len\-\_\-\-\_\-@{\-\_\-\-\_\-len\-\_\-\-\_\-}!verilog_generator::VerilogInterface@{verilog\-\_\-generator\-::\-Verilog\-Interface}}
\subsubsection[{\-\_\-\-\_\-len\-\_\-\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Verilog\-Interface.\-\_\-\-\_\-len\-\_\-\-\_\- (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{int}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1VerilogInterface_af8cd8dcedcb63d370443c6aeb982a56f}
\hypertarget{classverilog__generator_1_1VerilogInterface_ac1d0383d88782b4c1239d670c02c22ce}{\index{verilog\-\_\-generator\-::\-Verilog\-Interface@{verilog\-\_\-generator\-::\-Verilog\-Interface}!\-\_\-\-\_\-repr\-\_\-\-\_\-@{\-\_\-\-\_\-repr\-\_\-\-\_\-}}
\index{\-\_\-\-\_\-repr\-\_\-\-\_\-@{\-\_\-\-\_\-repr\-\_\-\-\_\-}!verilog_generator::VerilogInterface@{verilog\-\_\-generator\-::\-Verilog\-Interface}}
\subsubsection[{\-\_\-\-\_\-repr\-\_\-\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Verilog\-Interface.\-\_\-\-\_\-repr\-\_\-\-\_\- (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{str}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1VerilogInterface_ac1d0383d88782b4c1239d670c02c22ce}
\hypertarget{classverilog__generator_1_1VerilogInterface_a1da1b0be5eff7ebdff98b56bd022a6e2}{\index{verilog\-\_\-generator\-::\-Verilog\-Interface@{verilog\-\_\-generator\-::\-Verilog\-Interface}!\-\_\-\-\_\-str\-\_\-\-\_\-@{\-\_\-\-\_\-str\-\_\-\-\_\-}}
\index{\-\_\-\-\_\-str\-\_\-\-\_\-@{\-\_\-\-\_\-str\-\_\-\-\_\-}!verilog_generator::VerilogInterface@{verilog\-\_\-generator\-::\-Verilog\-Interface}}
\subsubsection[{\-\_\-\-\_\-str\-\_\-\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Verilog\-Interface.\-\_\-\-\_\-str\-\_\-\-\_\- (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{str}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1VerilogInterface_a1da1b0be5eff7ebdff98b56bd022a6e2}
\hypertarget{classverilog__generator_1_1VerilogInterface_a0e6f19b927b07a6f7a8d920912c12367}{\index{verilog\-\_\-generator\-::\-Verilog\-Interface@{verilog\-\_\-generator\-::\-Verilog\-Interface}!add\-\_\-clkrst@{add\-\_\-clkrst}}
\index{add\-\_\-clkrst@{add\-\_\-clkrst}!verilog_generator::VerilogInterface@{verilog\-\_\-generator\-::\-Verilog\-Interface}}
\subsubsection[{add\-\_\-clkrst}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Verilog\-Interface.\-add\-\_\-clkrst (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{c}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1VerilogInterface_a0e6f19b927b07a6f7a8d920912c12367}
\hypertarget{classverilog__generator_1_1VerilogInterface_ad8989e91521cee4a99187bacc5ecdf8d}{\index{verilog\-\_\-generator\-::\-Verilog\-Interface@{verilog\-\_\-generator\-::\-Verilog\-Interface}!add\-\_\-port@{add\-\_\-port}}
\index{add\-\_\-port@{add\-\_\-port}!verilog_generator::VerilogInterface@{verilog\-\_\-generator\-::\-Verilog\-Interface}}
\subsubsection[{add\-\_\-port}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Verilog\-Interface.\-add\-\_\-port (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{p}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1VerilogInterface_ad8989e91521cee4a99187bacc5ecdf8d}
\hypertarget{classverilog__generator_1_1VerilogInterface_a9ef2832a883e35b29e075dda52f1e999}{\index{verilog\-\_\-generator\-::\-Verilog\-Interface@{verilog\-\_\-generator\-::\-Verilog\-Interface}!add\-\_\-ports@{add\-\_\-ports}}
\index{add\-\_\-ports@{add\-\_\-ports}!verilog_generator::VerilogInterface@{verilog\-\_\-generator\-::\-Verilog\-Interface}}
\subsubsection[{add\-\_\-ports}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Verilog\-Interface.\-add\-\_\-ports (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{ports}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1VerilogInterface_a9ef2832a883e35b29e075dda52f1e999}
\hypertarget{classverilog__generator_1_1VerilogInterface_acd51229da1a1e00603beed3963fad0fd}{\index{verilog\-\_\-generator\-::\-Verilog\-Interface@{verilog\-\_\-generator\-::\-Verilog\-Interface}!tabulate\-\_\-logics@{tabulate\-\_\-logics}}
\index{tabulate\-\_\-logics@{tabulate\-\_\-logics}!verilog_generator::VerilogInterface@{verilog\-\_\-generator\-::\-Verilog\-Interface}}
\subsubsection[{tabulate\-\_\-logics}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Verilog\-Interface.\-tabulate\-\_\-logics (
\begin{DoxyParamCaption}
\item[{}]{ports}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [static]}}}\label{classverilog__generator_1_1VerilogInterface_acd51229da1a1e00603beed3963fad0fd}
\hypertarget{classverilog__generator_1_1VerilogInterface_acd55bbb4e88b34ffac2d47fd838d1a8d}{\index{verilog\-\_\-generator\-::\-Verilog\-Interface@{verilog\-\_\-generator\-::\-Verilog\-Interface}!tabulate\-\_\-ports@{tabulate\-\_\-ports}}
\index{tabulate\-\_\-ports@{tabulate\-\_\-ports}!verilog_generator::VerilogInterface@{verilog\-\_\-generator\-::\-Verilog\-Interface}}
\subsubsection[{tabulate\-\_\-ports}]{\setlength{\rightskip}{0pt plus 5cm}def verilog\-\_\-generator.\-Verilog\-Interface.\-tabulate\-\_\-ports (
\begin{DoxyParamCaption}
\item[{}]{self, }
\item[{}]{str}
\end{DoxyParamCaption}
)}}\label{classverilog__generator_1_1VerilogInterface_acd55bbb4e88b34ffac2d47fd838d1a8d}
\begin{DoxyVerb}convert the interface to string in a tabulated format
\end{DoxyVerb}
 

\subsection{Member Data Documentation}
\hypertarget{classverilog__generator_1_1VerilogInterface_a6df9596e097db1d2da90153d7c3f39e8}{\index{verilog\-\_\-generator\-::\-Verilog\-Interface@{verilog\-\_\-generator\-::\-Verilog\-Interface}!pp@{pp}}
\index{pp@{pp}!verilog_generator::VerilogInterface@{verilog\-\_\-generator\-::\-Verilog\-Interface}}
\subsubsection[{pp}]{\setlength{\rightskip}{0pt plus 5cm}tuple verilog\-\_\-generator.\-Verilog\-Interface.\-pp = copy.\-deepcopy(p)\hspace{0.3cm}{\ttfamily [static]}}}\label{classverilog__generator_1_1VerilogInterface_a6df9596e097db1d2da90153d7c3f39e8}


The documentation for this class was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{verilog__generator_8py}{verilog\-\_\-generator.\-py}\end{DoxyCompactItemize}
