// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_1_4_0_0_relu_config4_s (
        ap_clk,
        ap_rst,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read5,
        p_read6,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] p_read;
input  [15:0] p_read1;
input  [15:0] p_read2;
input  [15:0] p_read3;
input  [15:0] p_read5;
input  [15:0] p_read6;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;
output  [7:0] ap_return_3;
output  [7:0] ap_return_4;
output  [7:0] ap_return_5;
input   ap_ce;

reg[7:0] ap_return_0;
reg[7:0] ap_return_1;
reg[7:0] ap_return_2;
reg[7:0] ap_return_3;
reg[7:0] ap_return_4;
reg[7:0] ap_return_5;

reg   [15:0] p_read69_reg_890;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [15:0] p_read58_reg_896;
reg   [15:0] p_read37_reg_902;
reg   [15:0] p_read26_reg_908;
reg   [15:0] p_read15_reg_914;
reg   [15:0] p_read_16_reg_920;
wire   [7:0] add_ln415_fu_144_p2;
reg   [7:0] add_ln415_reg_926;
wire   [0:0] icmp_ln1049_fu_160_p2;
reg   [0:0] icmp_ln1049_reg_932;
wire   [0:0] icmp_ln777_fu_166_p2;
reg   [0:0] icmp_ln777_reg_937;
wire   [7:0] add_ln415_1_fu_224_p2;
reg   [7:0] add_ln415_1_reg_943;
wire   [0:0] icmp_ln1049_1_fu_240_p2;
reg   [0:0] icmp_ln1049_1_reg_949;
wire   [0:0] icmp_ln777_1_fu_246_p2;
reg   [0:0] icmp_ln777_1_reg_954;
wire   [7:0] add_ln415_2_fu_304_p2;
reg   [7:0] add_ln415_2_reg_960;
wire   [0:0] icmp_ln1049_2_fu_320_p2;
reg   [0:0] icmp_ln1049_2_reg_966;
wire   [0:0] icmp_ln777_2_fu_326_p2;
reg   [0:0] icmp_ln777_2_reg_971;
wire   [7:0] add_ln415_3_fu_384_p2;
reg   [7:0] add_ln415_3_reg_977;
wire   [0:0] icmp_ln1049_3_fu_400_p2;
reg   [0:0] icmp_ln1049_3_reg_983;
wire   [0:0] icmp_ln777_3_fu_406_p2;
reg   [0:0] icmp_ln777_3_reg_988;
wire   [7:0] add_ln415_4_fu_464_p2;
reg   [7:0] add_ln415_4_reg_994;
wire   [0:0] icmp_ln1049_4_fu_480_p2;
reg   [0:0] icmp_ln1049_4_reg_1000;
wire   [0:0] icmp_ln777_4_fu_486_p2;
reg   [0:0] icmp_ln777_4_reg_1005;
wire   [7:0] add_ln415_5_fu_544_p2;
reg   [7:0] add_ln415_5_reg_1011;
wire   [0:0] icmp_ln1049_5_fu_560_p2;
reg   [0:0] icmp_ln1049_5_reg_1017;
wire   [0:0] icmp_ln777_5_fu_566_p2;
reg   [0:0] icmp_ln777_5_reg_1022;
wire    ap_block_pp0_stage0;
wire   [3:0] trunc_ln727_fu_118_p1;
wire   [0:0] tmp_fu_102_p3;
wire   [0:0] icmp_ln727_fu_122_p2;
wire   [0:0] or_ln412_fu_128_p2;
wire   [0:0] tmp_1_fu_110_p3;
wire   [0:0] and_ln412_fu_134_p2;
wire   [7:0] trunc_ln1_fu_92_p4;
wire   [7:0] zext_ln415_fu_140_p1;
wire   [2:0] p_Result_s_fu_150_p4;
wire   [3:0] trunc_ln727_1_fu_198_p1;
wire   [0:0] tmp_4_fu_182_p3;
wire   [0:0] icmp_ln727_1_fu_202_p2;
wire   [0:0] or_ln412_1_fu_208_p2;
wire   [0:0] tmp_5_fu_190_p3;
wire   [0:0] and_ln412_1_fu_214_p2;
wire   [7:0] trunc_ln717_s_fu_172_p4;
wire   [7:0] zext_ln415_1_fu_220_p1;
wire   [2:0] p_Result_136_1_fu_230_p4;
wire   [3:0] trunc_ln727_2_fu_278_p1;
wire   [0:0] tmp_8_fu_262_p3;
wire   [0:0] icmp_ln727_2_fu_282_p2;
wire   [0:0] or_ln412_2_fu_288_p2;
wire   [0:0] tmp_9_fu_270_p3;
wire   [0:0] and_ln412_2_fu_294_p2;
wire   [7:0] trunc_ln717_15_fu_252_p4;
wire   [7:0] zext_ln415_2_fu_300_p1;
wire   [2:0] p_Result_136_2_fu_310_p4;
wire   [3:0] trunc_ln727_3_fu_358_p1;
wire   [0:0] tmp_12_fu_342_p3;
wire   [0:0] icmp_ln727_3_fu_362_p2;
wire   [0:0] or_ln412_3_fu_368_p2;
wire   [0:0] tmp_13_fu_350_p3;
wire   [0:0] and_ln412_3_fu_374_p2;
wire   [7:0] trunc_ln717_16_fu_332_p4;
wire   [7:0] zext_ln415_3_fu_380_p1;
wire   [2:0] p_Result_136_3_fu_390_p4;
wire   [3:0] trunc_ln727_4_fu_438_p1;
wire   [0:0] tmp_16_fu_422_p3;
wire   [0:0] icmp_ln727_4_fu_442_p2;
wire   [0:0] or_ln412_4_fu_448_p2;
wire   [0:0] tmp_17_fu_430_p3;
wire   [0:0] and_ln412_4_fu_454_p2;
wire   [7:0] trunc_ln717_17_fu_412_p4;
wire   [7:0] zext_ln415_4_fu_460_p1;
wire   [2:0] p_Result_136_5_fu_470_p4;
wire   [3:0] trunc_ln727_5_fu_518_p1;
wire   [0:0] tmp_20_fu_502_p3;
wire   [0:0] icmp_ln727_5_fu_522_p2;
wire   [0:0] or_ln412_5_fu_528_p2;
wire   [0:0] tmp_21_fu_510_p3;
wire   [0:0] and_ln412_5_fu_534_p2;
wire   [7:0] trunc_ln717_18_fu_492_p4;
wire   [7:0] zext_ln415_5_fu_540_p1;
wire   [2:0] p_Result_136_6_fu_550_p4;
wire   [0:0] tmp_3_fu_584_p3;
wire   [0:0] tmp_2_fu_577_p3;
wire   [0:0] select_ln787_fu_591_p3;
wire   [0:0] select_ln403_fu_597_p3;
wire   [0:0] icmp_ln1547_fu_572_p2;
wire   [7:0] select_ln394_fu_604_p3;
wire   [0:0] tmp_7_fu_631_p3;
wire   [0:0] tmp_6_fu_624_p3;
wire   [0:0] select_ln787_1_fu_638_p3;
wire   [0:0] select_ln403_1_fu_644_p3;
wire   [0:0] icmp_ln1547_1_fu_619_p2;
wire   [7:0] select_ln394_1_fu_651_p3;
wire   [0:0] tmp_11_fu_678_p3;
wire   [0:0] tmp_10_fu_671_p3;
wire   [0:0] select_ln787_2_fu_685_p3;
wire   [0:0] select_ln403_2_fu_691_p3;
wire   [0:0] icmp_ln1547_2_fu_666_p2;
wire   [7:0] select_ln394_2_fu_698_p3;
wire   [0:0] tmp_15_fu_725_p3;
wire   [0:0] tmp_14_fu_718_p3;
wire   [0:0] select_ln787_3_fu_732_p3;
wire   [0:0] select_ln403_3_fu_738_p3;
wire   [0:0] icmp_ln1547_3_fu_713_p2;
wire   [7:0] select_ln394_3_fu_745_p3;
wire   [0:0] tmp_19_fu_772_p3;
wire   [0:0] tmp_18_fu_765_p3;
wire   [0:0] select_ln787_4_fu_779_p3;
wire   [0:0] select_ln403_4_fu_785_p3;
wire   [0:0] icmp_ln1547_4_fu_760_p2;
wire   [7:0] select_ln394_4_fu_792_p3;
wire   [0:0] tmp_23_fu_819_p3;
wire   [0:0] tmp_22_fu_812_p3;
wire   [0:0] select_ln787_5_fu_826_p3;
wire   [0:0] select_ln403_5_fu_832_p3;
wire   [0:0] icmp_ln1547_5_fu_807_p2;
wire   [7:0] select_ln394_5_fu_839_p3;
wire   [7:0] select_ln1547_fu_611_p3;
wire   [7:0] select_ln1547_1_fu_658_p3;
wire   [7:0] select_ln1547_2_fu_705_p3;
wire   [7:0] select_ln1547_3_fu_752_p3;
wire   [7:0] select_ln1547_4_fu_799_p3;
wire   [7:0] select_ln1547_5_fu_846_p3;
reg    ap_ce_reg;
reg   [7:0] ap_return_0_int_reg;
reg   [7:0] ap_return_1_int_reg;
reg   [7:0] ap_return_2_int_reg;
reg   [7:0] ap_return_3_int_reg;
reg   [7:0] ap_return_4_int_reg;
reg   [7:0] ap_return_5_int_reg;

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln415_1_reg_943 <= add_ln415_1_fu_224_p2;
        add_ln415_2_reg_960 <= add_ln415_2_fu_304_p2;
        add_ln415_3_reg_977 <= add_ln415_3_fu_384_p2;
        add_ln415_4_reg_994 <= add_ln415_4_fu_464_p2;
        add_ln415_5_reg_1011 <= add_ln415_5_fu_544_p2;
        add_ln415_reg_926 <= add_ln415_fu_144_p2;
        icmp_ln1049_1_reg_949 <= icmp_ln1049_1_fu_240_p2;
        icmp_ln1049_2_reg_966 <= icmp_ln1049_2_fu_320_p2;
        icmp_ln1049_3_reg_983 <= icmp_ln1049_3_fu_400_p2;
        icmp_ln1049_4_reg_1000 <= icmp_ln1049_4_fu_480_p2;
        icmp_ln1049_5_reg_1017 <= icmp_ln1049_5_fu_560_p2;
        icmp_ln1049_reg_932 <= icmp_ln1049_fu_160_p2;
        icmp_ln777_1_reg_954 <= icmp_ln777_1_fu_246_p2;
        icmp_ln777_2_reg_971 <= icmp_ln777_2_fu_326_p2;
        icmp_ln777_3_reg_988 <= icmp_ln777_3_fu_406_p2;
        icmp_ln777_4_reg_1005 <= icmp_ln777_4_fu_486_p2;
        icmp_ln777_5_reg_1022 <= icmp_ln777_5_fu_566_p2;
        icmp_ln777_reg_937 <= icmp_ln777_fu_166_p2;
        p_read15_reg_914 <= p_read1;
        p_read26_reg_908 <= p_read2;
        p_read37_reg_902 <= p_read3;
        p_read58_reg_896 <= p_read5;
        p_read69_reg_890 <= p_read6;
        p_read_16_reg_920 <= p_read;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= select_ln1547_fu_611_p3;
        ap_return_1_int_reg <= select_ln1547_1_fu_658_p3;
        ap_return_2_int_reg <= select_ln1547_2_fu_705_p3;
        ap_return_3_int_reg <= select_ln1547_3_fu_752_p3;
        ap_return_4_int_reg <= select_ln1547_4_fu_799_p3;
        ap_return_5_int_reg <= select_ln1547_5_fu_846_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = select_ln1547_fu_611_p3;
    end else begin
        ap_return_0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = select_ln1547_1_fu_658_p3;
    end else begin
        ap_return_1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = select_ln1547_2_fu_705_p3;
    end else begin
        ap_return_2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = select_ln1547_3_fu_752_p3;
    end else begin
        ap_return_3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_4 = ap_return_4_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_4 = select_ln1547_4_fu_799_p3;
    end else begin
        ap_return_4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_5 = ap_return_5_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_5 = select_ln1547_5_fu_846_p3;
    end else begin
        ap_return_5 = 'bx;
    end
end

assign add_ln415_1_fu_224_p2 = (trunc_ln717_s_fu_172_p4 + zext_ln415_1_fu_220_p1);

assign add_ln415_2_fu_304_p2 = (trunc_ln717_15_fu_252_p4 + zext_ln415_2_fu_300_p1);

assign add_ln415_3_fu_384_p2 = (trunc_ln717_16_fu_332_p4 + zext_ln415_3_fu_380_p1);

assign add_ln415_4_fu_464_p2 = (trunc_ln717_17_fu_412_p4 + zext_ln415_4_fu_460_p1);

assign add_ln415_5_fu_544_p2 = (trunc_ln717_18_fu_492_p4 + zext_ln415_5_fu_540_p1);

assign add_ln415_fu_144_p2 = (trunc_ln1_fu_92_p4 + zext_ln415_fu_140_p1);

assign and_ln412_1_fu_214_p2 = (tmp_5_fu_190_p3 & or_ln412_1_fu_208_p2);

assign and_ln412_2_fu_294_p2 = (tmp_9_fu_270_p3 & or_ln412_2_fu_288_p2);

assign and_ln412_3_fu_374_p2 = (tmp_13_fu_350_p3 & or_ln412_3_fu_368_p2);

assign and_ln412_4_fu_454_p2 = (tmp_17_fu_430_p3 & or_ln412_4_fu_448_p2);

assign and_ln412_5_fu_534_p2 = (tmp_21_fu_510_p3 & or_ln412_5_fu_528_p2);

assign and_ln412_fu_134_p2 = (tmp_1_fu_110_p3 & or_ln412_fu_128_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign icmp_ln1049_1_fu_240_p2 = ((p_Result_136_1_fu_230_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1049_2_fu_320_p2 = ((p_Result_136_2_fu_310_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1049_3_fu_400_p2 = ((p_Result_136_3_fu_390_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1049_4_fu_480_p2 = ((p_Result_136_5_fu_470_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1049_5_fu_560_p2 = ((p_Result_136_6_fu_550_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1049_fu_160_p2 = ((p_Result_s_fu_150_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln1547_1_fu_619_p2 = (($signed(p_read15_reg_914) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1547_2_fu_666_p2 = (($signed(p_read26_reg_908) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1547_3_fu_713_p2 = (($signed(p_read37_reg_902) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1547_4_fu_760_p2 = (($signed(p_read58_reg_896) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1547_5_fu_807_p2 = (($signed(p_read69_reg_890) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1547_fu_572_p2 = (($signed(p_read_16_reg_920) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln727_1_fu_202_p2 = ((trunc_ln727_1_fu_198_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_2_fu_282_p2 = ((trunc_ln727_2_fu_278_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_3_fu_362_p2 = ((trunc_ln727_3_fu_358_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_4_fu_442_p2 = ((trunc_ln727_4_fu_438_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_5_fu_522_p2 = ((trunc_ln727_5_fu_518_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln727_fu_122_p2 = ((trunc_ln727_fu_118_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_1_fu_246_p2 = ((p_Result_136_1_fu_230_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_2_fu_326_p2 = ((p_Result_136_2_fu_310_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_3_fu_406_p2 = ((p_Result_136_3_fu_390_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_4_fu_486_p2 = ((p_Result_136_5_fu_470_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_5_fu_566_p2 = ((p_Result_136_6_fu_550_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln777_fu_166_p2 = ((p_Result_s_fu_150_p4 == 3'd0) ? 1'b1 : 1'b0);

assign or_ln412_1_fu_208_p2 = (tmp_4_fu_182_p3 | icmp_ln727_1_fu_202_p2);

assign or_ln412_2_fu_288_p2 = (tmp_8_fu_262_p3 | icmp_ln727_2_fu_282_p2);

assign or_ln412_3_fu_368_p2 = (tmp_12_fu_342_p3 | icmp_ln727_3_fu_362_p2);

assign or_ln412_4_fu_448_p2 = (tmp_16_fu_422_p3 | icmp_ln727_4_fu_442_p2);

assign or_ln412_5_fu_528_p2 = (tmp_20_fu_502_p3 | icmp_ln727_5_fu_522_p2);

assign or_ln412_fu_128_p2 = (tmp_fu_102_p3 | icmp_ln727_fu_122_p2);

assign p_Result_136_1_fu_230_p4 = {{p_read1[15:13]}};

assign p_Result_136_2_fu_310_p4 = {{p_read2[15:13]}};

assign p_Result_136_3_fu_390_p4 = {{p_read3[15:13]}};

assign p_Result_136_5_fu_470_p4 = {{p_read5[15:13]}};

assign p_Result_136_6_fu_550_p4 = {{p_read6[15:13]}};

assign p_Result_s_fu_150_p4 = {{p_read[15:13]}};

assign select_ln1547_1_fu_658_p3 = ((icmp_ln1547_1_fu_619_p2[0:0] == 1'b1) ? select_ln394_1_fu_651_p3 : 8'd0);

assign select_ln1547_2_fu_705_p3 = ((icmp_ln1547_2_fu_666_p2[0:0] == 1'b1) ? select_ln394_2_fu_698_p3 : 8'd0);

assign select_ln1547_3_fu_752_p3 = ((icmp_ln1547_3_fu_713_p2[0:0] == 1'b1) ? select_ln394_3_fu_745_p3 : 8'd0);

assign select_ln1547_4_fu_799_p3 = ((icmp_ln1547_4_fu_760_p2[0:0] == 1'b1) ? select_ln394_4_fu_792_p3 : 8'd0);

assign select_ln1547_5_fu_846_p3 = ((icmp_ln1547_5_fu_807_p2[0:0] == 1'b1) ? select_ln394_5_fu_839_p3 : 8'd0);

assign select_ln1547_fu_611_p3 = ((icmp_ln1547_fu_572_p2[0:0] == 1'b1) ? select_ln394_fu_604_p3 : 8'd0);

assign select_ln394_1_fu_651_p3 = ((select_ln403_1_fu_644_p3[0:0] == 1'b1) ? add_ln415_1_reg_943 : 8'd255);

assign select_ln394_2_fu_698_p3 = ((select_ln403_2_fu_691_p3[0:0] == 1'b1) ? add_ln415_2_reg_960 : 8'd255);

assign select_ln394_3_fu_745_p3 = ((select_ln403_3_fu_738_p3[0:0] == 1'b1) ? add_ln415_3_reg_977 : 8'd255);

assign select_ln394_4_fu_792_p3 = ((select_ln403_4_fu_785_p3[0:0] == 1'b1) ? add_ln415_4_reg_994 : 8'd255);

assign select_ln394_5_fu_839_p3 = ((select_ln403_5_fu_832_p3[0:0] == 1'b1) ? add_ln415_5_reg_1011 : 8'd255);

assign select_ln394_fu_604_p3 = ((select_ln403_fu_597_p3[0:0] == 1'b1) ? add_ln415_reg_926 : 8'd255);

assign select_ln403_1_fu_644_p3 = ((tmp_6_fu_624_p3[0:0] == 1'b1) ? select_ln787_1_fu_638_p3 : icmp_ln777_1_reg_954);

assign select_ln403_2_fu_691_p3 = ((tmp_10_fu_671_p3[0:0] == 1'b1) ? select_ln787_2_fu_685_p3 : icmp_ln777_2_reg_971);

assign select_ln403_3_fu_738_p3 = ((tmp_14_fu_718_p3[0:0] == 1'b1) ? select_ln787_3_fu_732_p3 : icmp_ln777_3_reg_988);

assign select_ln403_4_fu_785_p3 = ((tmp_18_fu_765_p3[0:0] == 1'b1) ? select_ln787_4_fu_779_p3 : icmp_ln777_4_reg_1005);

assign select_ln403_5_fu_832_p3 = ((tmp_22_fu_812_p3[0:0] == 1'b1) ? select_ln787_5_fu_826_p3 : icmp_ln777_5_reg_1022);

assign select_ln403_fu_597_p3 = ((tmp_2_fu_577_p3[0:0] == 1'b1) ? select_ln787_fu_591_p3 : icmp_ln777_reg_937);

assign select_ln787_1_fu_638_p3 = ((tmp_7_fu_631_p3[0:0] == 1'b1) ? icmp_ln777_1_reg_954 : icmp_ln1049_1_reg_949);

assign select_ln787_2_fu_685_p3 = ((tmp_11_fu_678_p3[0:0] == 1'b1) ? icmp_ln777_2_reg_971 : icmp_ln1049_2_reg_966);

assign select_ln787_3_fu_732_p3 = ((tmp_15_fu_725_p3[0:0] == 1'b1) ? icmp_ln777_3_reg_988 : icmp_ln1049_3_reg_983);

assign select_ln787_4_fu_779_p3 = ((tmp_19_fu_772_p3[0:0] == 1'b1) ? icmp_ln777_4_reg_1005 : icmp_ln1049_4_reg_1000);

assign select_ln787_5_fu_826_p3 = ((tmp_23_fu_819_p3[0:0] == 1'b1) ? icmp_ln777_5_reg_1022 : icmp_ln1049_5_reg_1017);

assign select_ln787_fu_591_p3 = ((tmp_3_fu_584_p3[0:0] == 1'b1) ? icmp_ln777_reg_937 : icmp_ln1049_reg_932);

assign tmp_10_fu_671_p3 = p_read26_reg_908[32'd12];

assign tmp_11_fu_678_p3 = add_ln415_2_reg_960[32'd7];

assign tmp_12_fu_342_p3 = p_read3[32'd5];

assign tmp_13_fu_350_p3 = p_read3[32'd4];

assign tmp_14_fu_718_p3 = p_read37_reg_902[32'd12];

assign tmp_15_fu_725_p3 = add_ln415_3_reg_977[32'd7];

assign tmp_16_fu_422_p3 = p_read5[32'd5];

assign tmp_17_fu_430_p3 = p_read5[32'd4];

assign tmp_18_fu_765_p3 = p_read58_reg_896[32'd12];

assign tmp_19_fu_772_p3 = add_ln415_4_reg_994[32'd7];

assign tmp_1_fu_110_p3 = p_read[32'd4];

assign tmp_20_fu_502_p3 = p_read6[32'd5];

assign tmp_21_fu_510_p3 = p_read6[32'd4];

assign tmp_22_fu_812_p3 = p_read69_reg_890[32'd12];

assign tmp_23_fu_819_p3 = add_ln415_5_reg_1011[32'd7];

assign tmp_2_fu_577_p3 = p_read_16_reg_920[32'd12];

assign tmp_3_fu_584_p3 = add_ln415_reg_926[32'd7];

assign tmp_4_fu_182_p3 = p_read1[32'd5];

assign tmp_5_fu_190_p3 = p_read1[32'd4];

assign tmp_6_fu_624_p3 = p_read15_reg_914[32'd12];

assign tmp_7_fu_631_p3 = add_ln415_1_reg_943[32'd7];

assign tmp_8_fu_262_p3 = p_read2[32'd5];

assign tmp_9_fu_270_p3 = p_read2[32'd4];

assign tmp_fu_102_p3 = p_read[32'd5];

assign trunc_ln1_fu_92_p4 = {{p_read[12:5]}};

assign trunc_ln717_15_fu_252_p4 = {{p_read2[12:5]}};

assign trunc_ln717_16_fu_332_p4 = {{p_read3[12:5]}};

assign trunc_ln717_17_fu_412_p4 = {{p_read5[12:5]}};

assign trunc_ln717_18_fu_492_p4 = {{p_read6[12:5]}};

assign trunc_ln717_s_fu_172_p4 = {{p_read1[12:5]}};

assign trunc_ln727_1_fu_198_p1 = p_read1[3:0];

assign trunc_ln727_2_fu_278_p1 = p_read2[3:0];

assign trunc_ln727_3_fu_358_p1 = p_read3[3:0];

assign trunc_ln727_4_fu_438_p1 = p_read5[3:0];

assign trunc_ln727_5_fu_518_p1 = p_read6[3:0];

assign trunc_ln727_fu_118_p1 = p_read[3:0];

assign zext_ln415_1_fu_220_p1 = and_ln412_1_fu_214_p2;

assign zext_ln415_2_fu_300_p1 = and_ln412_2_fu_294_p2;

assign zext_ln415_3_fu_380_p1 = and_ln412_3_fu_374_p2;

assign zext_ln415_4_fu_460_p1 = and_ln412_4_fu_454_p2;

assign zext_ln415_5_fu_540_p1 = and_ln412_5_fu_534_p2;

assign zext_ln415_fu_140_p1 = and_ln412_fu_134_p2;

endmodule //myproject_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_1_4_0_0_relu_config4_s
