processSpaceSeq

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000315                       # Number of seconds simulated
sim_ticks                                   314559000                       # Number of ticks simulated
final_tick                                  314559000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 257457                       # Simulator instruction rate (inst/s)
host_op_rate                                   257401                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             6771262512                       # Simulator tick rate (ticks/s)
host_mem_usage                                6698132                       # Number of bytes of host memory used
host_seconds                                     0.05                       # Real time elapsed on the host
sim_insts                                       11955                       # Number of instructions simulated
sim_ops                                         11955                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED    314559000                       # Cumulative time (in ticks) in various power states
system.cache.hits                                6478                       # Number of hits
system.cache.misses                             10225                       # Number of misses
system.cache.missLatency::samples               10225                       # Ticks for misses to the cache
system.cache.missLatency::mean           29130.171149                       # Ticks for misses to the cache
system.cache.missLatency::gmean          26604.865493                       # Ticks for misses to the cache
system.cache.missLatency::stdev          21294.013937                       # Ticks for misses to the cache
system.cache.missLatency::0-65535                9898     96.80%     96.80% # Ticks for misses to the cache
system.cache.missLatency::65536-131071            273      2.67%     99.47% # Ticks for misses to the cache
system.cache.missLatency::131072-196607            30      0.29%     99.77% # Ticks for misses to the cache
system.cache.missLatency::196608-262143             7      0.07%     99.83% # Ticks for misses to the cache
system.cache.missLatency::262144-327679             8      0.08%     99.91% # Ticks for misses to the cache
system.cache.missLatency::327680-393215             6      0.06%     99.97% # Ticks for misses to the cache
system.cache.missLatency::393216-458751             0      0.00%     99.97% # Ticks for misses to the cache
system.cache.missLatency::458752-524287             0      0.00%     99.97% # Ticks for misses to the cache
system.cache.missLatency::524288-589823             0      0.00%     99.97% # Ticks for misses to the cache
system.cache.missLatency::589824-655359             3      0.03%    100.00% # Ticks for misses to the cache
system.cache.missLatency::655360-720895             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::720896-786431             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::786432-851967             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::851968-917503             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::917504-983039             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::983040-1.04858e+06            0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                 10225                       # Ticks for misses to the cache
system.cache.hitRatio                        0.387835                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port        30659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port      1307776                       # Cumulative packet size per connected master and slave (bytes)
