{"abstract":[{"text":"Creates a new ","type":"text"},{"code":"Entity","type":"codeVoice"},{"text":" with the given name and port declaration.","type":"text"}],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity\/init(name:port:generic:)","interfaceLanguage":"swift"},"sections":[],"metadata":{"fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"kind":"text","text":", "},{"kind":"externalParam","text":"port"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"PortBlock","preciseIdentifier":"s:11VHDLParsing9PortBlockV"},{"kind":"text","text":", "},{"kind":"externalParam","text":"generic"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"GenericBlock","preciseIdentifier":"s:11VHDLParsing12GenericBlockV"},{"kind":"text","text":"?)"}],"modules":[{"name":"VHDLParsing"}],"role":"symbol","symbolKind":"init","externalID":"s:11VHDLParsing6EntityV4name4port7genericAcA12VariableNameV_AA9PortBlockVAA07GenericI0VSgtcfc","roleHeading":"Initializer","title":"init(name:port:generic:)"},"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"kind":"keyword","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName"},{"kind":"text","text":", "},{"kind":"externalParam","text":"port"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing9PortBlockV","text":"PortBlock","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortBlock"},{"kind":"text","text":", "},{"kind":"externalParam","text":"generic"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12GenericBlockV","text":"GenericBlock","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericBlock"},{"kind":"text","text":"? = nil)"}],"languages":["swift"],"platforms":["Linux"]}]},{"parameters":[{"content":[{"type":"paragraph","inlineContent":[{"text":"The name of the entity.","type":"text"}]}],"name":"name"},{"content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The port declaration."}]}],"name":"port"}],"kind":"parameters"}],"schemaVersion":{"patch":0,"major":0,"minor":3},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity"]]},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/entity\/init(name:port:generic:)"]}],"kind":"symbol","references":{"doc://VHDLParsing/documentation/VHDLParsing/Entity":{"navigatorTitle":[{"kind":"identifier","text":"Entity"}],"url":"\/documentation\/vhdlparsing\/entity","role":"symbol","type":"topic","kind":"symbol","abstract":[{"type":"text","text":"A "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" entity statement."}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Entity"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity","title":"Entity"},"doc://VHDLParsing/documentation/VHDLParsing/VariableName":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/variablename","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableName","abstract":[{"text":"Valid VHDL variable names.","type":"text"}],"fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"VariableName","kind":"identifier"}],"type":"topic","title":"VariableName","navigatorTitle":[{"text":"VariableName","kind":"identifier"}]},"doc://VHDLParsing/documentation/VHDLParsing/PortBlock":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/portblock","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortBlock","abstract":[{"text":"A port statement in ","type":"text"},{"type":"codeVoice","code":"VHDL"},{"text":".","type":"text"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"PortBlock"}],"type":"topic","title":"PortBlock","navigatorTitle":[{"kind":"identifier","text":"PortBlock"}]},"doc://VHDLParsing/documentation/VHDLParsing/GenericBlock":{"url":"\/documentation\/vhdlparsing\/genericblock","fragments":[{"text":"struct","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"GenericBlock"}],"type":"topic","title":"GenericBlock","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"GenericBlock"}],"abstract":[{"text":"A struct for representing generic declarations in an entity\/component block.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/GenericBlock","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/Entity/init(name:port:generic:)":{"kind":"symbol","abstract":[{"text":"Creates a new ","type":"text"},{"code":"Entity","type":"codeVoice"},{"text":" with the given name and port declaration.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Entity\/init(name:port:generic:)","type":"topic","fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"port","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing9PortBlockV","text":"PortBlock","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"generic","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"GenericBlock","preciseIdentifier":"s:11VHDLParsing12GenericBlockV","kind":"typeIdentifier"},{"text":"?)","kind":"text"}],"url":"\/documentation\/vhdlparsing\/entity\/init(name:port:generic:)","role":"symbol","title":"init(name:port:generic:)"}}}