
*** Running vivado
    with args -log cpu_test_rgb2lcd_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_test_rgb2lcd_0_0.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source cpu_test_rgb2lcd_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 484.395 ; gain = 181.445
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_rgb2lcd_0_0
Command: synth_design -top cpu_test_rgb2lcd_0_0 -part xc7z020clg400-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
The application has run out of memory
    while executing
"synth_design -top cpu_test_rgb2lcd_0_0 -part xc7z020clg400-2 -incremental_mode off -mode out_of_context"
    invoked from within
"if { $cacheID == "" } {
close [open __synthesis_is_running__ w]

OPTRACE "synth_design" START { }
synth_design -top cpu_test_rgb2lcd_0_0 -part xc7z020..."
    (file "cpu_test_rgb2lcd_0_0.tcl" line 109)
INFO: [Common 17-206] Exiting Vivado at Mon Dec 25 23:16:01 2023...

*** Running vivado
    with args -log cpu_test_rgb2lcd_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_test_rgb2lcd_0_0.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source cpu_test_rgb2lcd_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 487.758 ; gain = 180.570
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_rgb2lcd_0_0
Command: synth_design -top cpu_test_rgb2lcd_0_0 -part xc7z020clg400-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4496
内存资源不足，无法处理此命令。
Abnormal program termination (EXCEPTION_ACCESS_VIOLATION)
Please check 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_rgb2lcd_0_0_synth_1/hs_err_pid9880.log' for details

*** Running vivado
    with args -log cpu_test_rgb2lcd_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_test_rgb2lcd_0_0.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source cpu_test_rgb2lcd_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 486.164 ; gain = 178.410
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_rgb2lcd_0_0
Command: synth_design -top cpu_test_rgb2lcd_0_0 -part xc7z020clg400-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2852
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1357.562 ; gain = 437.059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_test_rgb2lcd_0_0' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_rgb2lcd_0_0/synth/cpu_test_rgb2lcd_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'rgb2lcd' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/f810/src/rgb2lcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rgb2lcd' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/f810/src/rgb2lcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cpu_test_rgb2lcd_0_0' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_rgb2lcd_0_0/synth/cpu_test_rgb2lcd_0_0.v:53]
WARNING: [Synth 8-7129] Port lcd_id_i[2] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_id_i[1] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_id_i[0] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[22] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[21] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[20] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[19] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[18] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[17] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[16] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[14] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[13] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[12] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[11] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[10] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[9] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[8] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[6] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[5] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[4] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[3] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[2] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[1] in module rgb2lcd is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[0] in module rgb2lcd is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1470.523 ; gain = 550.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1470.523 ; gain = 550.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1470.523 ; gain = 550.020
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1470.523 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1470.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1470.523 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1470.523 ; gain = 550.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1470.523 ; gain = 550.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1470.523 ; gain = 550.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1470.523 ; gain = 550.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design cpu_test_rgb2lcd_0_0 has port lcd_rst driven by constant 1
INFO: [Synth 8-3917] design cpu_test_rgb2lcd_0_0 has port lcd_bl driven by constant 1
WARNING: [Synth 8-7129] Port lcd_id_i[2] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_id_i[1] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_id_i[0] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[22] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[21] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[20] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[19] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[18] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[17] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[16] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[14] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[13] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[12] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[11] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[10] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[9] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[8] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[6] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[5] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[4] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[3] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[2] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[1] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb_i[0] in module cpu_test_rgb2lcd_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1470.523 ; gain = 550.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1470.523 ; gain = 550.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1470.523 ; gain = 550.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1470.523 ; gain = 550.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_0' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_1' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_2' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_3' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_4' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_5' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_6' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_7' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_8' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_9' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_10' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_11' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_12' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_13' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_14' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_15' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_16' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_17' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_18' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_19' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_20' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_21' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_22' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_23' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_24' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_25' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_26' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1470.523 ; gain = 550.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1470.523 ; gain = 550.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1470.523 ; gain = 550.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1470.523 ; gain = 550.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1470.523 ; gain = 550.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1470.523 ; gain = 550.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    27|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1470.523 ; gain = 550.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 27 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 1470.523 ; gain = 550.020
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1470.523 ; gain = 550.020
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1476.867 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1487.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Synth Design complete | Checksum: 4dc60107
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 49 Warnings, 27 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1487.391 ; gain = 986.387
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_rgb2lcd_0_0_synth_1/cpu_test_rgb2lcd_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_rgb2lcd_0_0_synth_1/cpu_test_rgb2lcd_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_test_rgb2lcd_0_0_utilization_synth.rpt -pb cpu_test_rgb2lcd_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 25 23:45:16 2023...
