{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524056674824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524056674825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 18 21:04:34 2018 " "Processing started: Wed Apr 18 21:04:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524056674825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524056674825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw02 -c hw02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw02 -c hw02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524056674825 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1524056675162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw02.v 1 1 " "Found 1 design units, including 1 entities, in source file hw02.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw02 " "Found entity 1: hw02" {  } { { "hw02.v" "" { Text "C:/hw02/hw02.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524056675219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524056675219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_1s.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_1s.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_1s " "Found entity 1: clock_1s" {  } { { "clock_1s.v" "" { Text "C:/hw02/clock_1s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524056675220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524056675220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_1k.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_1k.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_1k " "Found entity 1: clock_1k" {  } { { "clock_1k.v" "" { Text "C:/hw02/clock_1k.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524056675222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524056675222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/hw02/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524056675223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524056675223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_HEX " "Found entity 1: SEG_HEX" {  } { { "SEG_HEX.v" "" { Text "C:/hw02/SEG_HEX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524056675225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524056675225 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hw02 " "Elaborating entity \"hw02\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1524056675263 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw02.v(59) " "Verilog HDL assignment warning at hw02.v(59): truncated value with size 32 to match size of target (4)" {  } { { "hw02.v" "" { Text "C:/hw02/hw02.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524056675265 "|hw02"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw02.v(64) " "Verilog HDL assignment warning at hw02.v(64): truncated value with size 32 to match size of target (4)" {  } { { "hw02.v" "" { Text "C:/hw02/hw02.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524056675265 "|hw02"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw02.v(73) " "Verilog HDL assignment warning at hw02.v(73): truncated value with size 32 to match size of target (4)" {  } { { "hw02.v" "" { Text "C:/hw02/hw02.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524056675265 "|hw02"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw02.v(77) " "Verilog HDL assignment warning at hw02.v(77): truncated value with size 32 to match size of target (4)" {  } { { "hw02.v" "" { Text "C:/hw02/hw02.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524056675265 "|hw02"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw02.v(81) " "Verilog HDL assignment warning at hw02.v(81): truncated value with size 32 to match size of target (4)" {  } { { "hw02.v" "" { Text "C:/hw02/hw02.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524056675265 "|hw02"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw02.v(85) " "Verilog HDL assignment warning at hw02.v(85): truncated value with size 32 to match size of target (4)" {  } { { "hw02.v" "" { Text "C:/hw02/hw02.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524056675265 "|hw02"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_1k clock_1k:clock_1k " "Elaborating entity \"clock_1k\" for hierarchy \"clock_1k:clock_1k\"" {  } { { "hw02.v" "clock_1k" { Text "C:/hw02/hw02.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524056675267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_1s clock_1s:clock_1s " "Elaborating entity \"clock_1s\" for hierarchy \"clock_1s:clock_1s\"" {  } { { "hw02.v" "clock_1s" { Text "C:/hw02/hw02.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524056675268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce1\"" {  } { { "hw02.v" "debounce1" { Text "C:/hw02/hw02.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524056675270 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Bounce debounce.v(11) " "Verilog HDL Always Construct warning at debounce.v(11): inferring latch(es) for variable \"Bounce\", which holds its previous value in one or more paths through the always construct" {  } { { "debounce.v" "" { Text "C:/hw02/debounce.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1524056675271 "|hw02|debounce:debounce1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bounce\[1\] debounce.v(11) " "Inferred latch for \"Bounce\[1\]\" at debounce.v(11)" {  } { { "debounce.v" "" { Text "C:/hw02/debounce.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524056675271 "|hw02|debounce:debounce1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bounce\[2\] debounce.v(11) " "Inferred latch for \"Bounce\[2\]\" at debounce.v(11)" {  } { { "debounce.v" "" { Text "C:/hw02/debounce.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524056675271 "|hw02|debounce:debounce1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bounce\[3\] debounce.v(11) " "Inferred latch for \"Bounce\[3\]\" at debounce.v(11)" {  } { { "debounce.v" "" { Text "C:/hw02/debounce.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1524056675271 "|hw02|debounce:debounce1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_HEX SEG_HEX:s1 " "Elaborating entity \"SEG_HEX\" for hierarchy \"SEG_HEX:s1\"" {  } { { "hw02.v" "s1" { Text "C:/hw02/hw02.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1524056675273 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1524056676094 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1524056676492 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524056676492 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "186 " "Implemented 186 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1524056676535 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1524056676535 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1524056676535 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1524056676535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "470 " "Peak virtual memory: 470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524056676549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 18 21:04:36 2018 " "Processing ended: Wed Apr 18 21:04:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524056676549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524056676549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524056676549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524056676549 ""}
