#include "core/sh2/sh2_bus.h"

#include <common/bswp.h>
#include <log/log.h>
#include <sound/sound.h>
#include <video/video.h>

#include <cstdio>
#include <cstring>
#include <fstream>

#include "core/loopy_io.h"
#include "core/sh2/peripherals/sh2_ocpm.h"
#include "core/sh2/sh2_local.h"
#include "expansion/expansion.h"

namespace SH2::Bus
{

static uint32_t translate_addr(uint32_t addr)
{
	//Bits 28-31 are always ignored
	//The on-chip region (bits 24-27 == 0xF) is NOT mirrored - all other regions are mirrored
	if ((addr & 0x0F000000) != 0x0F000000)
	{
		return addr & ~0xF8000000;
	}

	return addr & ~0xF0000000;
}

//Reads that the idle-loop detector is allowed to consider repeatable. Page-table
//memory (RAM/ROM/SRAM) qualifies implicitly - it changes only when something
//writes it. Of the MMIO regions only the VDP control registers qualify: they
//hold VCOUNT/HCOUNT, which advance solely inside scheduler events, and that is
//exactly what the vblank wait loops poll. Everything else is treated as unsafe,
//most importantly the on-chip peripherals, where reading the free-running timer
//counter derives its value from the live timestamp (sh2_timers.cpp) and so does
//change mid-slice, and where a read can clear a status flag.
static inline bool is_repeatable_read(uint32_t addr)
{
	return addr >= Video::CTRL_REG_START && addr < Video::CTRL_REG_END;
}

#define MMIO_ACCESS(access, ...)                                                                                      \
	if (addr >= OCPM::ORAM_BASE_ADDR && addr < OCPM::ORAM_END_ADDR) return OCPM::oram_##access(__VA_ARGS__);          \
	if (addr >= Video::PALETTE_START && addr < Video::PALETTE_END) return Video::palette_##access(__VA_ARGS__);       \
	if (addr >= Video::OAM_START && addr < Video::OAM_END) return Video::oam_##access(__VA_ARGS__);                   \
	if (addr >= Video::CAPTURE_START && addr < Video::CAPTURE_END) return Video::capture_##access(__VA_ARGS__);       \
	if (addr >= Video::CTRL_REG_START && addr < Video::CTRL_REG_END) return Video::ctrl_##access(__VA_ARGS__);        \
	if (addr >= Video::BITMAP_REG_START && addr < Video::BITMAP_REG_END)                                              \
		return Video::bitmap_reg_##access(__VA_ARGS__);                                                               \
	if (addr >= Video::BGOBJ_REG_START && addr < Video::BGOBJ_REG_END) return Video::bgobj_##access(__VA_ARGS__);     \
	if (addr >= Video::DISPLAY_REG_START && addr < Video::DISPLAY_REG_END)                                            \
		return Video::display_##access(__VA_ARGS__);                                                                  \
	if (addr >= Video::IRQ_REG_START && addr < Video::IRQ_REG_END) return Video::irq_##access(__VA_ARGS__);           \
	if (addr >= LoopyIO::BASE_ADDR && addr < LoopyIO::END_ADDR) return LoopyIO::reg_##access(__VA_ARGS__);            \
	if (addr >= Video::DMA_CTRL_START && addr < Video::DMA_CTRL_END) return Video::dma_ctrl_##access(__VA_ARGS__);    \
	if (addr >= Video::DMA_START && addr < Video::DMA_END) return Video::dma_##access(__VA_ARGS__);                   \
	if (addr >= OCPM::IO_BASE_ADDR && addr < OCPM::IO_END_ADDR) return OCPM::io_##access(__VA_ARGS__);                \
	if (addr >= Sound::CTRL_START && addr < Sound::CTRL_END) return Sound::ctrl_##access(__VA_ARGS__);                \
	if (addr >= Expansion::MAPPED_START && addr < Expansion::MAPPED_END) return Expansion::exp_##access(__VA_ARGS__); \
	return unmapped_##access(__VA_ARGS__);

uint8_t unmapped_read8(uint32_t addr)
{
	Log::warn("[SH2] unmapped read8 %08X", addr);
	return 0;
}

uint16_t unmapped_read16(uint32_t addr)
{
	Log::warn("[SH2] unmapped read16 %08X", addr);
	return 0;
}

uint32_t unmapped_read32(uint32_t addr)
{
	Log::warn("[SH2] unmapped read32 %08X", addr);
	return 0;
}

void unmapped_write8(uint32_t addr, uint8_t value)
{
	Log::warn("[SH2] unmapped write8 %08X: %02X", addr, value);
}

void unmapped_write16(uint32_t addr, uint16_t value)
{
	Log::warn("[SH2] unmapped write16 %08X: %04X", addr, value);
}

void unmapped_write32(uint32_t addr, uint32_t value)
{
	Log::warn("[SH2] unmapped write32 %08X: %08X", addr, value);
}

uint8_t read8(uint32_t addr)
{
	addr = translate_addr(addr);
	uint8_t* mem = sh2.pagetable[addr >> 12];
	if (mem)
	{
		return mem[addr & 0xFFF];
	}

	if (!is_repeatable_read(addr)) sh2.idle_unsafe_read = true;
	MMIO_ACCESS(read8, addr);
}

uint16_t read16(uint32_t addr)
{
	addr = translate_addr(addr);
	uint8_t* mem = sh2.pagetable[addr >> 12];
	if (mem)
	{
		uint16_t value;
		memcpy(&value, mem + (addr & 0xFFF), 2);
		return Common::bswp16(value);
	}

	if (!is_repeatable_read(addr)) sh2.idle_unsafe_read = true;
	MMIO_ACCESS(read16, addr);
}

uint32_t read32(uint32_t addr)
{
	addr = translate_addr(addr);
	uint8_t* mem = sh2.pagetable[addr >> 12];
	if (mem)
	{
		uint32_t value;
		memcpy(&value, mem + (addr & 0xFFF), 4);
		return Common::bswp32(value);
	}

	if (!is_repeatable_read(addr)) sh2.idle_unsafe_read = true;
	MMIO_ACCESS(read32, addr);
}

void write8(uint32_t addr, uint8_t value)
{
	sh2.idle_wrote_mem = true;
	addr = translate_addr(addr);
	uint8_t* mem = sh2.pagetable[addr >> 12];
	if (mem)
	{
		mem[addr & 0xFFF] = value;
		return;
	}

	MMIO_ACCESS(write8, addr, value);
}

void write16(uint32_t addr, uint16_t value)
{
	sh2.idle_wrote_mem = true;
	addr = translate_addr(addr);
	uint8_t* mem = sh2.pagetable[addr >> 12];
	if (mem)
	{
		value = Common::bswp16(value);
		memcpy(mem + (addr & 0xFFF), &value, 2);
		return;
	}
	MMIO_ACCESS(write16, addr, value);
}

void write32(uint32_t addr, uint32_t value)
{
	sh2.idle_wrote_mem = true;
	addr = translate_addr(addr);
	uint8_t* mem = sh2.pagetable[addr >> 12];
	if (mem)
	{
		value = Common::bswp32(value);
		memcpy(mem + (addr & 0xFFF), &value, 4);
		return;
	}
	MMIO_ACCESS(write32, addr, value);
}

uint8_t* page_ptr(uint32_t addr)
{
	addr = translate_addr(addr);
	return sh2.pagetable[addr >> 12];
}

int read_cycles(uint32_t addr)
{
	//TODO: some depend on wait-state config, DRAM refresh etc. Check appropriately.
	//Maybe also use each module's mapped address instead of hardcoded areas, for now it's too hard.

	int base_cycles = 1;
	int wait_cycles = 0;

	addr = translate_addr(addr);

	switch (addr >> 24)
	{
		case 0x0: //BIOS
			base_cycles = 1;
			break;
		case 0x1: //DRAM
			base_cycles =  1; //TODO: check refresh cycles
			break;
		case 0x2: //CARTRAM
			base_cycles = 3;
			break;
		case 0x4: //VDP & MMIO
			base_cycles = 2;
			wait_cycles = 1;
			if ((addr & 0x3FFFFF) >= 0x58000)
			{
				wait_cycles = 2;
			}
			break;
		case 0x5: //SH peripherals
			base_cycles = 3;
			break;
		case 0x6: //CARTROM
			base_cycles = 3;
			break;
		case 0xF: //ORAM (unmirrored)
			base_cycles = 1;
			break;
		default:
			break;
	}

	return base_cycles + wait_cycles;
}

int write_cycles(uint32_t addr)
{
	//TODO: some depend on wait-state config, DRAM refresh etc. Check appropriately.
	//May be different from read cycles.
	return read_cycles(addr);
}

}  // namespace SH2::Bus