// Seed: 96076369
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input tri id_2,
    input tri0 id_3
);
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd90,
    parameter id_10 = 32'd59,
    parameter id_9  = 32'd63
) (
    output wor _id_0,
    output uwire id_1[id_10 : -1],
    output logic id_2,
    input wor id_3,
    input uwire id_4,
    input uwire id_5,
    input uwire id_6,
    input tri id_7,
    input wand id_8[id_0 : 1  +  id_9],
    input wire _id_9,
    output wor _id_10,
    input supply0 id_11
);
  assign id_1 = 1 | 1'b0;
  always id_2 = id_6;
  module_0 modCall_1 (
      id_3,
      id_11,
      id_11,
      id_8
  );
endmodule
