module RoundAnyRawFNToRecFN_1( 
  input         io_in_isZero, 
  input         io_in_sign, 
  input  [7:0]  io_in_sExp, 
  input  [64:0] io_in_sig, 
  input  [2:0]  io_roundingMode, 
  output [32:0] io_out, 
  output [4:0]  io_exceptionFlags 
);
  wire  roundingMode_near_even; 
  wire  roundingMode_min; 
  wire  roundingMode_max; 
  wire  roundingMode_near_maxMag; 
  wire  roundingMode_odd; 
  wire  _T_11; 
  wire  _T_12; 
  wire  _T_13; 
  wire  roundMagUp; 
  wire [8:0] _GEN_0; 
  wire [9:0] _T_14; 
  wire [8:0] _T_15; 
  wire [9:0] sAdjustedExp; 
  wire [25:0] _T_16; 
  wire [38:0] _T_17; 
  wire  _T_18; 
  wire [26:0] adjustedSig; 
  wire [26:0] _T_31; 
  wire  _T_32; 
  wire [26:0] _T_33; 
  wire  _T_34; 
  wire  common_inexact; 
  wire  _T_36; 
  wire  _T_37; 
  wire  _T_38; 
  wire  _T_39; 
  wire [26:0] _T_40; 
  wire [24:0] _T_41; 
  wire [25:0] _T_42; 
  wire  _T_43; 
  wire  _T_44; 
  wire  _T_45; 
  wire [25:0] _T_47; 
  wire [25:0] _T_48; 
  wire [25:0] _T_49; 
  wire [26:0] _T_51; 
  wire [24:0] _T_52; 
  wire  _T_53; 
  wire [25:0] _T_55; 
  wire [25:0] _GEN_1; 
  wire [25:0] _T_56; 
  wire [25:0] _T_57; 
  wire [1:0] _T_58; 
  wire [2:0] _T_59; 
  wire [9:0] _GEN_2; 
  wire [10:0] _T_60; 
  wire [8:0] common_expOut; 
  wire [22:0] common_fractOut; 
  wire  commonCase; 
  wire  inexact; 
  wire [8:0] _T_92; 
  wire [8:0] _T_93; 
  wire [8:0] expOut; 
  wire [22:0] fractOut; 
  wire [9:0] _T_118; 
  wire [1:0] _T_120; 
  assign roundingMode_near_even = io_roundingMode == 3'h0; 
  assign roundingMode_min = io_roundingMode == 3'h2; 
  assign roundingMode_max = io_roundingMode == 3'h3; 
  assign roundingMode_near_maxMag = io_roundingMode == 3'h4; 
  assign roundingMode_odd = io_roundingMode == 3'h5; 
  assign _T_11 = roundingMode_min & io_in_sign; 
  assign _T_12 = io_in_sign == 1'h0; 
  assign _T_13 = roundingMode_max & _T_12; 
  assign roundMagUp = _T_11 | _T_13; 
  assign _GEN_0 = {{1{io_in_sExp[7]}},io_in_sExp}; 
  assign _T_14 = $signed(_GEN_0) + $signed(9'shc0); 
  assign _T_15 = _T_14[8:0]; 
  assign sAdjustedExp = {1'b0,$signed(_T_15)}; 
  assign _T_16 = io_in_sig[64:39]; 
  assign _T_17 = io_in_sig[38:0]; 
  assign _T_18 = _T_17 != 39'h0; 
  assign adjustedSig = {_T_16,_T_18}; 
  assign _T_31 = adjustedSig & 27'h2; 
  assign _T_32 = _T_31 != 27'h0; 
  assign _T_33 = adjustedSig & 27'h1; 
  assign _T_34 = _T_33 != 27'h0; 
  assign common_inexact = _T_32 | _T_34; 
  assign _T_36 = roundingMode_near_even | roundingMode_near_maxMag; 
  assign _T_37 = _T_36 & _T_32; 
  assign _T_38 = roundMagUp & common_inexact; 
  assign _T_39 = _T_37 | _T_38; 
  assign _T_40 = adjustedSig | 27'h3; 
  assign _T_41 = _T_40[26:2]; 
  assign _T_42 = _T_41 + 25'h1; 
  assign _T_43 = roundingMode_near_even & _T_32; 
  assign _T_44 = _T_34 == 1'h0; 
  assign _T_45 = _T_43 & _T_44; 
  assign _T_47 = _T_45 ? 26'h1 : 26'h0; 
  assign _T_48 = ~ _T_47; 
  assign _T_49 = _T_42 & _T_48; 
  assign _T_51 = adjustedSig & 27'h7fffffc; 
  assign _T_52 = _T_51[26:2]; 
  assign _T_53 = roundingMode_odd & common_inexact; 
  assign _T_55 = _T_53 ? 26'h1 : 26'h0; 
  assign _GEN_1 = {{1'd0}, _T_52}; 
  assign _T_56 = _GEN_1 | _T_55; 
  assign _T_57 = _T_39 ? _T_49 : _T_56; 
  assign _T_58 = _T_57[25:24]; 
  assign _T_59 = {1'b0,$signed(_T_58)}; 
  assign _GEN_2 = {{7{_T_59[2]}},_T_59}; 
  assign _T_60 = $signed(sAdjustedExp) + $signed(_GEN_2); 
  assign common_expOut = _T_60[8:0]; 
  assign common_fractOut = _T_57[22:0]; 
  assign commonCase = io_in_isZero == 1'h0; 
  assign inexact = commonCase & common_inexact; 
  assign _T_92 = io_in_isZero ? 9'h1c0 : 9'h0; 
  assign _T_93 = ~ _T_92; 
  assign expOut = common_expOut & _T_93; 
  assign fractOut = io_in_isZero ? 23'h0 : common_fractOut; 
  assign _T_118 = {io_in_sign,expOut}; 
  assign _T_120 = {1'h0,inexact}; 
  assign io_out = {_T_118,fractOut}; 
  assign io_exceptionFlags = {3'h0,_T_120}; 
endmodule
