#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Sep  3 20:23:42 2019
# Process ID: 32738
# Current directory: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2
# Command line: vivado
# Log file: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/vivado.log
# Journal file: /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name LED_CONTROLLER_v1_0_project -directory /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.tmp/LED_CONTROLLER_v1_0_project /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:LED_CONTROLLER:1.0 [get_ips  design_1_LED_CONTROLLER_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_LED_CONTROLLER_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.ip_user_files/sim_scripts -ip_user_files_dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.ip_user_files -ipstatic_source_dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/modelsim} {questa=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/questa} {ies=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/ies} {xcelium=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/xcelium} {vcs=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/vcs} {riviera=/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 14
wait_on_run impl_1
file copy -force /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.runs/impl_1/design_1_wrapper.sysdef /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.sdk -hwspec /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.sdk/design_1_wrapper.hdf
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
open_bd_design {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd}
create_peripheral user.org user RGB_CONTROLLER 1.0 -dir /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:RGB_CONTROLLER:1.0]
set_property VALUE 5 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core user.org:user:RGB_CONTROLLER:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:RGB_CONTROLLER:1.0]
write_peripheral [ipx::find_open_core user.org:user:RGB_CONTROLLER:1.0]
set_property  ip_repo_paths  {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/RGB_CONTROLLER_1.0 /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/LED_CONTROLLER_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_RGB_CONTROLLER_v1_0 -directory /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/RGB_CONTROLLER_1.0/component.xml
current_project Module_2
current_project edit_RGB_CONTROLLER_v1_0
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/ip_repo/RGB_CONTROLLER_1.0
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_LED_CONTROLLER_0_S00_AXI_reg}]
save_bd_design
set_property offset 0x4BB00000 [get_bd_addr_segs {processing_system7_0/Data/SEG_LED_CONTROLLER_0_S00_AXI_reg}]
startgroup
create_bd_cell -type ip -vlnv user.org:user:RGB_CONTROLLER:1.0 RGB_CONTROLLER_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/RGB_CONTROLLER_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins RGB_CONTROLLER_0/S00_AXI]
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins RGB_CONTROLLER_0/o_RGB_1] [get_bd_pins RGB_CONTROLLER_0/o_RGB_0] [get_bd_pins RGB_CONTROLLER_0/o_RGB_2] [get_bd_pins RGB_CONTROLLER_0/o_RGB_3]
endgroup
save_bd_design
open_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 14
wait_on_run impl_1
close_design
open_bd_design {/home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/sources_1/bd/design_1/design_1.bd}
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_RGB_CONTROLLER_0_S00_AXI_reg}]
set_property offset 0x4BB01000 [get_bd_addr_segs {processing_system7_0/Data/SEG_RGB_CONTROLLER_0_S00_AXI_reg}]
open_run impl_1
place_ports {o_RGB_0_0[0]} U13
place_ports {o_RGB_0_0[1]} T19
place_ports {o_RGB_0_0[2]} W20
place_ports {o_RGB_1_0[2]} Y19
place_ports {o_RGB_1_0[1]} V20
startgroup
set_property package_pin "" [get_ports [list  {o_RGB_1_0[2]}]]
place_ports {o_RGB_1_0[0]} Y19
endgroup
place_ports {o_RGB_1_0[2]} W19
place_ports {o_RGB_2_0[0]} W18
place_ports {o_RGB_2_0[1]} W16
place_ports {o_RGB_2_0[2]} Y18
place_ports {o_RGB_3_0[0]} Y14
place_ports {o_RGB_3_0[1]} Y16
place_ports {o_RGB_3_0[2]} Y17
set_property target_constrs_file /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.srcs/constrs_1/new/LED_cons.xdc [current_fileset -constrset]
save_constraints -force
save_bd_design
reset_run impl_1
launch_runs impl_1 -jobs 14
wait_on_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {o_RGB_0_0[2]} {o_RGB_0_0[1]} {o_RGB_0_0[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {o_RGB_1_0[2]} {o_RGB_1_0[1]} {o_RGB_1_0[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {o_RGB_2_0[2]} {o_RGB_2_0[1]} {o_RGB_2_0[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {o_RGB_3_0[2]} {o_RGB_3_0[1]} {o_RGB_3_0[0]}]]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -jobs 14
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 14
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 14
wait_on_run impl_1
refresh_design
file copy -force /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.runs/impl_1/design_1_wrapper.sysdef /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.sdk -hwspec /home/sergaljerk/Documents/Repos/WSU-CPTE/EE324/Module_2/Module_2.sdk/design_1_wrapper.hdf
