// Seed: 2961749862
module module_0 ();
  always @(negedge 1)
    if (1) id_1 = 1'b0;
    else id_1 <= #1 id_1;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2,
    output wire id_3,
    input wand id_4,
    output tri id_5
);
  wire id_7;
  module_0();
endmodule
module module_2 (
    output tri1  id_0,
    input  tri0  id_1,
    output tri1  id_2,
    output wire  id_3,
    output logic id_4
);
  always id_4 = #1 1;
  module_0();
  assign id_3 = 1;
endmodule
