# Vedic-Multipliers
Verilog code for fast binary multipliers, using Vedic mathematics.

These codes were developed using Intel Quartus Prime Lite 18.1, and ModelSim Altera, implemented in the MAX10 10M50DAF484C7G FPGA.
