// Seed: 645412876
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  assign module_1.id_0 = 0;
  input wire id_2;
  input wire id_1;
  wire id_13 = id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd96,
    parameter id_5 = 32'd55
) (
    output uwire id_0,
    input supply0 _id_1,
    input supply0 id_2,
    input tri id_3
);
  wire _id_5;
  if ({1, 1}) begin : LABEL_0
    wire [1 : id_5] id_6;
  end else begin : LABEL_1
    logic [-1 : id_1] id_7;
  end
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  logic [id_1 : 'h0 &  -1] id_9, id_10;
endmodule
