{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742829996070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742829996071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 24 16:26:35 2025 " "Processing started: Mon Mar 24 16:26:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742829996071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742829996071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off weyls_discrepancy -c weyls_discrepancy " "Command: quartus_map --read_settings_files=on --write_settings_files=off weyls_discrepancy -c weyls_discrepancy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742829996071 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742829996502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/sim/vhdl/adaptivectrlsimvals_p.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/sim/vhdl/adaptivectrlsimvals_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdaptiveCtrlSimVals " "Found design unit 1: AdaptiveCtrlSimVals" {  } { { "../../sim/vhdl/AdaptiveCtrlSimVals_p.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/sim/vhdl/AdaptiveCtrlSimVals_p.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830009062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830009062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/sim/vhdl/adaptive_std_p.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/sim/vhdl/adaptive_std_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adaptive_std " "Found design unit 1: adaptive_std" {  } { { "../../sim/vhdl/adaptive_std_p.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/sim/vhdl/adaptive_std_p.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830009064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830009064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/sim/vhdl/tbssimvals_p.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/sim/vhdl/tbssimvals_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TBSSimVals " "Found design unit 1: TBSSimVals" {  } { { "../../../sim/vhdl/TBSSimVals_p.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/sim/vhdl/TBSSimVals_p.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830009067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830009067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/priority-encoder/rtl/priority_encoder_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/priority-encoder/rtl/priority_encoder_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priority_encoder-rtl " "Found design unit 1: priority_encoder-rtl" {  } { { "../../Priority-Encoder/rtl/priority_encoder_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Priority-Encoder/rtl/priority_encoder_ea.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830009070 ""} { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "../../Priority-Encoder/rtl/priority_encoder_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Priority-Encoder/rtl/priority_encoder_ea.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830009070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830009070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/spike-2-thermocode/rtl/spike_2_thermocode_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/spike-2-thermocode/rtl/spike_2_thermocode_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spike_2_thermocode-rtl " "Found design unit 1: spike_2_thermocode-rtl" {  } { { "../../Spike-2-Thermocode/rtl/spike_2_thermocode_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Spike-2-Thermocode/rtl/spike_2_thermocode_ea.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830009072 ""} { "Info" "ISGN_ENTITY_NAME" "1 spike_2_thermocode " "Found entity 1: spike_2_thermocode" {  } { { "../../Spike-2-Thermocode/rtl/spike_2_thermocode_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Spike-2-Thermocode/rtl/spike_2_thermocode_ea.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830009072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830009072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/weyls-discrepancy/rtl/weyls_discrepancy_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/weyls-discrepancy/rtl/weyls_discrepancy_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 weyls_discrepancy-rtl " "Found design unit 1: weyls_discrepancy-rtl" {  } { { "../rtl/weyls_discrepancy_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Weyls-Discrepancy/rtl/weyls_discrepancy_ea.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830009074 ""} { "Info" "ISGN_ENTITY_NAME" "1 weyls_discrepancy " "Found entity 1: weyls_discrepancy" {  } { { "../rtl/weyls_discrepancy_ea.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Weyls-Discrepancy/rtl/weyls_discrepancy_ea.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830009074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830009074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/weyls-discrepancy/rtl/weyls_discrepancy_board.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /simon dorrer/jku-linz/master/semester 2/master-thesis/fpga-design/tbs_core/adaptive_threshold_control/weyls-discrepancy/rtl/weyls_discrepancy_board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 weyls_discrepancy_board-rtl " "Found design unit 1: weyls_discrepancy_board-rtl" {  } { { "../rtl/weyls_discrepancy_board.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Weyls-Discrepancy/rtl/weyls_discrepancy_board.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830009091 ""} { "Info" "ISGN_ENTITY_NAME" "1 weyls_discrepancy_board " "Found entity 1: weyls_discrepancy_board" {  } { { "../rtl/weyls_discrepancy_board.vhd" "" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Weyls-Discrepancy/rtl/weyls_discrepancy_board.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742830009091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830009091 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "weyls_discrepancy_board " "Elaborating entity \"weyls_discrepancy_board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742830009125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "weyls_discrepancy weyls_discrepancy:weyls_discrepancy_0 A:rtl " "Elaborating entity \"weyls_discrepancy\" using architecture \"A:rtl\" for hierarchy \"weyls_discrepancy:weyls_discrepancy_0\"" {  } { { "../rtl/weyls_discrepancy_board.vhd" "weyls_discrepancy_0" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Weyls-Discrepancy/rtl/weyls_discrepancy_board.vhd" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830009141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "spike_2_thermocode weyls_discrepancy:weyls_discrepancy_0\|spike_2_thermocode:\\gen_spike_2_tc:0:spike_2_tc A:rtl " "Elaborating entity \"spike_2_thermocode\" using architecture \"A:rtl\" for hierarchy \"weyls_discrepancy:weyls_discrepancy_0\|spike_2_thermocode:\\gen_spike_2_tc:0:spike_2_tc\"" {  } { { "../rtl/weyls_discrepancy_ea.vhd" "\\gen_spike_2_tc:0:spike_2_tc" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Weyls-Discrepancy/rtl/weyls_discrepancy_ea.vhd" 107 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830009187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "priority_encoder weyls_discrepancy:weyls_discrepancy_0\|priority_encoder:priority_encoder_0 A:rtl " "Elaborating entity \"priority_encoder\" using architecture \"A:rtl\" for hierarchy \"weyls_discrepancy:weyls_discrepancy_0\|priority_encoder:priority_encoder_0\"" {  } { { "../rtl/weyls_discrepancy_ea.vhd" "priority_encoder_0" { Text "C:/Simon Dorrer/JKU-Linz/Master/Semester 2/Master-Thesis/FPGA-Design/tbs_core/adaptive_threshold_control/Weyls-Discrepancy/rtl/weyls_discrepancy_ea.vhd" 164 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830009208 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742830010790 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742830014295 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742830014295 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "605 " "Implemented 605 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742830014386 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742830014386 ""} { "Info" "ICUT_CUT_TM_LCELLS" "568 " "Implemented 568 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742830014386 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742830014386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742830014409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 24 16:26:54 2025 " "Processing ended: Mon Mar 24 16:26:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742830014409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742830014409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742830014409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742830014409 ""}
