

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Wed Jun 14 06:36:12 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cordic_float_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.286 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      385|      385| 3.850 us | 3.850 us |  385|  385|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      384|      384|        12|          -|          -|    32|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      93|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     13|     904|     908|    -|
|Memory           |        1|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     224|    -|
|Register         |        -|      -|     346|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|     13|    1250|    1225|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      1|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cordic_fadd_32ns_cud_U2  |cordic_fadd_32ns_cud  |        0|      2|  227|  214|    0|
    |cordic_fcmp_32ns_eOg_U6  |cordic_fcmp_32ns_eOg  |        0|      0|   66|   66|    0|
    |cordic_fmul_32ns_dEe_U3  |cordic_fmul_32ns_dEe  |        0|      3|  128|  138|    0|
    |cordic_fmul_32ns_dEe_U4  |cordic_fmul_32ns_dEe  |        0|      3|  128|  138|    0|
    |cordic_fmul_32ns_dEe_U5  |cordic_fmul_32ns_dEe  |        0|      3|  128|  138|    0|
    |cordic_fsub_32ns_bkb_U1  |cordic_fsub_32ns_bkb  |        0|      2|  227|  214|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     13|  904|  908|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |cordic_phase_U  |cordic_cordic_phase  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                     |        1|  0|   0|    0|    64|   32|     1|         2048|
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |j_fu_195_p2            |     +    |      0|  0|  15|           6|           1|
    |and_ln20_fu_242_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln18_fu_189_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln20_1_fu_230_p2  |   icmp   |      0|  0|  20|          23|           1|
    |icmp_ln20_fu_224_p2    |   icmp   |      0|  0|  11|           8|           2|
    |or_ln20_fu_236_p2      |    or    |      0|  0|   2|           1|           1|
    |select_ln23_fu_248_p3  |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  93|          46|          45|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  59|         14|    1|         14|
    |current_cos_0_reg_96  |   9|          2|   32|         64|
    |current_sin_0_reg_83  |   9|          2|   32|         64|
    |factor_0_reg_109      |   9|          2|   32|         64|
    |grp_fu_142_p0         |  15|          3|   32|         96|
    |grp_fu_142_p1         |  15|          3|   32|         96|
    |grp_fu_153_p0         |  15|          3|   32|         96|
    |grp_fu_153_p1         |  15|          3|   32|         96|
    |grp_fu_158_p0         |  15|          3|   32|         96|
    |grp_fu_158_p1         |  15|          3|   32|         96|
    |grp_fu_163_p0         |  15|          3|   32|         96|
    |grp_fu_163_p1         |  15|          3|   32|         96|
    |j_0_reg_121           |   9|          2|    6|         12|
    |p_0_reg_132           |   9|          2|   32|         64|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 224|         48|  391|       1050|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |  13|   0|   13|          0|
    |cordic_phase_load_reg_281  |  32|   0|   32|          0|
    |current_cos_0_reg_96       |  32|   0|   32|          0|
    |current_sin_0_reg_83       |  32|   0|   32|          0|
    |factor_0_reg_109           |  32|   0|   32|          0|
    |factor_reg_291             |  32|   0|   32|          0|
    |j_0_reg_121                |   6|   0|    6|          0|
    |j_reg_264                  |   6|   0|    6|          0|
    |p_0_reg_132                |  32|   0|   32|          0|
    |reg_177                    |  32|   0|   32|          0|
    |reg_183                    |  32|   0|   32|          0|
    |select_ln23_reg_274        |   1|   0|   32|         31|
    |theta_assign_reg_296       |  32|   0|   32|          0|
    |tmp_5_reg_286              |  32|   0|   32|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 346|   0|  377|         31|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_start  |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_done   | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_idle   | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_ready  | out |    1| ap_ctrl_hs |    cordic    | return value |
|theta     |  in |   32|   ap_none  |     theta    |    scalar    |
|s         | out |   32|   ap_vld   |       s      |    pointer   |
|s_ap_vld  | out |    1|   ap_vld   |       s      |    pointer   |
|c         | out |   32|   ap_vld   |       c      |    pointer   |
|c_ap_vld  | out |    1|   ap_vld   |       c      |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %theta) nounwind, !map !7"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %s) nounwind, !map !13"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %c) nounwind, !map !19"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @cordic_str) nounwind"   --->   Operation 17 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%theta_read = call float @_ssdm_op_Read.ap_auto.float(float %theta) nounwind" [cordic.cpp:8]   --->   Operation 18 'read' 'theta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.75ns)   --->   "br label %1" [cordic.cpp:18]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 3.34>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%current_sin_0 = phi float [ 0.000000e+00, %0 ], [ %current_sin, %2 ]"   --->   Operation 20 'phi' 'current_sin_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%current_cos_0 = phi float [ 0x3FE36E9780000000, %0 ], [ %current_cos, %2 ]"   --->   Operation 21 'phi' 'current_cos_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%factor_0 = phi float [ 1.000000e+00, %0 ], [ %factor, %2 ]"   --->   Operation 22 'phi' 'factor_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j_0 = phi i6 [ 0, %0 ], [ %j, %2 ]"   --->   Operation 23 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_0 = phi float [ %theta_read, %0 ], [ %theta_assign, %2 ]" [cordic.cpp:8]   --->   Operation 24 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.87ns)   --->   "%icmp_ln18 = icmp eq i6 %j_0, -32" [cordic.cpp:18]   --->   Operation 25 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.88ns)   --->   "%j = add i6 %j_0, 1" [cordic.cpp:18]   --->   Operation 27 'add' 'j' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %3, label %2" [cordic.cpp:18]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (3.34ns)   --->   "%tmp_3 = fcmp olt float %p_0, 0.000000e+00" [cordic.cpp:20]   --->   Operation 29 'fcmp' 'tmp_3' <Predicate = (!icmp_ln18)> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i6 %j_0 to i64" [cordic.cpp:31]   --->   Operation 30 'zext' 'zext_ln31' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%cordic_phase_addr = getelementptr inbounds [64 x float]* @cordic_phase, i64 0, i64 %zext_ln31" [cordic.cpp:31]   --->   Operation 31 'getelementptr' 'cordic_phase_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.35ns)   --->   "%cordic_phase_load = load float* %cordic_phase_addr, align 4" [cordic.cpp:31]   --->   Operation 32 'load' 'cordic_phase_load' <Predicate = (!icmp_ln18)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %s, float %current_sin_0) nounwind" [cordic.cpp:37]   --->   Operation 33 'write' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %c, float %current_cos_0) nounwind" [cordic.cpp:37]   --->   Operation 34 'write' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [cordic.cpp:38]   --->   Operation 35 'ret' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.87>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast float %p_0 to i32" [cordic.cpp:20]   --->   Operation 36 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln20, i32 23, i32 30)" [cordic.cpp:20]   --->   Operation 37 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i32 %bitcast_ln20 to i23" [cordic.cpp:20]   --->   Operation 38 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.85ns)   --->   "%icmp_ln20 = icmp ne i8 %tmp, -1" [cordic.cpp:20]   --->   Operation 39 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.97ns)   --->   "%icmp_ln20_1 = icmp eq i23 %trunc_ln20, 0" [cordic.cpp:20]   --->   Operation 40 'icmp' 'icmp_ln20_1' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln23)   --->   "%or_ln20 = or i1 %icmp_ln20_1, %icmp_ln20" [cordic.cpp:20]   --->   Operation 41 'or' 'or_ln20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/2] (3.34ns)   --->   "%tmp_3 = fcmp olt float %p_0, 0.000000e+00" [cordic.cpp:20]   --->   Operation 42 'fcmp' 'tmp_3' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln23)   --->   "%and_ln20 = and i1 %or_ln20, %tmp_3" [cordic.cpp:20]   --->   Operation 43 'and' 'and_ln20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln23 = select i1 %and_ln20, float -1.000000e+00, float 1.000000e+00" [cordic.cpp:23]   --->   Operation 44 'select' 'select_ln23' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/2] (1.35ns)   --->   "%cordic_phase_load = load float* %cordic_phase_addr, align 4" [cordic.cpp:31]   --->   Operation 45 'load' 'cordic_phase_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 4 <SV = 3> <Delay = 8.28>
ST_4 : Operation 46 [3/3] (8.28ns)   --->   "%tmp_1 = fmul float %current_cos_0, %select_ln23" [cordic.cpp:23]   --->   Operation 46 'fmul' 'tmp_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [3/3] (8.28ns)   --->   "%tmp_2 = fmul float %current_sin_0, %select_ln23" [cordic.cpp:24]   --->   Operation 47 'fmul' 'tmp_2' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [3/3] (8.28ns)   --->   "%tmp_5 = fmul float %select_ln23, %cordic_phase_load" [cordic.cpp:31]   --->   Operation 48 'fmul' 'tmp_5' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.28>
ST_5 : Operation 49 [2/3] (8.28ns)   --->   "%tmp_1 = fmul float %current_cos_0, %select_ln23" [cordic.cpp:23]   --->   Operation 49 'fmul' 'tmp_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [2/3] (8.28ns)   --->   "%tmp_2 = fmul float %current_sin_0, %select_ln23" [cordic.cpp:24]   --->   Operation 50 'fmul' 'tmp_2' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [2/3] (8.28ns)   --->   "%tmp_5 = fmul float %select_ln23, %cordic_phase_load" [cordic.cpp:31]   --->   Operation 51 'fmul' 'tmp_5' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.28>
ST_6 : Operation 52 [1/3] (8.28ns)   --->   "%tmp_1 = fmul float %current_cos_0, %select_ln23" [cordic.cpp:23]   --->   Operation 52 'fmul' 'tmp_1' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/3] (8.28ns)   --->   "%tmp_2 = fmul float %current_sin_0, %select_ln23" [cordic.cpp:24]   --->   Operation 53 'fmul' 'tmp_2' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/3] (8.28ns)   --->   "%tmp_5 = fmul float %select_ln23, %cordic_phase_load" [cordic.cpp:31]   --->   Operation 54 'fmul' 'tmp_5' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.28>
ST_7 : Operation 55 [3/3] (8.28ns)   --->   "%cos_shift = fmul float %tmp_1, %factor_0" [cordic.cpp:23]   --->   Operation 55 'fmul' 'cos_shift' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [3/3] (8.28ns)   --->   "%sin_shift = fmul float %tmp_2, %factor_0" [cordic.cpp:24]   --->   Operation 56 'fmul' 'sin_shift' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [4/4] (7.71ns)   --->   "%theta_assign = fsub float %p_0, %tmp_5" [cordic.cpp:31]   --->   Operation 57 'fsub' 'theta_assign' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [3/3] (8.28ns)   --->   "%factor = fmul float %factor_0, 5.000000e-01" [cordic.cpp:33]   --->   Operation 58 'fmul' 'factor' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.28>
ST_8 : Operation 59 [2/3] (8.28ns)   --->   "%cos_shift = fmul float %tmp_1, %factor_0" [cordic.cpp:23]   --->   Operation 59 'fmul' 'cos_shift' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 60 [2/3] (8.28ns)   --->   "%sin_shift = fmul float %tmp_2, %factor_0" [cordic.cpp:24]   --->   Operation 60 'fmul' 'sin_shift' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 61 [3/4] (7.71ns)   --->   "%theta_assign = fsub float %p_0, %tmp_5" [cordic.cpp:31]   --->   Operation 61 'fsub' 'theta_assign' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 62 [2/3] (8.28ns)   --->   "%factor = fmul float %factor_0, 5.000000e-01" [cordic.cpp:33]   --->   Operation 62 'fmul' 'factor' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.28>
ST_9 : Operation 63 [1/3] (8.28ns)   --->   "%cos_shift = fmul float %tmp_1, %factor_0" [cordic.cpp:23]   --->   Operation 63 'fmul' 'cos_shift' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 64 [1/3] (8.28ns)   --->   "%sin_shift = fmul float %tmp_2, %factor_0" [cordic.cpp:24]   --->   Operation 64 'fmul' 'sin_shift' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 65 [2/4] (7.71ns)   --->   "%theta_assign = fsub float %p_0, %tmp_5" [cordic.cpp:31]   --->   Operation 65 'fsub' 'theta_assign' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 66 [1/3] (8.28ns)   --->   "%factor = fmul float %factor_0, 5.000000e-01" [cordic.cpp:33]   --->   Operation 66 'fmul' 'factor' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.71>
ST_10 : Operation 67 [4/4] (7.71ns)   --->   "%current_cos = fsub float %current_cos_0, %sin_shift" [cordic.cpp:27]   --->   Operation 67 'fsub' 'current_cos' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 68 [4/4] (7.71ns)   --->   "%current_sin = fadd float %current_sin_0, %cos_shift" [cordic.cpp:28]   --->   Operation 68 'fadd' 'current_sin' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 69 [1/4] (7.71ns)   --->   "%theta_assign = fsub float %p_0, %tmp_5" [cordic.cpp:31]   --->   Operation 69 'fsub' 'theta_assign' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.71>
ST_11 : Operation 70 [3/4] (7.71ns)   --->   "%current_cos = fsub float %current_cos_0, %sin_shift" [cordic.cpp:27]   --->   Operation 70 'fsub' 'current_cos' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 71 [3/4] (7.71ns)   --->   "%current_sin = fadd float %current_sin_0, %cos_shift" [cordic.cpp:28]   --->   Operation 71 'fadd' 'current_sin' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.71>
ST_12 : Operation 72 [2/4] (7.71ns)   --->   "%current_cos = fsub float %current_cos_0, %sin_shift" [cordic.cpp:27]   --->   Operation 72 'fsub' 'current_cos' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 73 [2/4] (7.71ns)   --->   "%current_sin = fadd float %current_sin_0, %cos_shift" [cordic.cpp:28]   --->   Operation 73 'fadd' 'current_sin' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.71>
ST_13 : Operation 74 [1/4] (7.71ns)   --->   "%current_cos = fsub float %current_cos_0, %sin_shift" [cordic.cpp:27]   --->   Operation 74 'fsub' 'current_cos' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 75 [1/4] (7.71ns)   --->   "%current_sin = fadd float %current_sin_0, %cos_shift" [cordic.cpp:28]   --->   Operation 75 'fadd' 'current_sin' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "br label %1" [cordic.cpp:18]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ theta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ cordic_phase]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000]
theta_read        (read             ) [ 01111111111111]
br_ln18           (br               ) [ 01111111111111]
current_sin_0     (phi              ) [ 00111111111111]
current_cos_0     (phi              ) [ 00111111111111]
factor_0          (phi              ) [ 00111111110000]
j_0               (phi              ) [ 00100000000000]
p_0               (phi              ) [ 00111111111000]
icmp_ln18         (icmp             ) [ 00111111111111]
empty             (speclooptripcount) [ 00000000000000]
j                 (add              ) [ 01111111111111]
br_ln18           (br               ) [ 00000000000000]
zext_ln31         (zext             ) [ 00000000000000]
cordic_phase_addr (getelementptr    ) [ 00010000000000]
write_ln37        (write            ) [ 00000000000000]
write_ln37        (write            ) [ 00000000000000]
ret_ln38          (ret              ) [ 00000000000000]
bitcast_ln20      (bitcast          ) [ 00000000000000]
tmp               (partselect       ) [ 00000000000000]
trunc_ln20        (trunc            ) [ 00000000000000]
icmp_ln20         (icmp             ) [ 00000000000000]
icmp_ln20_1       (icmp             ) [ 00000000000000]
or_ln20           (or               ) [ 00000000000000]
tmp_3             (fcmp             ) [ 00000000000000]
and_ln20          (and              ) [ 00000000000000]
select_ln23       (select           ) [ 00001110000000]
cordic_phase_load (load             ) [ 00001110000000]
tmp_1             (fmul             ) [ 00000001110000]
tmp_2             (fmul             ) [ 00000001110000]
tmp_5             (fmul             ) [ 00000001111000]
cos_shift         (fmul             ) [ 00000000001111]
sin_shift         (fmul             ) [ 00000000001111]
factor            (fmul             ) [ 01100000001111]
theta_assign      (fsub             ) [ 01100000000111]
current_cos       (fsub             ) [ 01111111111111]
current_sin       (fadd             ) [ 01111111111111]
br_ln18           (br               ) [ 01111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="theta">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cordic_phase">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_phase"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="theta_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="theta_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln37_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="32" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln37/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="write_ln37_write_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="0" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="0"/>
<pin id="66" dir="0" index="2" bw="32" slack="0"/>
<pin id="67" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln37/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="cordic_phase_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="6" slack="0"/>
<pin id="74" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_phase_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="6" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cordic_phase_load/2 "/>
</bind>
</comp>

<comp id="83" class="1005" name="current_sin_0_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="1"/>
<pin id="85" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_sin_0 (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="current_sin_0_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="1"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="32" slack="1"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="current_sin_0/2 "/>
</bind>
</comp>

<comp id="96" class="1005" name="current_cos_0_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_cos_0 (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="current_cos_0_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="32" slack="1"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="current_cos_0/2 "/>
</bind>
</comp>

<comp id="109" class="1005" name="factor_0_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="factor_0 (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="factor_0_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="32" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="factor_0/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="j_0_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="6" slack="1"/>
<pin id="123" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="j_0_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="6" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="p_0_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="p_0_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="32" slack="1"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="5"/>
<pin id="144" dir="0" index="1" bw="32" slack="1"/>
<pin id="145" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="theta_assign/7 current_cos/10 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="8"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="current_sin/10 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="0" index="1" bw="32" slack="1"/>
<pin id="156" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/4 cos_shift/7 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="0" index="1" bw="32" slack="1"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2/4 sin_shift/7 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_5/4 factor/7 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 cos_shift "/>
</bind>
</comp>

<comp id="183" class="1005" name="reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 sin_shift "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln18_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="0"/>
<pin id="191" dir="0" index="1" bw="6" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="j_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="6" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln31_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="bitcast_ln20_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="6" slack="0"/>
<pin id="214" dir="0" index="3" bw="6" slack="0"/>
<pin id="215" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="trunc_ln20_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln20_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln20_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="23" slack="0"/>
<pin id="232" dir="0" index="1" bw="23" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_1/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="or_ln20_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln20/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="and_ln20_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln20/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="select_ln23_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="32" slack="0"/>
<pin id="252" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/3 "/>
</bind>
</comp>

<comp id="256" class="1005" name="theta_read_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="theta_read "/>
</bind>
</comp>

<comp id="264" class="1005" name="j_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="0"/>
<pin id="266" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="269" class="1005" name="cordic_phase_addr_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="1"/>
<pin id="271" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="cordic_phase_addr "/>
</bind>
</comp>

<comp id="274" class="1005" name="select_ln23_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln23 "/>
</bind>
</comp>

<comp id="281" class="1005" name="cordic_phase_load_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cordic_phase_load "/>
</bind>
</comp>

<comp id="286" class="1005" name="tmp_5_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="291" class="1005" name="factor_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="factor "/>
</bind>
</comp>

<comp id="296" class="1005" name="theta_assign_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="theta_assign "/>
</bind>
</comp>

<comp id="301" class="1005" name="current_cos_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_cos "/>
</bind>
</comp>

<comp id="306" class="1005" name="current_sin_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_sin "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="34" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="34" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="32" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="87" pin="4"/><net_sink comp="56" pin=2"/></net>

<net id="95"><net_src comp="87" pin="4"/><net_sink comp="83" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="100" pin="4"/><net_sink comp="63" pin=2"/></net>

<net id="108"><net_src comp="100" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="113" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="141"><net_src comp="135" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="146"><net_src comp="132" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="96" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="83" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="96" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="83" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="109" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="168"><net_src comp="109" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="109" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="48" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="135" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="153" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="186"><net_src comp="158" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="193"><net_src comp="125" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="125" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="30" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="125" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="209"><net_src comp="132" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="36" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="206" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="38" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="40" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="223"><net_src comp="206" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="210" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="42" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="220" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="44" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="224" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="171" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="46" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="20" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="50" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="267"><net_src comp="195" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="272"><net_src comp="70" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="277"><net_src comp="248" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="280"><net_src comp="274" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="284"><net_src comp="77" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="289"><net_src comp="163" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="294"><net_src comp="163" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="299"><net_src comp="142" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="304"><net_src comp="142" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="309"><net_src comp="148" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="87" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s | {2 }
	Port: c | {2 }
 - Input state : 
	Port: cordic : theta | {1 }
	Port: cordic : cordic_phase | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln18 : 1
		j : 1
		br_ln18 : 2
		tmp_3 : 1
		zext_ln31 : 1
		cordic_phase_addr : 2
		cordic_phase_load : 3
		write_ln37 : 1
		write_ln37 : 1
	State 3
		tmp : 1
		trunc_ln20 : 1
		icmp_ln20 : 2
		icmp_ln20_1 : 2
		or_ln20 : 3
		and_ln20 : 3
		select_ln23 : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fadd   |       grp_fu_142       |    2    |   227   |   214   |
|          |       grp_fu_148       |    2    |   227   |   214   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_153       |    3    |   128   |   138   |
|   fmul   |       grp_fu_158       |    3    |   128   |   138   |
|          |       grp_fu_163       |    3    |   128   |   138   |
|----------|------------------------|---------|---------|---------|
|   fcmp   |       grp_fu_171       |    0    |    66   |    66   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln18_fu_189    |    0    |    0    |    11   |
|   icmp   |    icmp_ln20_fu_224    |    0    |    0    |    11   |
|          |   icmp_ln20_1_fu_230   |    0    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|  select  |   select_ln23_fu_248   |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|    add   |        j_fu_195        |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|    or    |     or_ln20_fu_236     |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    and   |     and_ln20_fu_242    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|   read   |  theta_read_read_fu_50 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln37_write_fu_56 |    0    |    0    |    0    |
|          | write_ln37_write_fu_63 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |    zext_ln31_fu_201    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|       tmp_fu_210       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln20_fu_220   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    13   |   904   |   1001  |
|----------|------------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|cordic_phase|    1   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    1   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|cordic_phase_addr_reg_269|    6   |
|cordic_phase_load_reg_281|   32   |
|   current_cos_0_reg_96  |   32   |
|   current_cos_reg_301   |   32   |
|   current_sin_0_reg_83  |   32   |
|   current_sin_reg_306   |   32   |
|     factor_0_reg_109    |   32   |
|      factor_reg_291     |   32   |
|       j_0_reg_121       |    6   |
|        j_reg_264        |    6   |
|       p_0_reg_132       |   32   |
|         reg_177         |   32   |
|         reg_183         |   32   |
|   select_ln23_reg_274   |   32   |
|   theta_assign_reg_296  |   32   |
|    theta_read_reg_256   |   32   |
|      tmp_5_reg_286      |   32   |
+-------------------------+--------+
|          Total          |   466  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_77   |  p0  |   2  |   6  |   12   ||    9    |
| current_sin_0_reg_83 |  p0  |   2  |  32  |   64   ||    9    |
| current_cos_0_reg_96 |  p0  |   2  |  32  |   64   ||    9    |
|   factor_0_reg_109   |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_142      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_142      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_153      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_153      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_158      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_158      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_163      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_163      |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   716  ||   9.06  ||   108   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   13   |    -   |   904  |  1001  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   108  |
|  Register |    -   |    -   |    -   |   466  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   13   |    9   |  1370  |  1109  |
+-----------+--------+--------+--------+--------+--------+
