// Seed: 3163218936
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    output wire id_2,
    input uwire id_3,
    input uwire id_4,
    output tri0 id_5,
    input tri0 id_6
    , id_14,
    input supply0 id_7,
    input supply0 id_8,
    output wand id_9,
    output supply1 id_10,
    output supply1 id_11,
    input wor id_12
);
  final begin
    id_11 = 1;
    id_11 = 1 <-> id_12;
  end
  xnor (id_2, id_7, id_0, id_12, id_4, id_14);
  module_0(
      id_14
  );
  wire id_15;
endmodule
