
vrs_cv2_ll_programming.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000003dc  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000564  08000564  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000564  08000564  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08000564  08000564  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000564  08000564  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000564  08000564  00010564  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000568  08000568  00010568  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  0800056c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000004  08000570  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000570  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000010a6  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000005ad  00000000  00000000  000210da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001d0  00000000  00000000  00021688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000188  00000000  00000000  00021858  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001317b  00000000  00000000  000219e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001a5d  00000000  00000000  00034b5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006ac5a  00000000  00000000  000365b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000a1212  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000005e4  00000000  00000000  000a1268  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800054c 	.word	0x0800054c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	0800054c 	.word	0x0800054c

080001c8 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80001d2:	687a      	ldr	r2, [r7, #4]
 80001d4:	683b      	ldr	r3, [r7, #0]
 80001d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80001da:	4a07      	ldr	r2, [pc, #28]	; (80001f8 <LL_InitTick+0x30>)
 80001dc:	3b01      	subs	r3, #1
 80001de:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80001e0:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <LL_InitTick+0x30>)
 80001e2:	2200      	movs	r2, #0
 80001e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80001e6:	4b04      	ldr	r3, [pc, #16]	; (80001f8 <LL_InitTick+0x30>)
 80001e8:	2205      	movs	r2, #5
 80001ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 80001ec:	bf00      	nop
 80001ee:	370c      	adds	r7, #12
 80001f0:	46bd      	mov	sp, r7
 80001f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001f6:	4770      	bx	lr
 80001f8:	e000e010 	.word	0xe000e010

080001fc <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	b082      	sub	sp, #8
 8000200:	af00      	add	r7, sp, #0
 8000202:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8000204:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000208:	6878      	ldr	r0, [r7, #4]
 800020a:	f7ff ffdd 	bl	80001c8 <LL_InitTick>
}
 800020e:	bf00      	nop
 8000210:	3708      	adds	r7, #8
 8000212:	46bd      	mov	sp, r7
 8000214:	bd80      	pop	{r7, pc}
	...

08000218 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8000218:	b480      	push	{r7}
 800021a:	b085      	sub	sp, #20
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8000220:	4b0f      	ldr	r3, [pc, #60]	; (8000260 <LL_mDelay+0x48>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8000226:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800022e:	d00c      	beq.n	800024a <LL_mDelay+0x32>
  {
    Delay++;
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	3301      	adds	r3, #1
 8000234:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8000236:	e008      	b.n	800024a <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8000238:	4b09      	ldr	r3, [pc, #36]	; (8000260 <LL_mDelay+0x48>)
 800023a:	681b      	ldr	r3, [r3, #0]
 800023c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000240:	2b00      	cmp	r3, #0
 8000242:	d002      	beq.n	800024a <LL_mDelay+0x32>
    {
      Delay--;
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	3b01      	subs	r3, #1
 8000248:	607b      	str	r3, [r7, #4]
  while (Delay)
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	2b00      	cmp	r3, #0
 800024e:	d1f3      	bne.n	8000238 <LL_mDelay+0x20>
    }
  }
}
 8000250:	bf00      	nop
 8000252:	bf00      	nop
 8000254:	3714      	adds	r7, #20
 8000256:	46bd      	mov	sp, r7
 8000258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800025c:	4770      	bx	lr
 800025e:	bf00      	nop
 8000260:	e000e010 	.word	0xe000e010

08000264 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8000264:	b480      	push	{r7}
 8000266:	b083      	sub	sp, #12
 8000268:	af00      	add	r7, sp, #0
 800026a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 800026c:	4a04      	ldr	r2, [pc, #16]	; (8000280 <LL_SetSystemCoreClock+0x1c>)
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	6013      	str	r3, [r2, #0]
}
 8000272:	bf00      	nop
 8000274:	370c      	adds	r7, #12
 8000276:	46bd      	mov	sp, r7
 8000278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop
 8000280:	20000000 	.word	0x20000000

08000284 <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 8000284:	b480      	push	{r7}
 8000286:	b083      	sub	sp, #12
 8000288:	af00      	add	r7, sp, #0
 800028a:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	2b04      	cmp	r3, #4
 8000290:	d106      	bne.n	80002a0 <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8000292:	4b09      	ldr	r3, [pc, #36]	; (80002b8 <LL_SYSTICK_SetClkSource+0x34>)
 8000294:	681b      	ldr	r3, [r3, #0]
 8000296:	4a08      	ldr	r2, [pc, #32]	; (80002b8 <LL_SYSTICK_SetClkSource+0x34>)
 8000298:	f043 0304 	orr.w	r3, r3, #4
 800029c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 800029e:	e005      	b.n	80002ac <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 80002a0:	4b05      	ldr	r3, [pc, #20]	; (80002b8 <LL_SYSTICK_SetClkSource+0x34>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	4a04      	ldr	r2, [pc, #16]	; (80002b8 <LL_SYSTICK_SetClkSource+0x34>)
 80002a6:	f023 0304 	bic.w	r3, r3, #4
 80002aa:	6013      	str	r3, [r2, #0]
}
 80002ac:	bf00      	nop
 80002ae:	370c      	adds	r7, #12
 80002b0:	46bd      	mov	sp, r7
 80002b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b6:	4770      	bx	lr
 80002b8:	e000e010 	.word	0xe000e010

080002bc <main>:
/* Includes ------------------------------------------------------------------*/
#include "main.h"
#include "assignment.h"

int main(void)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	af00      	add	r7, sp, #0
   *  DO NOT WRITE TO THE WHOLE REGISTER!!!
   *  Write to the bits, that are meant for change.
   */
   
  //Systick init
  LL_Init1msTick(8000000);
 80002c0:	4836      	ldr	r0, [pc, #216]	; (800039c <main+0xe0>)
 80002c2:	f7ff ff9b 	bl	80001fc <LL_Init1msTick>
  LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 80002c6:	2004      	movs	r0, #4
 80002c8:	f7ff ffdc 	bl	8000284 <LL_SYSTICK_SetClkSource>
  LL_SetSystemCoreClock(8000000);	
 80002cc:	4833      	ldr	r0, [pc, #204]	; (800039c <main+0xe0>)
 80002ce:	f7ff ffc9 	bl	8000264 <LL_SetSystemCoreClock>


  /* Enable clock for GPIO port A*/

	//type your code for GPIOA clock enable here:
  *((volatile uint32_t *) (uint32_t)(0x40021000 + 0x00000014U)) |= (uint32_t)(1 << 17);
 80002d2:	4b33      	ldr	r3, [pc, #204]	; (80003a0 <main+0xe4>)
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	4a32      	ldr	r2, [pc, #200]	; (80003a0 <main+0xe4>)
 80002d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80002dc:	6013      	str	r3, [r2, #0]

  /* GPIOA pin 3 and 4 setup */

	//type your code for GPIOA pins setup here:

  *((volatile uint32_t *)GPIOA_BASE_ADDR) &= ~(uint32_t)(0x3 << 8);
 80002de:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80002e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80002ec:	6013      	str	r3, [r2, #0]

  *((volatile uint32_t *)GPIOA_BASE_ADDR) |= (uint32_t)(1 << 8); //output mode
 80002ee:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80002f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80002fc:	6013      	str	r3, [r2, #0]

  *((volatile uint32_t *)GPIOA_BASE_ADDR) &= ~(uint32_t)(0x3 << 6);
 80002fe:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000302:	681b      	ldr	r3, [r3, #0]
 8000304:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000308:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800030c:	6013      	str	r3, [r2, #0]

  /*GPIO OTYPER register*/
   //*((volatile uint32_t *)((uint32_t)(0x48000000 + 0x04U))) &= ~(1 << 4);
   GPIOA_OTYPER_REG &= ~(1 << 4);
 800030e:	4b25      	ldr	r3, [pc, #148]	; (80003a4 <main+0xe8>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	4a24      	ldr	r2, [pc, #144]	; (80003a4 <main+0xe8>)
 8000314:	f023 0310 	bic.w	r3, r3, #16
 8000318:	6013      	str	r3, [r2, #0]
   /*GPIO OSPEEDR register*/
   //Set Low speed for GPIOA pin 3
   GPIOA_OSPEEDER_REG &= ~(0x3 << 8);
 800031a:	4b23      	ldr	r3, [pc, #140]	; (80003a8 <main+0xec>)
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	4a22      	ldr	r2, [pc, #136]	; (80003a8 <main+0xec>)
 8000320:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000324:	6013      	str	r3, [r2, #0]

   /*GPIO PUPDR register, reset*/
   GPIOA_PUPDR_REG &= ~(0x3 << 6);
 8000326:	4b21      	ldr	r3, [pc, #132]	; (80003ac <main+0xf0>)
 8000328:	681b      	ldr	r3, [r3, #0]
 800032a:	4a20      	ldr	r2, [pc, #128]	; (80003ac <main+0xf0>)
 800032c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8000330:	6013      	str	r3, [r2, #0]

   GPIOA_PUPDR_REG |= (1 << 6);
 8000332:	4b1e      	ldr	r3, [pc, #120]	; (80003ac <main+0xf0>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	4a1d      	ldr	r2, [pc, #116]	; (80003ac <main+0xf0>)
 8000338:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800033c:	6013      	str	r3, [r2, #0]



  while (1)
  {
	  if(BUTTON_GET_STATE)
 800033e:	4b1c      	ldr	r3, [pc, #112]	; (80003b0 <main+0xf4>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	f003 0308 	and.w	r3, r3, #8
 8000346:	2b00      	cmp	r3, #0
 8000348:	d112      	bne.n	8000370 <main+0xb4>
	  {
		  // 0.25s delay
		  LL_mDelay(250);
 800034a:	20fa      	movs	r0, #250	; 0xfa
 800034c:	f7ff ff64 	bl	8000218 <LL_mDelay>
		  LED_ON;
 8000350:	4b18      	ldr	r3, [pc, #96]	; (80003b4 <main+0xf8>)
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	4a17      	ldr	r2, [pc, #92]	; (80003b4 <main+0xf8>)
 8000356:	f043 0310 	orr.w	r3, r3, #16
 800035a:	6013      	str	r3, [r2, #0]

		  // 0.25s delay
		  LL_mDelay(250);
 800035c:	20fa      	movs	r0, #250	; 0xfa
 800035e:	f7ff ff5b 	bl	8000218 <LL_mDelay>
		  LED_OFF;
 8000362:	4b15      	ldr	r3, [pc, #84]	; (80003b8 <main+0xfc>)
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	4a14      	ldr	r2, [pc, #80]	; (80003b8 <main+0xfc>)
 8000368:	f043 0310 	orr.w	r3, r3, #16
 800036c:	6013      	str	r3, [r2, #0]
 800036e:	e7e6      	b.n	800033e <main+0x82>

	  }
	  else
	  {
		  // 1s delay
		  LL_mDelay(1000);
 8000370:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000374:	f7ff ff50 	bl	8000218 <LL_mDelay>
		  LED_ON;
 8000378:	4b0e      	ldr	r3, [pc, #56]	; (80003b4 <main+0xf8>)
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	4a0d      	ldr	r2, [pc, #52]	; (80003b4 <main+0xf8>)
 800037e:	f043 0310 	orr.w	r3, r3, #16
 8000382:	6013      	str	r3, [r2, #0]

		  // 1s delay
		  LL_mDelay(1000);
 8000384:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000388:	f7ff ff46 	bl	8000218 <LL_mDelay>
		  LED_OFF;
 800038c:	4b0a      	ldr	r3, [pc, #40]	; (80003b8 <main+0xfc>)
 800038e:	681b      	ldr	r3, [r3, #0]
 8000390:	4a09      	ldr	r2, [pc, #36]	; (80003b8 <main+0xfc>)
 8000392:	f043 0310 	orr.w	r3, r3, #16
 8000396:	6013      	str	r3, [r2, #0]
	  if(BUTTON_GET_STATE)
 8000398:	e7d1      	b.n	800033e <main+0x82>
 800039a:	bf00      	nop
 800039c:	007a1200 	.word	0x007a1200
 80003a0:	40021014 	.word	0x40021014
 80003a4:	48000004 	.word	0x48000004
 80003a8:	48000008 	.word	0x48000008
 80003ac:	4800000c 	.word	0x4800000c
 80003b0:	48000010 	.word	0x48000010
 80003b4:	48000018 	.word	0x48000018
 80003b8:	48000028 	.word	0x48000028

080003bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80003c0:	bf00      	nop
 80003c2:	46bd      	mov	sp, r7
 80003c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c8:	4770      	bx	lr

080003ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003ca:	b480      	push	{r7}
 80003cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003ce:	e7fe      	b.n	80003ce <HardFault_Handler+0x4>

080003d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003d0:	b480      	push	{r7}
 80003d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003d4:	e7fe      	b.n	80003d4 <MemManage_Handler+0x4>

080003d6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003d6:	b480      	push	{r7}
 80003d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003da:	e7fe      	b.n	80003da <BusFault_Handler+0x4>

080003dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003dc:	b480      	push	{r7}
 80003de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003e0:	e7fe      	b.n	80003e0 <UsageFault_Handler+0x4>

080003e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003e2:	b480      	push	{r7}
 80003e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003e6:	bf00      	nop
 80003e8:	46bd      	mov	sp, r7
 80003ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ee:	4770      	bx	lr

080003f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003f0:	b480      	push	{r7}
 80003f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003f4:	bf00      	nop
 80003f6:	46bd      	mov	sp, r7
 80003f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003fc:	4770      	bx	lr

080003fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003fe:	b480      	push	{r7}
 8000400:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000402:	bf00      	nop
 8000404:	46bd      	mov	sp, r7
 8000406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040a:	4770      	bx	lr

0800040c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800040c:	b480      	push	{r7}
 800040e:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */
  
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000410:	bf00      	nop
 8000412:	46bd      	mov	sp, r7
 8000414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000418:	4770      	bx	lr
	...

0800041c <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800041c:	b480      	push	{r7}
 800041e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000420:	4b1f      	ldr	r3, [pc, #124]	; (80004a0 <SystemInit+0x84>)
 8000422:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000426:	4a1e      	ldr	r2, [pc, #120]	; (80004a0 <SystemInit+0x84>)
 8000428:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800042c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000430:	4b1c      	ldr	r3, [pc, #112]	; (80004a4 <SystemInit+0x88>)
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	4a1b      	ldr	r2, [pc, #108]	; (80004a4 <SystemInit+0x88>)
 8000436:	f043 0301 	orr.w	r3, r3, #1
 800043a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 800043c:	4b19      	ldr	r3, [pc, #100]	; (80004a4 <SystemInit+0x88>)
 800043e:	685a      	ldr	r2, [r3, #4]
 8000440:	4918      	ldr	r1, [pc, #96]	; (80004a4 <SystemInit+0x88>)
 8000442:	4b19      	ldr	r3, [pc, #100]	; (80004a8 <SystemInit+0x8c>)
 8000444:	4013      	ands	r3, r2
 8000446:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000448:	4b16      	ldr	r3, [pc, #88]	; (80004a4 <SystemInit+0x88>)
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	4a15      	ldr	r2, [pc, #84]	; (80004a4 <SystemInit+0x88>)
 800044e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000452:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000456:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000458:	4b12      	ldr	r3, [pc, #72]	; (80004a4 <SystemInit+0x88>)
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	4a11      	ldr	r2, [pc, #68]	; (80004a4 <SystemInit+0x88>)
 800045e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000462:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000464:	4b0f      	ldr	r3, [pc, #60]	; (80004a4 <SystemInit+0x88>)
 8000466:	685b      	ldr	r3, [r3, #4]
 8000468:	4a0e      	ldr	r2, [pc, #56]	; (80004a4 <SystemInit+0x88>)
 800046a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800046e:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8000470:	4b0c      	ldr	r3, [pc, #48]	; (80004a4 <SystemInit+0x88>)
 8000472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000474:	4a0b      	ldr	r2, [pc, #44]	; (80004a4 <SystemInit+0x88>)
 8000476:	f023 030f 	bic.w	r3, r3, #15
 800047a:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 800047c:	4b09      	ldr	r3, [pc, #36]	; (80004a4 <SystemInit+0x88>)
 800047e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000480:	4908      	ldr	r1, [pc, #32]	; (80004a4 <SystemInit+0x88>)
 8000482:	4b0a      	ldr	r3, [pc, #40]	; (80004ac <SystemInit+0x90>)
 8000484:	4013      	ands	r3, r2
 8000486:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8000488:	4b06      	ldr	r3, [pc, #24]	; (80004a4 <SystemInit+0x88>)
 800048a:	2200      	movs	r2, #0
 800048c:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800048e:	4b04      	ldr	r3, [pc, #16]	; (80004a0 <SystemInit+0x84>)
 8000490:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000494:	609a      	str	r2, [r3, #8]
#endif
}
 8000496:	bf00      	nop
 8000498:	46bd      	mov	sp, r7
 800049a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800049e:	4770      	bx	lr
 80004a0:	e000ed00 	.word	0xe000ed00
 80004a4:	40021000 	.word	0x40021000
 80004a8:	f87fc00c 	.word	0xf87fc00c
 80004ac:	ff00fccc 	.word	0xff00fccc

080004b0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80004b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80004e8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80004b4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80004b6:	e003      	b.n	80004c0 <LoopCopyDataInit>

080004b8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80004b8:	4b0c      	ldr	r3, [pc, #48]	; (80004ec <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80004ba:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80004bc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80004be:	3104      	adds	r1, #4

080004c0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80004c0:	480b      	ldr	r0, [pc, #44]	; (80004f0 <LoopForever+0xa>)
	ldr	r3, =_edata
 80004c2:	4b0c      	ldr	r3, [pc, #48]	; (80004f4 <LoopForever+0xe>)
	adds	r2, r0, r1
 80004c4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80004c6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80004c8:	d3f6      	bcc.n	80004b8 <CopyDataInit>
	ldr	r2, =_sbss
 80004ca:	4a0b      	ldr	r2, [pc, #44]	; (80004f8 <LoopForever+0x12>)
	b	LoopFillZerobss
 80004cc:	e002      	b.n	80004d4 <LoopFillZerobss>

080004ce <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80004ce:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80004d0:	f842 3b04 	str.w	r3, [r2], #4

080004d4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80004d4:	4b09      	ldr	r3, [pc, #36]	; (80004fc <LoopForever+0x16>)
	cmp	r2, r3
 80004d6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80004d8:	d3f9      	bcc.n	80004ce <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80004da:	f7ff ff9f 	bl	800041c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80004de:	f000 f811 	bl	8000504 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80004e2:	f7ff feeb 	bl	80002bc <main>

080004e6 <LoopForever>:

LoopForever:
    b LoopForever
 80004e6:	e7fe      	b.n	80004e6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80004e8:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 80004ec:	0800056c 	.word	0x0800056c
	ldr	r0, =_sdata
 80004f0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80004f4:	20000004 	.word	0x20000004
	ldr	r2, =_sbss
 80004f8:	20000004 	.word	0x20000004
	ldr	r3, = _ebss
 80004fc:	20000020 	.word	0x20000020

08000500 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000500:	e7fe      	b.n	8000500 <ADC1_2_IRQHandler>
	...

08000504 <__libc_init_array>:
 8000504:	b570      	push	{r4, r5, r6, lr}
 8000506:	4d0d      	ldr	r5, [pc, #52]	; (800053c <__libc_init_array+0x38>)
 8000508:	4c0d      	ldr	r4, [pc, #52]	; (8000540 <__libc_init_array+0x3c>)
 800050a:	1b64      	subs	r4, r4, r5
 800050c:	10a4      	asrs	r4, r4, #2
 800050e:	2600      	movs	r6, #0
 8000510:	42a6      	cmp	r6, r4
 8000512:	d109      	bne.n	8000528 <__libc_init_array+0x24>
 8000514:	4d0b      	ldr	r5, [pc, #44]	; (8000544 <__libc_init_array+0x40>)
 8000516:	4c0c      	ldr	r4, [pc, #48]	; (8000548 <__libc_init_array+0x44>)
 8000518:	f000 f818 	bl	800054c <_init>
 800051c:	1b64      	subs	r4, r4, r5
 800051e:	10a4      	asrs	r4, r4, #2
 8000520:	2600      	movs	r6, #0
 8000522:	42a6      	cmp	r6, r4
 8000524:	d105      	bne.n	8000532 <__libc_init_array+0x2e>
 8000526:	bd70      	pop	{r4, r5, r6, pc}
 8000528:	f855 3b04 	ldr.w	r3, [r5], #4
 800052c:	4798      	blx	r3
 800052e:	3601      	adds	r6, #1
 8000530:	e7ee      	b.n	8000510 <__libc_init_array+0xc>
 8000532:	f855 3b04 	ldr.w	r3, [r5], #4
 8000536:	4798      	blx	r3
 8000538:	3601      	adds	r6, #1
 800053a:	e7f2      	b.n	8000522 <__libc_init_array+0x1e>
 800053c:	08000564 	.word	0x08000564
 8000540:	08000564 	.word	0x08000564
 8000544:	08000564 	.word	0x08000564
 8000548:	08000568 	.word	0x08000568

0800054c <_init>:
 800054c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800054e:	bf00      	nop
 8000550:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000552:	bc08      	pop	{r3}
 8000554:	469e      	mov	lr, r3
 8000556:	4770      	bx	lr

08000558 <_fini>:
 8000558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800055a:	bf00      	nop
 800055c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800055e:	bc08      	pop	{r3}
 8000560:	469e      	mov	lr, r3
 8000562:	4770      	bx	lr
