// Seed: 924091879
module module_0 (
    input wor id_0
);
  supply1 id_2, id_3 = 1;
  wire id_4;
  wor id_5 = id_5, id_6;
  always $display(id_6);
  assign id_6 = 1;
  wire id_7;
endmodule
module module_1 (
    input uwire id_0,
    output logic id_1,
    input tri1 id_2,
    input wand id_3,
    input supply1 id_4,
    output tri1 id_5,
    inout uwire id_6,
    input tri0 id_7
);
  always begin
    id_5 = id_7;
  end
  string id_9 = "";
  tri1   id_10 = 1;
  wire   id_11;
  wire   id_12;
  wire   id_13;
  reg id_14, id_15;
  module_0(
      id_7
  );
  initial begin
    id_1  <= 1;
    id_15 <= 1'b0;
  end
  wire id_16;
  wire id_17, id_18;
  wire id_19;
endmodule
