/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(output)
	(rect 1608 712 1784 728)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "value[2..0]" (rect 90 0 143 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 1432 688 1464 720)
	(text "GND" (rect 3 6 24 16)(font "Arial" (font_size 6)))
	(text "inst" (rect 12 -1 29 11)(font "Arial" )(invisible))
	(port
		(pt 16 32)
		(output)
		(text "1" (rect 18 0 23 12)(font "Courier New" (bold))(invisible))
		(text "1" (rect 9 20 14 32)(font "Courier New" (bold))(invisible))
		(line (pt 16 24)(pt 16 32))
	)
	(drawing
		(line (pt 24 24)(pt 16 16))
		(line (pt 16 16)(pt 8 24))
		(line (pt 24 24)(pt 8 24))
	)
	(rotate180)
)
(symbol
	(rect 1424 832 1456 848)
	(text "VCC" (rect 5 6 25 16)(font "Arial" (font_size 6)))
	(text "inst1" (rect 7 -6 29 11)(font "Intel Clear" )(invisible))
	(port
		(pt 16 0)
		(output)
		(text "1" (rect 19 7 24 19)(font "Courier New" (bold))(invisible))
		(text "1" (rect 8 -3 13 9)(font "Courier New" (bold))(invisible))
		(line (pt 16 0)(pt 16 8))
	)
	(drawing
		(line (pt 24 8)(pt 8 8))
	)
	(rotate180)
)
(connector
	(text "value[2..0]" (rect 1530 704 1580 721)(font "Intel Clear" ))
	(pt 1520 720)
	(pt 1608 720)
	(bus)
)
(connector
	(text "value[0]" (rect 1458 720 1498 737)(font "Intel Clear" ))
	(pt 1440 736)
	(pt 1520 736)
)
(connector
	(pt 1520 720)
	(pt 1520 736)
	(bus)
)
(connector
	(pt 1440 736)
	(pt 1440 752)
)
(connector
	(pt 1440 752)
	(pt 1440 832)
)
(connector
	(text "value[1]" (rect 1458 736 1498 753)(font "Intel Clear" ))
	(pt 1440 752)
	(pt 1520 752)
)
(connector
	(pt 1520 736)
	(pt 1520 752)
	(bus)
)
(connector
	(text "value[2]" (rect 1458 752 1498 769)(font "Intel Clear" ))
	(pt 1448 768)
	(pt 1520 768)
)
(connector
	(pt 1520 752)
	(pt 1520 768)
	(bus)
)
(connector
	(pt 1520 768)
	(pt 1520 832)
	(bus)
)
(connector
	(pt 1448 720)
	(pt 1448 768)
)
(junction (pt 1520 752))
(junction (pt 1520 768))
(junction (pt 1520 736))
(junction (pt 1440 752))
