/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* MISO_NC */
#define MISO_NC__0__INTTYPE CYREG_PICU1_INTTYPE7
#define MISO_NC__0__MASK 0x80u
#define MISO_NC__0__PC CYREG_PRT1_PC7
#define MISO_NC__0__PORT 1u
#define MISO_NC__0__SHIFT 7u
#define MISO_NC__AG CYREG_PRT1_AG
#define MISO_NC__AMUX CYREG_PRT1_AMUX
#define MISO_NC__BIE CYREG_PRT1_BIE
#define MISO_NC__BIT_MASK CYREG_PRT1_BIT_MASK
#define MISO_NC__BYP CYREG_PRT1_BYP
#define MISO_NC__CTL CYREG_PRT1_CTL
#define MISO_NC__DM0 CYREG_PRT1_DM0
#define MISO_NC__DM1 CYREG_PRT1_DM1
#define MISO_NC__DM2 CYREG_PRT1_DM2
#define MISO_NC__DR CYREG_PRT1_DR
#define MISO_NC__INP_DIS CYREG_PRT1_INP_DIS
#define MISO_NC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define MISO_NC__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define MISO_NC__LCD_EN CYREG_PRT1_LCD_EN
#define MISO_NC__MASK 0x80u
#define MISO_NC__PORT 1u
#define MISO_NC__PRT CYREG_PRT1_PRT
#define MISO_NC__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define MISO_NC__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define MISO_NC__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define MISO_NC__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define MISO_NC__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define MISO_NC__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define MISO_NC__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define MISO_NC__PS CYREG_PRT1_PS
#define MISO_NC__SHIFT 7u
#define MISO_NC__SLW CYREG_PRT1_SLW

/* DebugPin */
#define DebugPin__0__INTTYPE CYREG_PICU2_INTTYPE5
#define DebugPin__0__MASK 0x20u
#define DebugPin__0__PC CYREG_PRT2_PC5
#define DebugPin__0__PORT 2u
#define DebugPin__0__SHIFT 5u
#define DebugPin__AG CYREG_PRT2_AG
#define DebugPin__AMUX CYREG_PRT2_AMUX
#define DebugPin__BIE CYREG_PRT2_BIE
#define DebugPin__BIT_MASK CYREG_PRT2_BIT_MASK
#define DebugPin__BYP CYREG_PRT2_BYP
#define DebugPin__CTL CYREG_PRT2_CTL
#define DebugPin__DM0 CYREG_PRT2_DM0
#define DebugPin__DM1 CYREG_PRT2_DM1
#define DebugPin__DM2 CYREG_PRT2_DM2
#define DebugPin__DR CYREG_PRT2_DR
#define DebugPin__INP_DIS CYREG_PRT2_INP_DIS
#define DebugPin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DebugPin__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DebugPin__LCD_EN CYREG_PRT2_LCD_EN
#define DebugPin__MASK 0x20u
#define DebugPin__PORT 2u
#define DebugPin__PRT CYREG_PRT2_PRT
#define DebugPin__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DebugPin__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DebugPin__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DebugPin__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DebugPin__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DebugPin__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DebugPin__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DebugPin__PS CYREG_PRT2_PS
#define DebugPin__SHIFT 5u
#define DebugPin__SLW CYREG_PRT2_SLW

/* SPI_MOSI */
#define SPI_MOSI__0__INTTYPE CYREG_PICU2_INTTYPE4
#define SPI_MOSI__0__MASK 0x10u
#define SPI_MOSI__0__PC CYREG_PRT2_PC4
#define SPI_MOSI__0__PORT 2u
#define SPI_MOSI__0__SHIFT 4u
#define SPI_MOSI__AG CYREG_PRT2_AG
#define SPI_MOSI__AMUX CYREG_PRT2_AMUX
#define SPI_MOSI__BIE CYREG_PRT2_BIE
#define SPI_MOSI__BIT_MASK CYREG_PRT2_BIT_MASK
#define SPI_MOSI__BYP CYREG_PRT2_BYP
#define SPI_MOSI__CTL CYREG_PRT2_CTL
#define SPI_MOSI__DM0 CYREG_PRT2_DM0
#define SPI_MOSI__DM1 CYREG_PRT2_DM1
#define SPI_MOSI__DM2 CYREG_PRT2_DM2
#define SPI_MOSI__DR CYREG_PRT2_DR
#define SPI_MOSI__INP_DIS CYREG_PRT2_INP_DIS
#define SPI_MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SPI_MOSI__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SPI_MOSI__LCD_EN CYREG_PRT2_LCD_EN
#define SPI_MOSI__MASK 0x10u
#define SPI_MOSI__PORT 2u
#define SPI_MOSI__PRT CYREG_PRT2_PRT
#define SPI_MOSI__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SPI_MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SPI_MOSI__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SPI_MOSI__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SPI_MOSI__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SPI_MOSI__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SPI_MOSI__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SPI_MOSI__PS CYREG_PRT2_PS
#define SPI_MOSI__SHIFT 4u
#define SPI_MOSI__SLW CYREG_PRT2_SLW

/* SPI_SCLK */
#define SPI_SCLK__0__INTTYPE CYREG_PICU2_INTTYPE3
#define SPI_SCLK__0__MASK 0x08u
#define SPI_SCLK__0__PC CYREG_PRT2_PC3
#define SPI_SCLK__0__PORT 2u
#define SPI_SCLK__0__SHIFT 3u
#define SPI_SCLK__AG CYREG_PRT2_AG
#define SPI_SCLK__AMUX CYREG_PRT2_AMUX
#define SPI_SCLK__BIE CYREG_PRT2_BIE
#define SPI_SCLK__BIT_MASK CYREG_PRT2_BIT_MASK
#define SPI_SCLK__BYP CYREG_PRT2_BYP
#define SPI_SCLK__CTL CYREG_PRT2_CTL
#define SPI_SCLK__DM0 CYREG_PRT2_DM0
#define SPI_SCLK__DM1 CYREG_PRT2_DM1
#define SPI_SCLK__DM2 CYREG_PRT2_DM2
#define SPI_SCLK__DR CYREG_PRT2_DR
#define SPI_SCLK__INP_DIS CYREG_PRT2_INP_DIS
#define SPI_SCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SPI_SCLK__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SPI_SCLK__LCD_EN CYREG_PRT2_LCD_EN
#define SPI_SCLK__MASK 0x08u
#define SPI_SCLK__PORT 2u
#define SPI_SCLK__PRT CYREG_PRT2_PRT
#define SPI_SCLK__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SPI_SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SPI_SCLK__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SPI_SCLK__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SPI_SCLK__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SPI_SCLK__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SPI_SCLK__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SPI_SCLK__PS CYREG_PRT2_PS
#define SPI_SCLK__SHIFT 3u
#define SPI_SCLK__SLW CYREG_PRT2_SLW

/* Display_CS */
#define Display_CS__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Display_CS__0__MASK 0x04u
#define Display_CS__0__PC CYREG_PRT2_PC2
#define Display_CS__0__PORT 2u
#define Display_CS__0__SHIFT 2u
#define Display_CS__AG CYREG_PRT2_AG
#define Display_CS__AMUX CYREG_PRT2_AMUX
#define Display_CS__BIE CYREG_PRT2_BIE
#define Display_CS__BIT_MASK CYREG_PRT2_BIT_MASK
#define Display_CS__BYP CYREG_PRT2_BYP
#define Display_CS__CTL CYREG_PRT2_CTL
#define Display_CS__DM0 CYREG_PRT2_DM0
#define Display_CS__DM1 CYREG_PRT2_DM1
#define Display_CS__DM2 CYREG_PRT2_DM2
#define Display_CS__DR CYREG_PRT2_DR
#define Display_CS__INP_DIS CYREG_PRT2_INP_DIS
#define Display_CS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Display_CS__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Display_CS__LCD_EN CYREG_PRT2_LCD_EN
#define Display_CS__MASK 0x04u
#define Display_CS__PORT 2u
#define Display_CS__PRT CYREG_PRT2_PRT
#define Display_CS__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Display_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Display_CS__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Display_CS__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Display_CS__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Display_CS__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Display_CS__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Display_CS__PS CYREG_PRT2_PS
#define Display_CS__SHIFT 2u
#define Display_CS__SLW CYREG_PRT2_SLW

/* Display_DC */
#define Display_DC__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Display_DC__0__MASK 0x02u
#define Display_DC__0__PC CYREG_PRT2_PC1
#define Display_DC__0__PORT 2u
#define Display_DC__0__SHIFT 1u
#define Display_DC__AG CYREG_PRT2_AG
#define Display_DC__AMUX CYREG_PRT2_AMUX
#define Display_DC__BIE CYREG_PRT2_BIE
#define Display_DC__BIT_MASK CYREG_PRT2_BIT_MASK
#define Display_DC__BYP CYREG_PRT2_BYP
#define Display_DC__CTL CYREG_PRT2_CTL
#define Display_DC__DM0 CYREG_PRT2_DM0
#define Display_DC__DM1 CYREG_PRT2_DM1
#define Display_DC__DM2 CYREG_PRT2_DM2
#define Display_DC__DR CYREG_PRT2_DR
#define Display_DC__INP_DIS CYREG_PRT2_INP_DIS
#define Display_DC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Display_DC__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Display_DC__LCD_EN CYREG_PRT2_LCD_EN
#define Display_DC__MASK 0x02u
#define Display_DC__PORT 2u
#define Display_DC__PRT CYREG_PRT2_PRT
#define Display_DC__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Display_DC__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Display_DC__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Display_DC__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Display_DC__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Display_DC__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Display_DC__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Display_DC__PS CYREG_PRT2_PS
#define Display_DC__SHIFT 1u
#define Display_DC__SLW CYREG_PRT2_SLW

/* SPI_Module */
#define SPI_Module_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define SPI_Module_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define SPI_Module_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define SPI_Module_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define SPI_Module_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define SPI_Module_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define SPI_Module_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define SPI_Module_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define SPI_Module_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define SPI_Module_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define SPI_Module_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB10_CTL
#define SPI_Module_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define SPI_Module_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB10_CTL
#define SPI_Module_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define SPI_Module_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define SPI_Module_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define SPI_Module_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB10_MSK
#define SPI_Module_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define SPI_Module_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define SPI_Module_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB10_MSK
#define SPI_Module_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define SPI_Module_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define SPI_Module_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define SPI_Module_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define SPI_Module_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define SPI_Module_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB10_ST
#define SPI_Module_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define SPI_Module_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define SPI_Module_BSPIM_RxStsReg__4__MASK 0x10u
#define SPI_Module_BSPIM_RxStsReg__4__POS 4
#define SPI_Module_BSPIM_RxStsReg__5__MASK 0x20u
#define SPI_Module_BSPIM_RxStsReg__5__POS 5
#define SPI_Module_BSPIM_RxStsReg__6__MASK 0x40u
#define SPI_Module_BSPIM_RxStsReg__6__POS 6
#define SPI_Module_BSPIM_RxStsReg__MASK 0x70u
#define SPI_Module_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB13_MSK
#define SPI_Module_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define SPI_Module_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB13_ST
#define SPI_Module_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define SPI_Module_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define SPI_Module_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define SPI_Module_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define SPI_Module_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define SPI_Module_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define SPI_Module_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define SPI_Module_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define SPI_Module_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB10_A0
#define SPI_Module_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB10_A1
#define SPI_Module_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define SPI_Module_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB10_D0
#define SPI_Module_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB10_D1
#define SPI_Module_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define SPI_Module_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define SPI_Module_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB10_F0
#define SPI_Module_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB10_F1
#define SPI_Module_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define SPI_Module_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define SPI_Module_BSPIM_TxStsReg__0__MASK 0x01u
#define SPI_Module_BSPIM_TxStsReg__0__POS 0
#define SPI_Module_BSPIM_TxStsReg__1__MASK 0x02u
#define SPI_Module_BSPIM_TxStsReg__1__POS 1
#define SPI_Module_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define SPI_Module_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define SPI_Module_BSPIM_TxStsReg__2__MASK 0x04u
#define SPI_Module_BSPIM_TxStsReg__2__POS 2
#define SPI_Module_BSPIM_TxStsReg__3__MASK 0x08u
#define SPI_Module_BSPIM_TxStsReg__3__POS 3
#define SPI_Module_BSPIM_TxStsReg__4__MASK 0x10u
#define SPI_Module_BSPIM_TxStsReg__4__POS 4
#define SPI_Module_BSPIM_TxStsReg__MASK 0x1Fu
#define SPI_Module_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB09_MSK
#define SPI_Module_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define SPI_Module_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB09_ST

/* o_DebugLed */
#define o_DebugLed__0__INTTYPE CYREG_PICU0_INTTYPE0
#define o_DebugLed__0__MASK 0x01u
#define o_DebugLed__0__PC CYREG_PRT0_PC0
#define o_DebugLed__0__PORT 0u
#define o_DebugLed__0__SHIFT 0u
#define o_DebugLed__1__INTTYPE CYREG_PICU0_INTTYPE1
#define o_DebugLed__1__MASK 0x02u
#define o_DebugLed__1__PC CYREG_PRT0_PC1
#define o_DebugLed__1__PORT 0u
#define o_DebugLed__1__SHIFT 1u
#define o_DebugLed__2__INTTYPE CYREG_PICU0_INTTYPE2
#define o_DebugLed__2__MASK 0x04u
#define o_DebugLed__2__PC CYREG_PRT0_PC2
#define o_DebugLed__2__PORT 0u
#define o_DebugLed__2__SHIFT 2u
#define o_DebugLed__AG CYREG_PRT0_AG
#define o_DebugLed__AMUX CYREG_PRT0_AMUX
#define o_DebugLed__BIE CYREG_PRT0_BIE
#define o_DebugLed__BIT_MASK CYREG_PRT0_BIT_MASK
#define o_DebugLed__Blu__INTTYPE CYREG_PICU0_INTTYPE1
#define o_DebugLed__Blu__MASK 0x02u
#define o_DebugLed__Blu__PC CYREG_PRT0_PC1
#define o_DebugLed__Blu__PORT 0u
#define o_DebugLed__Blu__SHIFT 1u
#define o_DebugLed__BYP CYREG_PRT0_BYP
#define o_DebugLed__CTL CYREG_PRT0_CTL
#define o_DebugLed__DM0 CYREG_PRT0_DM0
#define o_DebugLed__DM1 CYREG_PRT0_DM1
#define o_DebugLed__DM2 CYREG_PRT0_DM2
#define o_DebugLed__DR CYREG_PRT0_DR
#define o_DebugLed__Grn__INTTYPE CYREG_PICU0_INTTYPE2
#define o_DebugLed__Grn__MASK 0x04u
#define o_DebugLed__Grn__PC CYREG_PRT0_PC2
#define o_DebugLed__Grn__PORT 0u
#define o_DebugLed__Grn__SHIFT 2u
#define o_DebugLed__INP_DIS CYREG_PRT0_INP_DIS
#define o_DebugLed__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define o_DebugLed__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define o_DebugLed__LCD_EN CYREG_PRT0_LCD_EN
#define o_DebugLed__MASK 0x07u
#define o_DebugLed__PORT 0u
#define o_DebugLed__PRT CYREG_PRT0_PRT
#define o_DebugLed__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define o_DebugLed__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define o_DebugLed__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define o_DebugLed__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define o_DebugLed__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define o_DebugLed__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define o_DebugLed__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define o_DebugLed__PS CYREG_PRT0_PS
#define o_DebugLed__Red__INTTYPE CYREG_PICU0_INTTYPE0
#define o_DebugLed__Red__MASK 0x01u
#define o_DebugLed__Red__PC CYREG_PRT0_PC0
#define o_DebugLed__Red__PORT 0u
#define o_DebugLed__Red__SHIFT 0u
#define o_DebugLed__SHIFT 0u
#define o_DebugLed__SLW CYREG_PRT0_SLW

/* Display_RST */
#define Display_RST__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Display_RST__0__MASK 0x01u
#define Display_RST__0__PC CYREG_PRT2_PC0
#define Display_RST__0__PORT 2u
#define Display_RST__0__SHIFT 0u
#define Display_RST__AG CYREG_PRT2_AG
#define Display_RST__AMUX CYREG_PRT2_AMUX
#define Display_RST__BIE CYREG_PRT2_BIE
#define Display_RST__BIT_MASK CYREG_PRT2_BIT_MASK
#define Display_RST__BYP CYREG_PRT2_BYP
#define Display_RST__CTL CYREG_PRT2_CTL
#define Display_RST__DM0 CYREG_PRT2_DM0
#define Display_RST__DM1 CYREG_PRT2_DM1
#define Display_RST__DM2 CYREG_PRT2_DM2
#define Display_RST__DR CYREG_PRT2_DR
#define Display_RST__INP_DIS CYREG_PRT2_INP_DIS
#define Display_RST__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Display_RST__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Display_RST__LCD_EN CYREG_PRT2_LCD_EN
#define Display_RST__MASK 0x01u
#define Display_RST__PORT 2u
#define Display_RST__PRT CYREG_PRT2_PRT
#define Display_RST__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Display_RST__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Display_RST__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Display_RST__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Display_RST__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Display_RST__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Display_RST__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Display_RST__PS CYREG_PRT2_PS
#define Display_RST__SHIFT 0u
#define Display_RST__SLW CYREG_PRT2_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 72000000U
#define BCLK__BUS_CLK__KHZ 72000U
#define BCLK__BUS_CLK__MHZ 72U
#define CY_PROJECT_NAME "Schak_DisplayTest"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
