Xilinx. (2000). Virtex ii datasheet. San Jose, CA: Xilinx.
Isshiki, T., and Dai, W. W. M. (1996). Bit-serial pipeline synthesis for
multi-FPGA systems with C þ þ design capture. Proceedings of the
IEEE Symposium on FPGAs for Custom Computing Machines 38–47.
Kittitornkun, S., and Hu, Y. H. (2001). Frame-level pipelined motion
estimation array processor. IEEE Transactions on Circuit and System
for Video Technology 11(2), 248–251.