@W: MT530 :"\\vmware-host\shared folders\desktop\freerider\ofdm_backscatter\hdl\data_source.v":27:0:27:5|Found inferred clock main_clock|clock_out_inferred_clock which controls 48 sequential elements including data_source_0.counter[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"\\vmware-host\shared folders\desktop\freerider\ofdm_backscatter\hdl\main_clock.v":26:0:26:5|Found inferred clock pll_core|GLA_inferred_clock which controls 9 sequential elements including main_clock_0.counter[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
