name: LTDC
description: LTDC
groupName: LTDC
registers:
  - name: LTDC_SSCR
    displayName: LTDC_SSCR
    description: LTDC synchronization size configuration register
    addressOffset: 8
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: VSH
        description: "vertical synchronization height (in units of horizontal scan line)\nThese bits define the vertical Synchronization height minus 1. It represents the number of horizontal synchronization lines."
        bitOffset: 0
        bitWidth: 11
        access: read-write
      - name: HSW
        description: "horizontal synchronization width (in units of pixel clock period)\nThese bits define the number of Horizontal Synchronization pixel minus 1."
        bitOffset: 16
        bitWidth: 12
        access: read-write
  - name: LTDC_BPCR
    displayName: LTDC_BPCR
    description: LTDC back porch configuration register
    addressOffset: 12
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AVBP
        description: "accumulated Vertical back porch (in units of horizontal scan line)\nThese bits define the accumulated vertical back porch width that includes the vertical synchronization and vertical back porch lines minus 1.\nThe vertical back porch is the number of horizontal scan lines at a start of frame to the start of the first active scan line of the next frame."
        bitOffset: 0
        bitWidth: 11
        access: read-write
      - name: AHBP
        description: "accumulated horizontal back porch (in units of pixel clock period)\nThese bits define the accumulated horizontal back porch width that includes the horizontal synchronization and horizontal back porch pixels minus 1.\nThe horizontal back porch is the period between horizontal synchronization going inactive and the start of the active display part of the next scan line."
        bitOffset: 16
        bitWidth: 12
        access: read-write
  - name: LTDC_AWCR
    displayName: LTDC_AWCR
    description: LTDC active width configuration register
    addressOffset: 16
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AAH
        description: "accumulated active height (in units of horizontal scan line)\nThese bits define the accumulated height which includes the vertical synchronization, vertical back porch and the active height lines minus 1. The active height is the number of active lines in the panel.\nRefer to device datasheet for maximum active height supported following maximum pixel clock."
        bitOffset: 0
        bitWidth: 11
        access: read-write
      - name: AAW
        description: "accumulated active width (in units of pixel clock period)\nThese bits define the accumulated active width which includes the horizontal synchronization, horizontal back porch and active pixels minus 1.\nThe active width is the number of pixels in active display area of the panel scan line.\nRefer to device datasheet for maximum active width supported following maximum pixel clock."
        bitOffset: 16
        bitWidth: 12
        access: read-write
  - name: LTDC_TWCR
    displayName: LTDC_TWCR
    description: LTDC total width configuration register
    addressOffset: 20
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TOTALH
        description: "total height (in units of horizontal scan line)\nThese bits defines the accumulated height which includes the vertical synchronization, vertical back porch, the active height and vertical front porch height lines minus 1."
        bitOffset: 0
        bitWidth: 11
        access: read-write
      - name: TOTALW
        description: "total width (in units of pixel clock period)\nThese bits defines the accumulated total width which includes the horizontal synchronization, horizontal back porch, active width and horizontal front porch pixels minus 1."
        bitOffset: 16
        bitWidth: 12
        access: read-write
  - name: LTDC_GCR
    displayName: LTDC_GCR
    description: LTDC global control register
    addressOffset: 24
    size: 32
    resetValue: 8736
    resetMask: 4294967295
    fields:
      - name: LTDCEN
        description: "LCD-TFT controller enable\nThis bit is set and cleared by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LTDC disabled
            value: 0
          - name: B_0x1
            description: LTDC enabled
            value: 1
      - name: DBW
        description: "dither blue width\nThese bits return the dither blue bits."
        bitOffset: 4
        bitWidth: 3
        access: read-only
      - name: DGW
        description: "dither green width\nThese bits return the dither green bits."
        bitOffset: 8
        bitWidth: 3
        access: read-only
      - name: DRW
        description: "dither red width\nThese bits return the Dither Red Bits."
        bitOffset: 12
        bitWidth: 3
        access: read-only
      - name: DEN
        description: "dither enable\nThis bit is set and cleared by software."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: dither disabled
            value: 0
          - name: B_0x1
            description: dither enabled
            value: 1
      - name: PCPOL
        description: "pixel clock polarity\nThis bit is set and cleared by software."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pixel clock polarity is active low.
            value: 0
          - name: B_0x1
            description: pixel clock is active high.
            value: 1
      - name: DEPOL
        description: "not data enable polarity\nThis bit is set and cleared by software."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: not data enable polarity is active low.
            value: 0
          - name: B_0x1
            description: not data enable polarity is active high.
            value: 1
      - name: VSPOL
        description: "vertical synchronization polarity\nThis bit is set and cleared by software."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: vertical synchronization is active low.
            value: 0
          - name: B_0x1
            description: vertical synchronization is active high.
            value: 1
      - name: HSPOL
        description: "horizontal synchronization polarity\nThis bit is set and cleared by software."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: horizontal synchronization polarity is active low.
            value: 0
          - name: B_0x1
            description: horizontal synchronization polarity is active high.
            value: 1
  - name: LTDC_SRCR
    displayName: LTDC_SRCR
    description: LTDC shadow reload configuration register
    addressOffset: 36
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IMR
        description: "immediate reload\nThis bit is set by software and cleared only by hardware after reload."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: The shadow registers are reloaded immediately.
            value: 1
      - name: VBR
        description: "vertical blanking reload\nThis bit is set by software and cleared only by hardware after reload (it cannot be cleared through register write once it is set)."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: The shadow registers are reloaded during the vertical blanking period (at the beginning of the first line after the active display area).
            value: 1
  - name: LTDC_BCCR
    displayName: LTDC_BCCR
    description: LTDC background color configuration register
    addressOffset: 44
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BCBLUE
        description: "background color blue value\nThese bits configure the background blue value."
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: BCGREEN
        description: "background color green value\nThese bits configure the background green value."
        bitOffset: 8
        bitWidth: 8
        access: read-write
      - name: BCRED
        description: "background color red value\nThese bits configure the background red value."
        bitOffset: 16
        bitWidth: 8
        access: read-write
  - name: LTDC_IER
    displayName: LTDC_IER
    description: LTDC interrupt enable register
    addressOffset: 52
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LIE
        description: "line interrupt enable\nThis bit is set and cleared by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: line interrupt disable
            value: 0
          - name: B_0x1
            description: line interrupt enable
            value: 1
      - name: FUIE
        description: "FIFO underrun interrupt enable\nThis bit is set and cleared by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FIFO underrun interrupt disable
            value: 0
          - name: B_0x1
            description: FIFO underrun Interrupt enable
            value: 1
      - name: TERRIE
        description: "transfer error interrupt enable\nThis bit is set and cleared by software."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: transfer error interrupt disable
            value: 0
          - name: B_0x1
            description: transfer error interrupt enable
            value: 1
      - name: RRIE
        description: "register reload interrupt enable\nThis bit is set and cleared by software."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: register reload interrupt disable
            value: 0
          - name: B_0x1
            description: register reload interrupt enable
            value: 1
  - name: LTDC_ISR
    displayName: LTDC_ISR
    description: LTDC interrupt status register
    addressOffset: 56
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LIF
        description: line interrupt flag
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no line interrupt generated
            value: 0
          - name: B_0x1
            description: line interrupt generated when a programmed line is reached
            value: 1
      - name: FUIF
        description: FIFO underrun interrupt flag
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no FIFO underrun interrupt generated.
            value: 0
          - name: B_0x1
            description: FIFO underrun interrupt generated, if one of the layer FIFOs is empty and pixel data is read from the FIFO
            value: 1
      - name: TERRIF
        description: transfer error interrupt flag
        bitOffset: 2
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no transfer error interrupt generated
            value: 0
          - name: B_0x1
            description: transfer error interrupt generated when a bus error occurs
            value: 1
      - name: RRIF
        description: register reload interrupt flag
        bitOffset: 3
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no register reload interrupt generated
            value: 0
          - name: B_0x1
            description: register reload interrupt generated when a vertical blanking reload occurs (and the first line after the active area is reached)
            value: 1
  - name: LTDC_ICR
    displayName: LTDC_ICR
    addressOffset: 60
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CLIF
        description: clears the line interrupt flag
        bitOffset: 0
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clears the LIF flag in the LTDC_ISR register.
            value: 1
      - name: CFUIF
        description: clears the FIFO underrun interrupt flag
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clears the FUDERRIF flag in the LTDC_ISR register.
            value: 1
      - name: CTERRIF
        description: clears the transfer error interrupt flag
        bitOffset: 2
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clears the TERRIF flag in the LTDC_ISR register.
            value: 1
      - name: CRRIF
        description: clears register reload interrupt flag
        bitOffset: 3
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clears the RRIF flag in the LTDC_ISR register
            value: 1
  - name: LTDC_LIPCR
    displayName: LTDC_LIPCR
    description: LTDC line interrupt position configuration register
    addressOffset: 64
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LIPOS
        description: "line interrupt position\nThese bits configure the line interrupt position."
        bitOffset: 0
        bitWidth: 11
        access: read-write
  - name: LTDC_CPSR
    displayName: LTDC_CPSR
    addressOffset: 68
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CYPOS
        description: "current Y position\nThese bits return the current Y position."
        bitOffset: 0
        bitWidth: 16
        access: read-only
      - name: CXPOS
        description: "current X position\nThese bits return the current X position."
        bitOffset: 16
        bitWidth: 16
        access: read-only
  - name: LTDC_CDSR
    displayName: LTDC_CDSR
    description: LTDC current display status register
    addressOffset: 72
    size: 32
    resetValue: 15
    resetMask: 4294967295
    fields:
      - name: VDES
        description: vertical data enable display status
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: active low
            value: 0
          - name: B_0x1
            description: active high
            value: 1
      - name: HDES
        description: horizontal data enable display status
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: active low
            value: 0
          - name: B_0x1
            description: active high
            value: 1
      - name: VSYNCS
        description: vertical synchronization display status
        bitOffset: 2
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: active low
            value: 0
          - name: B_0x1
            description: active high
            value: 1
      - name: HSYNCS
        description: horizontal synchronization display status
        bitOffset: 3
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: active low
            value: 0
          - name: B_0x1
            description: active high
            value: 1
  - name: LTDC_L1CR
    displayName: LTDC_L1CR
    addressOffset: 132
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LEN
        description: "layer enable\nThis bit is set and cleared by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: layer disable
            value: 0
          - name: B_0x1
            description: layer enable
            value: 1
      - name: COLKEN
        description: "color keying enable\nThis bit is set and cleared by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: color keying disable
            value: 0
          - name: B_0x1
            description: color keying enable
            value: 1
      - name: CLUTEN
        description: "color look-up table enable\nThis bit is set and cleared by software.\nThe CLUT is only meaningful for L8, AL44 and AL88 pixel format. Refer to table (CLUT)"
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: color look-up table disable
            value: 0
          - name: B_0x1
            description: color look-up table enable
            value: 1
  - name: LTDC_L1WHPCR
    displayName: LTDC_L1WHPCR
    description: LTDC layer 1 window horizontal position configuration register
    addressOffset: 136
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: WHSTPOS
        description: "window horizontal start position\nThese bits configure the first visible pixel of a line of the layer window.\nWHSTPOS[11:0] must be ≤ AAW[11:0] bits (programmed in LTDC_AWCR register)."
        bitOffset: 0
        bitWidth: 12
        access: read-write
      - name: WHSPPOS
        description: "window horizontal stop position\nThese bits configure the last visible pixel of a line of the layer window.\nWHSPPOS[11:0] must be ≥ AHBP[11:0] bits + 1 (programmed in LTDC_BPCR register)."
        bitOffset: 16
        bitWidth: 12
        access: read-write
  - name: LTDC_L1WVPCR
    displayName: LTDC_L1WVPCR
    description: LTDC layer 1 window vertical position configuration register
    addressOffset: 140
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: WVSTPOS
        description: "window vertical start position\nThese bits configure the first visible line of the layer window.\nWVSTPOS[10:0] must be ≤ AAH[10:0] bits (programmed in LTDC_AWCR register)."
        bitOffset: 0
        bitWidth: 11
        access: read-write
      - name: WVSPPOS
        description: "window vertical stop position\nThese bits configure the last visible line of the layer window.\nWVSPPOS[10:0] must be ≥ AVBP[10:0] bits + 1 (programmed in LTDC_BPCR register)."
        bitOffset: 16
        bitWidth: 11
        access: read-write
  - name: LTDC_L1CKCR
    displayName: LTDC_L1CKCR
    description: LTDC layer 1 color keying configuration register
    addressOffset: 144
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CKBLUE
        description: color key blue value
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: CKGREEN
        description: color key green value
        bitOffset: 8
        bitWidth: 8
        access: read-write
      - name: CKRED
        description: color key red value
        bitOffset: 16
        bitWidth: 8
        access: read-write
  - name: LTDC_L1PFCR
    displayName: LTDC_L1PFCR
    description: LTDC layer 1 pixel format configuration register
    addressOffset: 148
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PF
        description: "pixel format\nThese bits configure the pixel format"
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ARGB8888
            value: 0
          - name: B_0x1
            description: RGB888
            value: 1
          - name: B_0x2
            description: RGB565
            value: 2
          - name: B_0x3
            description: ARGB1555
            value: 3
          - name: B_0x4
            description: ARGB4444
            value: 4
          - name: B_0x5
            description: L8 (8-bit luminance)
            value: 5
          - name: B_0x6
            description: AL44 (4-bit alpha, 4-bit luminance)
            value: 6
          - name: B_0x7
            description: AL88 (8-bit alpha, 8-bit luminance)
            value: 7
  - name: LTDC_L1CACR
    displayName: LTDC_L1CACR
    description: LTDC layer 1 constant alpha configuration register
    addressOffset: 152
    size: 32
    resetValue: 255
    resetMask: 4294967295
    fields:
      - name: CONSTA
        description: "constant alpha\nThese bits configure the constant alpha used for blending. The constant alpha is divided by 255 by hardware.\nExample: if the programmed constant alpha is 0xFF, the constant alpha value is 255 / 255 = 1."
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: LTDC_L1DCCR
    displayName: LTDC_L1DCCR
    description: LTDC layer 1 default color configuration register
    addressOffset: 156
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DCBLUE
        description: "default color blue\nThese bits configure the default blue value."
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: DCGREEN
        description: "default color green\nThese bits configure the default green value."
        bitOffset: 8
        bitWidth: 8
        access: read-write
      - name: DCRED
        description: "default color red\nThese bits configure the default red value."
        bitOffset: 16
        bitWidth: 8
        access: read-write
      - name: DCALPHA
        description: "default color alpha\nThese bits configure the default alpha value."
        bitOffset: 24
        bitWidth: 8
        access: read-write
  - name: LTDC_L1BFCR
    displayName: LTDC_L1BFCR
    description: LTDC layer 1 blending factors configuration register
    addressOffset: 160
    size: 32
    resetValue: 1543
    resetMask: 4294967295
    fields:
      - name: BF2
        description: "blending factor 2\nThese bits select the blending factor F2"
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x5
            description: 1 - constant alpha
            value: 5
          - name: B_0x7
            description: 1 - (pixel alpha x constant alpha)
            value: 7
      - name: BF1
        description: "blending factor 1\nThese bits select the blending factor F1."
        bitOffset: 8
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x4
            description: constant alpha
            value: 4
          - name: B_0x6
            description: pixel alpha x constant alpha
            value: 6
  - name: LTDC_L1CFBAR
    displayName: LTDC_L1CFBAR
    description: LTDC layer 1 color frame buffer address register
    addressOffset: 172
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CFBADD
        description: "color frame buffer start address\nThese bits define the color frame buffer start address."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: LTDC_L1CFBLR
    displayName: LTDC_L1CFBLR
    description: LTDC layer 1 color frame buffer length register
    addressOffset: 176
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CFBLL
        description: "color frame buffer line length\nThese bits define the length of one line of pixels in bytes + 3.\nThe line length is computed as follows:\nactive high width *  number of bytes per pixel + 3."
        bitOffset: 0
        bitWidth: 13
        access: read-write
      - name: CFBP
        description: "color frame buffer pitch in bytes\nThese bits define the pitch that is the increment from the start of one line of pixels to the start of the next line in bytes."
        bitOffset: 16
        bitWidth: 13
        access: read-write
  - name: LTDC_L1CFBLNR
    displayName: LTDC_L1CFBLNR
    description: LTDC layer 1 color frame buffer line number register
    addressOffset: 180
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CFBLNBR
        description: "frame buffer line number\nThese bits define the number of lines in the frame buffer that corresponds to the active high width."
        bitOffset: 0
        bitWidth: 11
        access: read-write
  - name: LTDC_L1CLUTWR
    displayName: LTDC_L1CLUTWR
    description: LTDC layer 1 CLUT write register
    addressOffset: 196
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BLUE
        description: "blue value\nThese bits configure the blue value."
        bitOffset: 0
        bitWidth: 8
        access: write-only
      - name: GREEN
        description: "green value\nThese bits configure the green value."
        bitOffset: 8
        bitWidth: 8
        access: write-only
      - name: RED
        description: "red value\nThese bits configure the red value."
        bitOffset: 16
        bitWidth: 8
        access: write-only
      - name: CLUTADD
        description: "CLUT address\nThese bits configure the CLUT address (color position within the CLUT) of each RGB value."
        bitOffset: 24
        bitWidth: 8
        access: write-only
  - name: LTDC_L2CR
    displayName: LTDC_L2CR
    addressOffset: 260
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LEN
        description: "layer enable\nThis bit is set and cleared by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: layer disable
            value: 0
          - name: B_0x1
            description: layer enable
            value: 1
      - name: COLKEN
        description: "color keying enable\nThis bit is set and cleared by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: color keying disable
            value: 0
          - name: B_0x1
            description: color keying enable
            value: 1
      - name: CLUTEN
        description: "color look-up table enable\nThis bit is set and cleared by software.\nThe CLUT is only meaningful for L8, AL44 and AL88 pixel format. Refer to table (CLUT)"
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: color look-up table disable
            value: 0
          - name: B_0x1
            description: color look-up table enable
            value: 1
  - name: LTDC_L2WHPCR
    displayName: LTDC_L2WHPCR
    description: LTDC layer 2 window horizontal position configuration register
    addressOffset: 264
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: WHSTPOS
        description: "window horizontal start position\nThese bits configure the first visible pixel of a line of the layer window.\nWHSTPOS[11:0] must be ≤ AAW[11:0] bits (programmed in LTDC_AWCR register)."
        bitOffset: 0
        bitWidth: 12
        access: read-write
      - name: WHSPPOS
        description: "window horizontal stop position\nThese bits configure the last visible pixel of a line of the layer window.\nWHSPPOS[11:0] must be ≥ AHBP[11:0] bits + 1 (programmed in LTDC_BPCR register)."
        bitOffset: 16
        bitWidth: 12
        access: read-write
  - name: LTDC_L2WVPCR
    displayName: LTDC_L2WVPCR
    description: LTDC layer 2 window vertical position configuration register
    addressOffset: 268
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: WVSTPOS
        description: "window vertical start position\nThese bits configure the first visible line of the layer window.\nWVSTPOS[10:0] must be ≤ AAH[10:0] bits (programmed in LTDC_AWCR register)."
        bitOffset: 0
        bitWidth: 11
        access: read-write
      - name: WVSPPOS
        description: "window vertical stop position\nThese bits configure the last visible line of the layer window.\nWVSPPOS[10:0] must be ≥ AVBP[10:0] bits + 1 (programmed in LTDC_BPCR register)."
        bitOffset: 16
        bitWidth: 11
        access: read-write
  - name: LTDC_L2CKCR
    displayName: LTDC_L2CKCR
    description: LTDC layer 2 color keying configuration register
    addressOffset: 272
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CKBLUE
        description: color key blue value
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: CKGREEN
        description: color key green value
        bitOffset: 8
        bitWidth: 8
        access: read-write
      - name: CKRED
        description: color key red value
        bitOffset: 16
        bitWidth: 8
        access: read-write
  - name: LTDC_L2PFCR
    displayName: LTDC_L2PFCR
    description: LTDC layer 2 pixel format configuration register
    addressOffset: 276
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PF
        description: "pixel format\nThese bits configure the pixel format"
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ARGB8888
            value: 0
          - name: B_0x1
            description: RGB888
            value: 1
          - name: B_0x2
            description: RGB565
            value: 2
          - name: B_0x3
            description: ARGB1555
            value: 3
          - name: B_0x4
            description: ARGB4444
            value: 4
          - name: B_0x5
            description: L8 (8-bit luminance)
            value: 5
          - name: B_0x6
            description: AL44 (4-bit alpha, 4-bit luminance)
            value: 6
          - name: B_0x7
            description: AL88 (8-bit alpha, 8-bit luminance)
            value: 7
  - name: LTDC_L2CACR
    displayName: LTDC_L2CACR
    description: LTDC layer 2 constant alpha configuration register
    addressOffset: 280
    size: 32
    resetValue: 255
    resetMask: 4294967295
    fields:
      - name: CONSTA
        description: "constant alpha\nThese bits configure the constant alpha used for blending. The constant alpha is divided by 255 by hardware.\nExample: if the programmed constant alpha is 0xFF, the constant alpha value is 255 / 255 = 1."
        bitOffset: 0
        bitWidth: 8
        access: read-write
  - name: LTDC_L2DCCR
    displayName: LTDC_L2DCCR
    description: LTDC layer 2 default color configuration register
    addressOffset: 284
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DCBLUE
        description: "default color blue\nThese bits configure the default blue value."
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: DCGREEN
        description: "default color green\nThese bits configure the default green value."
        bitOffset: 8
        bitWidth: 8
        access: read-write
      - name: DCRED
        description: "default color red\nThese bits configure the default red value."
        bitOffset: 16
        bitWidth: 8
        access: read-write
      - name: DCALPHA
        description: "default color alpha\nThese bits configure the default alpha value."
        bitOffset: 24
        bitWidth: 8
        access: read-write
  - name: LTDC_L2BFCR
    displayName: LTDC_L2BFCR
    description: LTDC layer 2 blending factors configuration register
    addressOffset: 288
    size: 32
    resetValue: 1543
    resetMask: 4294967295
    fields:
      - name: BF2
        description: "blending factor 2\nThese bits select the blending factor F2"
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x5
            description: 1 - constant alpha
            value: 5
          - name: B_0x7
            description: 1 - (pixel alpha x constant alpha)
            value: 7
      - name: BF1
        description: "blending factor 1\nThese bits select the blending factor F1."
        bitOffset: 8
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x4
            description: constant alpha
            value: 4
          - name: B_0x6
            description: pixel alpha x constant alpha
            value: 6
  - name: LTDC_L2CFBAR
    displayName: LTDC_L2CFBAR
    description: LTDC layer 2 color frame buffer address register
    addressOffset: 300
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CFBADD
        description: "color frame buffer start address\nThese bits define the color frame buffer start address."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: LTDC_L2CFBLR
    displayName: LTDC_L2CFBLR
    description: LTDC layer 2 color frame buffer length register
    addressOffset: 304
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CFBLL
        description: "color frame buffer line length\nThese bits define the length of one line of pixels in bytes + 3.\nThe line length is computed as follows:\nactive high width *  number of bytes per pixel + 3."
        bitOffset: 0
        bitWidth: 13
        access: read-write
      - name: CFBP
        description: "color frame buffer pitch in bytes\nThese bits define the pitch that is the increment from the start of one line of pixels to the start of the next line in bytes."
        bitOffset: 16
        bitWidth: 13
        access: read-write
  - name: LTDC_L2CFBLNR
    displayName: LTDC_L2CFBLNR
    description: LTDC layer 2 color frame buffer line number register
    addressOffset: 308
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CFBLNBR
        description: "frame buffer line number\nThese bits define the number of lines in the frame buffer that corresponds to the active high width."
        bitOffset: 0
        bitWidth: 11
        access: read-write
  - name: LTDC_L2CLUTWR
    displayName: LTDC_L2CLUTWR
    description: LTDC layer 2 CLUT write register
    addressOffset: 324
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BLUE
        description: "blue value\nThese bits configure the blue value."
        bitOffset: 0
        bitWidth: 8
        access: write-only
      - name: GREEN
        description: "green value\nThese bits configure the green value."
        bitOffset: 8
        bitWidth: 8
        access: write-only
      - name: RED
        description: "red value\nThese bits configure the red value."
        bitOffset: 16
        bitWidth: 8
        access: write-only
      - name: CLUTADD
        description: "CLUT address\nThese bits configure the CLUT address (color position within the CLUT) of each RGB value."
        bitOffset: 24
        bitWidth: 8
        access: write-only
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
interrupts:
  - name: LCD_TFT
    description: LTDC global interrupt
  - name: LCD_TFT_ERR
    description: LTDC global error interrupt
