<stg><name>edge2pulse</name>


<trans_list>

<trans id="22" from="1" to="2">
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i1 %signal_r) nounwind, !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @edge2pulse_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:3  %signal_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %signal_r) nounwind

]]></node>
<StgValue><ssdm name="signal_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="3" op_0_bw="3">
<![CDATA[
codeRepl:5  %reg_V_load = load i3* @reg_V, align 1

]]></node>
<StgValue><ssdm name="reg_V_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="2" op_0_bw="3">
<![CDATA[
codeRepl:6  %tmp = trunc i3 %reg_V_load to i2

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
codeRepl:7  %p_Result_s = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp, i1 %signal_read)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
codeRepl:8  store i3 %p_Result_s, i3* @reg_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
codeRepl:9  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %reg_V_load, i32 1)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="1" op_0_bw="3">
<![CDATA[
codeRepl:10  %tmp_2 = trunc i3 %reg_V_load to i1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:11  %p_Result_1_not = xor i1 %tmp_2, true

]]></node>
<StgValue><ssdm name="p_Result_1_not"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:12  %tmp_3 = or i1 %tmp_1, %p_Result_1_not

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:13  br i1 %tmp_3, label %_ZlsILi3ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %_ZlsILi3ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
_ZlsILi3ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge:0  %p_s = phi i1 [ true, %0 ], [ false, %codeRepl ]

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="1">
<![CDATA[
_ZlsILi3ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit._crit_edge:1  ret i1 %p_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="24" name="signal_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="signal_r"/></StgValue>
</port>
<port id="25" name="reg_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="reg_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="27" from="_ssdm_op_SpecBitsMap" to="stg_3" fromId="26" toId="3">
</dataflow>
<dataflow id="28" from="signal_r" to="stg_3" fromId="24" toId="3">
</dataflow>
<dataflow id="29" from="_ssdm_op_SpecBitsMap" to="stg_4" fromId="26" toId="4">
</dataflow>
<dataflow id="31" from="stg_30" to="stg_4" fromId="30" toId="4">
</dataflow>
<dataflow id="33" from="_ssdm_op_SpecTopModule" to="stg_5" fromId="32" toId="5">
</dataflow>
<dataflow id="35" from="edge2pulse_str" to="stg_5" fromId="34" toId="5">
</dataflow>
<dataflow id="37" from="_ssdm_op_Read.ap_auto.i1" to="signal_read" fromId="36" toId="6">
</dataflow>
<dataflow id="38" from="signal_r" to="signal_read" fromId="24" toId="6">
</dataflow>
<dataflow id="40" from="_ssdm_op_SpecInterface" to="stg_7" fromId="39" toId="7">
</dataflow>
<dataflow id="42" from="stg_41" to="stg_7" fromId="41" toId="7">
</dataflow>
<dataflow id="44" from="p_str" to="stg_7" fromId="43" toId="7">
</dataflow>
<dataflow id="45" from="stg_41" to="stg_7" fromId="41" toId="7">
</dataflow>
<dataflow id="46" from="stg_41" to="stg_7" fromId="41" toId="7">
</dataflow>
<dataflow id="47" from="stg_41" to="stg_7" fromId="41" toId="7">
</dataflow>
<dataflow id="48" from="stg_41" to="stg_7" fromId="41" toId="7">
</dataflow>
<dataflow id="50" from="p_str1" to="stg_7" fromId="49" toId="7">
</dataflow>
<dataflow id="51" from="p_str1" to="stg_7" fromId="49" toId="7">
</dataflow>
<dataflow id="52" from="p_str1" to="stg_7" fromId="49" toId="7">
</dataflow>
<dataflow id="53" from="p_str1" to="stg_7" fromId="49" toId="7">
</dataflow>
<dataflow id="54" from="reg_V" to="reg_V_load" fromId="25" toId="8">
</dataflow>
<dataflow id="55" from="reg_V_load" to="tmp" fromId="8" toId="9">
</dataflow>
<dataflow id="57" from="_ssdm_op_BitConcatenate.i3.i2.i1" to="p_Result_s" fromId="56" toId="10">
</dataflow>
<dataflow id="58" from="tmp" to="p_Result_s" fromId="9" toId="10">
</dataflow>
<dataflow id="59" from="signal_read" to="p_Result_s" fromId="6" toId="10">
</dataflow>
<dataflow id="60" from="p_Result_s" to="stg_11" fromId="10" toId="11">
</dataflow>
<dataflow id="61" from="reg_V" to="stg_11" fromId="25" toId="11">
</dataflow>
<dataflow id="63" from="_ssdm_op_BitSelect.i1.i3.i32" to="tmp_1" fromId="62" toId="12">
</dataflow>
<dataflow id="64" from="reg_V_load" to="tmp_1" fromId="8" toId="12">
</dataflow>
<dataflow id="66" from="stg_65" to="tmp_1" fromId="65" toId="12">
</dataflow>
<dataflow id="67" from="reg_V_load" to="tmp_2" fromId="8" toId="13">
</dataflow>
<dataflow id="68" from="tmp_2" to="p_Result_1_not" fromId="13" toId="14">
</dataflow>
<dataflow id="70" from="stg_69" to="p_Result_1_not" fromId="69" toId="14">
</dataflow>
<dataflow id="71" from="tmp_1" to="tmp_3" fromId="12" toId="15">
</dataflow>
<dataflow id="72" from="p_Result_1_not" to="tmp_3" fromId="14" toId="15">
</dataflow>
<dataflow id="73" from="tmp_3" to="stg_16" fromId="15" toId="16">
</dataflow>
<dataflow id="75" from="_ssdm_op_Wait" to="stg_17" fromId="74" toId="17">
</dataflow>
<dataflow id="76" from="stg_65" to="stg_17" fromId="65" toId="17">
</dataflow>
<dataflow id="77" from="_ssdm_op_Wait" to="stg_18" fromId="74" toId="18">
</dataflow>
<dataflow id="78" from="stg_65" to="stg_18" fromId="65" toId="18">
</dataflow>
<dataflow id="79" from="stg_69" to="p_s" fromId="69" toId="20">
<condition id="11">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="80" from="stg_19" to="p_s" fromId="19" toId="20">
</dataflow>
<dataflow id="81" from="stg_30" to="p_s" fromId="30" toId="20">
<condition id="12">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="82" from="stg_16" to="p_s" fromId="16" toId="20">
</dataflow>
<dataflow id="83" from="p_s" to="stg_21" fromId="20" toId="21">
</dataflow>
<dataflow id="84" from="tmp_3" to="stg_1" fromId="15" toId="1">
</dataflow>
<dataflow id="85" from="tmp_3" to="stg_2" fromId="15" toId="2">
</dataflow>
</dataflows>


</stg>
