

================================================================
== Vitis HLS Report for 'chaosNCG'
================================================================
* Date:           Sun Jun 23 03:47:04 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        chaosNCG
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.686 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1  |        ?|        ?|        76|         75|          1|     ?|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 75, depth = 76


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 1
  Pipeline-0 : II = 75, D = 76, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.68>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p1 = alloca i32 1" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:3->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 79 'alloca' 'p1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p0 = alloca i32 1" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:3->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 80 'alloca' 'p0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:7]   --->   Operation 81 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:3]   --->   Operation 82 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %I"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %I, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bo"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bo, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Y"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %params0"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %params0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %params1"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %params1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_r"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%params1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %params1" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:3]   --->   Operation 99 'read' 'params1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%params0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %params0" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:3]   --->   Operation 100 'read' 'params0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%Y_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %Y" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:3]   --->   Operation 101 'read' 'Y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%X_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %X" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:3]   --->   Operation 102 'read' 'X_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%bo_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bo" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:3]   --->   Operation 103 'read' 'bo_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%I_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %I" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:3]   --->   Operation 104 'read' 'I_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%bound = shl i32 %bo_read, i32 1" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:4]   --->   Operation 105 'shl' 'bound' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln7 = sext i32 %bound" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:7]   --->   Operation 106 'sext' 'sext_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %I_read" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:7]   --->   Operation 107 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.46ns)   --->   "%store_ln7 = store i32 0, i32 %i" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:7]   --->   Operation 108 'store' 'store_ln7' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 109 [1/1] (0.46ns)   --->   "%store_ln3 = store i32 %params0_read, i32 %p0" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:3->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 109 'store' 'store_ln3' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 110 [1/1] (0.46ns)   --->   "%store_ln3 = store i32 %params1_read, i32 %p1" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:3->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 110 'store' 'store_ln3' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.inc" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:7]   --->   Operation 111 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%i_1 = load i32 %i" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:7]   --->   Operation 112 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i32 %i_1" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:7]   --->   Operation 113 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (1.14ns)   --->   "%icmp_ln7 = icmp_slt  i33 %zext_ln7, i33 %sext_ln7" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:7]   --->   Operation 114 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.end.loopexit, void %for.inc.split" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:7]   --->   Operation 115 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln7_1 = trunc i32 %i_1" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:7]   --->   Operation 116 'trunc' 'trunc_ln7_1' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.96ns)   --->   "%add_ln9 = add i11 %trunc_ln7_1, i11 %trunc_ln7" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:9]   --->   Operation 117 'add' 'add_ln9' <Predicate = (icmp_ln7)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.96ns)   --->   "%add_ln9_1 = add i11 %add_ln9, i11 2046" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:9]   --->   Operation 118 'add' 'add_ln9_1' <Predicate = (icmp_ln7)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i11 %add_ln9_1" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:9]   --->   Operation 119 'zext' 'zext_ln9' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%M_addr = getelementptr i32 %M, i64 0, i64 %zext_ln9" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:9]   --->   Operation 120 'getelementptr' 'M_addr' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 121 [2/2] (1.29ns)   --->   "%a = load i11 %M_addr" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:9]   --->   Operation 121 'load' 'a' <Predicate = (icmp_ln7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_1 : Operation 122 [1/1] (0.96ns)   --->   "%add_ln9_2 = add i11 %add_ln9, i11 2" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:9]   --->   Operation 122 'add' 'add_ln9_2' <Predicate = (icmp_ln7)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i11 %add_ln9_2" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:9]   --->   Operation 123 'zext' 'zext_ln9_1' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%M_addr_1 = getelementptr i32 %M, i64 0, i64 %zext_ln9_1" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:9]   --->   Operation 124 'getelementptr' 'M_addr_1' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 125 [2/2] (1.29ns)   --->   "%b = load i11 %M_addr_1" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:9]   --->   Operation 125 'load' 'b' <Predicate = (icmp_ln7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%ret_ln25 = ret" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:25]   --->   Operation 243 'ret' 'ret_ln25' <Predicate = (!icmp_ln7)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 126 [1/2] (1.29ns)   --->   "%a = load i11 %M_addr" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:9]   --->   Operation 126 'load' 'a' <Predicate = (icmp_ln7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_2 : Operation 127 [1/2] (1.29ns)   --->   "%b = load i11 %M_addr_1" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:9]   --->   Operation 127 'load' 'b' <Predicate = (icmp_ln7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i32 %a" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:10]   --->   Operation 128 'zext' 'zext_ln10' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%buffer_r_addr = getelementptr i32 %buffer_r, i64 0, i64 %zext_ln10" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:10]   --->   Operation 129 'getelementptr' 'buffer_r_addr' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 130 [2/2] (1.29ns)   --->   "%b0 = load i11 %buffer_r_addr" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:10]   --->   Operation 130 'load' 'b0' <Predicate = (icmp_ln7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln10_1 = zext i32 %b" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:10]   --->   Operation 131 'zext' 'zext_ln10_1' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%buffer_r_addr_1 = getelementptr i32 %buffer_r, i64 0, i64 %zext_ln10_1" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:10]   --->   Operation 132 'getelementptr' 'buffer_r_addr_1' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 133 [2/2] (1.29ns)   --->   "%b1 = load i11 %buffer_r_addr_1" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:10]   --->   Operation 133 'load' 'b1' <Predicate = (icmp_ln7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>

State 3 <SV = 2> <Delay = 3.01>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%p0_load = load i32 %p0" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:5->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 134 'load' 'p0_load' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 135 [1/2] (1.29ns)   --->   "%b0 = load i11 %buffer_r_addr" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:10]   --->   Operation 135 'load' 'b0' <Predicate = (icmp_ln7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_3 : Operation 136 [1/2] (1.29ns)   --->   "%b1 = load i11 %buffer_r_addr_1" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:10]   --->   Operation 136 'load' 'b1' <Predicate = (icmp_ln7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_3 : Operation 137 [1/1] (0.28ns)   --->   "%xor_ln5 = xor i32 %b0, i32 %p0_load" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:5->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 137 'xor' 'xor_ln5' <Predicate = (icmp_ln7)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [36/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 138 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.42>
ST_4 : Operation 139 [35/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 139 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.42>
ST_5 : Operation 140 [34/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 140 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.42>
ST_6 : Operation 141 [33/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 141 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.42>
ST_7 : Operation 142 [32/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 142 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.42>
ST_8 : Operation 143 [31/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 143 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.42>
ST_9 : Operation 144 [30/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 144 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.42>
ST_10 : Operation 145 [29/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 145 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.42>
ST_11 : Operation 146 [28/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 146 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.42>
ST_12 : Operation 147 [27/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 147 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.42>
ST_13 : Operation 148 [26/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 148 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.42>
ST_14 : Operation 149 [25/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 149 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.42>
ST_15 : Operation 150 [24/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 150 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.42>
ST_16 : Operation 151 [23/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 151 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.42>
ST_17 : Operation 152 [22/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 152 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.42>
ST_18 : Operation 153 [21/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 153 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.42>
ST_19 : Operation 154 [20/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 154 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.42>
ST_20 : Operation 155 [19/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 155 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.42>
ST_21 : Operation 156 [18/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 156 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.42>
ST_22 : Operation 157 [17/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 157 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.42>
ST_23 : Operation 158 [16/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 158 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.42>
ST_24 : Operation 159 [15/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 159 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.42>
ST_25 : Operation 160 [14/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 160 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.42>
ST_26 : Operation 161 [13/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 161 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.42>
ST_27 : Operation 162 [12/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 162 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.42>
ST_28 : Operation 163 [11/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 163 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.42>
ST_29 : Operation 164 [10/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 164 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.42>
ST_30 : Operation 165 [9/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 165 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.42>
ST_31 : Operation 166 [8/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 166 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.42>
ST_32 : Operation 167 [7/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 167 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.42>
ST_33 : Operation 168 [6/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 168 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.42>
ST_34 : Operation 169 [5/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 169 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.42>
ST_35 : Operation 170 [4/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 170 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.42>
ST_36 : Operation 171 [3/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 171 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.42>
ST_37 : Operation 172 [2/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 172 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.54>
ST_38 : Operation 173 [1/36] (1.42ns)   --->   "%srem_ln6 = srem i32 %xor_ln5, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 173 'srem' 'srem_ln6' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln6 = trunc i32 %srem_ln6" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 174 'trunc' 'trunc_ln6' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_38 : Operation 175 [1/1] (1.27ns)   --->   "%shl_ln6 = shl i32 %Y_read, i32 %srem_ln6" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 175 'shl' 'shl_ln6' <Predicate = (icmp_ln7)> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 176 [1/1] (0.84ns)   --->   "%sub_ln6 = sub i6 16, i6 %trunc_ln6" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 176 'sub' 'sub_ln6' <Predicate = (icmp_ln7)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i6 %sub_ln6" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 177 'zext' 'zext_ln6' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_38 : Operation 178 [1/1] (1.27ns)   --->   "%ashr_ln6 = ashr i32 %Y_read, i32 %zext_ln6" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 178 'ashr' 'ashr_ln6' <Predicate = (icmp_ln7)> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.14>
ST_39 : Operation 179 [1/1] (0.00ns)   --->   "%p1_load = load i32 %p1" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 179 'load' 'p1_load' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_39 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node xor_ln6_1)   --->   "%or_ln6 = or i32 %ashr_ln6, i32 %shl_ln6" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 180 'or' 'or_ln6' <Predicate = (icmp_ln7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln6_1)   --->   "%xor_ln6 = xor i32 %or_ln6, i32 %p1_load" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 181 'xor' 'xor_ln6' <Predicate = (icmp_ln7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 182 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln6_1 = xor i32 %xor_ln6, i32 %b1" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:6->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 182 'xor' 'xor_ln6_1' <Predicate = (icmp_ln7)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 183 [1/1] (0.28ns)   --->   "%xor_ln7 = xor i32 %xor_ln6_1, i32 %xor_ln5" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:7->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 183 'xor' 'xor_ln7' <Predicate = (icmp_ln7)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node add_ln8)   --->   "%and_ln8 = and i32 %xor_ln7, i32 %X_read" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:8->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 184 'and' 'and_ln8' <Predicate = (icmp_ln7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 185 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln8 = add i32 %and_ln8, i32 %xor_ln6_1" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:8->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 185 'add' 'add_ln8' <Predicate = (icmp_ln7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 186 [36/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 186 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 187 [1/1] (1.14ns)   --->   "%out0 = sub i32 %b0, i32 %add_ln8" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:9->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 187 'sub' 'out0' <Predicate = (icmp_ln7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 188 [35/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 188 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 189 [1/1] (1.29ns)   --->   "%store_ln17 = store i32 %out0, i11 %buffer_r_addr" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:17]   --->   Operation 189 'store' 'store_ln17' <Predicate = (icmp_ln7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>

State 41 <SV = 40> <Delay = 1.42>
ST_41 : Operation 190 [34/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 190 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.42>
ST_42 : Operation 191 [33/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 191 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.42>
ST_43 : Operation 192 [32/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 192 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.42>
ST_44 : Operation 193 [31/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 193 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.42>
ST_45 : Operation 194 [30/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 194 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.42>
ST_46 : Operation 195 [29/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 195 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.42>
ST_47 : Operation 196 [28/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 196 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.42>
ST_48 : Operation 197 [27/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 197 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.42>
ST_49 : Operation 198 [26/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 198 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.42>
ST_50 : Operation 199 [25/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 199 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.42>
ST_51 : Operation 200 [24/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 200 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.42>
ST_52 : Operation 201 [23/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 201 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.42>
ST_53 : Operation 202 [22/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 202 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 1.42>
ST_54 : Operation 203 [21/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 203 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.42>
ST_55 : Operation 204 [20/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 204 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.42>
ST_56 : Operation 205 [19/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 205 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.42>
ST_57 : Operation 206 [18/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 206 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 1.42>
ST_58 : Operation 207 [17/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 207 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 1.42>
ST_59 : Operation 208 [16/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 208 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 1.42>
ST_60 : Operation 209 [15/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 209 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 1.42>
ST_61 : Operation 210 [14/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 210 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 1.42>
ST_62 : Operation 211 [13/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 211 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 1.42>
ST_63 : Operation 212 [12/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 212 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 1.42>
ST_64 : Operation 213 [11/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 213 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 1.42>
ST_65 : Operation 214 [10/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 214 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 1.42>
ST_66 : Operation 215 [9/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 215 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 1.42>
ST_67 : Operation 216 [8/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 216 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 1.42>
ST_68 : Operation 217 [7/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 217 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 1.42>
ST_69 : Operation 218 [6/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 218 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 1.42>
ST_70 : Operation 219 [5/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 219 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 1.42>
ST_71 : Operation 220 [4/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 220 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 1.42>
ST_72 : Operation 221 [3/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 221 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 1.42>
ST_73 : Operation 222 [2/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 222 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 3.54>
ST_74 : Operation 223 [1/36] (1.42ns)   --->   "%srem_ln10 = srem i32 %add_ln8, i32 17" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 223 'srem' 'srem_ln10' <Predicate = (icmp_ln7)> <Delay = 1.42> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i32 %srem_ln10" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 224 'trunc' 'trunc_ln10' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_74 : Operation 225 [1/1] (1.27ns)   --->   "%shl_ln10 = shl i32 %X_read, i32 %srem_ln10" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 225 'shl' 'shl_ln10' <Predicate = (icmp_ln7)> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 226 [1/1] (0.84ns)   --->   "%sub_ln10 = sub i6 16, i6 %trunc_ln10" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 226 'sub' 'sub_ln10' <Predicate = (icmp_ln7)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln10_2 = zext i6 %sub_ln10" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 227 'zext' 'zext_ln10_2' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_74 : Operation 228 [1/1] (1.27ns)   --->   "%ashr_ln10 = ashr i32 %X_read, i32 %zext_ln10_2" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 228 'ashr' 'ashr_ln10' <Predicate = (icmp_ln7)> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.74>
ST_75 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node add_ln10)   --->   "%or_ln10 = or i32 %ashr_ln10, i32 %shl_ln10" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 229 'or' 'or_ln10' <Predicate = (icmp_ln7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 230 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln10 = add i32 %xor_ln7, i32 %or_ln10" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:10->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 230 'add' 'add_ln10' <Predicate = (icmp_ln7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 231 [1/1] (1.14ns)   --->   "%p1_1 = add i32 %add_ln8, i32 %add_ln10" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:11->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 231 'add' 'p1_1' <Predicate = (icmp_ln7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 232 [1/1] (1.14ns)   --->   "%add_ln7 = add i32 %i_1, i32 2" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:7]   --->   Operation 232 'add' 'add_ln7' <Predicate = (icmp_ln7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 233 [1/1] (0.46ns)   --->   "%store_ln7 = store i32 %add_ln7, i32 %i" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:7]   --->   Operation 233 'store' 'store_ln7' <Predicate = (icmp_ln7)> <Delay = 0.46>
ST_75 : Operation 234 [1/1] (0.46ns)   --->   "%store_ln3 = store i32 %p1_1, i32 %p1" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:3->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 234 'store' 'store_ln3' <Predicate = (icmp_ln7)> <Delay = 0.46>

State 76 <SV = 75> <Delay = 3.58>
ST_76 : Operation 235 [1/1] (0.00ns)   --->   "%specpipeline_ln5 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:5]   --->   Operation 235 'specpipeline' 'specpipeline_ln5' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 236 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:7]   --->   Operation 236 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node p0_1)   --->   "%and_ln12 = and i32 %p1_1, i32 %Y_read" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:12->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 237 'and' 'and_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 238 [1/1] (1.14ns) (out node of the LUT)   --->   "%p0_1 = add i32 %and_ln12, i32 %add_ln10" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:12->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 238 'add' 'p0_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 239 [1/1] (1.14ns)   --->   "%out1 = add i32 %b1, i32 %p0_1" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:13->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 239 'add' 'out1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 240 [1/1] (1.29ns)   --->   "%store_ln23 = store i32 %out1, i11 %buffer_r_addr_1" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:23]   --->   Operation 240 'store' 'store_ln23' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_76 : Operation 241 [1/1] (0.46ns)   --->   "%store_ln3 = store i32 %p0_1, i32 %p0" [HLS-benchmarks/PNAnalyser/chaosNCG/src/g.cpp:3->HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:12]   --->   Operation 241 'store' 'store_ln3' <Predicate = true> <Delay = 0.46>
ST_76 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.inc" [HLS-benchmarks/PNAnalyser/chaosNCG/src/chaosNCG.cpp:7]   --->   Operation 242 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ I]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bo]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ params0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ params1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buffer_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p1                (alloca       ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111110]
p0                (alloca       ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111]
i                 (alloca       ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111110]
spectopmodule_ln3 (spectopmodule) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
params1_read      (read         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
params0_read      (read         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
Y_read            (read         ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111]
X_read            (read         ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111100]
bo_read           (read         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
I_read            (read         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
bound             (shl          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln7          (sext         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln7         (trunc        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln7         (store        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln3         (store        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln3         (store        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln7            (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1               (load         ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111110]
zext_ln7          (zext         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln7          (icmp         ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln7            (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln7_1       (trunc        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln9           (add          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln9_1         (add          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln9          (zext         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
M_addr            (getelementptr) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln9_2         (add          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln9_1        (zext         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
M_addr_1          (getelementptr) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000]
a                 (load         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
b                 (load         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln10         (zext         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
buffer_r_addr     (getelementptr) [ 00011111111111111111111111111111111111111000000000000000000000000000000000000]
zext_ln10_1       (zext         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
buffer_r_addr_1   (getelementptr) [ 01011111111111111111111111111111111111111111111111111111111111111111111111111]
p0_load           (load         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
b0                (load         ) [ 00001111111111111111111111111111111111111000000000000000000000000000000000000]
b1                (load         ) [ 01001111111111111111111111111111111111111111111111111111111111111111111111111]
xor_ln5           (xor          ) [ 00001111111111111111111111111111111111110000000000000000000000000000000000000]
srem_ln6          (srem         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln6         (trunc        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln6           (shl          ) [ 00000000000000000000000000000000000000010000000000000000000000000000000000000]
sub_ln6           (sub          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln6          (zext         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
ashr_ln6          (ashr         ) [ 00000000000000000000000000000000000000010000000000000000000000000000000000000]
p1_load           (load         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln6            (or           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln6           (xor          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln6_1         (xor          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln7           (xor          ) [ 00000000000000000000000000000000000000001111111111111111111111111111111111110]
and_ln8           (and          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln8           (add          ) [ 00000000000000000000000000000000000000001111111111111111111111111111111111110]
out0              (sub          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln17        (store        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
srem_ln10         (srem         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln10        (trunc        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln10          (shl          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000010]
sub_ln10          (sub          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln10_2       (zext         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
ashr_ln10         (ashr         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000010]
or_ln10           (or           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln10          (add          ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000001]
p1_1              (add          ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000001]
add_ln7           (add          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln7         (store        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln3         (store        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln5  (specpipeline ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln7  (specloopname ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln12          (and          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
p0_1              (add          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
out1              (add          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln23        (store        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln3         (store        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln7            (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln25          (ret          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="I">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bo">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bo"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="M">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="X">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Y">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="params0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="params0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="params1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="params1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buffer_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="p1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p0_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p0/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="params1_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="params1_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="params0_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="params0_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="Y_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="37"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="X_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="38"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="X_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="bo_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bo_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="I_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="I_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="M_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="11" slack="0"/>
<pin id="108" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="11" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="0"/>
<pin id="116" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="117" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
<pin id="119" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a/1 b/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="M_addr_1_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="11" slack="0"/>
<pin id="125" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr_1/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="buffer_r_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="32" slack="0"/>
<pin id="133" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_r_addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="0"/>
<pin id="141" dir="0" index="4" bw="11" slack="0"/>
<pin id="142" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="36"/>
<pin id="144" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="b0/2 b1/2 store_ln17/40 store_ln23/76 "/>
</bind>
</comp>

<comp id="146" class="1004" name="buffer_r_addr_1_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_r_addr_1/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="bound_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="sext_ln7_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln7/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="trunc_ln7_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln7_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln3_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln3_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="i_1_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln7_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln7_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="trunc_ln7_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln9_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="11" slack="0"/>
<pin id="202" dir="0" index="1" bw="11" slack="0"/>
<pin id="203" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln9_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="11" slack="0"/>
<pin id="208" dir="0" index="1" bw="2" slack="0"/>
<pin id="209" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln9_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="11" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="add_ln9_2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="11" slack="0"/>
<pin id="219" dir="0" index="1" bw="3" slack="0"/>
<pin id="220" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_2/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln9_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="0"/>
<pin id="225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_1/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln10_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln10_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_1/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="p0_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="2"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p0_load/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="xor_ln5_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln5/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="6" slack="0"/>
<pin id="250" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln6/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="trunc_ln6_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6/38 "/>
</bind>
</comp>

<comp id="257" class="1004" name="shl_ln6_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="37"/>
<pin id="259" dir="0" index="1" bw="6" slack="0"/>
<pin id="260" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln6/38 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sub_ln6_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="0" index="1" bw="6" slack="0"/>
<pin id="265" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln6/38 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln6_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/38 "/>
</bind>
</comp>

<comp id="272" class="1004" name="ashr_ln6_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="37"/>
<pin id="274" dir="0" index="1" bw="6" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln6/38 "/>
</bind>
</comp>

<comp id="277" class="1004" name="p1_load_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="38"/>
<pin id="279" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p1_load/39 "/>
</bind>
</comp>

<comp id="280" class="1004" name="or_ln6_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="0" index="1" bw="32" slack="1"/>
<pin id="283" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln6/39 "/>
</bind>
</comp>

<comp id="284" class="1004" name="xor_ln6_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln6/39 "/>
</bind>
</comp>

<comp id="290" class="1004" name="xor_ln6_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="36"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln6_1/39 "/>
</bind>
</comp>

<comp id="295" class="1004" name="xor_ln7_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="36"/>
<pin id="298" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln7/39 "/>
</bind>
</comp>

<comp id="300" class="1004" name="and_ln8_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="38"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln8/39 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln8_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/39 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="6" slack="0"/>
<pin id="314" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln10/39 "/>
</bind>
</comp>

<comp id="317" class="1004" name="out0_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="37"/>
<pin id="319" dir="0" index="1" bw="32" slack="1"/>
<pin id="320" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="out0/40 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln10_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="0"/>
<pin id="324" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10/74 "/>
</bind>
</comp>

<comp id="326" class="1004" name="shl_ln10_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="73"/>
<pin id="328" dir="0" index="1" bw="6" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln10/74 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sub_ln10_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="6" slack="0"/>
<pin id="333" dir="0" index="1" bw="6" slack="0"/>
<pin id="334" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln10/74 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln10_2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="6" slack="0"/>
<pin id="339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_2/74 "/>
</bind>
</comp>

<comp id="341" class="1004" name="ashr_ln10_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="73"/>
<pin id="343" dir="0" index="1" bw="6" slack="0"/>
<pin id="344" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln10/74 "/>
</bind>
</comp>

<comp id="346" class="1004" name="or_ln10_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="0" index="1" bw="32" slack="1"/>
<pin id="349" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln10/75 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln10_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="36"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/75 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p1_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="36"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p1_1/75 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln7_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="74"/>
<pin id="362" dir="0" index="1" bw="3" slack="0"/>
<pin id="363" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/75 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln7_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="74"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/75 "/>
</bind>
</comp>

<comp id="370" class="1004" name="store_ln3_store_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="74"/>
<pin id="373" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3/75 "/>
</bind>
</comp>

<comp id="375" class="1004" name="and_ln12_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="0" index="1" bw="32" slack="75"/>
<pin id="378" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12/76 "/>
</bind>
</comp>

<comp id="379" class="1004" name="p0_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="1"/>
<pin id="382" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p0_1/76 "/>
</bind>
</comp>

<comp id="384" class="1004" name="out1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="73"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1/76 "/>
</bind>
</comp>

<comp id="390" class="1004" name="store_ln3_store_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="75"/>
<pin id="393" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3/76 "/>
</bind>
</comp>

<comp id="395" class="1005" name="p1_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p1 "/>
</bind>
</comp>

<comp id="402" class="1005" name="p0_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p0 "/>
</bind>
</comp>

<comp id="409" class="1005" name="i_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="416" class="1005" name="Y_read_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="37"/>
<pin id="418" dir="1" index="1" bw="32" slack="37"/>
</pin_list>
<bind>
<opset="Y_read "/>
</bind>
</comp>

<comp id="423" class="1005" name="X_read_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="38"/>
<pin id="425" dir="1" index="1" bw="32" slack="38"/>
</pin_list>
<bind>
<opset="X_read "/>
</bind>
</comp>

<comp id="430" class="1005" name="i_1_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="74"/>
<pin id="432" dir="1" index="1" bw="32" slack="74"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="435" class="1005" name="icmp_ln7_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="439" class="1005" name="M_addr_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="11" slack="1"/>
<pin id="441" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="M_addr "/>
</bind>
</comp>

<comp id="444" class="1005" name="M_addr_1_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="11" slack="1"/>
<pin id="446" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="M_addr_1 "/>
</bind>
</comp>

<comp id="449" class="1005" name="buffer_r_addr_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="11" slack="1"/>
<pin id="451" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buffer_r_addr "/>
</bind>
</comp>

<comp id="454" class="1005" name="buffer_r_addr_1_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="11" slack="1"/>
<pin id="456" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buffer_r_addr_1 "/>
</bind>
</comp>

<comp id="459" class="1005" name="b0_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="37"/>
<pin id="461" dir="1" index="1" bw="32" slack="37"/>
</pin_list>
<bind>
<opset="b0 "/>
</bind>
</comp>

<comp id="464" class="1005" name="b1_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="36"/>
<pin id="466" dir="1" index="1" bw="32" slack="36"/>
</pin_list>
<bind>
<opset="b1 "/>
</bind>
</comp>

<comp id="470" class="1005" name="xor_ln5_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln5 "/>
</bind>
</comp>

<comp id="476" class="1005" name="shl_ln6_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln6 "/>
</bind>
</comp>

<comp id="481" class="1005" name="ashr_ln6_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ashr_ln6 "/>
</bind>
</comp>

<comp id="486" class="1005" name="xor_ln7_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="36"/>
<pin id="488" dir="1" index="1" bw="32" slack="36"/>
</pin_list>
<bind>
<opset="xor_ln7 "/>
</bind>
</comp>

<comp id="491" class="1005" name="add_ln8_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="498" class="1005" name="shl_ln10_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="1"/>
<pin id="500" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln10 "/>
</bind>
</comp>

<comp id="503" class="1005" name="ashr_ln10_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="1"/>
<pin id="505" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ashr_ln10 "/>
</bind>
</comp>

<comp id="508" class="1005" name="add_ln10_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="1"/>
<pin id="510" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="513" class="1005" name="p1_1_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="1"/>
<pin id="515" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p1_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="36" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="36" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="36" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="40" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="120"><net_src comp="104" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="40" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="121" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="145"><net_src comp="129" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="146" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="158"><net_src comp="92" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="98" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="74" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="68" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="183" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="160" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="183" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="164" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="38" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="221"><net_src comp="200" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="42" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="231"><net_src comp="111" pin="7"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="236"><net_src comp="111" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="245"><net_src comp="136" pin="7"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="238" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="44" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="247" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="46" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="253" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="268" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="288"><net_src comp="280" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="277" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="290" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="295" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="300" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="290" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="44" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="317" pin="2"/><net_sink comp="136" pin=4"/></net>

<net id="325"><net_src comp="311" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="311" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="46" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="322" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="337" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="354"><net_src comp="346" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="350" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="48" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="360" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="355" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="383"><net_src comp="375" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="379" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="389"><net_src comp="384" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="394"><net_src comp="379" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="56" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="401"><net_src comp="395" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="405"><net_src comp="60" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="412"><net_src comp="64" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="419"><net_src comp="80" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="426"><net_src comp="86" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="429"><net_src comp="423" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="433"><net_src comp="183" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="438"><net_src comp="190" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="104" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="447"><net_src comp="121" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="452"><net_src comp="129" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="457"><net_src comp="146" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="462"><net_src comp="136" pin="7"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="467"><net_src comp="136" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="473"><net_src comp="241" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="479"><net_src comp="257" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="484"><net_src comp="272" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="489"><net_src comp="295" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="494"><net_src comp="305" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="497"><net_src comp="491" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="501"><net_src comp="326" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="506"><net_src comp="341" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="511"><net_src comp="350" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="516"><net_src comp="355" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="375" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buffer_r | {40 76 }
 - Input state : 
	Port: chaosNCG : I | {1 }
	Port: chaosNCG : bo | {1 }
	Port: chaosNCG : M | {1 2 }
	Port: chaosNCG : X | {1 }
	Port: chaosNCG : Y | {1 }
	Port: chaosNCG : params0 | {1 }
	Port: chaosNCG : params1 | {1 }
	Port: chaosNCG : buffer_r | {2 3 }
  - Chain level:
	State 1
		store_ln7 : 1
		i_1 : 1
		zext_ln7 : 2
		icmp_ln7 : 1
		br_ln7 : 2
		trunc_ln7_1 : 2
		add_ln9 : 3
		add_ln9_1 : 4
		zext_ln9 : 5
		M_addr : 6
		a : 7
		add_ln9_2 : 4
		zext_ln9_1 : 5
		M_addr_1 : 6
		b : 7
	State 2
		zext_ln10 : 1
		buffer_r_addr : 2
		b0 : 3
		zext_ln10_1 : 1
		buffer_r_addr_1 : 2
		b1 : 3
	State 3
		xor_ln5 : 1
		srem_ln6 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
		trunc_ln6 : 1
		shl_ln6 : 1
		sub_ln6 : 2
		zext_ln6 : 3
		ashr_ln6 : 4
	State 39
		srem_ln10 : 1
	State 40
		store_ln17 : 1
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
		trunc_ln10 : 1
		shl_ln10 : 1
		sub_ln10 : 2
		zext_ln10_2 : 3
		ashr_ln10 : 4
	State 75
		p1_1 : 1
		store_ln7 : 1
		store_ln3 : 2
	State 76
		out1 : 1
		store_ln23 : 2
		store_ln3 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   srem   |        grp_fu_247       |   2283  |   1738  |
|          |        grp_fu_311       |   2283  |   1738  |
|----------|-------------------------|---------|---------|
|          |      add_ln9_fu_200     |    0    |    18   |
|          |     add_ln9_1_fu_206    |    0    |    18   |
|          |     add_ln9_2_fu_217    |    0    |    18   |
|          |      add_ln8_fu_305     |    0    |    39   |
|    add   |     add_ln10_fu_350     |    0    |    39   |
|          |       p1_1_fu_355       |    0    |    39   |
|          |      add_ln7_fu_360     |    0    |    39   |
|          |       p0_1_fu_379       |    0    |    39   |
|          |       out1_fu_384       |    0    |    39   |
|----------|-------------------------|---------|---------|
|          |       bound_fu_154      |    0    |    0    |
|    shl   |      shl_ln6_fu_257     |    0    |   100   |
|          |     shl_ln10_fu_326     |    0    |   100   |
|----------|-------------------------|---------|---------|
|   ashr   |     ashr_ln6_fu_272     |    0    |   100   |
|          |     ashr_ln10_fu_341    |    0    |   100   |
|----------|-------------------------|---------|---------|
|          |      xor_ln5_fu_241     |    0    |    32   |
|    xor   |      xor_ln6_fu_284     |    0    |    32   |
|          |     xor_ln6_1_fu_290    |    0    |    32   |
|          |      xor_ln7_fu_295     |    0    |    32   |
|----------|-------------------------|---------|---------|
|          |      sub_ln6_fu_262     |    0    |    13   |
|    sub   |       out0_fu_317       |    0    |    39   |
|          |     sub_ln10_fu_331     |    0    |    13   |
|----------|-------------------------|---------|---------|
|    or    |      or_ln6_fu_280      |    0    |    32   |
|          |      or_ln10_fu_346     |    0    |    32   |
|----------|-------------------------|---------|---------|
|    and   |      and_ln8_fu_300     |    0    |    32   |
|          |     and_ln12_fu_375     |    0    |    32   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln7_fu_190     |    0    |    39   |
|----------|-------------------------|---------|---------|
|          | params1_read_read_fu_68 |    0    |    0    |
|          | params0_read_read_fu_74 |    0    |    0    |
|   read   |    Y_read_read_fu_80    |    0    |    0    |
|          |    X_read_read_fu_86    |    0    |    0    |
|          |    bo_read_read_fu_92   |    0    |    0    |
|          |    I_read_read_fu_98    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |     sext_ln7_fu_160     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     trunc_ln7_fu_164    |    0    |    0    |
|   trunc  |    trunc_ln7_1_fu_196   |    0    |    0    |
|          |     trunc_ln6_fu_253    |    0    |    0    |
|          |    trunc_ln10_fu_322    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     zext_ln7_fu_186     |    0    |    0    |
|          |     zext_ln9_fu_212     |    0    |    0    |
|          |    zext_ln9_1_fu_223    |    0    |    0    |
|   zext   |     zext_ln10_fu_228    |    0    |    0    |
|          |    zext_ln10_1_fu_233   |    0    |    0    |
|          |     zext_ln6_fu_268     |    0    |    0    |
|          |    zext_ln10_2_fu_337   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |   4566  |   4524  |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    M_addr_1_reg_444   |   11   |
|     M_addr_reg_439    |   11   |
|     X_read_reg_423    |   32   |
|     Y_read_reg_416    |   32   |
|    add_ln10_reg_508   |   32   |
|    add_ln8_reg_491    |   32   |
|   ashr_ln10_reg_503   |   32   |
|    ashr_ln6_reg_481   |   32   |
|       b0_reg_459      |   32   |
|       b1_reg_464      |   32   |
|buffer_r_addr_1_reg_454|   11   |
| buffer_r_addr_reg_449 |   11   |
|      i_1_reg_430      |   32   |
|       i_reg_409       |   32   |
|    icmp_ln7_reg_435   |    1   |
|       p0_reg_402      |   32   |
|      p1_1_reg_513     |   32   |
|       p1_reg_395      |   32   |
|    shl_ln10_reg_498   |   32   |
|    shl_ln6_reg_476    |   32   |
|    xor_ln5_reg_470    |   32   |
|    xor_ln7_reg_486    |   32   |
+-----------------------+--------+
|         Total         |   589  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_111 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_111 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_136 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_136 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_247    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_311    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   172  ||   2.76  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  4566  |  4524  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   54   |
|  Register |    -   |   589  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |  5155  |  4578  |
+-----------+--------+--------+--------+
