Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: my_curr_state_reg[0]/Q
    (Clocked by sysclk R)
Endpoint: cooler_reg/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1461.4
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.6)
Data arrival time: 333.7
Slack: 1127.7
Logic depth: 6
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      9    36,    0                       
my_curr_state_reg[0]/CK->Q
                         DFF_X1*                 rf    126.9    126.9    126.9      0.0      0.0      5.9     55.2      8    36,   36  /PD_TOP        (1.10)
i_0_0_31/A1->ZN          NOR2_X4                 fr    159.3     32.4     32.2      0.2     15.3      1.3      9.2      2    36,   36  /PD_TOP        (1.10)
i_0_0_30/A2->ZN          NAND2_X4                rf    178.7     19.4     19.4      0.0     21.1      1.5      9.5      2    36,   36  /PD_TOP        (1.10)
i_0_0_29/A1->ZN          NOR3_X4                 fr    219.5     40.8     40.8      0.0      9.0      1.4      7.6      2    36,   36  /PD_TOP        (1.10)
i_0_0_27/A1->ZN          AND2_X4                 rr    259.0     39.5     39.5      0.0     33.6      1.4      9.6      2    36,   36  /PD_TOP        (1.10)
i_0_0_26/B2->ZN          AOI21_X4                rf    273.5     14.5     14.5      0.0     10.6      0.8      3.3      1    36,   36  /PD_TOP        (1.10)
i_0_0_24/B->ZN           AOI211_X2               fr    333.7     60.2     60.2      0.0      7.4      0.8      1.9      1    36,   36  /PD_TOP        (1.10)
cooler_reg/D             DFF_X1                   r    333.7      0.0               0.0     34.9                             36,   36  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: SFD
    (Clocked by rtDefaultClock R)
Endpoint: cooler_reg/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1461.4
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.6)
Data arrival time: 938.0
Slack: 523.4
Logic depth: 6
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
SFD                      {set_input_delay}        f    700.0    700.0    700.0                        7.5     27.4      5    35,    0                       
i_0_0_31/A2->ZN          NOR2_X4                 fr    763.6     63.2     63.2      0.0    100.0      1.3      9.2      2    36,   36  /PD_TOP        (1.10)
i_0_0_30/A2->ZN          NAND2_X4                rf    783.0     19.4     19.4      0.0     21.1      1.5      9.5      2    36,   36  /PD_TOP        (1.10)
i_0_0_29/A1->ZN          NOR3_X4                 fr    823.8     40.8     40.8      0.0      9.0      1.4      7.6      2    36,   36  /PD_TOP        (1.10)
i_0_0_27/A1->ZN          AND2_X4                 rr    863.3     39.5     39.5      0.0     33.6      1.4      9.6      2    36,   36  /PD_TOP        (1.10)
i_0_0_26/B2->ZN          AOI21_X4                rf    877.8     14.5     14.5      0.0     10.6      0.8      3.3      1    36,   36  /PD_TOP        (1.10)
i_0_0_24/B->ZN           AOI211_X2               fr    938.0     60.2     60.2      0.0      7.4      0.8      1.9      1    36,   36  /PD_TOP        (1.10)
cooler_reg/D             DFF_X1                   r    938.0      0.4               0.4     34.9                             36,   36  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: fdoor_reg/Q
    (Clocked by sysclk R)
Endpoint: fdoor
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 200.0
    (Clock shift: 500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 300.0)
Data arrival time: 125.3
Slack: 74.7
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      9    36,    0                       
fdoor_reg/CK->Q          DFF_X1                  rr    124.9    124.9    124.9      0.0      0.0      5.4     19.3      2    36,   36  /PD_TOP        (1.10)
fdoor                                             r    125.3      0.4               0.4     46.8                             36,    0                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
