VHDLinter
No config file found, using default configuration 

*************** clk.vhd
17, Use lower case: signal intClock  : std_logic := '0';
14, Bad naming style for architecture (_arc): architecture clk_archi of clk is

*************** sensor_pkg.vhd
8, Constant name should be upper case: constant id_length   
9, Constant name should be upper case: constant data_length 
10, Constant name should be upper case: constant msg_length  
17, Ugly comment: valid   : std_logic; -- XXX

*************** my_sensor.vhd
83, Each line must contain only one VHDL statement: end if; cnt <= cnt + 1;
75, Line too long (84/80): sensor_data2 <= (id => std_logic_vector(to_unsigned(3, id_length)),
76, Line too long (90/80): data => std_logic_vector(to_unsigned(cnt, data_length)),
79, Line too long (84/80): sensor_data3 <= (id => std_logic_vector(to_unsigned(4, id_length)),
80, Line too long (90/80): data => std_logic_vector(to_unsigned(cnt, data_length)),
25, Bad naming style for signal: signal_from_mux_to_register
15, Wrong port order: en              : in std_logic := '0';
21, Self-defined type not in library file: type sensor_out is vector (natural range <>) of sensor_data;
22, Ugly comment: signal clk    : std_logic :='0'; -- TODO

*************** mux8.vhd
5, Rename file or entity (entity_name.vhd): mux8.vhd
20, Use lower case: architecture behavioral OF mux8 IS
