# ğŸ§® Verilog K-Map Simplification â€” `my_kmap_t1`

This project demonstrates a **Karnaugh Map (K-Map) simplified Boolean function** implemented in **Verilog HDL**.
The circuit implements a **combinational logic function** of three inputs (`A`, `B`, and `C`) and one output (`OUT`).

---

## ğŸ“˜ Project Overview

Karnaugh Maps (K-Maps) are used to minimize Boolean expressions, reducing the number of logic gates required.
This Verilog project implements a minimized expression derived from K-Map simplification.

### ğŸ§© Boolean Expression

The simplified Boolean expression implemented is:

[
OUT = \overline{C} + (A \cdot \overline{B}) + (\overline{A} + B)
]

---

## ğŸ“Š Truth Table

| A | B | C | OUT |
| - | - | - | --- |
| 0 | 0 | 0 | 1   |
| 0 | 0 | 1 | 1   |
| 0 | 1 | 0 | 1   |
| 0 | 1 | 1 | 1   |
| 1 | 0 | 0 | 1   |
| 1 | 0 | 1 | 1   |
| 1 | 1 | 0 | 1   |
| 1 | 1 | 1 | 1   |

*(You may modify this table if specific input conditions lead to 0 outputs depending on K-Map design.)*

---

## âš™ï¸ Design Methodology

### ğŸ”¹ Verilog Source Code

```verilog
// File: my_kmap_t1.v
module my_kmap_t1(
    input A,
    input B,
    input c,
    output OUT
    );
	
    assign OUT = ~c | (A & (~B)) | ((~A) + B);

endmodule
```

---

## ğŸ§ª Testbench Section

The testbench below verifies the functionality of the K-Map-based Verilog circuit for all possible input combinations.

### ğŸ”¹ Testbench Code

```verilog
// File: tb_my_kmap_t1.v
`timescale 1ns/1ps
module tb_my_kmap_t1;

  reg A, B, c;
  wire OUT;

  // Instantiate the module under test
  my_kmap_t1 uut (
    .A(A),
    .B(B),
    .c(c),
    .OUT(OUT)
  );

  initial begin
    $display("A B C | OUT");
    $monitor("%b %b %b | %b", A, B, c, OUT);
    
    // Apply test vectors
    A=0; B=0; c=0; #10;
    A=0; B=0; c=1; #10;
    A=0; B=1; c=0; #10;
    A=0; B=1; c=1; #10;
    A=1; B=0; c=0; #10;
    A=1; B=0; c=1; #10;
    A=1; B=1; c=0; #10;
    A=1; B=1; c=1; #10;
    
    $stop;
  end
endmodule
```

---

## ğŸ–¼ï¸ Simulation Results

### ğŸ”¸ RTL Schematic

*(Upload your RTL image and replace the filename below)*
![RTL Schematic](FA_RTL_SCh2.PNG)

### ğŸ”¸ Simulation Waveform

*(Upload your simulation waveform image)*
![Waveform](Waveform.PNG)

### ğŸ”¸ Output Capture

*(Upload terminal or simulation log output)*
![Output Capture](Capture.PNG)

---

## ğŸ§° Tools Used

* **Language:** Verilog HDL
* **Simulator:** eSim / ModelSim / Vivado
* **Editor:** VS Code / KiCad / NgSpice
* **Visualization:** GTKWave / NgSpice Plot

---

## ğŸ Conclusion

This project demonstrates the **implementation of a K-Map simplified Boolean function** in Verilog.
The circuitâ€™s correctness is verified via simulation and matches the expected logical behavior derived from K-Map minimization.

---

## ğŸ‘¨â€ğŸ’» Author

**S Roy**
ğŸ“ Electronics & Communication Engineering (B.Tech, Class of 2026)
ğŸ”¬ Interests: Digital Design | HDL Simulation | VLSI | Logic Optimization
ğŸ“¦ Repository: `KMAP_Verilog_T1`
