// Seed: 3307157037
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  genvar id_5;
  assign id_4 = 1;
  assign module_2.id_9 = 0;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    output tri0 id_2
);
  wire id_4;
  initial #id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
  wire id_6;
endmodule
module module_2 (
    input wor id_0,
    input uwire id_1,
    output wire id_2,
    output wand id_3,
    input supply1 id_4,
    input wire id_5,
    output wire id_6,
    input wand id_7,
    input uwire id_8,
    input wand id_9,
    output tri0 id_10,
    input supply1 id_11,
    input supply1 id_12,
    input supply1 id_13,
    output tri id_14,
    input tri id_15
);
  wire id_17, id_18;
  wire id_19;
  xor primCall (id_2, id_11, id_15, id_7, id_19, id_13, id_0, id_8, id_1, id_12);
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17,
      id_18
  );
endmodule
