# Nehal Singhal

**Computer Engineering @ Georgia Tech ¬∑ RTL Design | Design Verification | | Operating Systems | Embedded Systems | Networking | AI/ML | Hardware-Acceleration | GPU Optimization | AI Infrastructure  GenAI**

---

### üíª About Me
I specialize in the intersection of **Computer Architecture** and **System Software**. My work focuses on building high-performance hardware-software systems, with a particular interest in:

* **Chip Design & Verification:** RTL design (SystemVerilog/VHDL), UVM/Formal verification, and physical design workflows.
* **Operating Systems & Low-Level:** Kernel development, memory management, and hardware-software abstraction (C/C++, Linux).
* **Networking & Protocols:** Implementing hardware-level communication stacks (TCP/IP, UART, SPI, I2C) and high-speed interconnects.
* **Hardware-AI Acceleration:** Architecting custom silicon and FPGA accelerators for LLM and GNN workloads.
* **Embedded Systems:** Real-time signal analysis, bare-metal firmware, and FPGA-based DSP.

---

## üöÄ Featured Systems & Hardware Projects

### 1. **[ZenOS](https://github.com/Nehal70/zenos)** *Operating Systems & Kernel Implementation*
- Focuses on process scheduling, virtual memory management, and interrupt handling.
- Exploring hardware abstraction layers and system call implementations in C.

### 2. **[Sveri-ML](https://github.com/Nehal70/Sveri-ML)**
*Hardware-AI Acceleration (SystemVerilog)*
- An open-source library for Machine Learning primitives implemented natively in SystemVerilog.
- Enables FPGA/ASIC prototyping for neural network inference and hardware-level digital verification.

### 3. **[ZeNetwork](https://github.com/Nehal70/ZeNetworking)**
*Communication & Networking*
- Implementation of low-level networking stacks and communication protocols.
- Focused on reliability, packet parsing, and low-latency data transmission for embedded environments.

### 4. **[GNNs-From-Scratch](https://github.com/Nehal70/GNNs-From-Scratch)**
*GPU Optimization & CUDA*
- High-performance implementation of Graph Neural Networks and Linear Algebra kernels using CUDA and C++.
- Bridges the gap between ground-level ML theory and hardware-specific optimization.

### 5. **[SystemVerilog-64-Bit-Calculator](https://github.com/Nehal70/SystemVerilog-64-Bit-Calculator)**
*Digital Design & Verification*
- A 64-bit ALU/Calculator implementation utilizing a full digital design and physical design methodology.
- Features comprehensive verification testbench and TCL scripting for tool automation.

---

## üõ†Ô∏è Tech Stack 

| Category | Tools & Languages |
| :--- | :--- |
| **Hardware / RTL** | SystemVerilog, VHDL, Verilog, Vivado, Quartus, SignalTap, ModelSim |
| **Low-Level / Systems** | C, C++, ARM/RISC-V Assembly, Linux Kernel, RTOS, Makefile |
| **Networking** | TCP/IP, UDP, UART, SPI, I2C, Ethernet, Socket Programming |
| **AI & Acceleration** | CUDA, Python (PyTorch), Docker, Kubernetes, TensorRT, Pinecone |
| **Full-Stack / Misc** | TypeScript, Java, Git, GitHub Actions, MongoDB, Prisma, FastAPI |

---

## üìä Engineering Stats
![Nehal's GitHub stats](https://github-readme-stats.vercel.app/api?username=Nehal70&show_icons=true&theme=transparent)
![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=Nehal70&layout=compact&theme=transparent)

---

### üì´ Connect with me:
[LinkedIn](https://linkedin.com/in/nehal06) ¬∑ [Portfolio](https://nehal.tech) ¬∑ [Email](mailto:nsinghal38@gatech.edu)

---
**Let's build next-generation hardware-software systems.**
