// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "02/09/2020 20:07:40"

// 
// Device: Altera 5CEFA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module project3_frame (
	CLOCK_50,
	RESET_N,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	CLOCK_50;
input 	RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \RESET_N~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \imem~0feeder_combout ;
wire \imem~0_q ;
wire \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ;
wire \Add0~6 ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Add6~6 ;
wire \Add6~9_sumout ;
wire \Add6~5_sumout ;
wire \Add0~14 ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add6~10 ;
wire \Add6~14 ;
wire \Add6~17_sumout ;
wire \Add6~18 ;
wire \Add6~21_sumout ;
wire \imem_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ;
wire \PC_ID[8]~0_combout ;
wire \Add6~22 ;
wire \Add6~26 ;
wire \Add6~30 ;
wire \Add6~33_sumout ;
wire \imem_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ;
wire \Add6~29_sumout ;
wire \Add6~25_sumout ;
wire \imem_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ;
wire \Add6~13_sumout ;
wire \Add4~18 ;
wire \Add4~22 ;
wire \Add4~26 ;
wire \Add4~30 ;
wire \Add4~34 ;
wire \Add4~38 ;
wire \Add4~41_sumout ;
wire \pctarget_EX[11]~feeder_combout ;
wire \Add6~34 ;
wire \Add6~38 ;
wire \Add6~41_sumout ;
wire \imem_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ;
wire \imem~6_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \imem~7_combout ;
wire \op2_ID[5]~DUPLICATE_q ;
wire \imem_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \imem~5_combout ;
wire \op2_ID[4]~DUPLICATE_q ;
wire \imem_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \imem~12_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ;
wire \imem~10_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ;
wire \imem~9_combout ;
wire \op2_ID[3]~DUPLICATE_q ;
wire \imem_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ;
wire \imem~8_combout ;
wire \Selector16~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \imem~11_combout ;
wire \aluout_EX_r[3]~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \imem~18_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \imem~21_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \imem~22_combout ;
wire \Equal2~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \imem~20_combout ;
wire \Equal1~0_combout ;
wire \dmem~0feeder_combout ;
wire \dmem~0_q ;
wire \regval_MEM[10]~4_combout ;
wire \Equal2~1_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \imem~4_combout ;
wire \dmem_rtl_0_bypass[44]~feeder_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \imem~14_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \imem~13_combout ;
wire \Equal3~1_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \is_br_ID_w~0_combout ;
wire \is_br_ID_w~1_combout ;
wire \wregno_ID_w~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \wregno_ID_w[2]~5_combout ;
wire \ctrlsig_ID[0]~0_combout ;
wire \ctrlsig_MEM~q ;
wire \imem_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \wregno_ID_w[1]~1_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \wregno_ID_w[0]~9_combout ;
wire \wregno_EX[0]~DUPLICATE_q ;
wire \Decoder1~5_combout ;
wire \regs[5][13]~q ;
wire \imem~3_combout ;
wire \regs[13][13]~feeder_combout ;
wire \Decoder1~13_combout ;
wire \regs[13][13]~q ;
wire \Decoder1~1_combout ;
wire \regs[1][13]~q ;
wire \regs[9][13]~feeder_combout ;
wire \Decoder1~9_combout ;
wire \regs[9][13]~q ;
wire \Mux50~1_combout ;
wire \imem~1_combout ;
wire \Decoder1~14_combout ;
wire \regs[14][13]~q ;
wire \regs[6][13]~feeder_combout ;
wire \Decoder1~6_combout ;
wire \regs[6][13]~q ;
wire \Decoder1~2_combout ;
wire \regs[2][13]~q ;
wire \Decoder1~10_combout ;
wire \regs[10][13]~q ;
wire \Mux50~2_combout ;
wire \Decoder1~3_combout ;
wire \regs[3][13]~q ;
wire \Decoder1~7_combout ;
wire \regs[7][13]~q ;
wire \Decoder1~15_combout ;
wire \regs[15][13]~q ;
wire \Decoder1~11_combout ;
wire \regs[11][13]~q ;
wire \Mux50~3_combout ;
wire \Decoder1~12_combout ;
wire \regs[12][13]~q ;
wire \Decoder1~4_combout ;
wire \regs[4][13]~q ;
wire \Decoder1~0_combout ;
wire \regs[0][13]~q ;
wire \Mux50~0_combout ;
wire \Mux50~4_combout ;
wire \regval2_EX[13]~feeder_combout ;
wire \imem~19_combout ;
wire \Equal10~0_combout ;
wire \aluout_EX_r[14]~8_combout ;
wire \imem~29_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \imem~16_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \imem~15_combout ;
wire \regs[0][3]~q ;
wire \regs[3][3]~q ;
wire \regs[2][3]~q ;
wire \regs[1][3]~q ;
wire \Mux60~0_combout ;
wire \regs[14][3]~q ;
wire \regs[12][3]~feeder_combout ;
wire \regs[12][3]~q ;
wire \regs[13][3]~q ;
wire \regs[15][3]~q ;
wire \Mux60~3_combout ;
wire \regs[4][3]~q ;
wire \regs[5][3]~q ;
wire \regs[6][3]~q ;
wire \regs[7][3]~q ;
wire \Mux60~1_combout ;
wire \Decoder1~8_combout ;
wire \regs[8][3]~q ;
wire \regs[10][3]~q ;
wire \regs[11][3]~q ;
wire \Mux60~2_combout ;
wire \Mux60~4_combout ;
wire \regs[6][2]~q ;
wire \regs[14][2]~q ;
wire \regs[2][2]~feeder_combout ;
wire \regs[2][2]~q ;
wire \Mux61~2_combout ;
wire \regs[8][2]~q ;
wire \regs[12][2]~feeder_combout ;
wire \regs[12][2]~q ;
wire \regs[0][2]~q ;
wire \regs[4][2]~q ;
wire \Mux61~0_combout ;
wire \regs[11][2]~q ;
wire \regs[15][2]~q ;
wire \regs[7][2]~q ;
wire \regs[3][2]~feeder_combout ;
wire \regs[3][2]~q ;
wire \Mux61~3_combout ;
wire \regs[9][2]~q ;
wire \regs[1][2]~q ;
wire \regs[5][2]~q ;
wire \regs[13][2]~q ;
wire \Mux61~1_combout ;
wire \Mux61~4_combout ;
wire \regs[9][6]~q ;
wire \regs[11][6]~q ;
wire \regs[8][6]~feeder_combout ;
wire \regs[8][6]~q ;
wire \Mux57~2_combout ;
wire \regs[5][6]~q ;
wire \regs[6][6]~feeder_combout ;
wire \regs[6][6]~q ;
wire \regs[4][6]~q ;
wire \regs[7][6]~q ;
wire \Mux57~1_combout ;
wire \regs[15][6]~q ;
wire \regs[12][6]~q ;
wire \regs[14][6]~q ;
wire \regs[13][6]~feeder_combout ;
wire \regs[13][6]~q ;
wire \Mux57~3_combout ;
wire \regs[1][6]~q ;
wire \regs[2][6]~q ;
wire \regs[3][6]~q ;
wire \regs[0][6]~q ;
wire \Mux57~0_combout ;
wire \Mux57~4_combout ;
wire \aluout_EX_r[3]~5_combout ;
wire \regs[6][4]~q ;
wire \regs[5][4]~q ;
wire \regs[4][4]~q ;
wire \regs[7][4]~q ;
wire \Mux59~1_combout ;
wire \regs[15][4]~q ;
wire \regs[14][4]~q ;
wire \regs[12][4]~q ;
wire \Mux59~3_combout ;
wire \regs[2][4]~q ;
wire \regs[3][4]~q ;
wire \regs[0][4]~q ;
wire \regs[1][4]~q ;
wire \Mux59~0_combout ;
wire \regs[11][4]~q ;
wire \regs[9][4]~feeder_combout ;
wire \regs[9][4]~q ;
wire \regs[10][4]~q ;
wire \regs[8][4]~q ;
wire \Mux59~2_combout ;
wire \Mux59~4_combout ;
wire \aluout_EX_r[3]~4_combout ;
wire \aluout_EX_r[3]~3_combout ;
wire \dmem_rtl_0_bypass[34]~feeder_combout ;
wire \aluout_EX_r[3]~9_combout ;
wire \aluout_EX_r[3]~1_combout ;
wire \aluout_EX_r[14]~10_combout ;
wire \regs[7][8]~feeder_combout ;
wire \regs[7][8]~q ;
wire \regs[4][8]~q ;
wire \regs[5][8]~q ;
wire \Mux55~1_combout ;
wire \regs[9][8]~feeder_combout ;
wire \regs[9][8]~q ;
wire \regs[11][8]~q ;
wire \regs[10][8]~q ;
wire \regs[8][8]~q ;
wire \Mux55~2_combout ;
wire \regs[2][8]~feeder_combout ;
wire \regs[2][8]~q ;
wire \regs[1][8]~q ;
wire \regs[3][8]~q ;
wire \regs[0][8]~q ;
wire \Mux55~0_combout ;
wire \regs[15][8]~q ;
wire \regs[13][8]~feeder_combout ;
wire \regs[13][8]~q ;
wire \regs[14][8]~q ;
wire \regs[12][8]~feeder_combout ;
wire \regs[12][8]~q ;
wire \Mux55~3_combout ;
wire \Mux55~4_combout ;
wire \regs[7][0]~q ;
wire \regs[3][0]~q ;
wire \regs[11][0]~q ;
wire \regs[15][0]~q ;
wire \Mux63~3_combout ;
wire \regs[8][0]~q ;
wire \regs[0][0]~q ;
wire \regs[4][0]~q ;
wire \Mux63~0_combout ;
wire \regs[14][0]~q ;
wire \regs[2][0]~q ;
wire \regs[10][0]~q ;
wire \regs[6][0]~q ;
wire \Mux63~2_combout ;
wire \regs[13][0]~q ;
wire \regs[5][0]~q ;
wire \regs[1][0]~q ;
wire \regs[9][0]~q ;
wire \Mux63~1_combout ;
wire \Mux63~4_combout ;
wire \regval2_EX[0]~feeder_combout ;
wire \KEY[0]~input_o ;
wire \regval_MEM~36_combout ;
wire \Selector16~1_combout ;
wire \always4~0_combout ;
wire \imem~32_combout ;
wire \Equal16~0_combout ;
wire \aluout_EX_r[0]~247_combout ;
wire \Add3~125_sumout ;
wire \Equal16~1_combout ;
wire \aluout_EX_r[0]~246_combout ;
wire \aluout_EX_r[0]~248_combout ;
wire \Selector16~4_combout ;
wire \Add2~125_sumout ;
wire \Add1~125_sumout ;
wire \Selector31~15_combout ;
wire \Selector31~12_combout ;
wire \aluout_EX_r[0]~245_combout ;
wire \regs[14][7]~q ;
wire \regs[2][7]~q ;
wire \regs[10][7]~q ;
wire \regs[6][7]~feeder_combout ;
wire \regs[6][7]~q ;
wire \Mux56~2_combout ;
wire \regs[5][7]~q ;
wire \regs[13][7]~q ;
wire \regs[1][7]~q ;
wire \Mux56~1_combout ;
wire \regs[3][7]~q ;
wire \regs[7][7]~q ;
wire \regs[11][7]~q ;
wire \regs[15][7]~q ;
wire \Mux56~3_combout ;
wire \regs[12][7]~feeder_combout ;
wire \regs[12][7]~DUPLICATE_q ;
wire \regs[8][7]~feeder_combout ;
wire \regs[8][7]~q ;
wire \regs[4][7]~q ;
wire \regs[0][7]~q ;
wire \Mux56~0_combout ;
wire \Mux56~4_combout ;
wire \dmem~34_combout ;
wire \regs[15][14]~q ;
wire \regs[12][14]~feeder_combout ;
wire \regs[12][14]~DUPLICATE_q ;
wire \regs[14][14]~q ;
wire \regs[13][14]~feeder_combout ;
wire \regs[13][14]~q ;
wire \Mux49~3_combout ;
wire \regs[3][14]~q ;
wire \regs[1][14]~q ;
wire \regs[0][14]~q ;
wire \Mux49~0_combout ;
wire \regs[11][14]~q ;
wire \regs[9][14]~q ;
wire \regs[10][14]~q ;
wire \regs[8][14]~feeder_combout ;
wire \regs[8][14]~q ;
wire \Mux49~2_combout ;
wire \regs[6][14]~q ;
wire \regs[7][14]~feeder_combout ;
wire \regs[7][14]~q ;
wire \regs[4][14]~q ;
wire \regs[5][14]~q ;
wire \Mux49~1_combout ;
wire \Mux49~4_combout ;
wire \regs[2][10]~q ;
wire \regs[1][10]~q ;
wire \regs[0][10]~q ;
wire \regs[3][10]~q ;
wire \Mux53~0_combout ;
wire \regs[15][10]~q ;
wire \regs[12][10]~feeder_combout ;
wire \regs[12][10]~q ;
wire \regs[13][10]~feeder_combout ;
wire \regs[13][10]~q ;
wire \Mux53~3_combout ;
wire \regs[11][10]~q ;
wire \regs[8][10]~q ;
wire \regs[10][10]~q ;
wire \regs[9][10]~q ;
wire \Mux53~2_combout ;
wire \regs[6][10]~feeder_combout ;
wire \regs[6][10]~DUPLICATE_q ;
wire \regs[7][10]~feeder_combout ;
wire \regs[7][10]~q ;
wire \regs[4][10]~q ;
wire \regs[5][10]~q ;
wire \Mux53~1_combout ;
wire \Mux53~4_combout ;
wire \regs[14][11]~q ;
wire \regs[2][11]~q ;
wire \regs[10][11]~q ;
wire \regs[6][11]~q ;
wire \Mux52~2_combout ;
wire \regs[3][11]~q ;
wire \regs[15][11]~q ;
wire \regs[7][11]~q ;
wire \regs[11][11]~q ;
wire \Mux52~3_combout ;
wire \regs[13][11]~feeder_combout ;
wire \regs[13][11]~q ;
wire \regs[1][11]~q ;
wire \regs[5][11]~q ;
wire \Mux52~1_combout ;
wire \regs[4][11]~q ;
wire \regs[12][11]~feeder_combout ;
wire \regs[12][11]~q ;
wire \regs[8][11]~feeder_combout ;
wire \regs[8][11]~q ;
wire \regs[0][11]~q ;
wire \Mux52~0_combout ;
wire \Mux52~4_combout ;
wire \regval2_EX[11]~feeder_combout ;
wire \regs[1][12]~q ;
wire \regs[2][12]~q ;
wire \regs[0][12]~q ;
wire \regs[3][12]~feeder_combout ;
wire \regs[3][12]~q ;
wire \Mux51~0_combout ;
wire \regs[15][12]~q ;
wire \regs[14][12]~q ;
wire \regs[12][12]~feeder_combout ;
wire \regs[12][12]~q ;
wire \Mux51~3_combout ;
wire \regs[9][12]~feeder_combout ;
wire \regs[9][12]~q ;
wire \regs[11][12]~q ;
wire \regs[10][12]~q ;
wire \regs[8][12]~q ;
wire \Mux51~2_combout ;
wire \regs[7][12]~feeder_combout ;
wire \regs[7][12]~q ;
wire \regs[6][12]~feeder_combout ;
wire \regs[6][12]~q ;
wire \regs[5][12]~q ;
wire \regs[4][12]~q ;
wire \Mux51~1_combout ;
wire \Mux51~4_combout ;
wire \dmem~13_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \dmem_rtl_0|auto_generated|mux3|l1_w12_n0_mux_dataout~0_combout ;
wire \dmem_rtl_0_bypass[41]~feeder_combout ;
wire \regval_MEM~12_combout ;
wire \aluout_EX_r[23]~93_combout ;
wire \regs[2][27]~feeder_combout ;
wire \regs[2][27]~q ;
wire \regs[14][27]~q ;
wire \regs[6][27]~feeder_combout ;
wire \regs[6][27]~q ;
wire \regs[10][27]~q ;
wire \Mux36~2_combout ;
wire \regs[4][27]~q ;
wire \regs[12][27]~feeder_combout ;
wire \regs[12][27]~q ;
wire \regs[8][27]~feeder_combout ;
wire \regs[8][27]~q ;
wire \regs[0][27]~q ;
wire \Mux36~0_combout ;
wire \regs[13][27]~feeder_combout ;
wire \regs[13][27]~q ;
wire \regs[5][27]~q ;
wire \regs[1][27]~q ;
wire \regs[9][27]~feeder_combout ;
wire \regs[9][27]~q ;
wire \Mux36~1_combout ;
wire \regs[15][27]~q ;
wire \regs[3][27]~feeder_combout ;
wire \regs[3][27]~q ;
wire \regs[11][27]~q ;
wire \Mux36~3_combout ;
wire \Mux36~4_combout ;
wire \dmem~28_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \dmem_rtl_0|auto_generated|mux3|l1_w27_n0_mux_dataout~0_combout ;
wire \dmem_rtl_0_bypass[56]~feeder_combout ;
wire \regval_MEM~27_combout ;
wire \regs[7][27]~feeder_combout ;
wire \regs[7][27]~q ;
wire \Mux4~3_combout ;
wire \Mux4~2_combout ;
wire \Mux4~0_combout ;
wire \Mux4~1_combout ;
wire \Mux4~4_combout ;
wire \aluout_EX_r[27]~95_combout ;
wire \aluout_EX[23]~1_combout ;
wire \aluout_EX[23]~2_combout ;
wire \aluout_EX_r[23]~94_combout ;
wire \Equal11~0_combout ;
wire \aluout_EX_r[22]~92_combout ;
wire \aluout_EX_r[1]~177_combout ;
wire \Add1~126 ;
wire \Add1~121_sumout ;
wire \Add2~126 ;
wire \Add2~127 ;
wire \Add2~121_sumout ;
wire \Selector30~6_combout ;
wire \Selector30~2_combout ;
wire \ShiftLeft0~38_combout ;
wire \regs[0][5]~q ;
wire \regs[4][5]~q ;
wire \regs[12][5]~feeder_combout ;
wire \regs[12][5]~q ;
wire \Mux26~0_combout ;
wire \regs[3][5]~q ;
wire \regs[11][5]~q ;
wire \regs[7][5]~q ;
wire \regs[15][5]~q ;
wire \Mux26~3_combout ;
wire \regs[13][5]~q ;
wire \regs[1][5]~q ;
wire \regs[5][5]~q ;
wire \regs[9][5]~q ;
wire \Mux26~1_combout ;
wire \regs[10][5]~q ;
wire \regs[2][5]~q ;
wire \regs[14][5]~q ;
wire \regs[6][5]~feeder_combout ;
wire \regs[6][5]~q ;
wire \Mux26~2_combout ;
wire \Mux26~4_combout ;
wire \ShiftRight0~38_combout ;
wire \ShiftRight0~49_combout ;
wire \regs[6][15]~q ;
wire \regs[2][15]~q ;
wire \regs[14][15]~q ;
wire \regs[10][15]~q ;
wire \Mux16~2_combout ;
wire \regs[1][15]~q ;
wire \regs[13][15]~q ;
wire \regs[5][15]~q ;
wire \regs[9][15]~q ;
wire \Mux16~1_combout ;
wire \regs[0][15]~q ;
wire \regs[4][15]~q ;
wire \regs[8][15]~q ;
wire \Mux16~0_combout ;
wire \regs[7][15]~feeder_combout ;
wire \regs[7][15]~q ;
wire \regs[11][15]~q ;
wire \regs[15][15]~q ;
wire \regs[3][15]~q ;
wire \Mux16~3_combout ;
wire \Mux16~4_combout ;
wire \regval1_ID[12]~DUPLICATE_q ;
wire \imem~24_combout ;
wire \imem~25_combout ;
wire \imem~23_combout ;
wire \imem~26_combout ;
wire \imem~27_combout ;
wire \imem~28_combout ;
wire \imem~30_combout ;
wire \imem~31_combout ;
wire \Add3~126 ;
wire \Add3~122 ;
wire \Add3~38 ;
wire \Add3~34 ;
wire \Add3~30 ;
wire \Add3~26 ;
wire \Add3~22 ;
wire \Add3~2 ;
wire \Add3~18 ;
wire \Add3~14 ;
wire \Add3~10 ;
wire \Add3~6 ;
wire \Add3~118 ;
wire \Add3~114 ;
wire \Add3~110 ;
wire \Add3~106 ;
wire \Add3~77_sumout ;
wire \aluout_EX[23]~5_combout ;
wire \aluout_EX[23]~4_combout ;
wire \aluout_EX_r[16]~266_combout ;
wire \regs[6][16]~q ;
wire \regs[5][16]~q ;
wire \regs[4][16]~q ;
wire \regs[7][16]~feeder_combout ;
wire \regs[7][16]~q ;
wire \Mux47~1_combout ;
wire \regs[3][16]~q ;
wire \regs[2][16]~q ;
wire \regs[1][16]~q ;
wire \regs[0][16]~q ;
wire \Mux47~0_combout ;
wire \regs[15][16]~q ;
wire \regs[13][16]~feeder_combout ;
wire \regs[13][16]~q ;
wire \regs[12][16]~feeder_combout ;
wire \regs[12][16]~q ;
wire \regs[14][16]~q ;
wire \Mux47~3_combout ;
wire \regs[9][16]~q ;
wire \regs[11][16]~q ;
wire \regs[8][16]~q ;
wire \Mux47~2_combout ;
wire \Mux47~4_combout ;
wire \aluout_EX_r[16]~160_combout ;
wire \regs[14][9]~q ;
wire \regs[6][9]~q ;
wire \regs[2][9]~q ;
wire \Mux54~2_combout ;
wire \regs[5][9]~q ;
wire \regs[13][9]~q ;
wire \regs[9][9]~q ;
wire \regs[1][9]~q ;
wire \Mux54~1_combout ;
wire \regs[7][9]~q ;
wire \regs[15][9]~q ;
wire \regs[3][9]~q ;
wire \regs[11][9]~q ;
wire \Mux54~3_combout ;
wire \regs[8][9]~feeder_combout ;
wire \regs[8][9]~q ;
wire \regs[4][9]~q ;
wire \regs[12][9]~feeder_combout ;
wire \regs[12][9]~q ;
wire \regs[0][9]~q ;
wire \Mux54~0_combout ;
wire \Mux54~4_combout ;
wire \Add2~122 ;
wire \Add2~123 ;
wire \Add2~38 ;
wire \Add2~39 ;
wire \Add2~34 ;
wire \Add2~35 ;
wire \Add2~30 ;
wire \Add2~31 ;
wire \Add2~26 ;
wire \Add2~27 ;
wire \Add2~22 ;
wire \Add2~23 ;
wire \Add2~2 ;
wire \Add2~3 ;
wire \Add2~18 ;
wire \Add2~19 ;
wire \Add2~14 ;
wire \Add2~15 ;
wire \Add2~10 ;
wire \Add2~11 ;
wire \Add2~6 ;
wire \Add2~7 ;
wire \Add2~118 ;
wire \Add2~119 ;
wire \Add2~114 ;
wire \Add2~115 ;
wire \Add2~110 ;
wire \Add2~111 ;
wire \Add2~106 ;
wire \Add2~107 ;
wire \Add2~77_sumout ;
wire \aluout_EX_r[22]~124_combout ;
wire \Add1~22 ;
wire \Add1~2 ;
wire \Add1~18 ;
wire \Add1~14 ;
wire \Add1~10 ;
wire \Add1~6 ;
wire \Add1~118 ;
wire \Add1~114 ;
wire \Add1~110 ;
wire \Add1~106 ;
wire \Add1~77_sumout ;
wire \ShiftLeft0~39_combout ;
wire \regs[13][23]~q ;
wire \regs[5][23]~q ;
wire \regs[9][23]~feeder_combout ;
wire \regs[9][23]~q ;
wire \regs[1][23]~q ;
wire \Mux40~1_combout ;
wire \regs[6][23]~q ;
wire \regs[2][23]~feeder_combout ;
wire \regs[2][23]~q ;
wire \regs[10][23]~q ;
wire \regs[14][23]~q ;
wire \Mux40~2_combout ;
wire \regs[7][23]~q ;
wire \regs[3][23]~q ;
wire \regs[11][23]~q ;
wire \regs[15][23]~q ;
wire \Mux40~3_combout ;
wire \regs[12][23]~q ;
wire \regs[4][23]~q ;
wire \regs[8][23]~feeder_combout ;
wire \regs[8][23]~q ;
wire \Mux40~0_combout ;
wire \Mux40~4_combout ;
wire \regval2_EX[23]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \dmem_rtl_0|auto_generated|mux3|l1_w23_n0_mux_dataout~0_combout ;
wire \dmem~24feeder_combout ;
wire \dmem~24_q ;
wire \regs[12][22]~feeder_combout ;
wire \regs[12][22]~q ;
wire \regs[13][22]~feeder_combout ;
wire \regs[13][22]~q ;
wire \regs[15][22]~q ;
wire \regs[14][22]~q ;
wire \Mux9~3_combout ;
wire \regs[0][22]~q ;
wire \regs[2][22]~q ;
wire \regs[1][22]~q ;
wire \regs[3][22]~feeder_combout ;
wire \regs[3][22]~q ;
wire \Mux9~0_combout ;
wire \regs[4][22]~q ;
wire \regs[6][22]~q ;
wire \regs[5][22]~q ;
wire \regs[7][22]~feeder_combout ;
wire \regs[7][22]~q ;
wire \Mux9~1_combout ;
wire \regs[8][22]~q ;
wire \regs[9][22]~feeder_combout ;
wire \regs[9][22]~q ;
wire \regs[10][22]~q ;
wire \Mux9~2_combout ;
wire \Mux9~4_combout ;
wire \regs[2][21]~q ;
wire \regs[6][21]~q ;
wire \regs[10][21]~q ;
wire \regs[14][21]~q ;
wire \Mux42~2_combout ;
wire \regs[3][21]~q ;
wire \regs[15][21]~q ;
wire \regs[11][21]~q ;
wire \regs[7][21]~q ;
wire \Mux42~3_combout ;
wire \regs[5][21]~q ;
wire \regs[13][21]~q ;
wire \regs[1][21]~q ;
wire \Mux42~1_combout ;
wire \regs[4][21]~q ;
wire \regs[8][21]~q ;
wire \regs[0][21]~q ;
wire \regs[12][21]~feeder_combout ;
wire \regs[12][21]~q ;
wire \Mux42~0_combout ;
wire \Mux42~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \dmem_rtl_0|auto_generated|mux3|l1_w21_n0_mux_dataout~0_combout ;
wire \aluout_EX_r[23]~130_combout ;
wire \regs[5][19]~q ;
wire \regs[9][19]~feeder_combout ;
wire \regs[9][19]~q ;
wire \regs[1][19]~q ;
wire \Mux44~1_combout ;
wire \regs[7][19]~q ;
wire \regs[15][19]~q ;
wire \regs[11][19]~q ;
wire \regs[3][19]~q ;
wire \Mux44~3_combout ;
wire \regs[12][19]~q ;
wire \regs[4][19]~q ;
wire \regs[0][19]~q ;
wire \regs[8][19]~q ;
wire \Mux44~0_combout ;
wire \regs[6][19]~q ;
wire \regs[2][19]~feeder_combout ;
wire \regs[2][19]~q ;
wire \regs[10][19]~q ;
wire \regs[14][19]~q ;
wire \Mux44~2_combout ;
wire \Mux44~4_combout ;
wire \aluout_EX_r[23]~99_combout ;
wire \aluout_EX_r[19]~295_combout ;
wire \regs[1][18]~q ;
wire \regs[3][18]~q ;
wire \regs[0][18]~q ;
wire \regs[2][18]~feeder_combout ;
wire \regs[2][18]~q ;
wire \Mux45~0_combout ;
wire \regs[12][18]~feeder_combout ;
wire \regs[12][18]~q ;
wire \regs[13][18]~feeder_combout ;
wire \regs[13][18]~q ;
wire \regs[15][18]~q ;
wire \regs[14][18]~q ;
wire \Mux45~3_combout ;
wire \regs[7][18]~q ;
wire \regs[6][18]~q ;
wire \regs[5][18]~q ;
wire \Mux45~1_combout ;
wire \regs[9][18]~q ;
wire \regs[11][18]~q ;
wire \regs[10][18]~q ;
wire \regs[8][18]~feeder_combout ;
wire \regs[8][18]~q ;
wire \Mux45~2_combout ;
wire \Mux45~4_combout ;
wire \dmem~19_q ;
wire \regs[12][17]~q ;
wire \regs[8][17]~q ;
wire \regs[0][17]~q ;
wire \regs[4][17]~q ;
wire \Mux46~0_combout ;
wire \regs[14][17]~q ;
wire \regs[2][17]~q ;
wire \regs[10][17]~q ;
wire \regs[6][17]~q ;
wire \Mux46~2_combout ;
wire \regs[15][17]~q ;
wire \regs[3][17]~DUPLICATE_q ;
wire \regs[7][17]~q ;
wire \Mux46~3_combout ;
wire \regs[13][17]~q ;
wire \regs[5][17]~q ;
wire \regs[1][17]~q ;
wire \regs[9][17]~q ;
wire \Mux46~1_combout ;
wire \Mux46~4_combout ;
wire \aluout_EX_r[17]~156_combout ;
wire \aluout_EX_r[17]~152_combout ;
wire \Add1~78 ;
wire \Add1~73_sumout ;
wire \Add2~78 ;
wire \Add2~79 ;
wire \Add2~73_sumout ;
wire \aluout_EX_r[17]~153_combout ;
wire \aluout_EX_r[17]~154_combout ;
wire \ShiftRight0~0_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \dmem_rtl_0|auto_generated|mux3|l1_w25_n0_mux_dataout~0_combout ;
wire \regs[11][25]~q ;
wire \regs[15][25]~q ;
wire \regs[3][25]~feeder_combout ;
wire \regs[3][25]~q ;
wire \Mux6~3_combout ;
wire \regs[0][25]~q ;
wire \regs[8][25]~q ;
wire \regs[12][25]~q ;
wire \regs[4][25]~q ;
wire \Mux6~0_combout ;
wire \regs[6][25]~q ;
wire \regs[2][25]~q ;
wire \regs[10][25]~q ;
wire \regs[14][25]~q ;
wire \Mux6~2_combout ;
wire \regs[13][25]~feeder_combout ;
wire \regs[13][25]~q ;
wire \regs[9][25]~q ;
wire \regs[1][25]~q ;
wire \regs[5][25]~q ;
wire \Mux6~1_combout ;
wire \Mux6~4_combout ;
wire \aluout_EX_r[25]~113_combout ;
wire \aluout_EX_r~114_combout ;
wire \Equal11~2_combout ;
wire \aluout_EX_r[25]~115_combout ;
wire \Add3~54 ;
wire \Add3~49_sumout ;
wire \aluout_EX_r[25]~116_combout ;
wire \regs[2][24]~q ;
wire \regs[1][24]~q ;
wire \regs[3][24]~q ;
wire \Mux39~0_combout ;
wire \regs[9][24]~q ;
wire \regs[8][24]~q ;
wire \regs[10][24]~q ;
wire \regs[11][24]~q ;
wire \Mux39~2_combout ;
wire \regs[13][24]~q ;
wire \regs[12][24]~q ;
wire \regs[15][24]~q ;
wire \regs[14][24]~q ;
wire \Mux39~3_combout ;
wire \regs[6][24]~q ;
wire \regs[7][24]~q ;
wire \regs[4][24]~q ;
wire \regs[5][24]~q ;
wire \Mux39~1_combout ;
wire \Mux39~4_combout ;
wire \regs[13][20]~q ;
wire \regs[12][20]~feeder_combout ;
wire \regs[12][20]~q ;
wire \regs[15][20]~q ;
wire \regs[14][20]~q ;
wire \Mux43~3_combout ;
wire \regs[8][20]~feeder_combout ;
wire \regs[8][20]~q ;
wire \regs[10][20]~q ;
wire \regs[11][20]~q ;
wire \Mux43~2_combout ;
wire \regs[5][20]~q ;
wire \regs[6][20]~q ;
wire \regs[7][20]~q ;
wire \regs[4][20]~q ;
wire \Mux43~1_combout ;
wire \regs[3][20]~q ;
wire \regs[2][20]~q ;
wire \regs[1][20]~q ;
wire \regs[0][20]~q ;
wire \Mux43~0_combout ;
wire \Mux43~4_combout ;
wire \Add2~75 ;
wire \Add2~70 ;
wire \Add2~71 ;
wire \Add2~66 ;
wire \Add2~67 ;
wire \Add2~62 ;
wire \Add2~63 ;
wire \Add2~58 ;
wire \Add2~59 ;
wire \Add2~87 ;
wire \Add2~82 ;
wire \Add2~83 ;
wire \Add2~54 ;
wire \Add2~55 ;
wire \Add2~49_sumout ;
wire \aluout_EX_r[25]~110_combout ;
wire \regs[2][28]~feeder_combout ;
wire \regs[2][28]~q ;
wire \regs[1][28]~q ;
wire \regs[0][28]~q ;
wire \regs[3][28]~feeder_combout ;
wire \regs[3][28]~q ;
wire \Mux35~0_combout ;
wire \regs[12][28]~feeder_combout ;
wire \regs[12][28]~q ;
wire \regs[14][28]~q ;
wire \regs[15][28]~q ;
wire \Mux35~3_combout ;
wire \regs[8][28]~feeder_combout ;
wire \regs[8][28]~q ;
wire \regs[11][28]~q ;
wire \regs[9][28]~feeder_combout ;
wire \regs[9][28]~q ;
wire \regs[10][28]~q ;
wire \Mux35~2_combout ;
wire \regs[6][28]~feeder_combout ;
wire \regs[6][28]~q ;
wire \regs[7][28]~feeder_combout ;
wire \regs[7][28]~q ;
wire \regs[4][28]~q ;
wire \regs[5][28]~q ;
wire \Mux35~1_combout ;
wire \Mux35~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \dmem_rtl_0|auto_generated|mux3|l1_w28_n0_mux_dataout~0_combout ;
wire \dmem_rtl_0_bypass[57]~feeder_combout ;
wire \aluout_EX_r[30]~187_combout ;
wire \aluout_EX_r[30]~191_combout ;
wire \regs[14][29]~q ;
wire \regs[2][29]~q ;
wire \regs[10][29]~q ;
wire \regs[6][29]~feeder_combout ;
wire \regs[6][29]~q ;
wire \Mux34~2_combout ;
wire \regs[12][29]~feeder_combout ;
wire \regs[12][29]~q ;
wire \regs[4][29]~q ;
wire \regs[0][29]~q ;
wire \regs[8][29]~feeder_combout ;
wire \regs[8][29]~q ;
wire \Mux34~0_combout ;
wire \regs[7][29]~feeder_combout ;
wire \regs[7][29]~q ;
wire \regs[15][29]~q ;
wire \regs[3][29]~feeder_combout ;
wire \regs[3][29]~q ;
wire \regs[11][29]~q ;
wire \Mux34~3_combout ;
wire \regs[9][29]~feeder_combout ;
wire \regs[9][29]~q ;
wire \regs[1][29]~q ;
wire \regs[5][29]~q ;
wire \Mux34~1_combout ;
wire \Mux34~4_combout ;
wire \aluout_EX_r[30]~180_combout ;
wire \aluout_EX_r[29]~196_combout ;
wire \aluout_EX_r[29]~195_combout ;
wire \aluout_EX_r[31]~178_combout ;
wire \regs[5][30]~q ;
wire \regs[7][30]~q ;
wire \regs[4][30]~q ;
wire \regs[6][30]~feeder_combout ;
wire \regs[6][30]~q ;
wire \Mux33~1_combout ;
wire \regs[8][30]~feeder_combout ;
wire \regs[8][30]~q ;
wire \regs[11][30]~q ;
wire \regs[10][30]~q ;
wire \regs[9][30]~feeder_combout ;
wire \regs[9][30]~q ;
wire \Mux33~2_combout ;
wire \regs[15][30]~q ;
wire \regs[13][30]~feeder_combout ;
wire \regs[13][30]~q ;
wire \regs[14][30]~q ;
wire \Mux33~3_combout ;
wire \regs[1][30]~q ;
wire \regs[2][30]~feeder_combout ;
wire \regs[2][30]~q ;
wire \regs[0][30]~q ;
wire \regs[3][30]~q ;
wire \Mux33~0_combout ;
wire \Mux33~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \dmem_rtl_0|auto_generated|mux3|l1_w30_n0_mux_dataout~0_combout ;
wire \regs[14][26]~q ;
wire \regs[12][26]~feeder_combout ;
wire \regs[12][26]~q ;
wire \regs[15][26]~q ;
wire \regs[13][26]~feeder_combout ;
wire \regs[13][26]~q ;
wire \Mux5~3_combout ;
wire \regs[9][26]~feeder_combout ;
wire \regs[9][26]~q ;
wire \regs[8][26]~feeder_combout ;
wire \regs[8][26]~q ;
wire \regs[10][26]~q ;
wire \regs[11][26]~q ;
wire \Mux5~2_combout ;
wire \regs[2][26]~feeder_combout ;
wire \regs[2][26]~q ;
wire \regs[0][26]~q ;
wire \regs[1][26]~q ;
wire \regs[3][26]~feeder_combout ;
wire \regs[3][26]~q ;
wire \Mux5~0_combout ;
wire \regs[6][26]~feeder_combout ;
wire \regs[6][26]~q ;
wire \regs[7][26]~feeder_combout ;
wire \regs[7][26]~q ;
wire \regs[4][26]~q ;
wire \Mux5~1_combout ;
wire \Mux5~4_combout ;
wire \Add2~50 ;
wire \Add2~51 ;
wire \Add2~46 ;
wire \Add2~47 ;
wire \Add2~42 ;
wire \Add2~43 ;
wire \Add2~102 ;
wire \Add2~103 ;
wire \Add2~98 ;
wire \Add2~99 ;
wire \Add2~93_sumout ;
wire \aluout_EX_r[30]~20_combout ;
wire \aluout_EX_r[30]~182_combout ;
wire \ShiftRight0~45_combout ;
wire \ShiftLeft0~7_combout ;
wire \ShiftLeft0~29_combout ;
wire \ShiftLeft0~6_combout ;
wire \ShiftLeft0~5_combout ;
wire \ShiftLeft0~43_combout ;
wire \aluout_EX_r[30]~188_combout ;
wire \ShiftLeft0~28_combout ;
wire \ShiftLeft0~27_combout ;
wire \ShiftLeft0~26_combout ;
wire \aluout_EX_r[30]~189_combout ;
wire \aluout_EX_r[30]~190_combout ;
wire \aluout_EX_r[30]~192_combout ;
wire \aluout_EX_r[30]~181_combout ;
wire \aluout_EX_r[30]~184_combout ;
wire \Add1~66 ;
wire \Add1~62 ;
wire \Add1~58 ;
wire \Add1~86 ;
wire \Add1~82 ;
wire \Add1~54 ;
wire \Add1~50 ;
wire \Add1~46 ;
wire \Add1~42 ;
wire \Add1~102 ;
wire \Add1~98 ;
wire \Add1~93_sumout ;
wire \aluout_EX_r[30]~256_combout ;
wire \aluout_EX_r[30]~183_combout ;
wire \Add3~50 ;
wire \Add3~46 ;
wire \Add3~42 ;
wire \Add3~102 ;
wire \Add3~98 ;
wire \Add3~93_sumout ;
wire \aluout_EX_r[3]~15_combout ;
wire \aluout_EX_r[30]~185_combout ;
wire \aluout_EX_r[30]~186_combout ;
wire \aluout_EX_r[30]~255_combout ;
wire \aluout_EX_r[30]~193_combout ;
wire \dmem~31_q ;
wire \regval_MEM~24_combout ;
wire \regs[12][30]~q ;
wire \Mux1~3_combout ;
wire \Mux1~2_combout ;
wire \Mux1~1_combout ;
wire \Mux1~0_combout ;
wire \Mux1~4_combout ;
wire \Add3~94 ;
wire \Add3~89_sumout ;
wire \aluout_EX_r[31]~251_combout ;
wire \ShiftLeft0~3_combout ;
wire \ShiftLeft0~25_combout ;
wire \ShiftLeft0~40_combout ;
wire \ShiftLeft0~41_combout ;
wire \ShiftLeft0~24_combout ;
wire \ShiftLeft0~22_combout ;
wire \ShiftLeft0~23_combout ;
wire \ShiftLeft0~42_combout ;
wire \Selector0~0_combout ;
wire \regs[4][31]~q ;
wire \regs[8][31]~q ;
wire \regs[0][31]~q ;
wire \regs[12][31]~q ;
wire \Mux32~0_combout ;
wire \regs[14][31]~q ;
wire \regs[6][31]~q ;
wire \regs[2][31]~q ;
wire \regs[10][31]~q ;
wire \Mux32~2_combout ;
wire \regs[15][31]~q ;
wire \regs[11][31]~q ;
wire \regs[3][31]~feeder_combout ;
wire \regs[3][31]~q ;
wire \Mux32~3_combout ;
wire \regs[13][31]~feeder_combout ;
wire \regs[13][31]~q ;
wire \regs[9][31]~feeder_combout ;
wire \regs[9][31]~q ;
wire \regs[1][31]~q ;
wire \regs[5][31]~q ;
wire \Mux32~1_combout ;
wire \Mux32~4_combout ;
wire \Selector0~1_combout ;
wire \Add1~94 ;
wire \Add1~89_sumout ;
wire \aluout_EX_r[31]~252_combout ;
wire \aluout_EX_r[31]~304_combout ;
wire \Add2~94 ;
wire \Add2~95 ;
wire \Add2~89_sumout ;
wire \aluout_EX_r[31]~179_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \dmem_rtl_0|auto_generated|mux3|l1_w31_n0_mux_dataout~0_combout ;
wire \dmem~32feeder_combout ;
wire \dmem~32_q ;
wire \regval_MEM~23_combout ;
wire \regs[7][31]~feeder_combout ;
wire \regs[7][31]~q ;
wire \Mux0~3_combout ;
wire \Mux0~2_combout ;
wire \Mux0~0_combout ;
wire \Mux0~1_combout ;
wire \Mux0~4_combout ;
wire \ShiftRight0~21_combout ;
wire \ShiftRight0~46_combout ;
wire \ShiftLeft0~9_combout ;
wire \ShiftLeft0~10_combout ;
wire \ShiftLeft0~33_combout ;
wire \ShiftLeft0~44_combout ;
wire \ShiftLeft0~32_combout ;
wire \aluout_EX_r[29]~198_combout ;
wire \ShiftLeft0~30_combout ;
wire \ShiftLeft0~31_combout ;
wire \aluout_EX_r[29]~199_combout ;
wire \aluout_EX_r[29]~200_combout ;
wire \aluout_EX_r[29]~201_combout ;
wire \aluout_EX_r[29]~197_combout ;
wire \Add3~97_sumout ;
wire \Add1~97_sumout ;
wire \aluout_EX_r[29]~276_combout ;
wire \aluout_EX_r[29]~194_combout ;
wire \aluout_EX_r[29]~279_combout ;
wire \aluout_EX_r[29]~277_combout ;
wire \aluout_EX_r[29]~278_combout ;
wire \Add2~97_sumout ;
wire \aluout_EX_r[29]~202_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \dmem_rtl_0|auto_generated|mux3|l1_w29_n0_mux_dataout~0_combout ;
wire \dmem~30feeder_combout ;
wire \dmem~30_q ;
wire \regval_MEM~25_combout ;
wire \regs[13][29]~feeder_combout ;
wire \regs[13][29]~q ;
wire \Mux2~1_combout ;
wire \Mux2~0_combout ;
wire \Mux2~2_combout ;
wire \Mux2~3_combout ;
wire \Mux2~4_combout ;
wire \ShiftRight0~28_combout ;
wire \ShiftRight0~47_combout ;
wire \ShiftLeft0~37_combout ;
wire \ShiftLeft0~13_combout ;
wire \ShiftLeft0~14_combout ;
wire \ShiftLeft0~15_combout ;
wire \ShiftLeft0~45_combout ;
wire \ShiftLeft0~34_combout ;
wire \aluout_EX_r[28]~207_combout ;
wire \ShiftLeft0~35_combout ;
wire \ShiftLeft0~36_combout ;
wire \aluout_EX_r[28]~208_combout ;
wire \aluout_EX_r[28]~209_combout ;
wire \aluout_EX_r[28]~210_combout ;
wire \aluout_EX_r[28]~203_combout ;
wire \aluout_EX_r[28]~206_combout ;
wire \Add3~101_sumout ;
wire \Add1~101_sumout ;
wire \aluout_EX_r[28]~280_combout ;
wire \aluout_EX_r[28]~283_combout ;
wire \aluout_EX_r[28]~281_combout ;
wire \aluout_EX_r[28]~282_combout ;
wire \Add2~101_sumout ;
wire \aluout_EX_r[28]~205_combout ;
wire \aluout_EX_r[28]~204_combout ;
wire \aluout_EX_r[28]~211_combout ;
wire \dmem~29_q ;
wire \regval_MEM~26_combout ;
wire \regs[13][28]~feeder_combout ;
wire \regs[13][28]~q ;
wire \Mux3~3_combout ;
wire \Mux3~2_combout ;
wire \Mux3~0_combout ;
wire \Mux3~1_combout ;
wire \Mux3~4_combout ;
wire \ShiftRight0~22_combout ;
wire \ShiftRight0~23_combout ;
wire \aluout_EX_r[25]~111_combout ;
wire \aluout_EX_r[25]~112_combout ;
wire \aluout_EX_r[25]~271_combout ;
wire \Add1~49_sumout ;
wire \aluout_EX_r[25]~320_combout ;
wire \aluout_EX[23]~6_combout ;
wire \aluout_EX[23]~7_combout ;
wire \aluout_EX[23]~8_combout ;
wire \dmem~26feeder_combout ;
wire \dmem~26_q ;
wire \regval_MEM~29_combout ;
wire \regs[7][25]~feeder_combout ;
wire \regs[7][25]~q ;
wire \Mux38~3_combout ;
wire \Mux38~1_combout ;
wire \Mux38~0_combout ;
wire \Mux38~2_combout ;
wire \Mux38~4_combout ;
wire \ShiftRight0~4_combout ;
wire \ShiftRight0~1_combout ;
wire \ShiftRight0~2_combout ;
wire \ShiftRight0~5_combout ;
wire \aluout_EX[23]~3_combout ;
wire \ShiftRight0~27_combout ;
wire \ShiftRight0~26_combout ;
wire \ShiftRight0~43_combout ;
wire \aluout_EX_r[17]~150_combout ;
wire \aluout_EX_r[17]~151_combout ;
wire \Add3~78 ;
wire \Add3~73_sumout ;
wire \aluout_EX_r[17]~155_combout ;
wire \aluout_EX_r[17]~157_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \dmem_rtl_0|auto_generated|mux3|l1_w17_n0_mux_dataout~0_combout ;
wire \dmem~18_q ;
wire \regval_MEM~19_combout ;
wire \regs[11][17]~q ;
wire \regs[3][17]~q ;
wire \Mux14~3_combout ;
wire \Mux14~1_combout ;
wire \Mux14~0_combout ;
wire \Mux14~2_combout ;
wire \Mux14~4_combout ;
wire \Add2~74 ;
wire \Add2~69_sumout ;
wire \Equal11~4_combout ;
wire \aluout_EX_r~147_combout ;
wire \aluout_EX_r[18]~148_combout ;
wire \aluout_EX_r[18]~146_combout ;
wire \Add3~74 ;
wire \Add3~69_sumout ;
wire \aluout_EX_r[18]~149_combout ;
wire \aluout_EX_r[18]~144_combout ;
wire \ShiftRight0~15_combout ;
wire \ShiftRight0~20_combout ;
wire \ShiftRight0~14_combout ;
wire \ShiftRight0~19_combout ;
wire \ShiftRight0~42_combout ;
wire \ShiftLeft0~21_combout ;
wire \aluout_EX_r[18]~145_combout ;
wire \aluout_EX_r[18]~143_combout ;
wire \aluout_EX_r[18]~265_combout ;
wire \Add1~74 ;
wire \Add1~69_sumout ;
wire \aluout_EX_r[18]~312_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \dmem_rtl_0|auto_generated|mux3|l1_w18_n0_mux_dataout~0_combout ;
wire \regval_MEM~18_combout ;
wire \regs[4][18]~q ;
wire \Mux13~1_combout ;
wire \Mux13~2_combout ;
wire \Mux13~3_combout ;
wire \Mux13~0_combout ;
wire \Mux13~4_combout ;
wire \Add1~70 ;
wire \Add1~65_sumout ;
wire \aluout_EX_r[19]~294_combout ;
wire \Add3~70 ;
wire \Add3~65_sumout ;
wire \aluout_EX_r[19]~141_combout ;
wire \aluout_EX_r[19]~140_combout ;
wire \ShiftLeft0~20_combout ;
wire \ShiftRight0~11_combout ;
wire \ShiftRight0~10_combout ;
wire \ShiftRight0~9_combout ;
wire \ShiftRight0~41_combout ;
wire \aluout_EX_r[19]~138_combout ;
wire \aluout_EX_r[19]~139_combout ;
wire \aluout_EX_r[19]~293_combout ;
wire \Add2~65_sumout ;
wire \aluout_EX_r[19]~142_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \dmem_rtl_0|auto_generated|mux3|l1_w19_n0_mux_dataout~0_combout ;
wire \dmem~20feeder_combout ;
wire \dmem~20_q ;
wire \regval_MEM~17_combout ;
wire \regs[13][19]~feeder_combout ;
wire \regs[13][19]~q ;
wire \Mux12~1_combout ;
wire \Mux12~3_combout ;
wire \Mux12~2_combout ;
wire \Mux12~0_combout ;
wire \Mux12~4_combout ;
wire \Add3~66 ;
wire \Add3~61_sumout ;
wire \aluout_EX_r[20]~136_combout ;
wire \Add1~61_sumout ;
wire \aluout_EX_r[20]~291_combout ;
wire \Add2~61_sumout ;
wire \aluout_EX_r[20]~292_combout ;
wire \aluout_EX_r[20]~133_combout ;
wire \ShiftLeft0~19_combout ;
wire \ShiftRight0~34_combout ;
wire \ShiftRight0~39_combout ;
wire \aluout_EX_r[20]~134_combout ;
wire \aluout_EX_r[20]~135_combout ;
wire \aluout_EX_r[20]~290_combout ;
wire \aluout_EX_r[20]~137_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \dmem_rtl_0|auto_generated|mux3|l1_w20_n0_mux_dataout~0_combout ;
wire \dmem~21_q ;
wire \regval_MEM~34_combout ;
wire \regs[9][20]~q ;
wire \Mux11~2_combout ;
wire \Mux11~1_combout ;
wire \Mux11~3_combout ;
wire \Mux11~0_combout ;
wire \Mux11~4_combout ;
wire \Add3~62 ;
wire \Add3~57_sumout ;
wire \aluout_EX_r[21]~129_combout ;
wire \Add2~57_sumout ;
wire \ShiftRight0~37_combout ;
wire \aluout_EX_r[21]~125_combout ;
wire \ShiftLeft0~18_combout ;
wire \aluout_EX_r[21]~126_combout ;
wire \aluout_EX_r[21]~127_combout ;
wire \aluout_EX_r[21]~287_combout ;
wire \aluout_EX_r[21]~289_combout ;
wire \Add1~57_sumout ;
wire \aluout_EX_r[21]~288_combout ;
wire \aluout_EX_r[21]~131_combout ;
wire \aluout_EX_r[21]~128_combout ;
wire \aluout_EX_r[21]~132_combout ;
wire \dmem_rtl_0_bypass[50]~feeder_combout ;
wire \dmem~22_q ;
wire \regval_MEM~33_combout ;
wire \regs[9][21]~q ;
wire \Mux10~1_combout ;
wire \Mux10~3_combout ;
wire \Mux10~0_combout ;
wire \Mux10~2_combout ;
wire \Mux10~4_combout ;
wire \Add3~58 ;
wire \Add3~85_sumout ;
wire \aluout_EX_r[22]~174_combout ;
wire \aluout_EX_r[22]~175_combout ;
wire \Add2~85_sumout ;
wire \ShiftLeft0~17_combout ;
wire \aluout_EX_r[22]~170_combout ;
wire \ShiftRight0~35_combout ;
wire \aluout_EX_r[22]~171_combout ;
wire \aluout_EX_r[22]~172_combout ;
wire \aluout_EX_r[22]~284_combout ;
wire \aluout_EX_r[22]~286_combout ;
wire \Add1~85_sumout ;
wire \aluout_EX_r[22]~285_combout ;
wire \aluout_EX_r[22]~173_combout ;
wire \aluout_EX_r[22]~176_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \dmem_rtl_0|auto_generated|mux3|l1_w22_n0_mux_dataout~0_combout ;
wire \dmem~23_q ;
wire \regval_MEM~32_combout ;
wire \regs[11][22]~q ;
wire \Mux41~2_combout ;
wire \Mux41~1_combout ;
wire \Mux41~3_combout ;
wire \Mux41~0_combout ;
wire \Mux41~4_combout ;
wire \Add2~86 ;
wire \Add2~81_sumout ;
wire \Add3~86 ;
wire \Add3~81_sumout ;
wire \aluout_EX_r~167_combout ;
wire \Equal11~6_combout ;
wire \aluout_EX_r[23]~168_combout ;
wire \aluout_EX_r[23]~166_combout ;
wire \aluout_EX_r[23]~169_combout ;
wire \aluout_EX_r[23]~163_combout ;
wire \ShiftRight0~12_combout ;
wire \aluout_EX_r[23]~164_combout ;
wire \aluout_EX_r[23]~165_combout ;
wire \aluout_EX_r[23]~264_combout ;
wire \Add1~81_sumout ;
wire \aluout_EX_r[23]~308_combout ;
wire \regval_MEM~31_combout ;
wire \regs[0][23]~q ;
wire \Mux8~0_combout ;
wire \Mux8~1_combout ;
wire \Mux8~3_combout ;
wire \Mux8~2_combout ;
wire \Mux8~4_combout ;
wire \Add3~82 ;
wire \Add3~53_sumout ;
wire \aluout_EX_r~121_combout ;
wire \Equal11~3_combout ;
wire \aluout_EX_r[24]~122_combout ;
wire \aluout_EX_r[24]~120_combout ;
wire \aluout_EX_r[24]~123_combout ;
wire \Add2~53_sumout ;
wire \ShiftRight0~30_combout ;
wire \ShiftLeft0~16_combout ;
wire \aluout_EX_r[24]~118_combout ;
wire \aluout_EX_r[24]~119_combout ;
wire \aluout_EX_r[24]~117_combout ;
wire \aluout_EX_r[24]~272_combout ;
wire \Add1~53_sumout ;
wire \aluout_EX_r[24]~316_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \dmem_rtl_0|auto_generated|mux3|l1_w24_n0_mux_dataout~0_combout ;
wire \dmem~25_q ;
wire \regval_MEM~30_combout ;
wire \regs[0][24]~q ;
wire \Mux7~0_combout ;
wire \Mux7~1_combout ;
wire \Mux7~3_combout ;
wire \Mux7~2_combout ;
wire \Mux7~4_combout ;
wire \ShiftRight0~29_combout ;
wire \ShiftRight0~33_combout ;
wire \ShiftRight0~44_combout ;
wire \aluout_EX_r[16]~158_combout ;
wire \aluout_EX_r[16]~159_combout ;
wire \aluout_EX_r[16]~267_combout ;
wire \aluout_EX_r[16]~268_combout ;
wire \Equal11~5_combout ;
wire \aluout_EX_r[16]~161_combout ;
wire \aluout_EX_r[16]~162_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \dmem_rtl_0|auto_generated|mux3|l1_w16_n0_mux_dataout~0_combout ;
wire \dmem_rtl_0_bypass[45]~feeder_combout ;
wire \dmem~17feeder_combout ;
wire \dmem~17_q ;
wire \regval_MEM~20_combout ;
wire \regs[10][16]~q ;
wire \Mux15~2_combout ;
wire \Mux15~1_combout ;
wire \Mux15~3_combout ;
wire \Mux15~0_combout ;
wire \Mux15~4_combout ;
wire \ShiftRight0~25_combout ;
wire \ShiftRight0~24_combout ;
wire \ShiftRight0~50_combout ;
wire \Selector30~0_combout ;
wire \Add3~121_sumout ;
wire \aluout_EX_r[1]~240_combout ;
wire \aluout_EX_r[1]~241_combout ;
wire \Selector30~1_combout ;
wire \aluout_EX_r[1]~242_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \regval_MEM~1_combout ;
wire \KEY[1]~input_o ;
wire \regval_MEM~2_combout ;
wire \dmem~2_q ;
wire \regval_MEM~3_combout ;
wire \regs[3][1]~q ;
wire \regs[2][1]~q ;
wire \regs[0][1]~q ;
wire \regs[1][1]~q ;
wire \Mux30~0_combout ;
wire \regs[6][1]~feeder_combout ;
wire \regs[6][1]~q ;
wire \regs[7][1]~q ;
wire \regs[5][1]~q ;
wire \regs[4][1]~q ;
wire \Mux30~1_combout ;
wire \regs[14][1]~q ;
wire \regs[13][1]~feeder_combout ;
wire \regs[13][1]~q ;
wire \regs[15][1]~q ;
wire \regs[12][1]~feeder_combout ;
wire \regs[12][1]~q ;
wire \Mux30~3_combout ;
wire \regs[9][1]~feeder_combout ;
wire \regs[9][1]~q ;
wire \regs[8][1]~q ;
wire \regs[10][1]~q ;
wire \regs[11][1]~q ;
wire \Mux30~2_combout ;
wire \Mux30~4_combout ;
wire \ShiftLeft0~0_combout ;
wire \ShiftLeft0~4_combout ;
wire \ShiftRight0~13_combout ;
wire \aluout_EX_r[27]~96_combout ;
wire \aluout_EX_r[27]~97_combout ;
wire \aluout_EX_r[27]~269_combout ;
wire \Add2~41_sumout ;
wire \aluout_EX_r~100_combout ;
wire \aluout_EX_r[27]~101_combout ;
wire \Add3~41_sumout ;
wire \aluout_EX_r[27]~98_combout ;
wire \aluout_EX_r[27]~102_combout ;
wire \Add1~41_sumout ;
wire \aluout_EX_r[27]~328_combout ;
wire \ShiftLeft0~8_combout ;
wire \ShiftRight0~16_combout ;
wire \aluout_EX_r[26]~104_combout ;
wire \aluout_EX_r[26]~105_combout ;
wire \regval2_ID[26]~DUPLICATE_q ;
wire \Equal11~1_combout ;
wire \aluout_EX_r[26]~103_combout ;
wire \aluout_EX_r[26]~270_combout ;
wire \Add2~45_sumout ;
wire \aluout_EX_r~107_combout ;
wire \aluout_EX_r[26]~108_combout ;
wire \aluout_EX_r[26]~106_combout ;
wire \Add3~45_sumout ;
wire \aluout_EX_r[26]~109_combout ;
wire \Add1~45_sumout ;
wire \aluout_EX_r[26]~324_combout ;
wire \Equal18~0_combout ;
wire \Equal18~2_combout ;
wire \Equal18~3_combout ;
wire \Equal18~4_combout ;
wire \Equal18~1_combout ;
wire \dmem~33_combout ;
wire \dmem~35_combout ;
wire \regval_MEM[10]~7_combout ;
wire \regs[13][12]~feeder_combout ;
wire \regs[13][12]~q ;
wire \Mux19~3_combout ;
wire \Mux19~0_combout ;
wire \Mux19~2_combout ;
wire \Mux19~1_combout ;
wire \Mux19~4_combout ;
wire \aluout_EX_r[12]~254_combout ;
wire \Add2~117_sumout ;
wire \Add1~117_sumout ;
wire \aluout_EX_r[12]~234_combout ;
wire \aluout_EX_r[30]~229_combout ;
wire \aluout_EX_r[12]~236_combout ;
wire \aluout_EX_r[14]~19_combout ;
wire \aluout_EX_r[13]~227_combout ;
wire \ShiftRight0~32_combout ;
wire \aluout_EX_r[12]~235_combout ;
wire \aluout_EX_r[12]~296_combout ;
wire \Add3~117_sumout ;
wire \aluout_EX_r[14]~14_combout ;
wire \aluout_EX_r[12]~237_combout ;
wire \aluout_EX_r[12]~238_combout ;
wire \aluout_EX_r[12]~239_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \dmem_rtl_0|auto_generated|mux3|l1_w11_n0_mux_dataout~0_combout ;
wire \dmem~12feeder_combout ;
wire \dmem~12_q ;
wire \regval_MEM~13_combout ;
wire \regs[9][11]~q ;
wire \Mux20~1_combout ;
wire \Mux20~2_combout ;
wire \Mux20~3_combout ;
wire \Mux20~0_combout ;
wire \Mux20~4_combout ;
wire \Add3~5_sumout ;
wire \aluout_EX_r[11]~27_combout ;
wire \aluout_EX_r[11]~28_combout ;
wire \ShiftRight0~8_combout ;
wire \ShiftRight0~7_combout ;
wire \aluout_EX_r[11]~24_combout ;
wire \aluout_EX_r[11]~25_combout ;
wire \aluout_EX_r[11]~26_combout ;
wire \aluout_EX_r[11]~23_combout ;
wire \aluout_EX_r[11]~21_combout ;
wire \Add2~5_sumout ;
wire \Add1~5_sumout ;
wire \aluout_EX_r[11]~22_combout ;
wire \aluout_EX_r[11]~29_combout ;
wire \aluout_EX[11]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \dmem_rtl_0|auto_generated|mux3|l1_w10_n0_mux_dataout~0_combout ;
wire \dmem~11_q ;
wire \regval_MEM~14_combout ;
wire \regs[14][10]~q ;
wire \Mux21~3_combout ;
wire \Mux21~2_combout ;
wire \Mux21~0_combout ;
wire \regs[6][10]~q ;
wire \Mux21~1_combout ;
wire \Mux21~4_combout ;
wire \Add3~9_sumout ;
wire \aluout_EX_r[10]~33_combout ;
wire \aluout_EX_r[10]~34_combout ;
wire \ShiftRight0~18_combout ;
wire \ShiftRight0~17_combout ;
wire \aluout_EX_r[10]~30_combout ;
wire \aluout_EX_r[10]~31_combout ;
wire \Add2~9_sumout ;
wire \aluout_EX_r[10]~275_combout ;
wire \aluout_EX_r[10]~334_combout ;
wire \aluout_EX_r[10]~273_combout ;
wire \aluout_EX_r[10]~274_combout ;
wire \Add1~9_sumout ;
wire \aluout_EX_r[10]~333_combout ;
wire \aluout_EX_r[10]~32_combout ;
wire \aluout_EX_r[10]~35_combout ;
wire \aluout_EX[10]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \dmem_rtl_0|auto_generated|mux3|l1_w14_n0_mux_dataout~0_combout ;
wire \dmem~15_q ;
wire \regval_MEM~22_combout ;
wire \regs[2][14]~feeder_combout ;
wire \regs[2][14]~q ;
wire \Mux17~0_combout ;
wire \Mux17~1_combout ;
wire \Mux17~2_combout ;
wire \regs[12][14]~q ;
wire \Mux17~3_combout ;
wire \Mux17~4_combout ;
wire \Add2~109_sumout ;
wire \aluout_EX_r[14]~216_combout ;
wire \aluout_EX_r[14]~261_combout ;
wire \aluout_EX_r[14]~218_combout ;
wire \Add1~109_sumout ;
wire \aluout_EX_r[14]~262_combout ;
wire \aluout_EX_r[14]~263_combout ;
wire \aluout_EX_r~219_combout ;
wire \aluout_EX_r[14]~220_combout ;
wire \aluout_EX_r[14]~222_combout ;
wire \aluout_EX_r[14]~223_combout ;
wire \aluout_EX_r[14]~221_combout ;
wire \aluout_EX_r[14]~224_combout ;
wire \aluout_EX_r[14]~217_combout ;
wire \Add3~109_sumout ;
wire \aluout_EX_r[14]~260_combout ;
wire \aluout_EX_r[14]~225_combout ;
wire \dmem~43_combout ;
wire \dmem~44_combout ;
wire \dmem~8_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \dmem_rtl_0|auto_generated|mux3|l1_w7_n0_mux_dataout~0_combout ;
wire \dmem_rtl_0_bypass[36]~feeder_combout ;
wire \regval_MEM~8_combout ;
wire \regs[9][7]~q ;
wire \Mux24~1_combout ;
wire \regs[12][7]~q ;
wire \Mux24~0_combout ;
wire \Mux24~3_combout ;
wire \Mux24~2_combout ;
wire \Mux24~4_combout ;
wire \ShiftRight0~40_combout ;
wire \ShiftRight0~31_combout ;
wire \ShiftRight0~51_combout ;
wire \ShiftRight0~52_combout ;
wire \Selector31~13_combout ;
wire \Selector31~14_combout ;
wire \aluout_EX_r[0]~249_combout ;
wire \Selector31~1_combout ;
wire \Selector31~0_combout ;
wire \Selector31~9_combout ;
wire \Selector31~10_combout ;
wire \LessThan2~8_combout ;
wire \aluout_EX_r~212_combout ;
wire \Selector31~4_combout ;
wire \Selector31~2_combout ;
wire \Selector31~6_combout ;
wire \Selector31~5_combout ;
wire \Selector31~3_combout ;
wire \Selector31~7_combout ;
wire \LessThan2~10_combout ;
wire \LessThan2~11_combout ;
wire \LessThan2~0_combout ;
wire \LessThan2~1_combout ;
wire \Selector31~8_combout ;
wire \Selector31~11_combout ;
wire \aluout_EX_r[0]~243_combout ;
wire \aluout_EX_r[0]~244_combout ;
wire \LessThan2~9_combout ;
wire \LessThan2~13_combout ;
wire \LessThan2~14_combout ;
wire \LessThan2~12_combout ;
wire \LessThan2~15_combout ;
wire \LessThan2~2_combout ;
wire \LessThan2~3_combout ;
wire \LessThan2~4_combout ;
wire \LessThan2~5_combout ;
wire \LessThan2~6_combout ;
wire \LessThan2~7_combout ;
wire \LessThan2~17_combout ;
wire \LessThan2~18_combout ;
wire \LessThan2~16_combout ;
wire \LessThan2~19_combout ;
wire \LessThan2~20_combout ;
wire \aluout_EX_r[0]~250_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \regval_MEM~35_combout ;
wire \dmem~1_q ;
wire \regval_MEM~37_combout ;
wire \regs[12][0]~q ;
wire \Mux31~0_combout ;
wire \Mux31~2_combout ;
wire \Mux31~3_combout ;
wire \Mux31~1_combout ;
wire \Mux31~4_combout ;
wire \ShiftLeft0~11_combout ;
wire \ShiftLeft0~12_combout ;
wire \Add3~13_sumout ;
wire \aluout_EX_r[9]~39_combout ;
wire \aluout_EX_r[9]~40_combout ;
wire \aluout_EX_r[9]~36_combout ;
wire \aluout_EX_r[9]~37_combout ;
wire \aluout_EX_r[9]~332_combout ;
wire \aluout_EX_r[9]~257_combout ;
wire \aluout_EX_r[9]~258_combout ;
wire \Add1~13_sumout ;
wire \aluout_EX_r[9]~259_combout ;
wire \Add2~13_sumout ;
wire \aluout_EX_r[9]~38_combout ;
wire \aluout_EX_r[9]~41_combout ;
wire \aluout_EX[9]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \dmem_rtl_0|auto_generated|mux3|l1_w8_n0_mux_dataout~0_combout ;
wire \dmem~9_q ;
wire \regval_MEM~16_combout ;
wire \regs[6][8]~q ;
wire \Mux23~1_combout ;
wire \Mux23~3_combout ;
wire \Mux23~0_combout ;
wire \Mux23~2_combout ;
wire \Mux23~4_combout ;
wire \aluout_EX_r[8]~44_combout ;
wire \aluout_EX_r[8]~45_combout ;
wire \aluout_EX_r[8]~46_combout ;
wire \Add3~17_sumout ;
wire \aluout_EX_r[8]~47_combout ;
wire \aluout_EX_r[8]~48_combout ;
wire \Add2~17_sumout ;
wire \Add1~17_sumout ;
wire \aluout_EX_r[8]~42_combout ;
wire \aluout_EX_r[8]~43_combout ;
wire \aluout_EX_r[8]~49_combout ;
wire \aluout_EX[8]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \dmem_rtl_0|auto_generated|mux3|l1_w5_n0_mux_dataout~0_combout ;
wire \dmem~6_q ;
wire \regval_MEM~10_combout ;
wire \regval_MEM[5]~DUPLICATE_q ;
wire \regs[8][5]~q ;
wire \Mux58~0_combout ;
wire \Mux58~2_combout ;
wire \Mux58~3_combout ;
wire \Mux58~1_combout ;
wire \Mux58~4_combout ;
wire \Add1~122 ;
wire \Add1~38 ;
wire \Add1~34 ;
wire \Add1~30 ;
wire \Add1~26 ;
wire \Add1~21_sumout ;
wire \Add2~21_sumout ;
wire \aluout_EX_r[6]~50_combout ;
wire \aluout_EX_r[6]~51_combout ;
wire \aluout_EX_r[6]~55_combout ;
wire \Add3~21_sumout ;
wire \aluout_EX_r[6]~56_combout ;
wire \ShiftRight0~36_combout ;
wire \aluout_EX_r[6]~52_combout ;
wire \aluout_EX_r[6]~53_combout ;
wire \aluout_EX_r[6]~54_combout ;
wire \aluout_EX_r[6]~57_combout ;
wire \aluout_EX[6]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \dmem_rtl_0|auto_generated|mux3|l1_w4_n0_mux_dataout~0_combout ;
wire \dmem~5feeder_combout ;
wire \dmem~5_q ;
wire \regval_MEM~6_combout ;
wire \regs[13][4]~q ;
wire \Mux27~3_combout ;
wire \Mux27~0_combout ;
wire \Mux27~1_combout ;
wire \Mux27~2_combout ;
wire \Mux27~4_combout ;
wire \Add1~29_sumout ;
wire \Add2~29_sumout ;
wire \aluout_EX_r[4]~66_combout ;
wire \aluout_EX_r[4]~67_combout ;
wire \aluout_EX_r[4]~71_combout ;
wire \Add3~29_sumout ;
wire \aluout_EX_r[4]~72_combout ;
wire \aluout_EX_r[4]~68_combout ;
wire \aluout_EX_r[4]~69_combout ;
wire \aluout_EX_r[4]~70_combout ;
wire \aluout_EX_r[4]~73_combout ;
wire \aluout_EX[4]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \dmem_rtl_0|auto_generated|mux3|l1_w6_n0_mux_dataout~0_combout ;
wire \dmem~7_q ;
wire \dmem_rtl_0_bypass[35]~feeder_combout ;
wire \regval_MEM~9_combout ;
wire \regs[10][6]~q ;
wire \Mux25~2_combout ;
wire \Mux25~1_combout ;
wire \Mux25~3_combout ;
wire \Mux25~0_combout ;
wire \Mux25~4_combout ;
wire \ShiftLeft0~1_combout ;
wire \ShiftLeft0~2_combout ;
wire \aluout_EX_r[7]~16_combout ;
wire \Add3~1_sumout ;
wire \aluout_EX_r[7]~17_combout ;
wire \ShiftRight0~6_combout ;
wire \aluout_EX_r[7]~11_combout ;
wire \aluout_EX_r[7]~12_combout ;
wire \aluout_EX_r[7]~13_combout ;
wire \Add1~1_sumout ;
wire \Add2~1_sumout ;
wire \aluout_EX_r[7]~6_combout ;
wire \aluout_EX_r[7]~7_combout ;
wire \aluout_EX_r[7]~18_combout ;
wire \regval_MEM[3]~0_combout ;
wire \dmem~4_q ;
wire \KEY[3]~input_o ;
wire \regval_MEM~42_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \regval_MEM~41_combout ;
wire \regval_MEM~43_combout ;
wire \regs[9][3]~q ;
wire \Mux28~1_combout ;
wire \Mux28~3_combout ;
wire \Mux28~0_combout ;
wire \Mux28~2_combout ;
wire \Mux28~4_combout ;
wire \Add3~33_sumout ;
wire \aluout_EX_r[3]~80_combout ;
wire \aluout_EX_r[3]~81_combout ;
wire \aluout_EX_r[3]~76_combout ;
wire \aluout_EX_r[3]~77_combout ;
wire \aluout_EX_r[3]~78_combout ;
wire \aluout_EX_r[3]~79_combout ;
wire \Add1~33_sumout ;
wire \Add2~33_sumout ;
wire \aluout_EX_r[3]~74_combout ;
wire \aluout_EX_r[3]~75_combout ;
wire \aluout_EX_r[3]~82_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \dmem_rtl_0|auto_generated|mux3|l1_w13_n0_mux_dataout~0_combout ;
wire \dmem~14_q ;
wire \regval_MEM~11_combout ;
wire \regs[8][13]~q ;
wire \Mux18~0_combout ;
wire \Mux18~3_combout ;
wire \Mux18~1_combout ;
wire \Mux18~2_combout ;
wire \Mux18~4_combout ;
wire \Add3~113_sumout ;
wire \aluout_EX_r[13]~231_combout ;
wire \aluout_EX_r[13]~232_combout ;
wire \aluout_EX_r[13]~230_combout ;
wire \Add1~113_sumout ;
wire \Add2~113_sumout ;
wire \aluout_EX_r[13]~253_combout ;
wire \aluout_EX_r[13]~226_combout ;
wire \aluout_EX_r[13]~228_combout ;
wire \aluout_EX_r[13]~300_combout ;
wire \aluout_EX_r[13]~233_combout ;
wire \Equal18~5_combout ;
wire \Equal18~6_combout ;
wire \KEY[2]~input_o ;
wire \regval2_EX[2]~feeder_combout ;
wire \regval_MEM~39_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \regval_MEM~38_combout ;
wire \dmem~3feeder_combout ;
wire \dmem~3_q ;
wire \regval_MEM~40_combout ;
wire \regs[10][2]~q ;
wire \Mux29~2_combout ;
wire \Mux29~3_combout ;
wire \Mux29~1_combout ;
wire \Mux29~0_combout ;
wire \Mux29~4_combout ;
wire \Add3~37_sumout ;
wire \aluout_EX_r[2]~89_combout ;
wire \aluout_EX_r[2]~90_combout ;
wire \Add1~37_sumout ;
wire \Add2~37_sumout ;
wire \aluout_EX_r[2]~83_combout ;
wire \aluout_EX_r[2]~84_combout ;
wire \aluout_EX_r[2]~85_combout ;
wire \aluout_EX_r[2]~86_combout ;
wire \aluout_EX_r[2]~87_combout ;
wire \aluout_EX_r[2]~88_combout ;
wire \aluout_EX_r[2]~91_combout ;
wire \aluout_EX[2]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \dmem_rtl_0|auto_generated|mux3|l1_w15_n0_mux_dataout~0_combout ;
wire \dmem~16_q ;
wire \regval_MEM~21_combout ;
wire \regs[12][15]~q ;
wire \Mux48~0_combout ;
wire \Mux48~1_combout ;
wire \Mux48~2_combout ;
wire \Mux48~3_combout ;
wire \Mux48~4_combout ;
wire \Add1~105_sumout ;
wire \Add2~105_sumout ;
wire \Selector16~6_combout ;
wire \ShiftRight0~48_combout ;
wire \Selector16~2_combout ;
wire \Selector16~5_combout ;
wire \Selector16~3_combout ;
wire \aluout_EX_r[15]~213_combout ;
wire \Add3~105_sumout ;
wire \aluout_EX_r[15]~214_combout ;
wire \aluout_EX_r[15]~215_combout ;
wire \dmem~42_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \dmem_rtl_0|auto_generated|mux3|l1_w26_n0_mux_dataout~0_combout ;
wire \dmem~27_q ;
wire \regval_MEM~28_combout ;
wire \regs[5][26]~q ;
wire \Mux37~1_combout ;
wire \Mux37~0_combout ;
wire \Mux37~3_combout ;
wire \Mux37~2_combout ;
wire \Mux37~4_combout ;
wire \ShiftRight0~3_combout ;
wire \aluout_EX[29]~0_combout ;
wire \aluout_EX_r[14]~2_combout ;
wire \aluout_EX_r[5]~60_combout ;
wire \aluout_EX_r[5]~61_combout ;
wire \aluout_EX_r[5]~62_combout ;
wire \Add3~25_sumout ;
wire \aluout_EX_r[5]~63_combout ;
wire \aluout_EX_r[5]~64_combout ;
wire \Add1~25_sumout ;
wire \Add2~25_sumout ;
wire \aluout_EX_r[5]~58_combout ;
wire \aluout_EX_r[5]~59_combout ;
wire \aluout_EX_r[5]~65_combout ;
wire \dmem_rtl_0_bypass[7]~feeder_combout ;
wire \dmem_rtl_0_bypass[5]~feeder_combout ;
wire \dmem~40_combout ;
wire \dmem~39_combout ;
wire \dmem_rtl_0_bypass[26]~feeder_combout ;
wire \dmem~36_combout ;
wire \dmem_rtl_0_bypass[16]~feeder_combout ;
wire \dmem~38_combout ;
wire \dmem_rtl_0_bypass[22]~feeder_combout ;
wire \dmem_rtl_0_bypass[20]~feeder_combout ;
wire \dmem~37_combout ;
wire \dmem~41_combout ;
wire \regval_MEM[10]~5_combout ;
wire \dmem~10_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \dmem_rtl_0|auto_generated|mux3|l1_w9_n0_mux_dataout~0_combout ;
wire \regval_MEM~15_combout ;
wire \regs[10][9]~q ;
wire \Mux22~2_combout ;
wire \Mux22~0_combout ;
wire \Mux22~3_combout ;
wire \Mux22~1_combout ;
wire \Mux22~4_combout ;
wire \regval1_ID[9]~DUPLICATE_q ;
wire \Add5~6 ;
wire \Add5~10 ;
wire \Add5~14 ;
wire \Add5~18 ;
wire \Add5~22 ;
wire \Add5~26 ;
wire \Add5~30 ;
wire \Add5~34 ;
wire \Add5~38 ;
wire \Add5~41_sumout ;
wire \pctarget_EX_w[11]~10_combout ;
wire \mispred_EX~q ;
wire \PC_FE[31]~0_combout ;
wire \PC_FE[11]~DUPLICATE_q ;
wire \imem_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ;
wire \Add4~29_sumout ;
wire \Add5~29_sumout ;
wire \pctarget_EX_w[8]~7_combout ;
wire \pctarget_EX[8]~_wirecell_combout ;
wire \PC_FE[8]~DUPLICATE_q ;
wire \PC_FE[8]~_wirecell_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ;
wire \Add4~25_sumout ;
wire \pctarget_EX[7]~feeder_combout ;
wire \Add5~25_sumout ;
wire \pctarget_EX_w[7]~6_combout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \PC_FE[7]~DUPLICATE_q ;
wire \imem_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \Add6~42 ;
wire \Add6~46 ;
wire \Add6~49_sumout ;
wire \Add6~45_sumout ;
wire \Add6~37_sumout ;
wire \Add4~42 ;
wire \Add4~46 ;
wire \Add4~50 ;
wire \Add4~54 ;
wire \Add4~1_sumout ;
wire \pctarget_EX[15]~feeder_combout ;
wire \Add6~50 ;
wire \Add6~54 ;
wire \Add6~1_sumout ;
wire \Add5~42 ;
wire \Add5~46 ;
wire \Add5~50 ;
wire \Add5~54 ;
wire \Add5~1_sumout ;
wire \pctarget_EX_w[15]~0_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ;
wire \Add4~21_sumout ;
wire \pctarget_EX[6]~feeder_combout ;
wire \Add5~21_sumout ;
wire \pctarget_EX_w[6]~5_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ;
wire \Add4~6 ;
wire \Add4~10 ;
wire \Add4~14 ;
wire \Add4~17_sumout ;
wire \Add5~17_sumout ;
wire \pctarget_EX_w[5]~4_combout ;
wire \Add0~17_sumout ;
wire \PC_FE[5]~DUPLICATE_q ;
wire \imem_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ;
wire \Add4~13_sumout ;
wire \Add5~13_sumout ;
wire \pctarget_EX_w[4]~3_combout ;
wire \imem_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ;
wire \Add4~9_sumout ;
wire \Add5~9_sumout ;
wire \pctarget_EX_w[3]~2_combout ;
wire \Add0~9_sumout ;
wire \PC_FE[3]~DUPLICATE_q ;
wire \imem_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \imem~17_combout ;
wire \Equal3~0_combout ;
wire \Equal0~0_combout ;
wire \pctarget_EX_w~14_combout ;
wire \PC_FE[0]~feeder_combout ;
wire \Add4~5_sumout ;
wire \pctarget_EX[2]~feeder_combout ;
wire \Add5~5_sumout ;
wire \pctarget_EX_w[2]~1_combout ;
wire \Add0~5_sumout ;
wire \PC_FE[2]~DUPLICATE_q ;
wire \imem_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \imem_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \imem_rtl_0|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ;
wire \wregno_ID_w[3]~13_combout ;
wire \wregno_EX[3]~DUPLICATE_q ;
wire \Equal9~0_combout ;
wire \Equal4~1_combout ;
wire \Equal4~0_combout ;
wire \stall_pipe~0_combout ;
wire \Equal8~0_combout ;
wire \Equal8~1_combout ;
wire \stall_pipe~3_combout ;
wire \Equal6~0_combout ;
wire \Equal5~1_combout ;
wire \Equal5~0_combout ;
wire \stall_pipe~1_combout ;
wire \Equal7~1_combout ;
wire \Equal7~0_combout ;
wire \stall_pipe~2_combout ;
wire \stall_pipe~4_combout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \PC_FE~1_combout ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \Add4~33_sumout ;
wire \pctarget_EX[9]~feeder_combout ;
wire \Add5~33_sumout ;
wire \pctarget_EX_w[9]~8_combout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \Add4~37_sumout ;
wire \Add5~37_sumout ;
wire \pctarget_EX_w[10]~9_combout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \Add4~45_sumout ;
wire \Add5~45_sumout ;
wire \pctarget_EX_w[12]~11_combout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \Add4~49_sumout ;
wire \pctarget_EX[13]~feeder_combout ;
wire \Add5~49_sumout ;
wire \pctarget_EX_w[13]~12_combout ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \Add4~53_sumout ;
wire \pctarget_EX[14]~feeder_combout ;
wire \Add5~53_sumout ;
wire \Add6~53_sumout ;
wire \pctarget_EX_w[14]~13_combout ;
wire \Add0~54 ;
wire \Add0~1_sumout ;
wire \PC_FE[15]~DUPLICATE_q ;
wire \imem~2_combout ;
wire \Mux62~0_combout ;
wire \Mux62~1_combout ;
wire \Mux62~3_combout ;
wire \Mux62~2_combout ;
wire \Mux62~4_combout ;
wire \regval2_EX[1]~feeder_combout ;
wire \always9~0_combout ;
wire \HEX_out[2]~2_combout ;
wire \HEX_out[2]~feeder_combout ;
wire \HEX_out[0]~0_combout ;
wire \HEX_out[3]~1_combout ;
wire \ss0|OUT~0_combout ;
wire \ss0|OUT~1_combout ;
wire \ss0|OUT~2_combout ;
wire \ss0|OUT~3_combout ;
wire \ss0|OUT~4_combout ;
wire \ss0|OUT~5_combout ;
wire \ss0|OUT~6_combout ;
wire \HEX_out[7]~3_combout ;
wire \HEX_out[7]~feeder_combout ;
wire \HEX_out[5]~4_combout ;
wire \HEX_out[6]~feeder_combout ;
wire \ss1|OUT~0_combout ;
wire \ss1|OUT~1_combout ;
wire \ss1|OUT~2_combout ;
wire \ss1|OUT~3_combout ;
wire \ss1|OUT~4_combout ;
wire \ss1|OUT~5_combout ;
wire \ss1|OUT~6_combout ;
wire \HEX_out[11]~6_combout ;
wire \HEX_out[9]~7_combout ;
wire \HEX_out[10]~5_combout ;
wire \ss2|OUT~0_combout ;
wire \ss2|OUT~1_combout ;
wire \ss2|OUT~2_combout ;
wire \ss2|OUT~3_combout ;
wire \ss2|OUT~4_combout ;
wire \ss2|OUT~5_combout ;
wire \ss2|OUT~6_combout ;
wire \HEX_out[12]~10_combout ;
wire \HEX_out[15]~8_combout ;
wire \HEX_out[14]~9_combout ;
wire \ss3|OUT~0_combout ;
wire \ss3|OUT~1_combout ;
wire \ss3|OUT~2_combout ;
wire \ss3|OUT~3_combout ;
wire \ss3|OUT~4_combout ;
wire \ss3|OUT~5_combout ;
wire \ss3|OUT~6_combout ;
wire \HEX_out[17]~13_combout ;
wire \HEX_out[17]~feeder_combout ;
wire \HEX_out[19]~12_combout ;
wire \HEX_out[18]~11_combout ;
wire \ss4|OUT~0_combout ;
wire \ss4|OUT~1_combout ;
wire \ss4|OUT~2_combout ;
wire \ss4|OUT~3_combout ;
wire \ss4|OUT~4_combout ;
wire \ss4|OUT~5_combout ;
wire \ss4|OUT~6_combout ;
wire \HEX_out[21]~15_combout ;
wire \HEX_out[20]~17_combout ;
wire \HEX_out[22]~16_combout ;
wire \HEX_out[23]~14_combout ;
wire \ss5|OUT~0_combout ;
wire \ss5|OUT~1_combout ;
wire \ss5|OUT~2_combout ;
wire \ss5|OUT~3_combout ;
wire \ss5|OUT~4_combout ;
wire \ss5|OUT~5_combout ;
wire \ss5|OUT~6_combout ;
wire [31:0] aluout_EX;
wire [7:0] op2_ID;
wire [31:0] PC_FE;
wire [23:0] HEX_out;
wire [31:0] regval_MEM;
wire [31:0] pctarget_EX;
wire [31:0] regval2_EX;
wire [2:0] ctrlsig_EX;
wire [31:0] regval2_ID;
wire [0:0] \imem_rtl_0|auto_generated|address_reg_a ;
wire [31:0] regval1_ID;
wire [5:0] op1_ID;
wire [31:0] immval_ID;
wire [4:0] ctrlsig_ID;
wire [3:0] wregno_MEM;
wire [0:60] dmem_rtl_0_bypass;
wire [0:0] \myPll|pll_inst|altera_pll_i|outclk_wire ;
wire [0:0] \dmem_rtl_0|auto_generated|address_reg_b ;
wire [3:0] wregno_EX;
wire [0:0] \myPll|pll_inst|altera_pll_i|fboutclk_wire ;
wire [1:0] \dmem_rtl_0|auto_generated|decode2|eq_node ;
wire [3:0] wregno_ID;
wire [31:0] PC_ID;
wire [0:0] \myPll|pll_inst|altera_pll_i|locked_wire ;

wire [0:0] \imem_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \imem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \imem_rtl_0|auto_generated|ram_block1a32~portadataout  = \imem_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a0~portadataout  = \imem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a33~portadataout  = \imem_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a1~portadataout  = \imem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a34~portadataout  = \imem_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a2~portadataout  = \imem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a35~portadataout  = \imem_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a3~portadataout  = \imem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a54~portadataout  = \imem_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a22~portadataout  = \imem_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a50~portadataout  = \imem_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a18~portadataout  = \imem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a55~portadataout  = \imem_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a23~portadataout  = \imem_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a51~portadataout  = \imem_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a19~portadataout  = \imem_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a53~portadataout  = \imem_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a21~portadataout  = \imem_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a52~portadataout  = \imem_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a20~portadataout  = \imem_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a57~portadataout  = \imem_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a25~portadataout  = \imem_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a56~portadataout  = \imem_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a24~portadataout  = \imem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a38~portadataout  = \imem_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a6~portadataout  = \imem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a39~portadataout  = \imem_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a7~portadataout  = \imem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a36~portadataout  = \imem_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a4~portadataout  = \imem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a37~portadataout  = \imem_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a5~portadataout  = \imem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a63~portadataout  = \imem_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a31~portadataout  = \imem_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a59~portadataout  = \imem_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a27~portadataout  = \imem_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a62~portadataout  = \imem_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a30~portadataout  = \imem_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a61~portadataout  = \imem_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a29~portadataout  = \imem_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a60~portadataout  = \imem_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a28~portadataout  = \imem_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a58~portadataout  = \imem_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a26~portadataout  = \imem_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a47~portadataout  = \imem_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a15~portadataout  = \imem_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a49~portadataout  = \imem_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a17~portadataout  = \imem_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a48~portadataout  = \imem_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a16~portadataout  = \imem_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a46~portadataout  = \imem_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a14~portadataout  = \imem_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a45~portadataout  = \imem_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a13~portadataout  = \imem_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a44~portadataout  = \imem_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a12~portadataout  = \imem_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a43~portadataout  = \imem_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a11~portadataout  = \imem_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a42~portadataout  = \imem_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a10~portadataout  = \imem_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a41~portadataout  = \imem_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a9~portadataout  = \imem_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a40~portadataout  = \imem_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \imem_rtl_0|auto_generated|ram_block1a8~portadataout  = \imem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [0];

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\ss0|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\ss0|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(!\ss0|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\ss0|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\ss0|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\ss0|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\ss0|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\ss1|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\ss1|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\ss1|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\ss1|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\ss1|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\ss1|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\ss1|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\ss2|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\ss2|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(!\ss2|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\ss2|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\ss2|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\ss2|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\ss2|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\ss3|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\ss3|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\ss3|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\ss3|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\ss3|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\ss3|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\ss3|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\ss4|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\ss4|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(!\ss4|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\ss4|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\ss4|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\ss4|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\ss4|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\ss5|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\ss5|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\ss5|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\ss5|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\ss5|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\ss5|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\ss5|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\RESET_N~input_o ),
	.pfden(gnd),
	.refclkin(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y0_N1
cyclonev_pll_output_counter \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ),
	.tclk0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 0;
// synopsys translate_on

// Location: CLKCTRL_G3
cyclonev_clkena \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N27
cyclonev_lcell_comb \imem~0feeder (
// Equation(s):
// \imem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~0feeder .extended_lut = "off";
defparam \imem~0feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \imem~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N28
dffeas \imem~0 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\imem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \imem~0 .is_wysiwyg = "true";
defparam \imem~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N58
dffeas \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_FE[15]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N0
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( PC_FE[2] ) + ( VCC ) + ( !VCC ))
// \Add0~6  = CARRY(( PC_FE[2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N3
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( PC_FE[3] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( PC_FE[3] ) + ( GND ) + ( \Add0~6  ))

	.dataa(!PC_FE[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N6
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( PC_FE[4] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( PC_FE[4] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N5
dffeas \PC_ID[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_FE[3]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[3] .is_wysiwyg = "true";
defparam \PC_ID[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N2
dffeas \PC_ID[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_FE[2]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[2] .is_wysiwyg = "true";
defparam \PC_ID[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N0
cyclonev_lcell_comb \Add6~5 (
// Equation(s):
// \Add6~5_sumout  = SUM(( PC_ID[2] ) + ( VCC ) + ( !VCC ))
// \Add6~6  = CARRY(( PC_ID[2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_ID[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~5_sumout ),
	.cout(\Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \Add6~5 .extended_lut = "off";
defparam \Add6~5 .lut_mask = 64'h0000000000000F0F;
defparam \Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N3
cyclonev_lcell_comb \Add6~9 (
// Equation(s):
// \Add6~9_sumout  = SUM(( PC_ID[3] ) + ( GND ) + ( \Add6~6  ))
// \Add6~10  = CARRY(( PC_ID[3] ) + ( GND ) + ( \Add6~6  ))

	.dataa(!PC_ID[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~9_sumout ),
	.cout(\Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \Add6~9 .extended_lut = "off";
defparam \Add6~9 .lut_mask = 64'h0000FFFF00005555;
defparam \Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N9
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( PC_FE[5] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( PC_FE[5] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N12
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( PC_FE[6] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( PC_FE[6] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(!PC_FE[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N11
dffeas \PC_ID[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_FE[5]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[5] .is_wysiwyg = "true";
defparam \PC_ID[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N8
dffeas \PC_ID[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[4] .is_wysiwyg = "true";
defparam \PC_ID[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N6
cyclonev_lcell_comb \Add6~13 (
// Equation(s):
// \Add6~13_sumout  = SUM(( PC_ID[4] ) + ( GND ) + ( \Add6~10  ))
// \Add6~14  = CARRY(( PC_ID[4] ) + ( GND ) + ( \Add6~10  ))

	.dataa(gnd),
	.datab(!PC_ID[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~13_sumout ),
	.cout(\Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \Add6~13 .extended_lut = "off";
defparam \Add6~13 .lut_mask = 64'h0000FFFF00003333;
defparam \Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N9
cyclonev_lcell_comb \Add6~17 (
// Equation(s):
// \Add6~17_sumout  = SUM(( PC_ID[5] ) + ( GND ) + ( \Add6~14  ))
// \Add6~18  = CARRY(( PC_ID[5] ) + ( GND ) + ( \Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_ID[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~17_sumout ),
	.cout(\Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \Add6~17 .extended_lut = "off";
defparam \Add6~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N14
dffeas \PC_ID[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[6] .is_wysiwyg = "true";
defparam \PC_ID[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N12
cyclonev_lcell_comb \Add6~21 (
// Equation(s):
// \Add6~21_sumout  = SUM(( PC_ID[6] ) + ( GND ) + ( \Add6~18  ))
// \Add6~22  = CARRY(( PC_ID[6] ) + ( GND ) + ( \Add6~18  ))

	.dataa(gnd),
	.datab(!PC_ID[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~21_sumout ),
	.cout(\Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \Add6~21 .extended_lut = "off";
defparam \Add6~21 .lut_mask = 64'h0000FFFF00003333;
defparam \Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y15_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000050";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N3
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w17_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a49~portadataout  & ( \imem_rtl_0|auto_generated|ram_block1a17~portadataout  ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a49~portadataout  & ( 
// \imem_rtl_0|auto_generated|ram_block1a17~portadataout  & ( !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  ) ) ) # ( \imem_rtl_0|auto_generated|ram_block1a49~portadataout  & ( !\imem_rtl_0|auto_generated|ram_block1a17~portadataout  & ( 
// \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w17_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w17_n0_mux_dataout~0 .lut_mask = 64'h00005555AAAAFFFF;
defparam \imem_rtl_0|auto_generated|mux2|l1_w17_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N23
dffeas \PC_ID[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[9] .is_wysiwyg = "true";
defparam \PC_ID[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N12
cyclonev_lcell_comb \PC_ID[8]~0 (
// Equation(s):
// \PC_ID[8]~0_combout  = ( !\PC_FE[8]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC_FE[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_ID[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_ID[8]~0 .extended_lut = "off";
defparam \PC_ID[8]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \PC_ID[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N13
dffeas \PC_ID[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_ID[8]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[8] .is_wysiwyg = "true";
defparam \PC_ID[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N17
dffeas \PC_ID[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[7] .is_wysiwyg = "true";
defparam \PC_ID[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N15
cyclonev_lcell_comb \Add6~25 (
// Equation(s):
// \Add6~25_sumout  = SUM(( PC_ID[7] ) + ( GND ) + ( \Add6~22  ))
// \Add6~26  = CARRY(( PC_ID[7] ) + ( GND ) + ( \Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_ID[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~25_sumout ),
	.cout(\Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \Add6~25 .extended_lut = "off";
defparam \Add6~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N18
cyclonev_lcell_comb \Add6~29 (
// Equation(s):
// \Add6~29_sumout  = SUM(( PC_ID[8] ) + ( GND ) + ( \Add6~26  ))
// \Add6~30  = CARRY(( PC_ID[8] ) + ( GND ) + ( \Add6~26  ))

	.dataa(gnd),
	.datab(!PC_ID[8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~29_sumout ),
	.cout(\Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \Add6~29 .extended_lut = "off";
defparam \Add6~29 .lut_mask = 64'h0000FFFF00003333;
defparam \Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N21
cyclonev_lcell_comb \Add6~33 (
// Equation(s):
// \Add6~33_sumout  = SUM(( PC_ID[9] ) + ( GND ) + ( \Add6~30  ))
// \Add6~34  = CARRY(( PC_ID[9] ) + ( GND ) + ( \Add6~30  ))

	.dataa(!PC_ID[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~33_sumout ),
	.cout(\Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \Add6~33 .extended_lut = "off";
defparam \Add6~33 .lut_mask = 64'h0000FFFF00005555;
defparam \Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y10_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,PC_FE[7],PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000050";
// synopsys translate_on

// Location: M10K_X46_Y9_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,PC_FE[7],PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N39
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w16_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a48~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a16~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a48~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & \imem_rtl_0|auto_generated|ram_block1a16~portadataout ) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w16_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w16_n0_mux_dataout~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \imem_rtl_0|auto_generated|mux2|l1_w16_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y20_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000050";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N33
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w15_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a47~portadataout  & ( \imem_rtl_0|auto_generated|ram_block1a15~portadataout  ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a47~portadataout  & ( 
// \imem_rtl_0|auto_generated|ram_block1a15~portadataout  & ( !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  ) ) ) # ( \imem_rtl_0|auto_generated|ram_block1a47~portadataout  & ( !\imem_rtl_0|auto_generated|ram_block1a15~portadataout  & ( 
// \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w15_n0_mux_dataout~0 .lut_mask = 64'h00005555AAAAFFFF;
defparam \imem_rtl_0|auto_generated|mux2|l1_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N9
cyclonev_lcell_comb \Add4~17 (
// Equation(s):
// \Add4~17_sumout  = SUM(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ) ) + ( \Add6~9_sumout  ) + ( \Add4~14  ))
// \Add4~18  = CARRY(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ) ) + ( \Add6~9_sumout  ) + ( \Add4~14  ))

	.dataa(!\imem~0_q ),
	.datab(gnd),
	.datac(!\Add6~9_sumout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~17_sumout ),
	.cout(\Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \Add4~17 .extended_lut = "off";
defparam \Add4~17 .lut_mask = 64'h0000F0F000000055;
defparam \Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N12
cyclonev_lcell_comb \Add4~21 (
// Equation(s):
// \Add4~21_sumout  = SUM(( \Add6~13_sumout  ) + ( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ) ) + ( \Add4~18  ))
// \Add4~22  = CARRY(( \Add6~13_sumout  ) + ( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ) ) + ( \Add4~18  ))

	.dataa(!\imem~0_q ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ),
	.datad(!\Add6~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~21_sumout ),
	.cout(\Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \Add4~21 .extended_lut = "off";
defparam \Add4~21 .lut_mask = 64'h0000FAFA000000FF;
defparam \Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N15
cyclonev_lcell_comb \Add4~25 (
// Equation(s):
// \Add4~25_sumout  = SUM(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ) ) + ( \Add6~17_sumout  ) + ( \Add4~22  ))
// \Add4~26  = CARRY(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ) ) + ( \Add6~17_sumout  ) + ( \Add4~22  ))

	.dataa(!\imem~0_q ),
	.datab(gnd),
	.datac(!\Add6~17_sumout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~25_sumout ),
	.cout(\Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \Add4~25 .extended_lut = "off";
defparam \Add4~25 .lut_mask = 64'h0000F0F000000055;
defparam \Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N18
cyclonev_lcell_comb \Add4~29 (
// Equation(s):
// \Add4~29_sumout  = SUM(( \Add6~21_sumout  ) + ( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ) ) + ( \Add4~26  ))
// \Add4~30  = CARRY(( \Add6~21_sumout  ) + ( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ) ) + ( \Add4~26  ))

	.dataa(!\imem~0_q ),
	.datab(gnd),
	.datac(!\Add6~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~29_sumout ),
	.cout(\Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \Add4~29 .extended_lut = "off";
defparam \Add4~29 .lut_mask = 64'h0000FFAA00000F0F;
defparam \Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N21
cyclonev_lcell_comb \Add4~33 (
// Equation(s):
// \Add4~33_sumout  = SUM(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ) ) + ( \Add6~25_sumout  ) + ( \Add4~30  ))
// \Add4~34  = CARRY(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ) ) + ( \Add6~25_sumout  ) + ( \Add4~30  ))

	.dataa(!\imem~0_q ),
	.datab(gnd),
	.datac(!\Add6~25_sumout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~33_sumout ),
	.cout(\Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \Add4~33 .extended_lut = "off";
defparam \Add4~33 .lut_mask = 64'h0000F0F000000055;
defparam \Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N24
cyclonev_lcell_comb \Add4~37 (
// Equation(s):
// \Add4~37_sumout  = SUM(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ) ) + ( \Add6~29_sumout  ) + ( \Add4~34  ))
// \Add4~38  = CARRY(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ) ) + ( \Add6~29_sumout  ) + ( \Add4~34  ))

	.dataa(!\imem~0_q ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add6~29_sumout ),
	.datag(gnd),
	.cin(\Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~37_sumout ),
	.cout(\Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \Add4~37 .extended_lut = "off";
defparam \Add4~37 .lut_mask = 64'h0000FF0000000505;
defparam \Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N27
cyclonev_lcell_comb \Add4~41 (
// Equation(s):
// \Add4~41_sumout  = SUM(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ) ) + ( \Add6~33_sumout  ) + ( \Add4~38  ))
// \Add4~42  = CARRY(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ) ) + ( \Add6~33_sumout  ) + ( \Add4~38  ))

	.dataa(!\imem~0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\Add6~33_sumout ),
	.datag(gnd),
	.cin(\Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~41_sumout ),
	.cout(\Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \Add4~41 .extended_lut = "off";
defparam \Add4~41 .lut_mask = 64'h0000FF0000000055;
defparam \Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N48
cyclonev_lcell_comb \pctarget_EX[11]~feeder (
// Equation(s):
// \pctarget_EX[11]~feeder_combout  = \Add4~41_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add4~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX[11]~feeder .extended_lut = "off";
defparam \pctarget_EX[11]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \pctarget_EX[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N29
dffeas \PC_ID[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_FE[11]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[11] .is_wysiwyg = "true";
defparam \PC_ID[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N26
dffeas \PC_ID[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[10] .is_wysiwyg = "true";
defparam \PC_ID[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N24
cyclonev_lcell_comb \Add6~37 (
// Equation(s):
// \Add6~37_sumout  = SUM(( PC_ID[10] ) + ( GND ) + ( \Add6~34  ))
// \Add6~38  = CARRY(( PC_ID[10] ) + ( GND ) + ( \Add6~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_ID[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~37_sumout ),
	.cout(\Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \Add6~37 .extended_lut = "off";
defparam \Add6~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N27
cyclonev_lcell_comb \Add6~41 (
// Equation(s):
// \Add6~41_sumout  = SUM(( PC_ID[11] ) + ( GND ) + ( \Add6~38  ))
// \Add6~42  = CARRY(( PC_ID[11] ) + ( GND ) + ( \Add6~38  ))

	.dataa(!PC_ID[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~41_sumout ),
	.cout(\Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \Add6~41 .extended_lut = "off";
defparam \Add6~41 .lut_mask = 64'h0000FFFF00005555;
defparam \Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y17_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,PC_FE[7],PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000040";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N54
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a18~portadataout  & ( \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \imem_rtl_0|auto_generated|ram_block1a50~portadataout  ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a18~portadataout  & ( \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \imem_rtl_0|auto_generated|ram_block1a50~portadataout  ) ) ) # ( \imem_rtl_0|auto_generated|ram_block1a18~portadataout  & ( 
// !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.dataf(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N39
cyclonev_lcell_comb \imem~6 (
// Equation(s):
// \imem~6_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout  & ( \imem~0_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~0_q ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~6 .extended_lut = "off";
defparam \imem~6 .lut_mask = 64'h00000F0F00000F0F;
defparam \imem~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N35
dffeas \op2_ID[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~6_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[0] .is_wysiwyg = "true";
defparam \op2_ID[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y15_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000006C";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N39
cyclonev_lcell_comb \imem~7 (
// Equation(s):
// \imem~7_combout  = ( \imem_rtl_0|auto_generated|ram_block1a23~portadataout  & ( \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (\imem~0_q  & \imem_rtl_0|auto_generated|ram_block1a55~portadataout ) ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a23~portadataout  & ( \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (\imem~0_q  & \imem_rtl_0|auto_generated|ram_block1a55~portadataout ) ) ) ) # ( \imem_rtl_0|auto_generated|ram_block1a23~portadataout  
// & ( !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \imem~0_q  ) ) )

	.dataa(!\imem~0_q ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.dataf(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~7 .extended_lut = "off";
defparam \imem~7 .lut_mask = 64'h0000555505050505;
defparam \imem~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N31
dffeas \op2_ID[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\op2_ID[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[5]~DUPLICATE .is_wysiwyg = "true";
defparam \op2_ID[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000068";
// synopsys translate_on

// Location: M10K_X46_Y24_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N45
cyclonev_lcell_comb \imem~5 (
// Equation(s):
// \imem~5_combout  = ( \imem_rtl_0|auto_generated|ram_block1a22~portadataout  & ( \imem_rtl_0|auto_generated|ram_block1a54~portadataout  & ( \imem~0_q  ) ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// \imem_rtl_0|auto_generated|ram_block1a54~portadataout  & ( (\imem~0_q  & \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( \imem_rtl_0|auto_generated|ram_block1a22~portadataout  & ( !\imem_rtl_0|auto_generated|ram_block1a54~portadataout  
// & ( (\imem~0_q  & !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) )

	.dataa(!\imem~0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~5 .extended_lut = "off";
defparam \imem~5 .lut_mask = 64'h0000550000555555;
defparam \imem~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N11
dffeas \op2_ID[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\op2_ID[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[4]~DUPLICATE .is_wysiwyg = "true";
defparam \op2_ID[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y18_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y16_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N33
cyclonev_lcell_comb \imem~12 (
// Equation(s):
// \imem~12_combout  = ( \imem~0_q  & ( (!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\imem_rtl_0|auto_generated|ram_block1a24~portadataout ))) # (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\imem_rtl_0|auto_generated|ram_block1a56~portadataout )) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datae(!\imem~0_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~12 .extended_lut = "off";
defparam \imem~12 .lut_mask = 64'h000005AF000005AF;
defparam \imem~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N35
dffeas \op2_ID[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[6]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[6] .is_wysiwyg = "true";
defparam \op2_ID[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y17_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X51_Y13_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000006C";
// synopsys translate_on

// Location: MLABCELL_X45_Y11_N30
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a52~portadataout  & ( \imem_rtl_0|auto_generated|ram_block1a20~portadataout  ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a52~portadataout  & ( 
// \imem_rtl_0|auto_generated|ram_block1a20~portadataout  & ( !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  ) ) ) # ( \imem_rtl_0|auto_generated|ram_block1a52~portadataout  & ( !\imem_rtl_0|auto_generated|ram_block1a20~portadataout  & ( 
// \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N24
cyclonev_lcell_comb \imem~10 (
// Equation(s):
// \imem~10_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout  & ( \imem~0_q  ) )

	.dataa(gnd),
	.datab(!\imem~0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~10 .extended_lut = "off";
defparam \imem~10 .lut_mask = 64'h0000000033333333;
defparam \imem~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N8
dffeas \op2_ID[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[2] .is_wysiwyg = "true";
defparam \op2_ID[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y16_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000006C";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N48
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a21~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\imem_rtl_0|auto_generated|ram_block1a53~portadataout ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a21~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a53~portadataout  & \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .lut_mask = 64'h0505F5F50505F5F5;
defparam \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N30
cyclonev_lcell_comb \imem~9 (
// Equation(s):
// \imem~9_combout  = ( \imem~0_q  & ( \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~0_q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~9 .extended_lut = "off";
defparam \imem~9 .lut_mask = 64'h000000000000FFFF;
defparam \imem~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N46
dffeas \op2_ID[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~9_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\op2_ID[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[3]~DUPLICATE .is_wysiwyg = "true";
defparam \op2_ID[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y22_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000050";
// synopsys translate_on

// Location: M10K_X51_Y15_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N27
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a51~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a19~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a51~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & \imem_rtl_0|auto_generated|ram_block1a19~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N36
cyclonev_lcell_comb \imem~8 (
// Equation(s):
// \imem~8_combout  = ( \imem~0_q  & ( \imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\imem~0_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~8 .extended_lut = "off";
defparam \imem~8 .lut_mask = 64'h00000F0F00000F0F;
defparam \imem~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N11
dffeas \op2_ID[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[1] .is_wysiwyg = "true";
defparam \op2_ID[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N51
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (!op2_ID[2] & (!\op2_ID[3]~DUPLICATE_q  & !op2_ID[1]))

	.dataa(!op2_ID[2]),
	.datab(gnd),
	.datac(!\op2_ID[3]~DUPLICATE_q ),
	.datad(!op2_ID[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'hA000A000A000A000;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y18_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X51_Y21_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N30
cyclonev_lcell_comb \imem~11 (
// Equation(s):
// \imem~11_combout  = ( \imem_rtl_0|auto_generated|ram_block1a25~portadataout  & ( \imem_rtl_0|auto_generated|ram_block1a57~portadataout  & ( \imem~0_q  ) ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a25~portadataout  & ( 
// \imem_rtl_0|auto_generated|ram_block1a57~portadataout  & ( (\imem~0_q  & \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( \imem_rtl_0|auto_generated|ram_block1a25~portadataout  & ( !\imem_rtl_0|auto_generated|ram_block1a57~portadataout  
// & ( (\imem~0_q  & !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\imem~0_q ),
	.datac(gnd),
	.datad(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~11 .extended_lut = "off";
defparam \imem~11 .lut_mask = 64'h0000330000333333;
defparam \imem~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N31
dffeas \op2_ID[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[7]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[7] .is_wysiwyg = "true";
defparam \op2_ID[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N42
cyclonev_lcell_comb \aluout_EX_r[3]~0 (
// Equation(s):
// \aluout_EX_r[3]~0_combout  = ( \Selector16~0_combout  & ( !op2_ID[7] & ( (!op2_ID[6] & ((!\op2_ID[4]~DUPLICATE_q ) # (\op2_ID[5]~DUPLICATE_q ))) ) ) ) # ( !\Selector16~0_combout  & ( !op2_ID[7] & ( (!\op2_ID[4]~DUPLICATE_q  & !op2_ID[6]) ) ) )

	.dataa(!\op2_ID[5]~DUPLICATE_q ),
	.datab(!\op2_ID[4]~DUPLICATE_q ),
	.datac(!op2_ID[6]),
	.datad(gnd),
	.datae(!\Selector16~0_combout ),
	.dataf(!op2_ID[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~0 .extended_lut = "off";
defparam \aluout_EX_r[3]~0 .lut_mask = 64'hC0C0D0D000000000;
defparam \aluout_EX_r[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y22_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000028";
// synopsys translate_on

// Location: M10K_X51_Y11_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N48
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  = (!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\imem_rtl_0|auto_generated|ram_block1a30~portadataout )) # (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\imem_rtl_0|auto_generated|ram_block1a62~portadataout )))

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y12_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,PC_FE[7],PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y14_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000028";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N6
cyclonev_lcell_comb \imem~18 (
// Equation(s):
// \imem~18_combout  = (\imem~0_q  & ((!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\imem_rtl_0|auto_generated|ram_block1a27~portadataout ))) # (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\imem_rtl_0|auto_generated|ram_block1a59~portadataout ))))

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\imem~0_q ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~18 .extended_lut = "off";
defparam \imem~18 .lut_mask = 64'h0123012301230123;
defparam \imem~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X51_Y14_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002";
// synopsys translate_on

// Location: M10K_X51_Y12_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N27
cyclonev_lcell_comb \imem~21 (
// Equation(s):
// \imem~21_combout  = ( \imem~0_q  & ( (!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\imem_rtl_0|auto_generated|ram_block1a28~portadataout )) # (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\imem_rtl_0|auto_generated|ram_block1a60~portadataout ))) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.datac(gnd),
	.datad(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\imem~0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~21 .extended_lut = "off";
defparam \imem~21 .lut_mask = 64'h0000000055335533;
defparam \imem~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y21_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y11_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N9
cyclonev_lcell_comb \imem~22 (
// Equation(s):
// \imem~22_combout  = (\imem~0_q  & ((!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\imem_rtl_0|auto_generated|ram_block1a26~portadataout ))) # (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\imem_rtl_0|auto_generated|ram_block1a58~portadataout ))))

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\imem~0_q ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~22 .extended_lut = "off";
defparam \imem~22 .lut_mask = 64'h0123012301230123;
defparam \imem~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N18
cyclonev_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = ( !\imem~22_combout  & ( (!\imem~17_combout  & (\imem~18_combout  & !\imem~21_combout )) ) )

	.dataa(!\imem~17_combout ),
	.datab(!\imem~18_combout ),
	.datac(!\imem~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~0 .extended_lut = "off";
defparam \Equal2~0 .lut_mask = 64'h2020202000000000;
defparam \Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000069";
// synopsys translate_on

// Location: M10K_X51_Y20_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N51
cyclonev_lcell_comb \imem~20 (
// Equation(s):
// \imem~20_combout  = ( \imem_rtl_0|auto_generated|ram_block1a61~portadataout  & ( (\imem~0_q  & ((\imem_rtl_0|auto_generated|ram_block1a29~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a61~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\imem~0_q  & \imem_rtl_0|auto_generated|ram_block1a29~portadataout )) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\imem~0_q ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~20 .extended_lut = "off";
defparam \imem~20 .lut_mask = 64'h000A000A050F050F;
defparam \imem~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N33
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( !\imem~20_combout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  & \Equal2~0_combout ) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ),
	.datab(!\Equal2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h1111111100000000;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N34
dffeas \ctrlsig_ID[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_ID[2] .is_wysiwyg = "true";
defparam \ctrlsig_ID[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N8
dffeas \ctrlsig_EX[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(ctrlsig_ID[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_EX[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_EX[2] .is_wysiwyg = "true";
defparam \ctrlsig_EX[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N36
cyclonev_lcell_comb \dmem~0feeder (
// Equation(s):
// \dmem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~0feeder .extended_lut = "off";
defparam \dmem~0feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N38
dffeas \dmem~0 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~0 .is_wysiwyg = "true";
defparam \dmem~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N39
cyclonev_lcell_comb \regval_MEM[10]~4 (
// Equation(s):
// \regval_MEM[10]~4_combout  = ( \dmem~0_q  & ( ctrlsig_EX[2] ) ) # ( !\dmem~0_q  & ( (ctrlsig_EX[2] & \dmem~41_combout ) ) )

	.dataa(gnd),
	.datab(!ctrlsig_EX[2]),
	.datac(gnd),
	.datad(!\dmem~41_combout ),
	.datae(gnd),
	.dataf(!\dmem~0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM[10]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM[10]~4 .extended_lut = "off";
defparam \regval_MEM[10]~4 .lut_mask = 64'h0033003333333333;
defparam \regval_MEM[10]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N59
dffeas \regval2_EX[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[26] .is_wysiwyg = "true";
defparam \regval2_EX[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N56
dffeas \dmem_rtl_0_bypass[55] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[55]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N30
cyclonev_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = ( \imem_rtl_0|auto_generated|ram_block1a61~portadataout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  & (\Equal2~0_combout  & ((\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) # 
// (\imem_rtl_0|auto_generated|ram_block1a29~portadataout )))) ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a61~portadataout  & ( (\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  & (\Equal2~0_combout  & 
// (\imem_rtl_0|auto_generated|ram_block1a29~portadataout  & !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ))) ) )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ),
	.datab(!\Equal2~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datad(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~1 .extended_lut = "off";
defparam \Equal2~1 .lut_mask = 64'h0100010001110111;
defparam \Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N31
dffeas \ctrlsig_ID[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal2~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_ID[1] .is_wysiwyg = "true";
defparam \ctrlsig_ID[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N40
dffeas \ctrlsig_EX[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(ctrlsig_ID[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_EX[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_EX[1] .is_wysiwyg = "true";
defparam \ctrlsig_EX[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,PC_FE[7],PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F0000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y6_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,PC_FE[7],PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N3
cyclonev_lcell_comb \imem~4 (
// Equation(s):
// \imem~4_combout  = (\imem~0_q  & ((!\imem_rtl_0|auto_generated|address_reg_a [0] & (\imem_rtl_0|auto_generated|ram_block1a3~portadataout )) # (\imem_rtl_0|auto_generated|address_reg_a [0] & ((\imem_rtl_0|auto_generated|ram_block1a35~portadataout )))))

	.dataa(!\imem~0_q ),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~4 .extended_lut = "off";
defparam \imem~4 .lut_mask = 64'h0415041504150415;
defparam \imem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N35
dffeas \regval2_EX[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[15] .is_wysiwyg = "true";
defparam \regval2_EX[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[44]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[44]~feeder_combout  = ( regval2_EX[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[44]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N35
dffeas \dmem_rtl_0_bypass[44] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N56
dffeas \dmem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[15]~215_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N57
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[1] (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node [1] = ( ctrlsig_EX[1] & ( aluout_EX[15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluout_EX[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ctrlsig_EX[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .lut_mask = 64'h000000000F0F0F0F;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,PC_FE[7],PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020";
// synopsys translate_on

// Location: M10K_X46_Y5_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,PC_FE[7],PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N15
cyclonev_lcell_comb \imem~14 (
// Equation(s):
// \imem~14_combout  = ( \imem_rtl_0|auto_generated|ram_block1a39~portadataout  & ( (\imem~0_q  & ((\imem_rtl_0|auto_generated|ram_block1a7~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a [0]))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a39~portadataout  & ( (\imem~0_q  & (!\imem_rtl_0|auto_generated|address_reg_a [0] & \imem_rtl_0|auto_generated|ram_block1a7~portadataout )) ) )

	.dataa(!\imem~0_q ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~14 .extended_lut = "off";
defparam \imem~14 .lut_mask = 64'h0050005005550555;
defparam \imem~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y3_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,PC_FE[7],PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020";
// synopsys translate_on

// Location: M10K_X51_Y7_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N57
cyclonev_lcell_comb \imem~13 (
// Equation(s):
// \imem~13_combout  = ( \imem~0_q  & ( \imem_rtl_0|auto_generated|ram_block1a38~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a6~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( \imem~0_q  & ( 
// !\imem_rtl_0|auto_generated|ram_block1a38~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & \imem_rtl_0|auto_generated|ram_block1a6~portadataout ) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datad(gnd),
	.datae(!\imem~0_q ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~13 .extended_lut = "off";
defparam \imem~13 .lut_mask = 64'h00000A0A00005F5F;
defparam \imem~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N42
cyclonev_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = ( !\imem~20_combout  & ( (\Equal3~0_combout  & !\imem~21_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal3~0_combout ),
	.datad(!\imem~21_combout ),
	.datae(gnd),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~1 .extended_lut = "off";
defparam \Equal3~1 .lut_mask = 64'h0F000F0000000000;
defparam \Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,PC_FE[7],PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X51_Y8_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N24
cyclonev_lcell_comb \is_br_ID_w~0 (
// Equation(s):
// \is_br_ID_w~0_combout  = ( \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (!\imem_rtl_0|auto_generated|ram_block1a60~portadataout  & !\imem_rtl_0|auto_generated|ram_block1a62~portadataout ) ) ) # ( 
// !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (!\imem_rtl_0|auto_generated|ram_block1a28~portadataout  & !\imem_rtl_0|auto_generated|ram_block1a30~portadataout ) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\is_br_ID_w~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \is_br_ID_w~0 .extended_lut = "off";
defparam \is_br_ID_w~0 .lut_mask = 64'hA0A0A0A0CC00CC00;
defparam \is_br_ID_w~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N0
cyclonev_lcell_comb \is_br_ID_w~1 (
// Equation(s):
// \is_br_ID_w~1_combout  = ( \imem~20_combout  & ( (\is_br_ID_w~0_combout  & ((!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\imem_rtl_0|auto_generated|ram_block1a31~portadataout ))) # 
// (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (!\imem_rtl_0|auto_generated|ram_block1a63~portadataout )))) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.datac(!\is_br_ID_w~0_combout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datae(gnd),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\is_br_ID_w~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \is_br_ID_w~1 .extended_lut = "off";
defparam \is_br_ID_w~1 .lut_mask = 64'h000000000E040E04;
defparam \is_br_ID_w~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N12
cyclonev_lcell_comb \wregno_ID_w~0 (
// Equation(s):
// \wregno_ID_w~0_combout  = ( \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  & ( ((\imem_rtl_0|auto_generated|ram_block1a61~portadataout  & \Equal2~0_combout )) # 
// (\is_br_ID_w~1_combout ) ) ) ) # ( !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  & ( ((\imem_rtl_0|auto_generated|ram_block1a29~portadataout  & \Equal2~0_combout )) # 
// (\is_br_ID_w~1_combout ) ) ) ) # ( \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( !\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  & ( \is_br_ID_w~1_combout  ) ) ) # ( !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q 
//  & ( !\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout  & ( \is_br_ID_w~1_combout  ) ) )

	.dataa(!\is_br_ID_w~1_combout ),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.datad(!\Equal2~0_combout ),
	.datae(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w30_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_ID_w~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_ID_w~0 .extended_lut = "off";
defparam \wregno_ID_w~0 .lut_mask = 64'h555555555577555F;
defparam \wregno_ID_w~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,PC_FE[7],PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N6
cyclonev_lcell_comb \wregno_ID_w[2]~5 (
// Equation(s):
// \wregno_ID_w[2]~5_combout  = ( !\imem_rtl_0|auto_generated|address_reg_a [0] & ( (\imem~0_q  & ((!\Equal3~1_combout  & (\imem_rtl_0|auto_generated|ram_block1a2~portadataout  & (!\wregno_ID_w~0_combout ))) # (\Equal3~1_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout )))))) ) ) # ( \imem_rtl_0|auto_generated|address_reg_a [0] & ( (\imem~0_q  & ((!\Equal3~1_combout  & (\imem_rtl_0|auto_generated|ram_block1a34~portadataout  & (!\wregno_ID_w~0_combout ))) 
// # (\Equal3~1_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout )))))) ) )

	.dataa(!\imem~0_q ),
	.datab(!\Equal3~1_combout ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datad(!\wregno_ID_w~0_combout ),
	.datae(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ),
	.datag(!\imem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_ID_w[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_ID_w[2]~5 .extended_lut = "on";
defparam \wregno_ID_w[2]~5 .lut_mask = 64'h0400040015111511;
defparam \wregno_ID_w[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N7
dffeas \wregno_ID[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_ID_w[2]~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_ID[2] .is_wysiwyg = "true";
defparam \wregno_ID[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N29
dffeas \wregno_EX[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ID[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_EX[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_EX[2] .is_wysiwyg = "true";
defparam \wregno_EX[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N53
dffeas \wregno_MEM[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_EX[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_MEM[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_MEM[2] .is_wysiwyg = "true";
defparam \wregno_MEM[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N39
cyclonev_lcell_comb \ctrlsig_ID[0]~0 (
// Equation(s):
// \ctrlsig_ID[0]~0_combout  = ( !\wregno_ID_w~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\wregno_ID_w~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrlsig_ID[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrlsig_ID[0]~0 .extended_lut = "off";
defparam \ctrlsig_ID[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \ctrlsig_ID[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N40
dffeas \ctrlsig_ID[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ctrlsig_ID[0]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_ID[0] .is_wysiwyg = "true";
defparam \ctrlsig_ID[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N23
dffeas \ctrlsig_EX[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(ctrlsig_ID[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_EX[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_EX[0] .is_wysiwyg = "true";
defparam \ctrlsig_EX[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N11
dffeas ctrlsig_MEM(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(ctrlsig_EX[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrlsig_MEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam ctrlsig_MEM.is_wysiwyg = "true";
defparam ctrlsig_MEM.power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y4_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y2_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,PC_FE[7],PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N30
cyclonev_lcell_comb \wregno_ID_w[1]~1 (
// Equation(s):
// \wregno_ID_w[1]~1_combout  = ( !\imem_rtl_0|auto_generated|address_reg_a [0] & ( (\imem~0_q  & ((!\Equal3~1_combout  & (!\wregno_ID_w~0_combout  & (\imem_rtl_0|auto_generated|ram_block1a1~portadataout ))) # (\Equal3~1_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout )))))) ) ) # ( \imem_rtl_0|auto_generated|address_reg_a [0] & ( (\imem~0_q  & ((!\Equal3~1_combout  & (!\wregno_ID_w~0_combout  & (\imem_rtl_0|auto_generated|ram_block1a33~portadataout ))) 
// # (\Equal3~1_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout )))))) ) )

	.dataa(!\imem~0_q ),
	.datab(!\wregno_ID_w~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datad(!\Equal3~1_combout ),
	.datae(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ),
	.datag(!\imem_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_ID_w[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_ID_w[1]~1 .extended_lut = "on";
defparam \wregno_ID_w[1]~1 .lut_mask = 64'h0400040004550455;
defparam \wregno_ID_w[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N32
dffeas \wregno_ID[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_ID_w[1]~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_ID[1] .is_wysiwyg = "true";
defparam \wregno_ID[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N20
dffeas \wregno_EX[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ID[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_EX[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_EX[1] .is_wysiwyg = "true";
defparam \wregno_EX[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N14
dffeas \wregno_MEM[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_EX[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_MEM[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_MEM[1] .is_wysiwyg = "true";
defparam \wregno_MEM[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,PC_FE[7],PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y4_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,PC_FE[7],PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000038";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N42
cyclonev_lcell_comb \wregno_ID_w[0]~9 (
// Equation(s):
// \wregno_ID_w[0]~9_combout  = ( !\imem_rtl_0|auto_generated|address_reg_a [0] & ( (\imem~0_q  & ((!\Equal3~1_combout  & (\imem_rtl_0|auto_generated|ram_block1a0~portadataout  & (!\wregno_ID_w~0_combout ))) # (\Equal3~1_combout  & 
// (((\imem_rtl_0|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout )))))) ) ) # ( \imem_rtl_0|auto_generated|address_reg_a [0] & ( (\imem~0_q  & ((!\Equal3~1_combout  & (\imem_rtl_0|auto_generated|ram_block1a32~portadataout  & (!\wregno_ID_w~0_combout ))) 
// # (\Equal3~1_combout  & (((\imem_rtl_0|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout )))))) ) )

	.dataa(!\imem~0_q ),
	.datab(!\Equal3~1_combout ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datad(!\wregno_ID_w~0_combout ),
	.datae(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ),
	.datag(!\imem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_ID_w[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_ID_w[0]~9 .extended_lut = "on";
defparam \wregno_ID_w[0]~9 .lut_mask = 64'h0400040015111511;
defparam \wregno_ID_w[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N43
dffeas \wregno_ID[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_ID_w[0]~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_ID[0] .is_wysiwyg = "true";
defparam \wregno_ID[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N37
dffeas \wregno_EX[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ID[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregno_EX[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_EX[0]~DUPLICATE .is_wysiwyg = "true";
defparam \wregno_EX[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N17
dffeas \wregno_MEM[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregno_EX[0]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_MEM[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_MEM[0] .is_wysiwyg = "true";
defparam \wregno_MEM[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N42
cyclonev_lcell_comb \Decoder1~5 (
// Equation(s):
// \Decoder1~5_combout  = ( wregno_MEM[0] & ( (wregno_MEM[2] & (\ctrlsig_MEM~q  & (!wregno_MEM[1] & !wregno_MEM[3]))) ) )

	.dataa(!wregno_MEM[2]),
	.datab(!\ctrlsig_MEM~q ),
	.datac(!wregno_MEM[1]),
	.datad(!wregno_MEM[3]),
	.datae(gnd),
	.dataf(!wregno_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~5 .extended_lut = "off";
defparam \Decoder1~5 .lut_mask = 64'h0000000010001000;
defparam \Decoder1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N38
dffeas \regs[5][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][13] .is_wysiwyg = "true";
defparam \regs[5][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N39
cyclonev_lcell_comb \imem~3 (
// Equation(s):
// \imem~3_combout  = ( \imem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (\imem~0_q  & ((!\imem_rtl_0|auto_generated|address_reg_a [0]) # (\imem_rtl_0|auto_generated|ram_block1a34~portadataout ))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (\imem~0_q  & (\imem_rtl_0|auto_generated|ram_block1a34~portadataout  & \imem_rtl_0|auto_generated|address_reg_a [0])) ) )

	.dataa(!\imem~0_q ),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~3 .extended_lut = "off";
defparam \imem~3 .lut_mask = 64'h0101010151515151;
defparam \imem~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N18
cyclonev_lcell_comb \regs[13][13]~feeder (
// Equation(s):
// \regs[13][13]~feeder_combout  = ( regval_MEM[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][13]~feeder .extended_lut = "off";
defparam \regs[13][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N15
cyclonev_lcell_comb \Decoder1~13 (
// Equation(s):
// \Decoder1~13_combout  = ( !wregno_MEM[1] & ( (wregno_MEM[2] & (\ctrlsig_MEM~q  & (wregno_MEM[3] & wregno_MEM[0]))) ) )

	.dataa(!wregno_MEM[2]),
	.datab(!\ctrlsig_MEM~q ),
	.datac(!wregno_MEM[3]),
	.datad(!wregno_MEM[0]),
	.datae(gnd),
	.dataf(!wregno_MEM[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~13 .extended_lut = "off";
defparam \Decoder1~13 .lut_mask = 64'h0001000100000000;
defparam \Decoder1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N19
dffeas \regs[13][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][13] .is_wysiwyg = "true";
defparam \regs[13][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N0
cyclonev_lcell_comb \Decoder1~1 (
// Equation(s):
// \Decoder1~1_combout  = ( wregno_MEM[0] & ( (!wregno_MEM[2] & (\ctrlsig_MEM~q  & (!wregno_MEM[1] & !wregno_MEM[3]))) ) )

	.dataa(!wregno_MEM[2]),
	.datab(!\ctrlsig_MEM~q ),
	.datac(!wregno_MEM[1]),
	.datad(!wregno_MEM[3]),
	.datae(gnd),
	.dataf(!wregno_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~1 .extended_lut = "off";
defparam \Decoder1~1 .lut_mask = 64'h0000000020002000;
defparam \Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N2
dffeas \regs[1][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][13] .is_wysiwyg = "true";
defparam \regs[1][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N42
cyclonev_lcell_comb \regs[9][13]~feeder (
// Equation(s):
// \regs[9][13]~feeder_combout  = ( regval_MEM[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][13]~feeder .extended_lut = "off";
defparam \regs[9][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N24
cyclonev_lcell_comb \Decoder1~9 (
// Equation(s):
// \Decoder1~9_combout  = ( wregno_MEM[0] & ( (!wregno_MEM[2] & (\ctrlsig_MEM~q  & (!wregno_MEM[1] & wregno_MEM[3]))) ) )

	.dataa(!wregno_MEM[2]),
	.datab(!\ctrlsig_MEM~q ),
	.datac(!wregno_MEM[1]),
	.datad(!wregno_MEM[3]),
	.datae(gnd),
	.dataf(!wregno_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~9 .extended_lut = "off";
defparam \Decoder1~9 .lut_mask = 64'h0000000000200020;
defparam \Decoder1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N43
dffeas \regs[9][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][13] .is_wysiwyg = "true";
defparam \regs[9][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N0
cyclonev_lcell_comb \Mux50~1 (
// Equation(s):
// \Mux50~1_combout  = ( \regs[1][13]~q  & ( \regs[9][13]~q  & ( (!\imem~3_combout ) # ((!\imem~4_combout  & (\regs[5][13]~q )) # (\imem~4_combout  & ((\regs[13][13]~q )))) ) ) ) # ( !\regs[1][13]~q  & ( \regs[9][13]~q  & ( (!\imem~3_combout  & 
// (((\imem~4_combout )))) # (\imem~3_combout  & ((!\imem~4_combout  & (\regs[5][13]~q )) # (\imem~4_combout  & ((\regs[13][13]~q ))))) ) ) ) # ( \regs[1][13]~q  & ( !\regs[9][13]~q  & ( (!\imem~3_combout  & (((!\imem~4_combout )))) # (\imem~3_combout  & 
// ((!\imem~4_combout  & (\regs[5][13]~q )) # (\imem~4_combout  & ((\regs[13][13]~q ))))) ) ) ) # ( !\regs[1][13]~q  & ( !\regs[9][13]~q  & ( (\imem~3_combout  & ((!\imem~4_combout  & (\regs[5][13]~q )) # (\imem~4_combout  & ((\regs[13][13]~q ))))) ) ) )

	.dataa(!\regs[5][13]~q ),
	.datab(!\imem~3_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\regs[13][13]~q ),
	.datae(!\regs[1][13]~q ),
	.dataf(!\regs[9][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~1 .extended_lut = "off";
defparam \Mux50~1 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \Mux50~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N0
cyclonev_lcell_comb \imem~1 (
// Equation(s):
// \imem~1_combout  = ( \imem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (\imem~0_q  & ((!\imem_rtl_0|auto_generated|address_reg_a [0]) # (\imem_rtl_0|auto_generated|ram_block1a32~portadataout ))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a0~portadataout  & ( (\imem~0_q  & (\imem_rtl_0|auto_generated|address_reg_a [0] & \imem_rtl_0|auto_generated|ram_block1a32~portadataout )) ) )

	.dataa(!\imem~0_q ),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~1 .extended_lut = "off";
defparam \imem~1 .lut_mask = 64'h0101010145454545;
defparam \imem~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N9
cyclonev_lcell_comb \Decoder1~14 (
// Equation(s):
// \Decoder1~14_combout  = ( wregno_MEM[1] & ( (wregno_MEM[2] & (!wregno_MEM[0] & (wregno_MEM[3] & \ctrlsig_MEM~q ))) ) )

	.dataa(!wregno_MEM[2]),
	.datab(!wregno_MEM[0]),
	.datac(!wregno_MEM[3]),
	.datad(!\ctrlsig_MEM~q ),
	.datae(gnd),
	.dataf(!wregno_MEM[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~14 .extended_lut = "off";
defparam \Decoder1~14 .lut_mask = 64'h0000000000040004;
defparam \Decoder1~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N56
dffeas \regs[14][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][13] .is_wysiwyg = "true";
defparam \regs[14][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N42
cyclonev_lcell_comb \regs[6][13]~feeder (
// Equation(s):
// \regs[6][13]~feeder_combout  = ( regval_MEM[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][13]~feeder .extended_lut = "off";
defparam \regs[6][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N45
cyclonev_lcell_comb \Decoder1~6 (
// Equation(s):
// \Decoder1~6_combout  = ( wregno_MEM[1] & ( (wregno_MEM[2] & (\ctrlsig_MEM~q  & (!wregno_MEM[0] & !wregno_MEM[3]))) ) )

	.dataa(!wregno_MEM[2]),
	.datab(!\ctrlsig_MEM~q ),
	.datac(!wregno_MEM[0]),
	.datad(!wregno_MEM[3]),
	.datae(gnd),
	.dataf(!wregno_MEM[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~6 .extended_lut = "off";
defparam \Decoder1~6 .lut_mask = 64'h0000000010001000;
defparam \Decoder1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N44
dffeas \regs[6][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][13] .is_wysiwyg = "true";
defparam \regs[6][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N3
cyclonev_lcell_comb \Decoder1~2 (
// Equation(s):
// \Decoder1~2_combout  = ( !wregno_MEM[0] & ( (!wregno_MEM[2] & (\ctrlsig_MEM~q  & (wregno_MEM[1] & !wregno_MEM[3]))) ) )

	.dataa(!wregno_MEM[2]),
	.datab(!\ctrlsig_MEM~q ),
	.datac(!wregno_MEM[1]),
	.datad(!wregno_MEM[3]),
	.datae(gnd),
	.dataf(!wregno_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~2 .extended_lut = "off";
defparam \Decoder1~2 .lut_mask = 64'h0200020000000000;
defparam \Decoder1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N10
dffeas \regs[2][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][13] .is_wysiwyg = "true";
defparam \regs[2][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N48
cyclonev_lcell_comb \Decoder1~10 (
// Equation(s):
// \Decoder1~10_combout  = ( !wregno_MEM[2] & ( (wregno_MEM[1] & (\ctrlsig_MEM~q  & (wregno_MEM[3] & !wregno_MEM[0]))) ) )

	.dataa(!wregno_MEM[1]),
	.datab(!\ctrlsig_MEM~q ),
	.datac(!wregno_MEM[3]),
	.datad(!wregno_MEM[0]),
	.datae(gnd),
	.dataf(!wregno_MEM[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~10 .extended_lut = "off";
defparam \Decoder1~10 .lut_mask = 64'h0100010000000000;
defparam \Decoder1~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N50
dffeas \regs[10][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][13] .is_wysiwyg = "true";
defparam \regs[10][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N48
cyclonev_lcell_comb \Mux50~2 (
// Equation(s):
// \Mux50~2_combout  = ( \regs[10][13]~q  & ( \imem~3_combout  & ( (!\imem~4_combout  & ((\regs[6][13]~q ))) # (\imem~4_combout  & (\regs[14][13]~q )) ) ) ) # ( !\regs[10][13]~q  & ( \imem~3_combout  & ( (!\imem~4_combout  & ((\regs[6][13]~q ))) # 
// (\imem~4_combout  & (\regs[14][13]~q )) ) ) ) # ( \regs[10][13]~q  & ( !\imem~3_combout  & ( (\imem~4_combout ) # (\regs[2][13]~q ) ) ) ) # ( !\regs[10][13]~q  & ( !\imem~3_combout  & ( (\regs[2][13]~q  & !\imem~4_combout ) ) ) )

	.dataa(!\regs[14][13]~q ),
	.datab(!\regs[6][13]~q ),
	.datac(!\regs[2][13]~q ),
	.datad(!\imem~4_combout ),
	.datae(!\regs[10][13]~q ),
	.dataf(!\imem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~2 .extended_lut = "off";
defparam \Mux50~2 .lut_mask = 64'h0F000FFF33553355;
defparam \Mux50~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N36
cyclonev_lcell_comb \Decoder1~3 (
// Equation(s):
// \Decoder1~3_combout  = ( \ctrlsig_MEM~q  & ( (!wregno_MEM[2] & (wregno_MEM[1] & (!wregno_MEM[3] & wregno_MEM[0]))) ) )

	.dataa(!wregno_MEM[2]),
	.datab(!wregno_MEM[1]),
	.datac(!wregno_MEM[3]),
	.datad(!wregno_MEM[0]),
	.datae(gnd),
	.dataf(!\ctrlsig_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~3 .extended_lut = "off";
defparam \Decoder1~3 .lut_mask = 64'h0000000000200020;
defparam \Decoder1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N10
dffeas \regs[3][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][13] .is_wysiwyg = "true";
defparam \regs[3][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N30
cyclonev_lcell_comb \Decoder1~7 (
// Equation(s):
// \Decoder1~7_combout  = ( wregno_MEM[0] & ( (wregno_MEM[2] & (\ctrlsig_MEM~q  & (wregno_MEM[1] & !wregno_MEM[3]))) ) )

	.dataa(!wregno_MEM[2]),
	.datab(!\ctrlsig_MEM~q ),
	.datac(!wregno_MEM[1]),
	.datad(!wregno_MEM[3]),
	.datae(gnd),
	.dataf(!wregno_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~7 .extended_lut = "off";
defparam \Decoder1~7 .lut_mask = 64'h0000000001000100;
defparam \Decoder1~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N41
dffeas \regs[7][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][13] .is_wysiwyg = "true";
defparam \regs[7][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N51
cyclonev_lcell_comb \Decoder1~15 (
// Equation(s):
// \Decoder1~15_combout  = ( wregno_MEM[0] & ( (wregno_MEM[1] & (\ctrlsig_MEM~q  & (wregno_MEM[3] & wregno_MEM[2]))) ) )

	.dataa(!wregno_MEM[1]),
	.datab(!\ctrlsig_MEM~q ),
	.datac(!wregno_MEM[3]),
	.datad(!wregno_MEM[2]),
	.datae(gnd),
	.dataf(!wregno_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~15 .extended_lut = "off";
defparam \Decoder1~15 .lut_mask = 64'h0000000000010001;
defparam \Decoder1~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N55
dffeas \regs[15][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][13] .is_wysiwyg = "true";
defparam \regs[15][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N6
cyclonev_lcell_comb \Decoder1~11 (
// Equation(s):
// \Decoder1~11_combout  = ( \ctrlsig_MEM~q  & ( (!wregno_MEM[2] & (wregno_MEM[0] & (wregno_MEM[1] & wregno_MEM[3]))) ) )

	.dataa(!wregno_MEM[2]),
	.datab(!wregno_MEM[0]),
	.datac(!wregno_MEM[1]),
	.datad(!wregno_MEM[3]),
	.datae(gnd),
	.dataf(!\ctrlsig_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~11 .extended_lut = "off";
defparam \Decoder1~11 .lut_mask = 64'h0000000000020002;
defparam \Decoder1~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N19
dffeas \regs[11][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][13] .is_wysiwyg = "true";
defparam \regs[11][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N18
cyclonev_lcell_comb \Mux50~3 (
// Equation(s):
// \Mux50~3_combout  = ( \regs[11][13]~q  & ( \imem~4_combout  & ( (!\imem~3_combout ) # (\regs[15][13]~q ) ) ) ) # ( !\regs[11][13]~q  & ( \imem~4_combout  & ( (\imem~3_combout  & \regs[15][13]~q ) ) ) ) # ( \regs[11][13]~q  & ( !\imem~4_combout  & ( 
// (!\imem~3_combout  & (\regs[3][13]~q )) # (\imem~3_combout  & ((\regs[7][13]~q ))) ) ) ) # ( !\regs[11][13]~q  & ( !\imem~4_combout  & ( (!\imem~3_combout  & (\regs[3][13]~q )) # (\imem~3_combout  & ((\regs[7][13]~q ))) ) ) )

	.dataa(!\regs[3][13]~q ),
	.datab(!\regs[7][13]~q ),
	.datac(!\imem~3_combout ),
	.datad(!\regs[15][13]~q ),
	.datae(!\regs[11][13]~q ),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~3 .extended_lut = "off";
defparam \Mux50~3 .lut_mask = 64'h53535353000FF0FF;
defparam \Mux50~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N12
cyclonev_lcell_comb \Decoder1~12 (
// Equation(s):
// \Decoder1~12_combout  = ( !wregno_MEM[0] & ( (wregno_MEM[2] & (\ctrlsig_MEM~q  & (wregno_MEM[3] & !wregno_MEM[1]))) ) )

	.dataa(!wregno_MEM[2]),
	.datab(!\ctrlsig_MEM~q ),
	.datac(!wregno_MEM[3]),
	.datad(!wregno_MEM[1]),
	.datae(gnd),
	.dataf(!wregno_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~12 .extended_lut = "off";
defparam \Decoder1~12 .lut_mask = 64'h0100010000000000;
defparam \Decoder1~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N28
dffeas \regs[12][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][13] .is_wysiwyg = "true";
defparam \regs[12][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N39
cyclonev_lcell_comb \Decoder1~4 (
// Equation(s):
// \Decoder1~4_combout  = ( !wregno_MEM[0] & ( (wregno_MEM[2] & (!wregno_MEM[1] & (\ctrlsig_MEM~q  & !wregno_MEM[3]))) ) )

	.dataa(!wregno_MEM[2]),
	.datab(!wregno_MEM[1]),
	.datac(!\ctrlsig_MEM~q ),
	.datad(!wregno_MEM[3]),
	.datae(gnd),
	.dataf(!wregno_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~4 .extended_lut = "off";
defparam \Decoder1~4 .lut_mask = 64'h0400040000000000;
defparam \Decoder1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N25
dffeas \regs[4][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][13] .is_wysiwyg = "true";
defparam \regs[4][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N27
cyclonev_lcell_comb \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = ( !wregno_MEM[0] & ( (!wregno_MEM[2] & (\ctrlsig_MEM~q  & (!wregno_MEM[1] & !wregno_MEM[3]))) ) )

	.dataa(!wregno_MEM[2]),
	.datab(!\ctrlsig_MEM~q ),
	.datac(!wregno_MEM[1]),
	.datad(!wregno_MEM[3]),
	.datae(gnd),
	.dataf(!wregno_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~0 .extended_lut = "off";
defparam \Decoder1~0 .lut_mask = 64'h2000200000000000;
defparam \Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N50
dffeas \regs[0][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][13] .is_wysiwyg = "true";
defparam \regs[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N48
cyclonev_lcell_comb \Mux50~0 (
// Equation(s):
// \Mux50~0_combout  = ( \regs[0][13]~q  & ( \imem~4_combout  & ( (!\imem~3_combout  & (\regs[8][13]~q )) # (\imem~3_combout  & ((\regs[12][13]~q ))) ) ) ) # ( !\regs[0][13]~q  & ( \imem~4_combout  & ( (!\imem~3_combout  & (\regs[8][13]~q )) # 
// (\imem~3_combout  & ((\regs[12][13]~q ))) ) ) ) # ( \regs[0][13]~q  & ( !\imem~4_combout  & ( (!\imem~3_combout ) # (\regs[4][13]~q ) ) ) ) # ( !\regs[0][13]~q  & ( !\imem~4_combout  & ( (\imem~3_combout  & \regs[4][13]~q ) ) ) )

	.dataa(!\imem~3_combout ),
	.datab(!\regs[8][13]~q ),
	.datac(!\regs[12][13]~q ),
	.datad(!\regs[4][13]~q ),
	.datae(!\regs[0][13]~q ),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~0 .extended_lut = "off";
defparam \Mux50~0 .lut_mask = 64'h0055AAFF27272727;
defparam \Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N0
cyclonev_lcell_comb \Mux50~4 (
// Equation(s):
// \Mux50~4_combout  = ( \Mux50~3_combout  & ( \Mux50~0_combout  & ( (!\imem~2_combout  & (((!\imem~1_combout )) # (\Mux50~1_combout ))) # (\imem~2_combout  & (((\Mux50~2_combout ) # (\imem~1_combout )))) ) ) ) # ( !\Mux50~3_combout  & ( \Mux50~0_combout  & 
// ( (!\imem~2_combout  & (((!\imem~1_combout )) # (\Mux50~1_combout ))) # (\imem~2_combout  & (((!\imem~1_combout  & \Mux50~2_combout )))) ) ) ) # ( \Mux50~3_combout  & ( !\Mux50~0_combout  & ( (!\imem~2_combout  & (\Mux50~1_combout  & (\imem~1_combout ))) 
// # (\imem~2_combout  & (((\Mux50~2_combout ) # (\imem~1_combout )))) ) ) ) # ( !\Mux50~3_combout  & ( !\Mux50~0_combout  & ( (!\imem~2_combout  & (\Mux50~1_combout  & (\imem~1_combout ))) # (\imem~2_combout  & (((!\imem~1_combout  & \Mux50~2_combout )))) ) 
// ) )

	.dataa(!\Mux50~1_combout ),
	.datab(!\imem~2_combout ),
	.datac(!\imem~1_combout ),
	.datad(!\Mux50~2_combout ),
	.datae(!\Mux50~3_combout ),
	.dataf(!\Mux50~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~4 .extended_lut = "off";
defparam \Mux50~4 .lut_mask = 64'h04340737C4F4C7F7;
defparam \Mux50~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N1
dffeas \regval2_ID[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux50~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[13] .is_wysiwyg = "true";
defparam \regval2_ID[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N33
cyclonev_lcell_comb \regval2_EX[13]~feeder (
// Equation(s):
// \regval2_EX[13]~feeder_combout  = ( regval2_ID[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_EX[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_EX[13]~feeder .extended_lut = "off";
defparam \regval2_EX[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_EX[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N35
dffeas \regval2_EX[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_EX[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[13] .is_wysiwyg = "true";
defparam \regval2_EX[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N43
dffeas \dmem_rtl_0_bypass[42] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N53
dffeas \op1_ID[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op1_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[3] .is_wysiwyg = "true";
defparam \op1_ID[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N11
dffeas \op1_ID[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~22_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op1_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[0] .is_wysiwyg = "true";
defparam \op1_ID[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N8
dffeas \op1_ID[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op1_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[1] .is_wysiwyg = "true";
defparam \op1_ID[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N29
dffeas \op1_ID[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op1_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[2] .is_wysiwyg = "true";
defparam \op1_ID[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N5
dffeas \op1_ID[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op1_ID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[5] .is_wysiwyg = "true";
defparam \op1_ID[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N45
cyclonev_lcell_comb \imem~19 (
// Equation(s):
// \imem~19_combout  = ( \imem~0_q  & ( (!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\imem_rtl_0|auto_generated|ram_block1a30~portadataout ))) # (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\imem_rtl_0|auto_generated|ram_block1a62~portadataout )) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.datac(gnd),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datae(gnd),
	.dataf(!\imem~0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~19 .extended_lut = "off";
defparam \imem~19 .lut_mask = 64'h0000000011BB11BB;
defparam \imem~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N47
dffeas \op1_ID[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op1_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[4] .is_wysiwyg = "true";
defparam \op1_ID[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N0
cyclonev_lcell_comb \Equal10~0 (
// Equation(s):
// \Equal10~0_combout  = ( !op1_ID[5] & ( !op1_ID[4] & ( (!op1_ID[3] & (!op1_ID[0] & (!op1_ID[1] & !op1_ID[2]))) ) ) )

	.dataa(!op1_ID[3]),
	.datab(!op1_ID[0]),
	.datac(!op1_ID[1]),
	.datad(!op1_ID[2]),
	.datae(!op1_ID[5]),
	.dataf(!op1_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal10~0 .extended_lut = "off";
defparam \Equal10~0 .lut_mask = 64'h8000000000000000;
defparam \Equal10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N48
cyclonev_lcell_comb \aluout_EX_r[14]~8 (
// Equation(s):
// \aluout_EX_r[14]~8_combout  = ( \op2_ID[4]~DUPLICATE_q  & ( (\aluout_EX_r[3]~0_combout  & (\Equal10~0_combout  & ((!op2_ID[0]) # (!\aluout_EX[29]~0_combout )))) ) ) # ( !\op2_ID[4]~DUPLICATE_q  & ( (\aluout_EX_r[3]~0_combout  & \Equal10~0_combout ) ) )

	.dataa(!op2_ID[0]),
	.datab(!\aluout_EX_r[3]~0_combout ),
	.datac(!\Equal10~0_combout ),
	.datad(!\aluout_EX[29]~0_combout ),
	.datae(gnd),
	.dataf(!\op2_ID[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~8 .extended_lut = "off";
defparam \aluout_EX_r[14]~8 .lut_mask = 64'h0303030303020302;
defparam \aluout_EX_r[14]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N57
cyclonev_lcell_comb \imem~29 (
// Equation(s):
// \imem~29_combout  = (\imem_rtl_0|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout  & \imem~0_q )

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(!\imem~0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~29 .extended_lut = "off";
defparam \imem~29 .lut_mask = 64'h0505050505050505;
defparam \imem~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N58
dffeas \immval_ID[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[3] .is_wysiwyg = "true";
defparam \immval_ID[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,PC_FE[7],PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N9
cyclonev_lcell_comb \imem~16 (
// Equation(s):
// \imem~16_combout  = ( \imem~0_q  & ( \imem_rtl_0|auto_generated|ram_block1a5~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\imem_rtl_0|auto_generated|ram_block1a37~portadataout ) ) ) ) # ( \imem~0_q  & ( 
// !\imem_rtl_0|auto_generated|ram_block1a5~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a37~portadataout  & \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\imem~0_q ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~16 .extended_lut = "off";
defparam \imem~16 .lut_mask = 64'h000005050000F5F5;
defparam \imem~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,PC_FE[7],PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y7_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,PC_FE[7],PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N33
cyclonev_lcell_comb \imem~15 (
// Equation(s):
// \imem~15_combout  = ( \imem~0_q  & ( \imem_rtl_0|auto_generated|ram_block1a4~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\imem_rtl_0|auto_generated|ram_block1a36~portadataout ) ) ) ) # ( \imem~0_q  & ( 
// !\imem_rtl_0|auto_generated|ram_block1a4~portadataout  & ( (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & \imem_rtl_0|auto_generated|ram_block1a36~portadataout ) ) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datad(gnd),
	.datae(!\imem~0_q ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~15 .extended_lut = "off";
defparam \imem~15 .lut_mask = 64'h000005050000AFAF;
defparam \imem~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N13
dffeas \regs[0][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][3] .is_wysiwyg = "true";
defparam \regs[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N58
dffeas \regs[3][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][3] .is_wysiwyg = "true";
defparam \regs[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N52
dffeas \regs[2][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][3] .is_wysiwyg = "true";
defparam \regs[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N37
dffeas \regs[1][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][3] .is_wysiwyg = "true";
defparam \regs[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N36
cyclonev_lcell_comb \Mux60~0 (
// Equation(s):
// \Mux60~0_combout  = ( \regs[1][3]~q  & ( \imem~1_combout  & ( (!\imem~2_combout ) # (\regs[3][3]~q ) ) ) ) # ( !\regs[1][3]~q  & ( \imem~1_combout  & ( (\regs[3][3]~q  & \imem~2_combout ) ) ) ) # ( \regs[1][3]~q  & ( !\imem~1_combout  & ( 
// (!\imem~2_combout  & (\regs[0][3]~q )) # (\imem~2_combout  & ((\regs[2][3]~q ))) ) ) ) # ( !\regs[1][3]~q  & ( !\imem~1_combout  & ( (!\imem~2_combout  & (\regs[0][3]~q )) # (\imem~2_combout  & ((\regs[2][3]~q ))) ) ) )

	.dataa(!\regs[0][3]~q ),
	.datab(!\regs[3][3]~q ),
	.datac(!\regs[2][3]~q ),
	.datad(!\imem~2_combout ),
	.datae(!\regs[1][3]~q ),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~0 .extended_lut = "off";
defparam \Mux60~0 .lut_mask = 64'h550F550F0033FF33;
defparam \Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N25
dffeas \regs[14][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][3] .is_wysiwyg = "true";
defparam \regs[14][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N54
cyclonev_lcell_comb \regs[12][3]~feeder (
// Equation(s):
// \regs[12][3]~feeder_combout  = ( regval_MEM[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][3]~feeder .extended_lut = "off";
defparam \regs[12][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N56
dffeas \regs[12][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][3] .is_wysiwyg = "true";
defparam \regs[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N38
dffeas \regs[13][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][3] .is_wysiwyg = "true";
defparam \regs[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N19
dffeas \regs[15][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][3] .is_wysiwyg = "true";
defparam \regs[15][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N36
cyclonev_lcell_comb \Mux60~3 (
// Equation(s):
// \Mux60~3_combout  = ( \regs[13][3]~q  & ( \regs[15][3]~q  & ( ((!\imem~2_combout  & ((\regs[12][3]~q ))) # (\imem~2_combout  & (\regs[14][3]~q ))) # (\imem~1_combout ) ) ) ) # ( !\regs[13][3]~q  & ( \regs[15][3]~q  & ( (!\imem~1_combout  & 
// ((!\imem~2_combout  & ((\regs[12][3]~q ))) # (\imem~2_combout  & (\regs[14][3]~q )))) # (\imem~1_combout  & (((\imem~2_combout )))) ) ) ) # ( \regs[13][3]~q  & ( !\regs[15][3]~q  & ( (!\imem~1_combout  & ((!\imem~2_combout  & ((\regs[12][3]~q ))) # 
// (\imem~2_combout  & (\regs[14][3]~q )))) # (\imem~1_combout  & (((!\imem~2_combout )))) ) ) ) # ( !\regs[13][3]~q  & ( !\regs[15][3]~q  & ( (!\imem~1_combout  & ((!\imem~2_combout  & ((\regs[12][3]~q ))) # (\imem~2_combout  & (\regs[14][3]~q )))) ) ) )

	.dataa(!\regs[14][3]~q ),
	.datab(!\regs[12][3]~q ),
	.datac(!\imem~1_combout ),
	.datad(!\imem~2_combout ),
	.datae(!\regs[13][3]~q ),
	.dataf(!\regs[15][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~3 .extended_lut = "off";
defparam \Mux60~3 .lut_mask = 64'h30503F50305F3F5F;
defparam \Mux60~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N1
dffeas \regs[4][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][3] .is_wysiwyg = "true";
defparam \regs[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N17
dffeas \regs[5][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][3] .is_wysiwyg = "true";
defparam \regs[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N52
dffeas \regs[6][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][3] .is_wysiwyg = "true";
defparam \regs[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N19
dffeas \regs[7][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][3] .is_wysiwyg = "true";
defparam \regs[7][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N18
cyclonev_lcell_comb \Mux60~1 (
// Equation(s):
// \Mux60~1_combout  = ( \regs[7][3]~q  & ( \imem~2_combout  & ( (\imem~1_combout ) # (\regs[6][3]~q ) ) ) ) # ( !\regs[7][3]~q  & ( \imem~2_combout  & ( (\regs[6][3]~q  & !\imem~1_combout ) ) ) ) # ( \regs[7][3]~q  & ( !\imem~2_combout  & ( 
// (!\imem~1_combout  & (\regs[4][3]~q )) # (\imem~1_combout  & ((\regs[5][3]~q ))) ) ) ) # ( !\regs[7][3]~q  & ( !\imem~2_combout  & ( (!\imem~1_combout  & (\regs[4][3]~q )) # (\imem~1_combout  & ((\regs[5][3]~q ))) ) ) )

	.dataa(!\regs[4][3]~q ),
	.datab(!\regs[5][3]~q ),
	.datac(!\regs[6][3]~q ),
	.datad(!\imem~1_combout ),
	.datae(!\regs[7][3]~q ),
	.dataf(!\imem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~1 .extended_lut = "off";
defparam \Mux60~1 .lut_mask = 64'h553355330F000FFF;
defparam \Mux60~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N33
cyclonev_lcell_comb \Decoder1~8 (
// Equation(s):
// \Decoder1~8_combout  = ( !wregno_MEM[0] & ( (!wregno_MEM[2] & (\ctrlsig_MEM~q  & (!wregno_MEM[1] & wregno_MEM[3]))) ) )

	.dataa(!wregno_MEM[2]),
	.datab(!\ctrlsig_MEM~q ),
	.datac(!wregno_MEM[1]),
	.datad(!wregno_MEM[3]),
	.datae(gnd),
	.dataf(!wregno_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~8 .extended_lut = "off";
defparam \Decoder1~8 .lut_mask = 64'h0020002000000000;
defparam \Decoder1~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N58
dffeas \regs[8][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][3] .is_wysiwyg = "true";
defparam \regs[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N40
dffeas \regs[10][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][3] .is_wysiwyg = "true";
defparam \regs[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N14
dffeas \regs[11][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][3] .is_wysiwyg = "true";
defparam \regs[11][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N12
cyclonev_lcell_comb \Mux60~2 (
// Equation(s):
// \Mux60~2_combout  = ( \regs[11][3]~q  & ( \imem~1_combout  & ( (\regs[9][3]~q ) # (\imem~2_combout ) ) ) ) # ( !\regs[11][3]~q  & ( \imem~1_combout  & ( (!\imem~2_combout  & \regs[9][3]~q ) ) ) ) # ( \regs[11][3]~q  & ( !\imem~1_combout  & ( 
// (!\imem~2_combout  & (\regs[8][3]~q )) # (\imem~2_combout  & ((\regs[10][3]~q ))) ) ) ) # ( !\regs[11][3]~q  & ( !\imem~1_combout  & ( (!\imem~2_combout  & (\regs[8][3]~q )) # (\imem~2_combout  & ((\regs[10][3]~q ))) ) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\regs[8][3]~q ),
	.datac(!\regs[9][3]~q ),
	.datad(!\regs[10][3]~q ),
	.datae(!\regs[11][3]~q ),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~2 .extended_lut = "off";
defparam \Mux60~2 .lut_mask = 64'h227722770A0A5F5F;
defparam \Mux60~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N36
cyclonev_lcell_comb \Mux60~4 (
// Equation(s):
// \Mux60~4_combout  = ( \Mux60~2_combout  & ( \imem~3_combout  & ( (!\imem~4_combout  & ((\Mux60~1_combout ))) # (\imem~4_combout  & (\Mux60~3_combout )) ) ) ) # ( !\Mux60~2_combout  & ( \imem~3_combout  & ( (!\imem~4_combout  & ((\Mux60~1_combout ))) # 
// (\imem~4_combout  & (\Mux60~3_combout )) ) ) ) # ( \Mux60~2_combout  & ( !\imem~3_combout  & ( (\imem~4_combout ) # (\Mux60~0_combout ) ) ) ) # ( !\Mux60~2_combout  & ( !\imem~3_combout  & ( (\Mux60~0_combout  & !\imem~4_combout ) ) ) )

	.dataa(!\Mux60~0_combout ),
	.datab(!\Mux60~3_combout ),
	.datac(!\Mux60~1_combout ),
	.datad(!\imem~4_combout ),
	.datae(!\Mux60~2_combout ),
	.dataf(!\imem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~4 .extended_lut = "off";
defparam \Mux60~4 .lut_mask = 64'h550055FF0F330F33;
defparam \Mux60~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N37
dffeas \regval2_ID[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux60~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[3] .is_wysiwyg = "true";
defparam \regval2_ID[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N46
dffeas \regs[6][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][2] .is_wysiwyg = "true";
defparam \regs[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N37
dffeas \regs[14][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][2] .is_wysiwyg = "true";
defparam \regs[14][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N42
cyclonev_lcell_comb \regs[2][2]~feeder (
// Equation(s):
// \regs[2][2]~feeder_combout  = ( regval_MEM[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][2]~feeder .extended_lut = "off";
defparam \regs[2][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N43
dffeas \regs[2][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][2] .is_wysiwyg = "true";
defparam \regs[2][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N36
cyclonev_lcell_comb \Mux61~2 (
// Equation(s):
// \Mux61~2_combout  = ( \regs[14][2]~q  & ( \regs[2][2]~q  & ( (!\imem~3_combout  & (((!\imem~4_combout ) # (\regs[10][2]~q )))) # (\imem~3_combout  & (((\imem~4_combout )) # (\regs[6][2]~q ))) ) ) ) # ( !\regs[14][2]~q  & ( \regs[2][2]~q  & ( 
// (!\imem~3_combout  & (((!\imem~4_combout ) # (\regs[10][2]~q )))) # (\imem~3_combout  & (\regs[6][2]~q  & ((!\imem~4_combout )))) ) ) ) # ( \regs[14][2]~q  & ( !\regs[2][2]~q  & ( (!\imem~3_combout  & (((\regs[10][2]~q  & \imem~4_combout )))) # 
// (\imem~3_combout  & (((\imem~4_combout )) # (\regs[6][2]~q ))) ) ) ) # ( !\regs[14][2]~q  & ( !\regs[2][2]~q  & ( (!\imem~3_combout  & (((\regs[10][2]~q  & \imem~4_combout )))) # (\imem~3_combout  & (\regs[6][2]~q  & ((!\imem~4_combout )))) ) ) )

	.dataa(!\regs[6][2]~q ),
	.datab(!\imem~3_combout ),
	.datac(!\regs[10][2]~q ),
	.datad(!\imem~4_combout ),
	.datae(!\regs[14][2]~q ),
	.dataf(!\regs[2][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~2 .extended_lut = "off";
defparam \Mux61~2 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \Mux61~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N4
dffeas \regs[8][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][2] .is_wysiwyg = "true";
defparam \regs[8][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N15
cyclonev_lcell_comb \regs[12][2]~feeder (
// Equation(s):
// \regs[12][2]~feeder_combout  = ( regval_MEM[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][2]~feeder .extended_lut = "off";
defparam \regs[12][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N16
dffeas \regs[12][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][2] .is_wysiwyg = "true";
defparam \regs[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N16
dffeas \regs[0][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][2] .is_wysiwyg = "true";
defparam \regs[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N2
dffeas \regs[4][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][2] .is_wysiwyg = "true";
defparam \regs[4][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N0
cyclonev_lcell_comb \Mux61~0 (
// Equation(s):
// \Mux61~0_combout  = ( \regs[4][2]~q  & ( \imem~4_combout  & ( (!\imem~3_combout  & (\regs[8][2]~q )) # (\imem~3_combout  & ((\regs[12][2]~q ))) ) ) ) # ( !\regs[4][2]~q  & ( \imem~4_combout  & ( (!\imem~3_combout  & (\regs[8][2]~q )) # (\imem~3_combout  & 
// ((\regs[12][2]~q ))) ) ) ) # ( \regs[4][2]~q  & ( !\imem~4_combout  & ( (\regs[0][2]~q ) # (\imem~3_combout ) ) ) ) # ( !\regs[4][2]~q  & ( !\imem~4_combout  & ( (!\imem~3_combout  & \regs[0][2]~q ) ) ) )

	.dataa(!\regs[8][2]~q ),
	.datab(!\regs[12][2]~q ),
	.datac(!\imem~3_combout ),
	.datad(!\regs[0][2]~q ),
	.datae(!\regs[4][2]~q ),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~0 .extended_lut = "off";
defparam \Mux61~0 .lut_mask = 64'h00F00FFF53535353;
defparam \Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N26
dffeas \regs[11][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][2] .is_wysiwyg = "true";
defparam \regs[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N49
dffeas \regs[15][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][2] .is_wysiwyg = "true";
defparam \regs[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N38
dffeas \regs[7][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][2] .is_wysiwyg = "true";
defparam \regs[7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N51
cyclonev_lcell_comb \regs[3][2]~feeder (
// Equation(s):
// \regs[3][2]~feeder_combout  = ( regval_MEM[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][2]~feeder .extended_lut = "off";
defparam \regs[3][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N52
dffeas \regs[3][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][2] .is_wysiwyg = "true";
defparam \regs[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N36
cyclonev_lcell_comb \Mux61~3 (
// Equation(s):
// \Mux61~3_combout  = ( \regs[7][2]~q  & ( \regs[3][2]~q  & ( (!\imem~4_combout ) # ((!\imem~3_combout  & (\regs[11][2]~q )) # (\imem~3_combout  & ((\regs[15][2]~q )))) ) ) ) # ( !\regs[7][2]~q  & ( \regs[3][2]~q  & ( (!\imem~3_combout  & 
// (((!\imem~4_combout )) # (\regs[11][2]~q ))) # (\imem~3_combout  & (((\regs[15][2]~q  & \imem~4_combout )))) ) ) ) # ( \regs[7][2]~q  & ( !\regs[3][2]~q  & ( (!\imem~3_combout  & (\regs[11][2]~q  & ((\imem~4_combout )))) # (\imem~3_combout  & 
// (((!\imem~4_combout ) # (\regs[15][2]~q )))) ) ) ) # ( !\regs[7][2]~q  & ( !\regs[3][2]~q  & ( (\imem~4_combout  & ((!\imem~3_combout  & (\regs[11][2]~q )) # (\imem~3_combout  & ((\regs[15][2]~q ))))) ) ) )

	.dataa(!\regs[11][2]~q ),
	.datab(!\imem~3_combout ),
	.datac(!\regs[15][2]~q ),
	.datad(!\imem~4_combout ),
	.datae(!\regs[7][2]~q ),
	.dataf(!\regs[3][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~3 .extended_lut = "off";
defparam \Mux61~3 .lut_mask = 64'h00473347CC47FF47;
defparam \Mux61~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N46
dffeas \regs[9][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][2] .is_wysiwyg = "true";
defparam \regs[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N55
dffeas \regs[1][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][2] .is_wysiwyg = "true";
defparam \regs[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N2
dffeas \regs[5][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][2] .is_wysiwyg = "true";
defparam \regs[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N25
dffeas \regs[13][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][2] .is_wysiwyg = "true";
defparam \regs[13][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N24
cyclonev_lcell_comb \Mux61~1 (
// Equation(s):
// \Mux61~1_combout  = ( \regs[13][2]~q  & ( \imem~4_combout  & ( (\imem~3_combout ) # (\regs[9][2]~q ) ) ) ) # ( !\regs[13][2]~q  & ( \imem~4_combout  & ( (\regs[9][2]~q  & !\imem~3_combout ) ) ) ) # ( \regs[13][2]~q  & ( !\imem~4_combout  & ( 
// (!\imem~3_combout  & (\regs[1][2]~q )) # (\imem~3_combout  & ((\regs[5][2]~q ))) ) ) ) # ( !\regs[13][2]~q  & ( !\imem~4_combout  & ( (!\imem~3_combout  & (\regs[1][2]~q )) # (\imem~3_combout  & ((\regs[5][2]~q ))) ) ) )

	.dataa(!\regs[9][2]~q ),
	.datab(!\imem~3_combout ),
	.datac(!\regs[1][2]~q ),
	.datad(!\regs[5][2]~q ),
	.datae(!\regs[13][2]~q ),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~1 .extended_lut = "off";
defparam \Mux61~1 .lut_mask = 64'h0C3F0C3F44447777;
defparam \Mux61~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N30
cyclonev_lcell_comb \Mux61~4 (
// Equation(s):
// \Mux61~4_combout  = ( \imem~2_combout  & ( \Mux61~1_combout  & ( (!\imem~1_combout  & (\Mux61~2_combout )) # (\imem~1_combout  & ((\Mux61~3_combout ))) ) ) ) # ( !\imem~2_combout  & ( \Mux61~1_combout  & ( (\imem~1_combout ) # (\Mux61~0_combout ) ) ) ) # 
// ( \imem~2_combout  & ( !\Mux61~1_combout  & ( (!\imem~1_combout  & (\Mux61~2_combout )) # (\imem~1_combout  & ((\Mux61~3_combout ))) ) ) ) # ( !\imem~2_combout  & ( !\Mux61~1_combout  & ( (\Mux61~0_combout  & !\imem~1_combout ) ) ) )

	.dataa(!\Mux61~2_combout ),
	.datab(!\Mux61~0_combout ),
	.datac(!\imem~1_combout ),
	.datad(!\Mux61~3_combout ),
	.datae(!\imem~2_combout ),
	.dataf(!\Mux61~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~4 .extended_lut = "off";
defparam \Mux61~4 .lut_mask = 64'h3030505F3F3F505F;
defparam \Mux61~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N31
dffeas \regval2_ID[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux61~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[2] .is_wysiwyg = "true";
defparam \regval2_ID[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N13
dffeas \regs[9][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][6] .is_wysiwyg = "true";
defparam \regs[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N2
dffeas \regs[11][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][6] .is_wysiwyg = "true";
defparam \regs[11][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N21
cyclonev_lcell_comb \regs[8][6]~feeder (
// Equation(s):
// \regs[8][6]~feeder_combout  = ( regval_MEM[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][6]~feeder .extended_lut = "off";
defparam \regs[8][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N22
dffeas \regs[8][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][6] .is_wysiwyg = "true";
defparam \regs[8][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N24
cyclonev_lcell_comb \Mux57~2 (
// Equation(s):
// \Mux57~2_combout  = ( \regs[10][6]~q  & ( \regs[8][6]~q  & ( (!\imem~1_combout ) # ((!\imem~2_combout  & (\regs[9][6]~q )) # (\imem~2_combout  & ((\regs[11][6]~q )))) ) ) ) # ( !\regs[10][6]~q  & ( \regs[8][6]~q  & ( (!\imem~2_combout  & 
// (((!\imem~1_combout )) # (\regs[9][6]~q ))) # (\imem~2_combout  & (((\regs[11][6]~q  & \imem~1_combout )))) ) ) ) # ( \regs[10][6]~q  & ( !\regs[8][6]~q  & ( (!\imem~2_combout  & (\regs[9][6]~q  & ((\imem~1_combout )))) # (\imem~2_combout  & 
// (((!\imem~1_combout ) # (\regs[11][6]~q )))) ) ) ) # ( !\regs[10][6]~q  & ( !\regs[8][6]~q  & ( (\imem~1_combout  & ((!\imem~2_combout  & (\regs[9][6]~q )) # (\imem~2_combout  & ((\regs[11][6]~q ))))) ) ) )

	.dataa(!\regs[9][6]~q ),
	.datab(!\imem~2_combout ),
	.datac(!\regs[11][6]~q ),
	.datad(!\imem~1_combout ),
	.datae(!\regs[10][6]~q ),
	.dataf(!\regs[8][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~2 .extended_lut = "off";
defparam \Mux57~2 .lut_mask = 64'h00473347CC47FF47;
defparam \Mux57~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N14
dffeas \regs[5][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][6] .is_wysiwyg = "true";
defparam \regs[5][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N42
cyclonev_lcell_comb \regs[6][6]~feeder (
// Equation(s):
// \regs[6][6]~feeder_combout  = ( regval_MEM[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][6]~feeder .extended_lut = "off";
defparam \regs[6][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N44
dffeas \regs[6][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][6] .is_wysiwyg = "true";
defparam \regs[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N8
dffeas \regs[4][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][6] .is_wysiwyg = "true";
defparam \regs[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N40
dffeas \regs[7][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][6] .is_wysiwyg = "true";
defparam \regs[7][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N6
cyclonev_lcell_comb \Mux57~1 (
// Equation(s):
// \Mux57~1_combout  = ( \regs[4][6]~q  & ( \regs[7][6]~q  & ( (!\imem~2_combout  & (((!\imem~1_combout )) # (\regs[5][6]~q ))) # (\imem~2_combout  & (((\imem~1_combout ) # (\regs[6][6]~q )))) ) ) ) # ( !\regs[4][6]~q  & ( \regs[7][6]~q  & ( 
// (!\imem~2_combout  & (\regs[5][6]~q  & ((\imem~1_combout )))) # (\imem~2_combout  & (((\imem~1_combout ) # (\regs[6][6]~q )))) ) ) ) # ( \regs[4][6]~q  & ( !\regs[7][6]~q  & ( (!\imem~2_combout  & (((!\imem~1_combout )) # (\regs[5][6]~q ))) # 
// (\imem~2_combout  & (((\regs[6][6]~q  & !\imem~1_combout )))) ) ) ) # ( !\regs[4][6]~q  & ( !\regs[7][6]~q  & ( (!\imem~2_combout  & (\regs[5][6]~q  & ((\imem~1_combout )))) # (\imem~2_combout  & (((\regs[6][6]~q  & !\imem~1_combout )))) ) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\regs[5][6]~q ),
	.datac(!\regs[6][6]~q ),
	.datad(!\imem~1_combout ),
	.datae(!\regs[4][6]~q ),
	.dataf(!\regs[7][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~1 .extended_lut = "off";
defparam \Mux57~1 .lut_mask = 64'h0522AF220577AF77;
defparam \Mux57~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N43
dffeas \regs[15][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][6] .is_wysiwyg = "true";
defparam \regs[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N17
dffeas \regs[12][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][6] .is_wysiwyg = "true";
defparam \regs[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N43
dffeas \regs[14][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][6] .is_wysiwyg = "true";
defparam \regs[14][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N9
cyclonev_lcell_comb \regs[13][6]~feeder (
// Equation(s):
// \regs[13][6]~feeder_combout  = ( regval_MEM[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][6]~feeder .extended_lut = "off";
defparam \regs[13][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N10
dffeas \regs[13][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][6] .is_wysiwyg = "true";
defparam \regs[13][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N42
cyclonev_lcell_comb \Mux57~3 (
// Equation(s):
// \Mux57~3_combout  = ( \regs[14][6]~q  & ( \regs[13][6]~q  & ( (!\imem~1_combout  & (((\regs[12][6]~q ) # (\imem~2_combout )))) # (\imem~1_combout  & (((!\imem~2_combout )) # (\regs[15][6]~q ))) ) ) ) # ( !\regs[14][6]~q  & ( \regs[13][6]~q  & ( 
// (!\imem~1_combout  & (((!\imem~2_combout  & \regs[12][6]~q )))) # (\imem~1_combout  & (((!\imem~2_combout )) # (\regs[15][6]~q ))) ) ) ) # ( \regs[14][6]~q  & ( !\regs[13][6]~q  & ( (!\imem~1_combout  & (((\regs[12][6]~q ) # (\imem~2_combout )))) # 
// (\imem~1_combout  & (\regs[15][6]~q  & (\imem~2_combout ))) ) ) ) # ( !\regs[14][6]~q  & ( !\regs[13][6]~q  & ( (!\imem~1_combout  & (((!\imem~2_combout  & \regs[12][6]~q )))) # (\imem~1_combout  & (\regs[15][6]~q  & (\imem~2_combout ))) ) ) )

	.dataa(!\regs[15][6]~q ),
	.datab(!\imem~1_combout ),
	.datac(!\imem~2_combout ),
	.datad(!\regs[12][6]~q ),
	.datae(!\regs[14][6]~q ),
	.dataf(!\regs[13][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~3 .extended_lut = "off";
defparam \Mux57~3 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \Mux57~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N2
dffeas \regs[1][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][6] .is_wysiwyg = "true";
defparam \regs[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N28
dffeas \regs[2][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][6] .is_wysiwyg = "true";
defparam \regs[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N10
dffeas \regs[3][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][6] .is_wysiwyg = "true";
defparam \regs[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N26
dffeas \regs[0][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][6] .is_wysiwyg = "true";
defparam \regs[0][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N24
cyclonev_lcell_comb \Mux57~0 (
// Equation(s):
// \Mux57~0_combout  = ( \regs[0][6]~q  & ( \imem~1_combout  & ( (!\imem~2_combout  & (\regs[1][6]~q )) # (\imem~2_combout  & ((\regs[3][6]~q ))) ) ) ) # ( !\regs[0][6]~q  & ( \imem~1_combout  & ( (!\imem~2_combout  & (\regs[1][6]~q )) # (\imem~2_combout  & 
// ((\regs[3][6]~q ))) ) ) ) # ( \regs[0][6]~q  & ( !\imem~1_combout  & ( (!\imem~2_combout ) # (\regs[2][6]~q ) ) ) ) # ( !\regs[0][6]~q  & ( !\imem~1_combout  & ( (\regs[2][6]~q  & \imem~2_combout ) ) ) )

	.dataa(!\regs[1][6]~q ),
	.datab(!\regs[2][6]~q ),
	.datac(!\regs[3][6]~q ),
	.datad(!\imem~2_combout ),
	.datae(!\regs[0][6]~q ),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~0 .extended_lut = "off";
defparam \Mux57~0 .lut_mask = 64'h0033FF33550F550F;
defparam \Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N30
cyclonev_lcell_comb \Mux57~4 (
// Equation(s):
// \Mux57~4_combout  = ( \imem~3_combout  & ( \Mux57~0_combout  & ( (!\imem~4_combout  & (\Mux57~1_combout )) # (\imem~4_combout  & ((\Mux57~3_combout ))) ) ) ) # ( !\imem~3_combout  & ( \Mux57~0_combout  & ( (!\imem~4_combout ) # (\Mux57~2_combout ) ) ) ) # 
// ( \imem~3_combout  & ( !\Mux57~0_combout  & ( (!\imem~4_combout  & (\Mux57~1_combout )) # (\imem~4_combout  & ((\Mux57~3_combout ))) ) ) ) # ( !\imem~3_combout  & ( !\Mux57~0_combout  & ( (\Mux57~2_combout  & \imem~4_combout ) ) ) )

	.dataa(!\Mux57~2_combout ),
	.datab(!\Mux57~1_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\Mux57~3_combout ),
	.datae(!\imem~3_combout ),
	.dataf(!\Mux57~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~4 .extended_lut = "off";
defparam \Mux57~4 .lut_mask = 64'h0505303FF5F5303F;
defparam \Mux57~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N31
dffeas \regval2_ID[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux57~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[6] .is_wysiwyg = "true";
defparam \regval2_ID[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N41
dffeas \regval2_EX[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[6] .is_wysiwyg = "true";
defparam \regval2_EX[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N30
cyclonev_lcell_comb \aluout_EX_r[3]~5 (
// Equation(s):
// \aluout_EX_r[3]~5_combout  = ( \op2_ID[5]~DUPLICATE_q  & ( op2_ID[0] & ( (op2_ID[2] & !\op2_ID[3]~DUPLICATE_q ) ) ) ) # ( \op2_ID[5]~DUPLICATE_q  & ( !op2_ID[0] ) )

	.dataa(!op2_ID[2]),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\op2_ID[5]~DUPLICATE_q ),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~5 .extended_lut = "off";
defparam \aluout_EX_r[3]~5 .lut_mask = 64'h0000FFFF00004444;
defparam \aluout_EX_r[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N40
dffeas \regs[6][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][4] .is_wysiwyg = "true";
defparam \regs[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N2
dffeas \regs[5][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][4] .is_wysiwyg = "true";
defparam \regs[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N25
dffeas \regs[4][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][4] .is_wysiwyg = "true";
defparam \regs[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N32
dffeas \regs[7][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][4] .is_wysiwyg = "true";
defparam \regs[7][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N24
cyclonev_lcell_comb \Mux59~1 (
// Equation(s):
// \Mux59~1_combout  = ( \regs[4][4]~q  & ( \regs[7][4]~q  & ( (!\imem~2_combout  & (((!\imem~1_combout ) # (\regs[5][4]~q )))) # (\imem~2_combout  & (((\imem~1_combout )) # (\regs[6][4]~q ))) ) ) ) # ( !\regs[4][4]~q  & ( \regs[7][4]~q  & ( 
// (!\imem~2_combout  & (((\regs[5][4]~q  & \imem~1_combout )))) # (\imem~2_combout  & (((\imem~1_combout )) # (\regs[6][4]~q ))) ) ) ) # ( \regs[4][4]~q  & ( !\regs[7][4]~q  & ( (!\imem~2_combout  & (((!\imem~1_combout ) # (\regs[5][4]~q )))) # 
// (\imem~2_combout  & (\regs[6][4]~q  & ((!\imem~1_combout )))) ) ) ) # ( !\regs[4][4]~q  & ( !\regs[7][4]~q  & ( (!\imem~2_combout  & (((\regs[5][4]~q  & \imem~1_combout )))) # (\imem~2_combout  & (\regs[6][4]~q  & ((!\imem~1_combout )))) ) ) )

	.dataa(!\regs[6][4]~q ),
	.datab(!\imem~2_combout ),
	.datac(!\regs[5][4]~q ),
	.datad(!\imem~1_combout ),
	.datae(!\regs[4][4]~q ),
	.dataf(!\regs[7][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~1 .extended_lut = "off";
defparam \Mux59~1 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \Mux59~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N44
dffeas \regs[15][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][4] .is_wysiwyg = "true";
defparam \regs[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N8
dffeas \regs[14][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][4] .is_wysiwyg = "true";
defparam \regs[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N14
dffeas \regs[12][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][4] .is_wysiwyg = "true";
defparam \regs[12][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N6
cyclonev_lcell_comb \Mux59~3 (
// Equation(s):
// \Mux59~3_combout  = ( \regs[14][4]~q  & ( \regs[12][4]~q  & ( (!\imem~1_combout ) # ((!\imem~2_combout  & (\regs[13][4]~q )) # (\imem~2_combout  & ((\regs[15][4]~q )))) ) ) ) # ( !\regs[14][4]~q  & ( \regs[12][4]~q  & ( (!\imem~2_combout  & 
// (((!\imem~1_combout )) # (\regs[13][4]~q ))) # (\imem~2_combout  & (((\imem~1_combout  & \regs[15][4]~q )))) ) ) ) # ( \regs[14][4]~q  & ( !\regs[12][4]~q  & ( (!\imem~2_combout  & (\regs[13][4]~q  & (\imem~1_combout ))) # (\imem~2_combout  & 
// (((!\imem~1_combout ) # (\regs[15][4]~q )))) ) ) ) # ( !\regs[14][4]~q  & ( !\regs[12][4]~q  & ( (\imem~1_combout  & ((!\imem~2_combout  & (\regs[13][4]~q )) # (\imem~2_combout  & ((\regs[15][4]~q ))))) ) ) )

	.dataa(!\regs[13][4]~q ),
	.datab(!\imem~2_combout ),
	.datac(!\imem~1_combout ),
	.datad(!\regs[15][4]~q ),
	.datae(!\regs[14][4]~q ),
	.dataf(!\regs[12][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~3 .extended_lut = "off";
defparam \Mux59~3 .lut_mask = 64'h04073437C4C7F4F7;
defparam \Mux59~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N4
dffeas \regs[2][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][4] .is_wysiwyg = "true";
defparam \regs[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N7
dffeas \regs[3][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][4] .is_wysiwyg = "true";
defparam \regs[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N44
dffeas \regs[0][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][4] .is_wysiwyg = "true";
defparam \regs[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N20
dffeas \regs[1][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][4] .is_wysiwyg = "true";
defparam \regs[1][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N42
cyclonev_lcell_comb \Mux59~0 (
// Equation(s):
// \Mux59~0_combout  = ( \regs[0][4]~q  & ( \regs[1][4]~q  & ( (!\imem~2_combout ) # ((!\imem~1_combout  & (\regs[2][4]~q )) # (\imem~1_combout  & ((\regs[3][4]~q )))) ) ) ) # ( !\regs[0][4]~q  & ( \regs[1][4]~q  & ( (!\imem~1_combout  & (\regs[2][4]~q  & 
// (\imem~2_combout ))) # (\imem~1_combout  & (((!\imem~2_combout ) # (\regs[3][4]~q )))) ) ) ) # ( \regs[0][4]~q  & ( !\regs[1][4]~q  & ( (!\imem~1_combout  & (((!\imem~2_combout )) # (\regs[2][4]~q ))) # (\imem~1_combout  & (((\imem~2_combout  & 
// \regs[3][4]~q )))) ) ) ) # ( !\regs[0][4]~q  & ( !\regs[1][4]~q  & ( (\imem~2_combout  & ((!\imem~1_combout  & (\regs[2][4]~q )) # (\imem~1_combout  & ((\regs[3][4]~q ))))) ) ) )

	.dataa(!\imem~1_combout ),
	.datab(!\regs[2][4]~q ),
	.datac(!\imem~2_combout ),
	.datad(!\regs[3][4]~q ),
	.datae(!\regs[0][4]~q ),
	.dataf(!\regs[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~0 .extended_lut = "off";
defparam \Mux59~0 .lut_mask = 64'h0207A2A75257F2F7;
defparam \Mux59~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N50
dffeas \regs[11][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][4] .is_wysiwyg = "true";
defparam \regs[11][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N9
cyclonev_lcell_comb \regs[9][4]~feeder (
// Equation(s):
// \regs[9][4]~feeder_combout  = ( regval_MEM[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][4]~feeder .extended_lut = "off";
defparam \regs[9][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N10
dffeas \regs[9][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][4] .is_wysiwyg = "true";
defparam \regs[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N44
dffeas \regs[10][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][4] .is_wysiwyg = "true";
defparam \regs[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N43
dffeas \regs[8][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][4] .is_wysiwyg = "true";
defparam \regs[8][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N42
cyclonev_lcell_comb \Mux59~2 (
// Equation(s):
// \Mux59~2_combout  = ( \regs[10][4]~q  & ( \regs[8][4]~q  & ( (!\imem~1_combout ) # ((!\imem~2_combout  & ((\regs[9][4]~q ))) # (\imem~2_combout  & (\regs[11][4]~q ))) ) ) ) # ( !\regs[10][4]~q  & ( \regs[8][4]~q  & ( (!\imem~2_combout  & 
// (((!\imem~1_combout ) # (\regs[9][4]~q )))) # (\imem~2_combout  & (\regs[11][4]~q  & (\imem~1_combout ))) ) ) ) # ( \regs[10][4]~q  & ( !\regs[8][4]~q  & ( (!\imem~2_combout  & (((\imem~1_combout  & \regs[9][4]~q )))) # (\imem~2_combout  & 
// (((!\imem~1_combout )) # (\regs[11][4]~q ))) ) ) ) # ( !\regs[10][4]~q  & ( !\regs[8][4]~q  & ( (\imem~1_combout  & ((!\imem~2_combout  & ((\regs[9][4]~q ))) # (\imem~2_combout  & (\regs[11][4]~q )))) ) ) )

	.dataa(!\regs[11][4]~q ),
	.datab(!\imem~2_combout ),
	.datac(!\imem~1_combout ),
	.datad(!\regs[9][4]~q ),
	.datae(!\regs[10][4]~q ),
	.dataf(!\regs[8][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~2 .extended_lut = "off";
defparam \Mux59~2 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \Mux59~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N36
cyclonev_lcell_comb \Mux59~4 (
// Equation(s):
// \Mux59~4_combout  = ( \imem~3_combout  & ( \Mux59~2_combout  & ( (!\imem~4_combout  & (\Mux59~1_combout )) # (\imem~4_combout  & ((\Mux59~3_combout ))) ) ) ) # ( !\imem~3_combout  & ( \Mux59~2_combout  & ( (\imem~4_combout ) # (\Mux59~0_combout ) ) ) ) # 
// ( \imem~3_combout  & ( !\Mux59~2_combout  & ( (!\imem~4_combout  & (\Mux59~1_combout )) # (\imem~4_combout  & ((\Mux59~3_combout ))) ) ) ) # ( !\imem~3_combout  & ( !\Mux59~2_combout  & ( (\Mux59~0_combout  & !\imem~4_combout ) ) ) )

	.dataa(!\Mux59~1_combout ),
	.datab(!\Mux59~3_combout ),
	.datac(!\Mux59~0_combout ),
	.datad(!\imem~4_combout ),
	.datae(!\imem~3_combout ),
	.dataf(!\Mux59~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~4 .extended_lut = "off";
defparam \Mux59~4 .lut_mask = 64'h0F0055330FFF5533;
defparam \Mux59~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N38
dffeas \regval2_ID[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux59~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[4] .is_wysiwyg = "true";
defparam \regval2_ID[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N35
dffeas \regval2_EX[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[4] .is_wysiwyg = "true";
defparam \regval2_EX[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N1
dffeas \aluout_EX[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[5]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[5]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[5] .is_wysiwyg = "true";
defparam \aluout_EX[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N32
dffeas \op2_ID[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[5] .is_wysiwyg = "true";
defparam \op2_ID[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N12
cyclonev_lcell_comb \aluout_EX_r[3]~4 (
// Equation(s):
// \aluout_EX_r[3]~4_combout  = ( op2_ID[2] & ( (op2_ID[5] & ((!op2_ID[0]) # (\op2_ID[3]~DUPLICATE_q ))) ) ) # ( !op2_ID[2] & ( (!op2_ID[0] & op2_ID[5]) ) )

	.dataa(!op2_ID[0]),
	.datab(!op2_ID[5]),
	.datac(!\op2_ID[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!op2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~4 .extended_lut = "off";
defparam \aluout_EX_r[3]~4 .lut_mask = 64'h2222222223232323;
defparam \aluout_EX_r[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N9
cyclonev_lcell_comb \aluout_EX_r[3]~3 (
// Equation(s):
// \aluout_EX_r[3]~3_combout  = ( \op2_ID[3]~DUPLICATE_q  & ( (op2_ID[1] & (((!op2_ID[5]) # (!op2_ID[2])) # (op2_ID[0]))) ) ) # ( !\op2_ID[3]~DUPLICATE_q  & ( op2_ID[1] ) )

	.dataa(!op2_ID[0]),
	.datab(!op2_ID[5]),
	.datac(!op2_ID[2]),
	.datad(!op2_ID[1]),
	.datae(gnd),
	.dataf(!\op2_ID[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~3 .extended_lut = "off";
defparam \aluout_EX_r[3]~3 .lut_mask = 64'h00FF00FF00FD00FD;
defparam \aluout_EX_r[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N14
dffeas \regval2_EX[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[5] .is_wysiwyg = "true";
defparam \regval2_EX[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[34]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[34]~feeder_combout  = ( regval2_EX[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[34]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N4
dffeas \dmem_rtl_0_bypass[34] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N57
cyclonev_lcell_comb \aluout_EX_r[3]~9 (
// Equation(s):
// \aluout_EX_r[3]~9_combout  = ( \op2_ID[4]~DUPLICATE_q  & ( (!op2_ID[0]) # ((!\aluout_EX[29]~0_combout ) # (!\aluout_EX_r[3]~0_combout )) ) ) # ( !\op2_ID[4]~DUPLICATE_q  & ( !\aluout_EX_r[3]~0_combout  ) )

	.dataa(!op2_ID[0]),
	.datab(!\aluout_EX[29]~0_combout ),
	.datac(!\aluout_EX_r[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\op2_ID[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~9 .extended_lut = "off";
defparam \aluout_EX_r[3]~9 .lut_mask = 64'hF0F0F0F0FEFEFEFE;
defparam \aluout_EX_r[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N6
cyclonev_lcell_comb \aluout_EX_r[3]~1 (
// Equation(s):
// \aluout_EX_r[3]~1_combout  = ( op2_ID[1] & ( ((!op2_ID[5]) # ((!op2_ID[2]) # (\op2_ID[3]~DUPLICATE_q ))) # (op2_ID[0]) ) )

	.dataa(!op2_ID[0]),
	.datab(!op2_ID[5]),
	.datac(!\op2_ID[3]~DUPLICATE_q ),
	.datad(!op2_ID[2]),
	.datae(gnd),
	.dataf(!op2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~1 .extended_lut = "off";
defparam \aluout_EX_r[3]~1 .lut_mask = 64'h00000000FFDFFFDF;
defparam \aluout_EX_r[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N6
cyclonev_lcell_comb \aluout_EX_r[14]~10 (
// Equation(s):
// \aluout_EX_r[14]~10_combout  = ( !\aluout_EX_r[3]~3_combout  & ( \aluout_EX_r[3]~0_combout  & ( (\aluout_EX_r[3]~1_combout  & ((!\op2_ID[4]~DUPLICATE_q ) # ((op2_ID[0] & \aluout_EX[29]~0_combout )))) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!\aluout_EX[29]~0_combout ),
	.datac(!\aluout_EX_r[3]~1_combout ),
	.datad(!\op2_ID[4]~DUPLICATE_q ),
	.datae(!\aluout_EX_r[3]~3_combout ),
	.dataf(!\aluout_EX_r[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~10 .extended_lut = "off";
defparam \aluout_EX_r[14]~10 .lut_mask = 64'h000000000F010000;
defparam \aluout_EX_r[14]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N0
cyclonev_lcell_comb \regs[7][8]~feeder (
// Equation(s):
// \regs[7][8]~feeder_combout  = ( regval_MEM[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][8]~feeder .extended_lut = "off";
defparam \regs[7][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N1
dffeas \regs[7][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][8] .is_wysiwyg = "true";
defparam \regs[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N44
dffeas \regs[4][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][8] .is_wysiwyg = "true";
defparam \regs[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N20
dffeas \regs[5][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][8] .is_wysiwyg = "true";
defparam \regs[5][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N42
cyclonev_lcell_comb \Mux55~1 (
// Equation(s):
// \Mux55~1_combout  = ( \regs[4][8]~q  & ( \regs[5][8]~q  & ( (!\imem~2_combout ) # ((!\imem~1_combout  & (\regs[6][8]~q )) # (\imem~1_combout  & ((\regs[7][8]~q )))) ) ) ) # ( !\regs[4][8]~q  & ( \regs[5][8]~q  & ( (!\imem~1_combout  & (\regs[6][8]~q  & 
// (\imem~2_combout ))) # (\imem~1_combout  & (((!\imem~2_combout ) # (\regs[7][8]~q )))) ) ) ) # ( \regs[4][8]~q  & ( !\regs[5][8]~q  & ( (!\imem~1_combout  & (((!\imem~2_combout )) # (\regs[6][8]~q ))) # (\imem~1_combout  & (((\imem~2_combout  & 
// \regs[7][8]~q )))) ) ) ) # ( !\regs[4][8]~q  & ( !\regs[5][8]~q  & ( (\imem~2_combout  & ((!\imem~1_combout  & (\regs[6][8]~q )) # (\imem~1_combout  & ((\regs[7][8]~q ))))) ) ) )

	.dataa(!\imem~1_combout ),
	.datab(!\regs[6][8]~q ),
	.datac(!\imem~2_combout ),
	.datad(!\regs[7][8]~q ),
	.datae(!\regs[4][8]~q ),
	.dataf(!\regs[5][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~1 .extended_lut = "off";
defparam \Mux55~1 .lut_mask = 64'h0207A2A75257F2F7;
defparam \Mux55~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N45
cyclonev_lcell_comb \regs[9][8]~feeder (
// Equation(s):
// \regs[9][8]~feeder_combout  = ( regval_MEM[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][8]~feeder .extended_lut = "off";
defparam \regs[9][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N46
dffeas \regs[9][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][8] .is_wysiwyg = "true";
defparam \regs[9][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N43
dffeas \regs[11][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][8] .is_wysiwyg = "true";
defparam \regs[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N7
dffeas \regs[10][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][8] .is_wysiwyg = "true";
defparam \regs[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N7
dffeas \regs[8][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][8] .is_wysiwyg = "true";
defparam \regs[8][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N6
cyclonev_lcell_comb \Mux55~2 (
// Equation(s):
// \Mux55~2_combout  = ( \regs[10][8]~q  & ( \regs[8][8]~q  & ( (!\imem~1_combout ) # ((!\imem~2_combout  & (\regs[9][8]~q )) # (\imem~2_combout  & ((\regs[11][8]~q )))) ) ) ) # ( !\regs[10][8]~q  & ( \regs[8][8]~q  & ( (!\imem~2_combout  & 
// (((!\imem~1_combout )) # (\regs[9][8]~q ))) # (\imem~2_combout  & (((\imem~1_combout  & \regs[11][8]~q )))) ) ) ) # ( \regs[10][8]~q  & ( !\regs[8][8]~q  & ( (!\imem~2_combout  & (\regs[9][8]~q  & (\imem~1_combout ))) # (\imem~2_combout  & 
// (((!\imem~1_combout ) # (\regs[11][8]~q )))) ) ) ) # ( !\regs[10][8]~q  & ( !\regs[8][8]~q  & ( (\imem~1_combout  & ((!\imem~2_combout  & (\regs[9][8]~q )) # (\imem~2_combout  & ((\regs[11][8]~q ))))) ) ) )

	.dataa(!\regs[9][8]~q ),
	.datab(!\imem~2_combout ),
	.datac(!\imem~1_combout ),
	.datad(!\regs[11][8]~q ),
	.datae(!\regs[10][8]~q ),
	.dataf(!\regs[8][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~2 .extended_lut = "off";
defparam \Mux55~2 .lut_mask = 64'h04073437C4C7F4F7;
defparam \Mux55~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N36
cyclonev_lcell_comb \regs[2][8]~feeder (
// Equation(s):
// \regs[2][8]~feeder_combout  = ( regval_MEM[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][8]~feeder .extended_lut = "off";
defparam \regs[2][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N37
dffeas \regs[2][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][8] .is_wysiwyg = "true";
defparam \regs[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N56
dffeas \regs[1][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][8] .is_wysiwyg = "true";
defparam \regs[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N14
dffeas \regs[3][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][8] .is_wysiwyg = "true";
defparam \regs[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N50
dffeas \regs[0][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][8] .is_wysiwyg = "true";
defparam \regs[0][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N48
cyclonev_lcell_comb \Mux55~0 (
// Equation(s):
// \Mux55~0_combout  = ( \regs[0][8]~q  & ( \imem~1_combout  & ( (!\imem~2_combout  & (\regs[1][8]~q )) # (\imem~2_combout  & ((\regs[3][8]~q ))) ) ) ) # ( !\regs[0][8]~q  & ( \imem~1_combout  & ( (!\imem~2_combout  & (\regs[1][8]~q )) # (\imem~2_combout  & 
// ((\regs[3][8]~q ))) ) ) ) # ( \regs[0][8]~q  & ( !\imem~1_combout  & ( (!\imem~2_combout ) # (\regs[2][8]~q ) ) ) ) # ( !\regs[0][8]~q  & ( !\imem~1_combout  & ( (\imem~2_combout  & \regs[2][8]~q ) ) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\regs[2][8]~q ),
	.datac(!\regs[1][8]~q ),
	.datad(!\regs[3][8]~q ),
	.datae(!\regs[0][8]~q ),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~0 .extended_lut = "off";
defparam \Mux55~0 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N20
dffeas \regs[15][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][8] .is_wysiwyg = "true";
defparam \regs[15][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N45
cyclonev_lcell_comb \regs[13][8]~feeder (
// Equation(s):
// \regs[13][8]~feeder_combout  = ( regval_MEM[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][8]~feeder .extended_lut = "off";
defparam \regs[13][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N46
dffeas \regs[13][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][8] .is_wysiwyg = "true";
defparam \regs[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N14
dffeas \regs[14][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][8] .is_wysiwyg = "true";
defparam \regs[14][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N39
cyclonev_lcell_comb \regs[12][8]~feeder (
// Equation(s):
// \regs[12][8]~feeder_combout  = ( regval_MEM[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][8]~feeder .extended_lut = "off";
defparam \regs[12][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N41
dffeas \regs[12][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][8] .is_wysiwyg = "true";
defparam \regs[12][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N12
cyclonev_lcell_comb \Mux55~3 (
// Equation(s):
// \Mux55~3_combout  = ( \regs[14][8]~q  & ( \regs[12][8]~q  & ( (!\imem~1_combout ) # ((!\imem~2_combout  & ((\regs[13][8]~q ))) # (\imem~2_combout  & (\regs[15][8]~q ))) ) ) ) # ( !\regs[14][8]~q  & ( \regs[12][8]~q  & ( (!\imem~2_combout  & 
// (((!\imem~1_combout ) # (\regs[13][8]~q )))) # (\imem~2_combout  & (\regs[15][8]~q  & (\imem~1_combout ))) ) ) ) # ( \regs[14][8]~q  & ( !\regs[12][8]~q  & ( (!\imem~2_combout  & (((\imem~1_combout  & \regs[13][8]~q )))) # (\imem~2_combout  & 
// (((!\imem~1_combout )) # (\regs[15][8]~q ))) ) ) ) # ( !\regs[14][8]~q  & ( !\regs[12][8]~q  & ( (\imem~1_combout  & ((!\imem~2_combout  & ((\regs[13][8]~q ))) # (\imem~2_combout  & (\regs[15][8]~q )))) ) ) )

	.dataa(!\regs[15][8]~q ),
	.datab(!\imem~2_combout ),
	.datac(!\imem~1_combout ),
	.datad(!\regs[13][8]~q ),
	.datae(!\regs[14][8]~q ),
	.dataf(!\regs[12][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~3 .extended_lut = "off";
defparam \Mux55~3 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \Mux55~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N36
cyclonev_lcell_comb \Mux55~4 (
// Equation(s):
// \Mux55~4_combout  = ( \Mux55~0_combout  & ( \Mux55~3_combout  & ( (!\imem~3_combout  & (((!\imem~4_combout ) # (\Mux55~2_combout )))) # (\imem~3_combout  & (((\imem~4_combout )) # (\Mux55~1_combout ))) ) ) ) # ( !\Mux55~0_combout  & ( \Mux55~3_combout  & 
// ( (!\imem~3_combout  & (((\Mux55~2_combout  & \imem~4_combout )))) # (\imem~3_combout  & (((\imem~4_combout )) # (\Mux55~1_combout ))) ) ) ) # ( \Mux55~0_combout  & ( !\Mux55~3_combout  & ( (!\imem~3_combout  & (((!\imem~4_combout ) # (\Mux55~2_combout 
// )))) # (\imem~3_combout  & (\Mux55~1_combout  & ((!\imem~4_combout )))) ) ) ) # ( !\Mux55~0_combout  & ( !\Mux55~3_combout  & ( (!\imem~3_combout  & (((\Mux55~2_combout  & \imem~4_combout )))) # (\imem~3_combout  & (\Mux55~1_combout  & ((!\imem~4_combout 
// )))) ) ) )

	.dataa(!\Mux55~1_combout ),
	.datab(!\imem~3_combout ),
	.datac(!\Mux55~2_combout ),
	.datad(!\imem~4_combout ),
	.datae(!\Mux55~0_combout ),
	.dataf(!\Mux55~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~4 .extended_lut = "off";
defparam \Mux55~4 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \Mux55~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N37
dffeas \regval2_ID[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux55~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[8] .is_wysiwyg = "true";
defparam \regval2_ID[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N5
dffeas \regval2_EX[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[8] .is_wysiwyg = "true";
defparam \regval2_EX[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N38
dffeas \dmem_rtl_0_bypass[37] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N25
dffeas \regs[7][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][0] .is_wysiwyg = "true";
defparam \regs[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N28
dffeas \regs[3][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][0] .is_wysiwyg = "true";
defparam \regs[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N8
dffeas \regs[11][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][0] .is_wysiwyg = "true";
defparam \regs[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N14
dffeas \regs[15][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][0] .is_wysiwyg = "true";
defparam \regs[15][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N6
cyclonev_lcell_comb \Mux63~3 (
// Equation(s):
// \Mux63~3_combout  = ( \regs[11][0]~q  & ( \regs[15][0]~q  & ( ((!\imem~3_combout  & ((\regs[3][0]~q ))) # (\imem~3_combout  & (\regs[7][0]~q ))) # (\imem~4_combout ) ) ) ) # ( !\regs[11][0]~q  & ( \regs[15][0]~q  & ( (!\imem~3_combout  & 
// (((!\imem~4_combout  & \regs[3][0]~q )))) # (\imem~3_combout  & (((\imem~4_combout )) # (\regs[7][0]~q ))) ) ) ) # ( \regs[11][0]~q  & ( !\regs[15][0]~q  & ( (!\imem~3_combout  & (((\regs[3][0]~q ) # (\imem~4_combout )))) # (\imem~3_combout  & 
// (\regs[7][0]~q  & (!\imem~4_combout ))) ) ) ) # ( !\regs[11][0]~q  & ( !\regs[15][0]~q  & ( (!\imem~4_combout  & ((!\imem~3_combout  & ((\regs[3][0]~q ))) # (\imem~3_combout  & (\regs[7][0]~q )))) ) ) )

	.dataa(!\regs[7][0]~q ),
	.datab(!\imem~3_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\regs[3][0]~q ),
	.datae(!\regs[11][0]~q ),
	.dataf(!\regs[15][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~3 .extended_lut = "off";
defparam \Mux63~3 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \Mux63~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N28
dffeas \regs[8][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][0] .is_wysiwyg = "true";
defparam \regs[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N37
dffeas \regs[0][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][0] .is_wysiwyg = "true";
defparam \regs[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N37
dffeas \regs[4][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][0] .is_wysiwyg = "true";
defparam \regs[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N36
cyclonev_lcell_comb \Mux63~0 (
// Equation(s):
// \Mux63~0_combout  = ( \regs[0][0]~q  & ( \regs[4][0]~q  & ( (!\imem~4_combout ) # ((!\imem~3_combout  & ((\regs[8][0]~q ))) # (\imem~3_combout  & (\regs[12][0]~q ))) ) ) ) # ( !\regs[0][0]~q  & ( \regs[4][0]~q  & ( (!\imem~3_combout  & (((\imem~4_combout  
// & \regs[8][0]~q )))) # (\imem~3_combout  & (((!\imem~4_combout )) # (\regs[12][0]~q ))) ) ) ) # ( \regs[0][0]~q  & ( !\regs[4][0]~q  & ( (!\imem~3_combout  & (((!\imem~4_combout ) # (\regs[8][0]~q )))) # (\imem~3_combout  & (\regs[12][0]~q  & 
// (\imem~4_combout ))) ) ) ) # ( !\regs[0][0]~q  & ( !\regs[4][0]~q  & ( (\imem~4_combout  & ((!\imem~3_combout  & ((\regs[8][0]~q ))) # (\imem~3_combout  & (\regs[12][0]~q )))) ) ) )

	.dataa(!\regs[12][0]~q ),
	.datab(!\imem~3_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\regs[8][0]~q ),
	.datae(!\regs[0][0]~q ),
	.dataf(!\regs[4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~0 .extended_lut = "off";
defparam \Mux63~0 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N25
dffeas \regs[14][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][0] .is_wysiwyg = "true";
defparam \regs[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N22
dffeas \regs[2][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][0] .is_wysiwyg = "true";
defparam \regs[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N43
dffeas \regs[10][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][0] .is_wysiwyg = "true";
defparam \regs[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N52
dffeas \regs[6][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][0] .is_wysiwyg = "true";
defparam \regs[6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N42
cyclonev_lcell_comb \Mux63~2 (
// Equation(s):
// \Mux63~2_combout  = ( \regs[10][0]~q  & ( \regs[6][0]~q  & ( (!\imem~3_combout  & (((\regs[2][0]~q ) # (\imem~4_combout )))) # (\imem~3_combout  & (((!\imem~4_combout )) # (\regs[14][0]~q ))) ) ) ) # ( !\regs[10][0]~q  & ( \regs[6][0]~q  & ( 
// (!\imem~3_combout  & (((!\imem~4_combout  & \regs[2][0]~q )))) # (\imem~3_combout  & (((!\imem~4_combout )) # (\regs[14][0]~q ))) ) ) ) # ( \regs[10][0]~q  & ( !\regs[6][0]~q  & ( (!\imem~3_combout  & (((\regs[2][0]~q ) # (\imem~4_combout )))) # 
// (\imem~3_combout  & (\regs[14][0]~q  & (\imem~4_combout ))) ) ) ) # ( !\regs[10][0]~q  & ( !\regs[6][0]~q  & ( (!\imem~3_combout  & (((!\imem~4_combout  & \regs[2][0]~q )))) # (\imem~3_combout  & (\regs[14][0]~q  & (\imem~4_combout ))) ) ) )

	.dataa(!\regs[14][0]~q ),
	.datab(!\imem~3_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\regs[2][0]~q ),
	.datae(!\regs[10][0]~q ),
	.dataf(!\regs[6][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~2 .extended_lut = "off";
defparam \Mux63~2 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \Mux63~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N58
dffeas \regs[13][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][0] .is_wysiwyg = "true";
defparam \regs[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N55
dffeas \regs[5][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][0] .is_wysiwyg = "true";
defparam \regs[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N50
dffeas \regs[1][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][0] .is_wysiwyg = "true";
defparam \regs[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N16
dffeas \regs[9][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][0] .is_wysiwyg = "true";
defparam \regs[9][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N48
cyclonev_lcell_comb \Mux63~1 (
// Equation(s):
// \Mux63~1_combout  = ( \regs[1][0]~q  & ( \regs[9][0]~q  & ( (!\imem~3_combout ) # ((!\imem~4_combout  & ((\regs[5][0]~q ))) # (\imem~4_combout  & (\regs[13][0]~q ))) ) ) ) # ( !\regs[1][0]~q  & ( \regs[9][0]~q  & ( (!\imem~4_combout  & (((\imem~3_combout  
// & \regs[5][0]~q )))) # (\imem~4_combout  & (((!\imem~3_combout )) # (\regs[13][0]~q ))) ) ) ) # ( \regs[1][0]~q  & ( !\regs[9][0]~q  & ( (!\imem~4_combout  & (((!\imem~3_combout ) # (\regs[5][0]~q )))) # (\imem~4_combout  & (\regs[13][0]~q  & 
// (\imem~3_combout ))) ) ) ) # ( !\regs[1][0]~q  & ( !\regs[9][0]~q  & ( (\imem~3_combout  & ((!\imem~4_combout  & ((\regs[5][0]~q ))) # (\imem~4_combout  & (\regs[13][0]~q )))) ) ) )

	.dataa(!\regs[13][0]~q ),
	.datab(!\imem~4_combout ),
	.datac(!\imem~3_combout ),
	.datad(!\regs[5][0]~q ),
	.datae(!\regs[1][0]~q ),
	.dataf(!\regs[9][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~1 .extended_lut = "off";
defparam \Mux63~1 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \Mux63~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N12
cyclonev_lcell_comb \Mux63~4 (
// Equation(s):
// \Mux63~4_combout  = ( \imem~2_combout  & ( \Mux63~1_combout  & ( (!\imem~1_combout  & ((\Mux63~2_combout ))) # (\imem~1_combout  & (\Mux63~3_combout )) ) ) ) # ( !\imem~2_combout  & ( \Mux63~1_combout  & ( (\Mux63~0_combout ) # (\imem~1_combout ) ) ) ) # 
// ( \imem~2_combout  & ( !\Mux63~1_combout  & ( (!\imem~1_combout  & ((\Mux63~2_combout ))) # (\imem~1_combout  & (\Mux63~3_combout )) ) ) ) # ( !\imem~2_combout  & ( !\Mux63~1_combout  & ( (!\imem~1_combout  & \Mux63~0_combout ) ) ) )

	.dataa(!\Mux63~3_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\Mux63~0_combout ),
	.datad(!\Mux63~2_combout ),
	.datae(!\imem~2_combout ),
	.dataf(!\Mux63~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~4 .extended_lut = "off";
defparam \Mux63~4 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \Mux63~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N13
dffeas \regval2_ID[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux63~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[0] .is_wysiwyg = "true";
defparam \regval2_ID[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N30
cyclonev_lcell_comb \regval2_EX[0]~feeder (
// Equation(s):
// \regval2_EX[0]~feeder_combout  = ( regval2_ID[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_EX[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_EX[0]~feeder .extended_lut = "off";
defparam \regval2_EX[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_EX[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y6_N32
dffeas \regval2_EX[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_EX[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[0] .is_wysiwyg = "true";
defparam \regval2_EX[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N53
dffeas \dmem_rtl_0_bypass[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N51
cyclonev_lcell_comb \regval_MEM~36 (
// Equation(s):
// \regval_MEM~36_combout  = ( \KEY[0]~input_o  & ( (\dmem~41_combout  & (dmem_rtl_0_bypass[29] & ((!\Equal18~6_combout ) # (!aluout_EX[7])))) ) ) # ( !\KEY[0]~input_o  & ( (!\dmem~41_combout  & (\Equal18~6_combout  & (aluout_EX[7]))) # (\dmem~41_combout  & 
// (((\Equal18~6_combout  & aluout_EX[7])) # (dmem_rtl_0_bypass[29]))) ) )

	.dataa(!\dmem~41_combout ),
	.datab(!\Equal18~6_combout ),
	.datac(!aluout_EX[7]),
	.datad(!dmem_rtl_0_bypass[29]),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~36 .extended_lut = "off";
defparam \regval_MEM~36 .lut_mask = 64'h0357035700540054;
defparam \regval_MEM~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N10
dffeas \op2_ID[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[4] .is_wysiwyg = "true";
defparam \op2_ID[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N39
cyclonev_lcell_comb \Selector16~1 (
// Equation(s):
// \Selector16~1_combout  = (!\op2_ID[3]~DUPLICATE_q  & (!op2_ID[1] & (!op2_ID[2] & op2_ID[4])))

	.dataa(!\op2_ID[3]~DUPLICATE_q ),
	.datab(!op2_ID[1]),
	.datac(!op2_ID[2]),
	.datad(!op2_ID[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~1 .extended_lut = "off";
defparam \Selector16~1 .lut_mask = 64'h0080008000800080;
defparam \Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N6
cyclonev_lcell_comb \always4~0 (
// Equation(s):
// \always4~0_combout  = ( !op1_ID[5] & ( op1_ID[4] & ( (!op1_ID[0] & (op1_ID[1] & !op1_ID[2])) ) ) ) # ( op1_ID[5] & ( !op1_ID[4] & ( (!op1_ID[3] & (!op1_ID[0] & (!op1_ID[1] & !op1_ID[2]))) ) ) )

	.dataa(!op1_ID[3]),
	.datab(!op1_ID[0]),
	.datac(!op1_ID[1]),
	.datad(!op1_ID[2]),
	.datae(!op1_ID[5]),
	.dataf(!op1_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always4~0 .extended_lut = "off";
defparam \always4~0 .lut_mask = 64'h000080000C000000;
defparam \always4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N0
cyclonev_lcell_comb \imem~32 (
// Equation(s):
// \imem~32_combout  = (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout )

	.dataa(gnd),
	.datab(!\imem~0_q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~32 .extended_lut = "off";
defparam \imem~32 .lut_mask = 64'h0303030303030303;
defparam \imem~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N1
dffeas \immval_ID[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[0] .is_wysiwyg = "true";
defparam \immval_ID[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N42
cyclonev_lcell_comb \Equal16~0 (
// Equation(s):
// \Equal16~0_combout  = ( op1_ID[5] & ( !op1_ID[4] & ( (!op1_ID[3] & (op1_ID[2] & !op1_ID[1])) ) ) )

	.dataa(!op1_ID[3]),
	.datab(!op1_ID[2]),
	.datac(!op1_ID[1]),
	.datad(gnd),
	.datae(!op1_ID[5]),
	.dataf(!op1_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal16~0 .extended_lut = "off";
defparam \Equal16~0 .lut_mask = 64'h0000202000000000;
defparam \Equal16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N57
cyclonev_lcell_comb \aluout_EX_r[0]~247 (
// Equation(s):
// \aluout_EX_r[0]~247_combout  = ( regval1_ID[0] & ( (\Equal16~0_combout  & ((immval_ID[0]) # (op1_ID[0]))) ) ) # ( !regval1_ID[0] & ( (op1_ID[0] & (immval_ID[0] & \Equal16~0_combout )) ) )

	.dataa(gnd),
	.datab(!op1_ID[0]),
	.datac(!immval_ID[0]),
	.datad(!\Equal16~0_combout ),
	.datae(gnd),
	.dataf(!regval1_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[0]~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[0]~247 .extended_lut = "off";
defparam \aluout_EX_r[0]~247 .lut_mask = 64'h00030003003F003F;
defparam \aluout_EX_r[0]~247 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N0
cyclonev_lcell_comb \Add3~125 (
// Equation(s):
// \Add3~125_sumout  = SUM(( immval_ID[0] ) + ( regval1_ID[0] ) + ( !VCC ))
// \Add3~126  = CARRY(( immval_ID[0] ) + ( regval1_ID[0] ) + ( !VCC ))

	.dataa(!regval1_ID[0]),
	.datab(gnd),
	.datac(!immval_ID[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~125_sumout ),
	.cout(\Add3~126 ),
	.shareout());
// synopsys translate_off
defparam \Add3~125 .extended_lut = "off";
defparam \Add3~125 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N33
cyclonev_lcell_comb \Equal16~1 (
// Equation(s):
// \Equal16~1_combout  = ( op1_ID[2] & ( !op1_ID[4] & ( (!op1_ID[3] & op1_ID[5]) ) ) )

	.dataa(!op1_ID[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!op1_ID[5]),
	.datae(!op1_ID[2]),
	.dataf(!op1_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal16~1 .extended_lut = "off";
defparam \Equal16~1 .lut_mask = 64'h000000AA00000000;
defparam \Equal16~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N15
cyclonev_lcell_comb \aluout_EX_r[0]~246 (
// Equation(s):
// \aluout_EX_r[0]~246_combout  = ( \Equal16~1_combout  & ( (\Add3~125_sumout  & (((!op1_ID[0] & op1_ID[1])) # (\always4~0_combout ))) ) ) # ( !\Equal16~1_combout  & ( (\always4~0_combout  & \Add3~125_sumout ) ) )

	.dataa(!\always4~0_combout ),
	.datab(!\Add3~125_sumout ),
	.datac(!op1_ID[0]),
	.datad(!op1_ID[1]),
	.datae(gnd),
	.dataf(!\Equal16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[0]~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[0]~246 .extended_lut = "off";
defparam \aluout_EX_r[0]~246 .lut_mask = 64'h1111111111311131;
defparam \aluout_EX_r[0]~246 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N54
cyclonev_lcell_comb \aluout_EX_r[0]~248 (
// Equation(s):
// \aluout_EX_r[0]~248_combout  = ( \aluout_EX_r[0]~246_combout  & ( !\Equal10~0_combout  ) ) # ( !\aluout_EX_r[0]~246_combout  & ( (!\Equal10~0_combout  & (!\always4~0_combout  & \aluout_EX_r[0]~247_combout )) ) )

	.dataa(!\Equal10~0_combout ),
	.datab(gnd),
	.datac(!\always4~0_combout ),
	.datad(!\aluout_EX_r[0]~247_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[0]~246_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[0]~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[0]~248 .extended_lut = "off";
defparam \aluout_EX_r[0]~248 .lut_mask = 64'h00A000A0AAAAAAAA;
defparam \aluout_EX_r[0]~248 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N15
cyclonev_lcell_comb \Selector16~4 (
// Equation(s):
// \Selector16~4_combout  = ( !op2_ID[0] & ( op2_ID[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!op2_ID[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~4 .extended_lut = "off";
defparam \Selector16~4 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Selector16~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N0
cyclonev_lcell_comb \Add2~125 (
// Equation(s):
// \Add2~125_sumout  = SUM(( !regval1_ID[0] $ (!regval2_ID[0]) ) + ( !VCC ) + ( !VCC ))
// \Add2~126  = CARRY(( !regval1_ID[0] $ (!regval2_ID[0]) ) + ( !VCC ) + ( !VCC ))
// \Add2~127  = SHARE((!regval2_ID[0]) # (regval1_ID[0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[0]),
	.datad(!regval2_ID[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~125_sumout ),
	.cout(\Add2~126 ),
	.shareout(\Add2~127 ));
// synopsys translate_off
defparam \Add2~125 .extended_lut = "off";
defparam \Add2~125 .lut_mask = 64'h0000FF0F00000FF0;
defparam \Add2~125 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N0
cyclonev_lcell_comb \Add1~125 (
// Equation(s):
// \Add1~125_sumout  = SUM(( regval2_ID[0] ) + ( regval1_ID[0] ) + ( !VCC ))
// \Add1~126  = CARRY(( regval2_ID[0] ) + ( regval1_ID[0] ) + ( !VCC ))

	.dataa(!regval1_ID[0]),
	.datab(gnd),
	.datac(!regval2_ID[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~125_sumout ),
	.cout(\Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \Add1~125 .extended_lut = "off";
defparam \Add1~125 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N0
cyclonev_lcell_comb \Selector31~15 (
// Equation(s):
// \Selector31~15_combout  = ( !op2_ID[2] & ( ((!op2_ID[0] & ((!\op2_ID[3]~DUPLICATE_q  & (\Add1~125_sumout )) # (\op2_ID[3]~DUPLICATE_q  & ((\Add2~125_sumout )))))) ) ) # ( op2_ID[2] & ( ((op2_ID[0] & (!\op2_ID[3]~DUPLICATE_q  $ (((!regval2_ID[0] & 
// !regval1_ID[0])))))) ) )

	.dataa(!\op2_ID[3]~DUPLICATE_q ),
	.datab(!regval2_ID[0]),
	.datac(!regval1_ID[0]),
	.datad(!\Add2~125_sumout ),
	.datae(!op2_ID[2]),
	.dataf(!op2_ID[0]),
	.datag(!\Add1~125_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~15 .extended_lut = "on";
defparam \Selector31~15 .lut_mask = 64'h0A5F000000006A6A;
defparam \Selector31~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N12
cyclonev_lcell_comb \Selector31~12 (
// Equation(s):
// \Selector31~12_combout  = ( regval2_ID[0] & ( !\op2_ID[3]~DUPLICATE_q  $ (((!op2_ID[1] & (!regval1_ID[0])) # (op2_ID[1] & ((!\Add1~125_sumout ))))) ) ) # ( !regval2_ID[0] & ( !\op2_ID[3]~DUPLICATE_q  $ (((!op2_ID[1]) # (!\Add1~125_sumout ))) ) )

	.dataa(!regval1_ID[0]),
	.datab(!op2_ID[1]),
	.datac(!\op2_ID[3]~DUPLICATE_q ),
	.datad(!\Add1~125_sumout ),
	.datae(gnd),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~12 .extended_lut = "off";
defparam \Selector31~12 .lut_mask = 64'h0F3C0F3C4B784B78;
defparam \Selector31~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N18
cyclonev_lcell_comb \aluout_EX_r[0]~245 (
// Equation(s):
// \aluout_EX_r[0]~245_combout  = ( \Selector31~12_combout  & ( (!op2_ID[4] & (((!op2_ID[1] & \Selector31~15_combout )) # (\Selector16~4_combout ))) ) ) # ( !\Selector31~12_combout  & ( (!op2_ID[1] & (\Selector31~15_combout  & !op2_ID[4])) ) )

	.dataa(!\Selector16~4_combout ),
	.datab(!op2_ID[1]),
	.datac(!\Selector31~15_combout ),
	.datad(!op2_ID[4]),
	.datae(gnd),
	.dataf(!\Selector31~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[0]~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[0]~245 .extended_lut = "off";
defparam \aluout_EX_r[0]~245 .lut_mask = 64'h0C000C005D005D00;
defparam \aluout_EX_r[0]~245 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N44
dffeas \regs[14][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][7] .is_wysiwyg = "true";
defparam \regs[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N40
dffeas \regs[2][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][7] .is_wysiwyg = "true";
defparam \regs[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N41
dffeas \regs[10][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][7] .is_wysiwyg = "true";
defparam \regs[10][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N0
cyclonev_lcell_comb \regs[6][7]~feeder (
// Equation(s):
// \regs[6][7]~feeder_combout  = ( regval_MEM[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][7]~feeder .extended_lut = "off";
defparam \regs[6][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N1
dffeas \regs[6][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][7] .is_wysiwyg = "true";
defparam \regs[6][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N39
cyclonev_lcell_comb \Mux56~2 (
// Equation(s):
// \Mux56~2_combout  = ( \regs[10][7]~q  & ( \regs[6][7]~q  & ( (!\imem~3_combout  & (((\regs[2][7]~q ) # (\imem~4_combout )))) # (\imem~3_combout  & (((!\imem~4_combout )) # (\regs[14][7]~q ))) ) ) ) # ( !\regs[10][7]~q  & ( \regs[6][7]~q  & ( 
// (!\imem~3_combout  & (((!\imem~4_combout  & \regs[2][7]~q )))) # (\imem~3_combout  & (((!\imem~4_combout )) # (\regs[14][7]~q ))) ) ) ) # ( \regs[10][7]~q  & ( !\regs[6][7]~q  & ( (!\imem~3_combout  & (((\regs[2][7]~q ) # (\imem~4_combout )))) # 
// (\imem~3_combout  & (\regs[14][7]~q  & (\imem~4_combout ))) ) ) ) # ( !\regs[10][7]~q  & ( !\regs[6][7]~q  & ( (!\imem~3_combout  & (((!\imem~4_combout  & \regs[2][7]~q )))) # (\imem~3_combout  & (\regs[14][7]~q  & (\imem~4_combout ))) ) ) )

	.dataa(!\imem~3_combout ),
	.datab(!\regs[14][7]~q ),
	.datac(!\imem~4_combout ),
	.datad(!\regs[2][7]~q ),
	.datae(!\regs[10][7]~q ),
	.dataf(!\regs[6][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~2 .extended_lut = "off";
defparam \Mux56~2 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \Mux56~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N44
dffeas \regs[5][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][7] .is_wysiwyg = "true";
defparam \regs[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N34
dffeas \regs[13][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][7] .is_wysiwyg = "true";
defparam \regs[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N8
dffeas \regs[1][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][7] .is_wysiwyg = "true";
defparam \regs[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N6
cyclonev_lcell_comb \Mux56~1 (
// Equation(s):
// \Mux56~1_combout  = ( \regs[1][7]~q  & ( \regs[9][7]~q  & ( (!\imem~3_combout ) # ((!\imem~4_combout  & (\regs[5][7]~q )) # (\imem~4_combout  & ((\regs[13][7]~q )))) ) ) ) # ( !\regs[1][7]~q  & ( \regs[9][7]~q  & ( (!\imem~4_combout  & (\regs[5][7]~q  & 
// ((\imem~3_combout )))) # (\imem~4_combout  & (((!\imem~3_combout ) # (\regs[13][7]~q )))) ) ) ) # ( \regs[1][7]~q  & ( !\regs[9][7]~q  & ( (!\imem~4_combout  & (((!\imem~3_combout )) # (\regs[5][7]~q ))) # (\imem~4_combout  & (((\regs[13][7]~q  & 
// \imem~3_combout )))) ) ) ) # ( !\regs[1][7]~q  & ( !\regs[9][7]~q  & ( (\imem~3_combout  & ((!\imem~4_combout  & (\regs[5][7]~q )) # (\imem~4_combout  & ((\regs[13][7]~q ))))) ) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\regs[5][7]~q ),
	.datac(!\regs[13][7]~q ),
	.datad(!\imem~3_combout ),
	.datae(!\regs[1][7]~q ),
	.dataf(!\regs[9][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~1 .extended_lut = "off";
defparam \Mux56~1 .lut_mask = 64'h0027AA275527FF27;
defparam \Mux56~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N34
dffeas \regs[3][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][7] .is_wysiwyg = "true";
defparam \regs[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N52
dffeas \regs[7][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][7] .is_wysiwyg = "true";
defparam \regs[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N31
dffeas \regs[11][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][7] .is_wysiwyg = "true";
defparam \regs[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N49
dffeas \regs[15][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][7] .is_wysiwyg = "true";
defparam \regs[15][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N30
cyclonev_lcell_comb \Mux56~3 (
// Equation(s):
// \Mux56~3_combout  = ( \regs[11][7]~q  & ( \regs[15][7]~q  & ( ((!\imem~3_combout  & (\regs[3][7]~q )) # (\imem~3_combout  & ((\regs[7][7]~q )))) # (\imem~4_combout ) ) ) ) # ( !\regs[11][7]~q  & ( \regs[15][7]~q  & ( (!\imem~3_combout  & (\regs[3][7]~q  & 
// ((!\imem~4_combout )))) # (\imem~3_combout  & (((\imem~4_combout ) # (\regs[7][7]~q )))) ) ) ) # ( \regs[11][7]~q  & ( !\regs[15][7]~q  & ( (!\imem~3_combout  & (((\imem~4_combout )) # (\regs[3][7]~q ))) # (\imem~3_combout  & (((\regs[7][7]~q  & 
// !\imem~4_combout )))) ) ) ) # ( !\regs[11][7]~q  & ( !\regs[15][7]~q  & ( (!\imem~4_combout  & ((!\imem~3_combout  & (\regs[3][7]~q )) # (\imem~3_combout  & ((\regs[7][7]~q ))))) ) ) )

	.dataa(!\regs[3][7]~q ),
	.datab(!\imem~3_combout ),
	.datac(!\regs[7][7]~q ),
	.datad(!\imem~4_combout ),
	.datae(!\regs[11][7]~q ),
	.dataf(!\regs[15][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~3 .extended_lut = "off";
defparam \Mux56~3 .lut_mask = 64'h470047CC473347FF;
defparam \Mux56~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N39
cyclonev_lcell_comb \regs[12][7]~feeder (
// Equation(s):
// \regs[12][7]~feeder_combout  = ( regval_MEM[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][7]~feeder .extended_lut = "off";
defparam \regs[12][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N41
dffeas \regs[12][7]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][7]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[12][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N30
cyclonev_lcell_comb \regs[8][7]~feeder (
// Equation(s):
// \regs[8][7]~feeder_combout  = ( regval_MEM[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][7]~feeder .extended_lut = "off";
defparam \regs[8][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N31
dffeas \regs[8][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][7] .is_wysiwyg = "true";
defparam \regs[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N49
dffeas \regs[4][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][7] .is_wysiwyg = "true";
defparam \regs[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N44
dffeas \regs[0][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][7] .is_wysiwyg = "true";
defparam \regs[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N42
cyclonev_lcell_comb \Mux56~0 (
// Equation(s):
// \Mux56~0_combout  = ( \regs[0][7]~q  & ( \imem~3_combout  & ( (!\imem~4_combout  & ((\regs[4][7]~q ))) # (\imem~4_combout  & (\regs[12][7]~DUPLICATE_q )) ) ) ) # ( !\regs[0][7]~q  & ( \imem~3_combout  & ( (!\imem~4_combout  & ((\regs[4][7]~q ))) # 
// (\imem~4_combout  & (\regs[12][7]~DUPLICATE_q )) ) ) ) # ( \regs[0][7]~q  & ( !\imem~3_combout  & ( (!\imem~4_combout ) # (\regs[8][7]~q ) ) ) ) # ( !\regs[0][7]~q  & ( !\imem~3_combout  & ( (\regs[8][7]~q  & \imem~4_combout ) ) ) )

	.dataa(!\regs[12][7]~DUPLICATE_q ),
	.datab(!\regs[8][7]~q ),
	.datac(!\imem~4_combout ),
	.datad(!\regs[4][7]~q ),
	.datae(!\regs[0][7]~q ),
	.dataf(!\imem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~0 .extended_lut = "off";
defparam \Mux56~0 .lut_mask = 64'h0303F3F305F505F5;
defparam \Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N42
cyclonev_lcell_comb \Mux56~4 (
// Equation(s):
// \Mux56~4_combout  = ( \imem~1_combout  & ( \Mux56~0_combout  & ( (!\imem~2_combout  & (\Mux56~1_combout )) # (\imem~2_combout  & ((\Mux56~3_combout ))) ) ) ) # ( !\imem~1_combout  & ( \Mux56~0_combout  & ( (!\imem~2_combout ) # (\Mux56~2_combout ) ) ) ) # 
// ( \imem~1_combout  & ( !\Mux56~0_combout  & ( (!\imem~2_combout  & (\Mux56~1_combout )) # (\imem~2_combout  & ((\Mux56~3_combout ))) ) ) ) # ( !\imem~1_combout  & ( !\Mux56~0_combout  & ( (\Mux56~2_combout  & \imem~2_combout ) ) ) )

	.dataa(!\Mux56~2_combout ),
	.datab(!\imem~2_combout ),
	.datac(!\Mux56~1_combout ),
	.datad(!\Mux56~3_combout ),
	.datae(!\imem~1_combout ),
	.dataf(!\Mux56~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~4 .extended_lut = "off";
defparam \Mux56~4 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \Mux56~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N44
dffeas \regval2_ID[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux56~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[7] .is_wysiwyg = "true";
defparam \regval2_ID[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N5
dffeas \regval2_EX[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[7] .is_wysiwyg = "true";
defparam \regval2_EX[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N51
cyclonev_lcell_comb \dmem~34 (
// Equation(s):
// \dmem~34_combout  = ( !aluout_EX[2] & ( (!aluout_EX[4] & !aluout_EX[3]) ) )

	.dataa(gnd),
	.datab(!aluout_EX[4]),
	.datac(!aluout_EX[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_EX[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~34 .extended_lut = "off";
defparam \dmem~34 .lut_mask = 64'hC0C0C0C000000000;
defparam \dmem~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N38
dffeas \regs[15][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][14] .is_wysiwyg = "true";
defparam \regs[15][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N30
cyclonev_lcell_comb \regs[12][14]~feeder (
// Equation(s):
// \regs[12][14]~feeder_combout  = ( regval_MEM[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][14]~feeder .extended_lut = "off";
defparam \regs[12][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N31
dffeas \regs[12][14]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][14]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[12][14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N26
dffeas \regs[14][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][14] .is_wysiwyg = "true";
defparam \regs[14][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N18
cyclonev_lcell_comb \regs[13][14]~feeder (
// Equation(s):
// \regs[13][14]~feeder_combout  = ( regval_MEM[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][14]~feeder .extended_lut = "off";
defparam \regs[13][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N20
dffeas \regs[13][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][14] .is_wysiwyg = "true";
defparam \regs[13][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N24
cyclonev_lcell_comb \Mux49~3 (
// Equation(s):
// \Mux49~3_combout  = ( \regs[14][14]~q  & ( \regs[13][14]~q  & ( (!\imem~1_combout  & (((\regs[12][14]~DUPLICATE_q ) # (\imem~2_combout )))) # (\imem~1_combout  & (((!\imem~2_combout )) # (\regs[15][14]~q ))) ) ) ) # ( !\regs[14][14]~q  & ( \regs[13][14]~q 
//  & ( (!\imem~1_combout  & (((!\imem~2_combout  & \regs[12][14]~DUPLICATE_q )))) # (\imem~1_combout  & (((!\imem~2_combout )) # (\regs[15][14]~q ))) ) ) ) # ( \regs[14][14]~q  & ( !\regs[13][14]~q  & ( (!\imem~1_combout  & (((\regs[12][14]~DUPLICATE_q ) # 
// (\imem~2_combout )))) # (\imem~1_combout  & (\regs[15][14]~q  & (\imem~2_combout ))) ) ) ) # ( !\regs[14][14]~q  & ( !\regs[13][14]~q  & ( (!\imem~1_combout  & (((!\imem~2_combout  & \regs[12][14]~DUPLICATE_q )))) # (\imem~1_combout  & (\regs[15][14]~q  & 
// (\imem~2_combout ))) ) ) )

	.dataa(!\regs[15][14]~q ),
	.datab(!\imem~1_combout ),
	.datac(!\imem~2_combout ),
	.datad(!\regs[12][14]~DUPLICATE_q ),
	.datae(!\regs[14][14]~q ),
	.dataf(!\regs[13][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~3 .extended_lut = "off";
defparam \Mux49~3 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \Mux49~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N58
dffeas \regs[3][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][14] .is_wysiwyg = "true";
defparam \regs[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N19
dffeas \regs[1][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][14] .is_wysiwyg = "true";
defparam \regs[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N44
dffeas \regs[0][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][14] .is_wysiwyg = "true";
defparam \regs[0][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N42
cyclonev_lcell_comb \Mux49~0 (
// Equation(s):
// \Mux49~0_combout  = ( \regs[0][14]~q  & ( \regs[2][14]~q  & ( (!\imem~1_combout ) # ((!\imem~2_combout  & ((\regs[1][14]~q ))) # (\imem~2_combout  & (\regs[3][14]~q ))) ) ) ) # ( !\regs[0][14]~q  & ( \regs[2][14]~q  & ( (!\imem~2_combout  & 
// (((\imem~1_combout  & \regs[1][14]~q )))) # (\imem~2_combout  & (((!\imem~1_combout )) # (\regs[3][14]~q ))) ) ) ) # ( \regs[0][14]~q  & ( !\regs[2][14]~q  & ( (!\imem~2_combout  & (((!\imem~1_combout ) # (\regs[1][14]~q )))) # (\imem~2_combout  & 
// (\regs[3][14]~q  & (\imem~1_combout ))) ) ) ) # ( !\regs[0][14]~q  & ( !\regs[2][14]~q  & ( (\imem~1_combout  & ((!\imem~2_combout  & ((\regs[1][14]~q ))) # (\imem~2_combout  & (\regs[3][14]~q )))) ) ) )

	.dataa(!\regs[3][14]~q ),
	.datab(!\imem~2_combout ),
	.datac(!\imem~1_combout ),
	.datad(!\regs[1][14]~q ),
	.datae(!\regs[0][14]~q ),
	.dataf(!\regs[2][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~0 .extended_lut = "off";
defparam \Mux49~0 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N56
dffeas \regs[11][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][14] .is_wysiwyg = "true";
defparam \regs[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N26
dffeas \regs[9][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][14] .is_wysiwyg = "true";
defparam \regs[9][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N20
dffeas \regs[10][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][14] .is_wysiwyg = "true";
defparam \regs[10][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N54
cyclonev_lcell_comb \regs[8][14]~feeder (
// Equation(s):
// \regs[8][14]~feeder_combout  = ( regval_MEM[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][14]~feeder .extended_lut = "off";
defparam \regs[8][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N55
dffeas \regs[8][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][14] .is_wysiwyg = "true";
defparam \regs[8][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N18
cyclonev_lcell_comb \Mux49~2 (
// Equation(s):
// \Mux49~2_combout  = ( \regs[10][14]~q  & ( \regs[8][14]~q  & ( (!\imem~1_combout ) # ((!\imem~2_combout  & ((\regs[9][14]~q ))) # (\imem~2_combout  & (\regs[11][14]~q ))) ) ) ) # ( !\regs[10][14]~q  & ( \regs[8][14]~q  & ( (!\imem~2_combout  & 
// (((!\imem~1_combout ) # (\regs[9][14]~q )))) # (\imem~2_combout  & (\regs[11][14]~q  & (\imem~1_combout ))) ) ) ) # ( \regs[10][14]~q  & ( !\regs[8][14]~q  & ( (!\imem~2_combout  & (((\imem~1_combout  & \regs[9][14]~q )))) # (\imem~2_combout  & 
// (((!\imem~1_combout )) # (\regs[11][14]~q ))) ) ) ) # ( !\regs[10][14]~q  & ( !\regs[8][14]~q  & ( (\imem~1_combout  & ((!\imem~2_combout  & ((\regs[9][14]~q ))) # (\imem~2_combout  & (\regs[11][14]~q )))) ) ) )

	.dataa(!\regs[11][14]~q ),
	.datab(!\imem~2_combout ),
	.datac(!\imem~1_combout ),
	.datad(!\regs[9][14]~q ),
	.datae(!\regs[10][14]~q ),
	.dataf(!\regs[8][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~2 .extended_lut = "off";
defparam \Mux49~2 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \Mux49~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N55
dffeas \regs[6][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][14] .is_wysiwyg = "true";
defparam \regs[6][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N51
cyclonev_lcell_comb \regs[7][14]~feeder (
// Equation(s):
// \regs[7][14]~feeder_combout  = ( regval_MEM[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][14]~feeder .extended_lut = "off";
defparam \regs[7][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N52
dffeas \regs[7][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][14] .is_wysiwyg = "true";
defparam \regs[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N19
dffeas \regs[4][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][14] .is_wysiwyg = "true";
defparam \regs[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N43
dffeas \regs[5][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][14] .is_wysiwyg = "true";
defparam \regs[5][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N18
cyclonev_lcell_comb \Mux49~1 (
// Equation(s):
// \Mux49~1_combout  = ( \regs[4][14]~q  & ( \regs[5][14]~q  & ( (!\imem~2_combout ) # ((!\imem~1_combout  & (\regs[6][14]~q )) # (\imem~1_combout  & ((\regs[7][14]~q )))) ) ) ) # ( !\regs[4][14]~q  & ( \regs[5][14]~q  & ( (!\imem~1_combout  & 
// (\regs[6][14]~q  & ((\imem~2_combout )))) # (\imem~1_combout  & (((!\imem~2_combout ) # (\regs[7][14]~q )))) ) ) ) # ( \regs[4][14]~q  & ( !\regs[5][14]~q  & ( (!\imem~1_combout  & (((!\imem~2_combout )) # (\regs[6][14]~q ))) # (\imem~1_combout  & 
// (((\regs[7][14]~q  & \imem~2_combout )))) ) ) ) # ( !\regs[4][14]~q  & ( !\regs[5][14]~q  & ( (\imem~2_combout  & ((!\imem~1_combout  & (\regs[6][14]~q )) # (\imem~1_combout  & ((\regs[7][14]~q ))))) ) ) )

	.dataa(!\regs[6][14]~q ),
	.datab(!\imem~1_combout ),
	.datac(!\regs[7][14]~q ),
	.datad(!\imem~2_combout ),
	.datae(!\regs[4][14]~q ),
	.dataf(!\regs[5][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~1 .extended_lut = "off";
defparam \Mux49~1 .lut_mask = 64'h0047CC473347FF47;
defparam \Mux49~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N36
cyclonev_lcell_comb \Mux49~4 (
// Equation(s):
// \Mux49~4_combout  = ( \imem~3_combout  & ( \Mux49~1_combout  & ( (!\imem~4_combout ) # (\Mux49~3_combout ) ) ) ) # ( !\imem~3_combout  & ( \Mux49~1_combout  & ( (!\imem~4_combout  & (\Mux49~0_combout )) # (\imem~4_combout  & ((\Mux49~2_combout ))) ) ) ) # 
// ( \imem~3_combout  & ( !\Mux49~1_combout  & ( (\Mux49~3_combout  & \imem~4_combout ) ) ) ) # ( !\imem~3_combout  & ( !\Mux49~1_combout  & ( (!\imem~4_combout  & (\Mux49~0_combout )) # (\imem~4_combout  & ((\Mux49~2_combout ))) ) ) )

	.dataa(!\Mux49~3_combout ),
	.datab(!\Mux49~0_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\Mux49~2_combout ),
	.datae(!\imem~3_combout ),
	.dataf(!\Mux49~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~4 .extended_lut = "off";
defparam \Mux49~4 .lut_mask = 64'h303F0505303FF5F5;
defparam \Mux49~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N37
dffeas \regval2_ID[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux49~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[14] .is_wysiwyg = "true";
defparam \regval2_ID[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N5
dffeas \regval2_EX[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[14] .is_wysiwyg = "true";
defparam \regval2_EX[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N28
dffeas \regs[2][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][10] .is_wysiwyg = "true";
defparam \regs[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N14
dffeas \regs[1][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][10] .is_wysiwyg = "true";
defparam \regs[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N8
dffeas \regs[0][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][10] .is_wysiwyg = "true";
defparam \regs[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N58
dffeas \regs[3][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][10] .is_wysiwyg = "true";
defparam \regs[3][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N6
cyclonev_lcell_comb \Mux53~0 (
// Equation(s):
// \Mux53~0_combout  = ( \regs[0][10]~q  & ( \regs[3][10]~q  & ( (!\imem~1_combout  & (((!\imem~2_combout )) # (\regs[2][10]~q ))) # (\imem~1_combout  & (((\regs[1][10]~q ) # (\imem~2_combout )))) ) ) ) # ( !\regs[0][10]~q  & ( \regs[3][10]~q  & ( 
// (!\imem~1_combout  & (\regs[2][10]~q  & (\imem~2_combout ))) # (\imem~1_combout  & (((\regs[1][10]~q ) # (\imem~2_combout )))) ) ) ) # ( \regs[0][10]~q  & ( !\regs[3][10]~q  & ( (!\imem~1_combout  & (((!\imem~2_combout )) # (\regs[2][10]~q ))) # 
// (\imem~1_combout  & (((!\imem~2_combout  & \regs[1][10]~q )))) ) ) ) # ( !\regs[0][10]~q  & ( !\regs[3][10]~q  & ( (!\imem~1_combout  & (\regs[2][10]~q  & (\imem~2_combout ))) # (\imem~1_combout  & (((!\imem~2_combout  & \regs[1][10]~q )))) ) ) )

	.dataa(!\imem~1_combout ),
	.datab(!\regs[2][10]~q ),
	.datac(!\imem~2_combout ),
	.datad(!\regs[1][10]~q ),
	.datae(!\regs[0][10]~q ),
	.dataf(!\regs[3][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~0 .extended_lut = "off";
defparam \Mux53~0 .lut_mask = 64'h0252A2F20757A7F7;
defparam \Mux53~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N38
dffeas \regs[15][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][10] .is_wysiwyg = "true";
defparam \regs[15][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N36
cyclonev_lcell_comb \regs[12][10]~feeder (
// Equation(s):
// \regs[12][10]~feeder_combout  = ( regval_MEM[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][10]~feeder .extended_lut = "off";
defparam \regs[12][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N38
dffeas \regs[12][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][10] .is_wysiwyg = "true";
defparam \regs[12][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N42
cyclonev_lcell_comb \regs[13][10]~feeder (
// Equation(s):
// \regs[13][10]~feeder_combout  = ( regval_MEM[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][10]~feeder .extended_lut = "off";
defparam \regs[13][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N44
dffeas \regs[13][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][10] .is_wysiwyg = "true";
defparam \regs[13][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N30
cyclonev_lcell_comb \Mux53~3 (
// Equation(s):
// \Mux53~3_combout  = ( \regs[14][10]~q  & ( \imem~2_combout  & ( (!\imem~1_combout ) # (\regs[15][10]~q ) ) ) ) # ( !\regs[14][10]~q  & ( \imem~2_combout  & ( (\regs[15][10]~q  & \imem~1_combout ) ) ) ) # ( \regs[14][10]~q  & ( !\imem~2_combout  & ( 
// (!\imem~1_combout  & (\regs[12][10]~q )) # (\imem~1_combout  & ((\regs[13][10]~q ))) ) ) ) # ( !\regs[14][10]~q  & ( !\imem~2_combout  & ( (!\imem~1_combout  & (\regs[12][10]~q )) # (\imem~1_combout  & ((\regs[13][10]~q ))) ) ) )

	.dataa(!\regs[15][10]~q ),
	.datab(!\regs[12][10]~q ),
	.datac(!\imem~1_combout ),
	.datad(!\regs[13][10]~q ),
	.datae(!\regs[14][10]~q ),
	.dataf(!\imem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~3 .extended_lut = "off";
defparam \Mux53~3 .lut_mask = 64'h303F303F0505F5F5;
defparam \Mux53~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N31
dffeas \regs[11][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][10] .is_wysiwyg = "true";
defparam \regs[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N4
dffeas \regs[8][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][10] .is_wysiwyg = "true";
defparam \regs[8][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N25
dffeas \regs[10][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][10] .is_wysiwyg = "true";
defparam \regs[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N31
dffeas \regs[9][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][10] .is_wysiwyg = "true";
defparam \regs[9][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N24
cyclonev_lcell_comb \Mux53~2 (
// Equation(s):
// \Mux53~2_combout  = ( \regs[10][10]~q  & ( \regs[9][10]~q  & ( (!\imem~2_combout  & (((\imem~1_combout ) # (\regs[8][10]~q )))) # (\imem~2_combout  & (((!\imem~1_combout )) # (\regs[11][10]~q ))) ) ) ) # ( !\regs[10][10]~q  & ( \regs[9][10]~q  & ( 
// (!\imem~2_combout  & (((\imem~1_combout ) # (\regs[8][10]~q )))) # (\imem~2_combout  & (\regs[11][10]~q  & ((\imem~1_combout )))) ) ) ) # ( \regs[10][10]~q  & ( !\regs[9][10]~q  & ( (!\imem~2_combout  & (((\regs[8][10]~q  & !\imem~1_combout )))) # 
// (\imem~2_combout  & (((!\imem~1_combout )) # (\regs[11][10]~q ))) ) ) ) # ( !\regs[10][10]~q  & ( !\regs[9][10]~q  & ( (!\imem~2_combout  & (((\regs[8][10]~q  & !\imem~1_combout )))) # (\imem~2_combout  & (\regs[11][10]~q  & ((\imem~1_combout )))) ) ) )

	.dataa(!\regs[11][10]~q ),
	.datab(!\imem~2_combout ),
	.datac(!\regs[8][10]~q ),
	.datad(!\imem~1_combout ),
	.datae(!\regs[10][10]~q ),
	.dataf(!\regs[9][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~2 .extended_lut = "off";
defparam \Mux53~2 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \Mux53~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N3
cyclonev_lcell_comb \regs[6][10]~feeder (
// Equation(s):
// \regs[6][10]~feeder_combout  = ( regval_MEM[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][10]~feeder .extended_lut = "off";
defparam \regs[6][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N5
dffeas \regs[6][10]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][10]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[6][10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N27
cyclonev_lcell_comb \regs[7][10]~feeder (
// Equation(s):
// \regs[7][10]~feeder_combout  = ( regval_MEM[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][10]~feeder .extended_lut = "off";
defparam \regs[7][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N28
dffeas \regs[7][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][10] .is_wysiwyg = "true";
defparam \regs[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N25
dffeas \regs[4][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][10] .is_wysiwyg = "true";
defparam \regs[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y7_N20
dffeas \regs[5][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][10] .is_wysiwyg = "true";
defparam \regs[5][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N24
cyclonev_lcell_comb \Mux53~1 (
// Equation(s):
// \Mux53~1_combout  = ( \regs[4][10]~q  & ( \regs[5][10]~q  & ( (!\imem~2_combout ) # ((!\imem~1_combout  & (\regs[6][10]~DUPLICATE_q )) # (\imem~1_combout  & ((\regs[7][10]~q )))) ) ) ) # ( !\regs[4][10]~q  & ( \regs[5][10]~q  & ( (!\imem~1_combout  & 
// (\regs[6][10]~DUPLICATE_q  & (\imem~2_combout ))) # (\imem~1_combout  & (((!\imem~2_combout ) # (\regs[7][10]~q )))) ) ) ) # ( \regs[4][10]~q  & ( !\regs[5][10]~q  & ( (!\imem~1_combout  & (((!\imem~2_combout )) # (\regs[6][10]~DUPLICATE_q ))) # 
// (\imem~1_combout  & (((\imem~2_combout  & \regs[7][10]~q )))) ) ) ) # ( !\regs[4][10]~q  & ( !\regs[5][10]~q  & ( (\imem~2_combout  & ((!\imem~1_combout  & (\regs[6][10]~DUPLICATE_q )) # (\imem~1_combout  & ((\regs[7][10]~q ))))) ) ) )

	.dataa(!\regs[6][10]~DUPLICATE_q ),
	.datab(!\imem~1_combout ),
	.datac(!\imem~2_combout ),
	.datad(!\regs[7][10]~q ),
	.datae(!\regs[4][10]~q ),
	.dataf(!\regs[5][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~1 .extended_lut = "off";
defparam \Mux53~1 .lut_mask = 64'h0407C4C73437F4F7;
defparam \Mux53~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N0
cyclonev_lcell_comb \Mux53~4 (
// Equation(s):
// \Mux53~4_combout  = ( \imem~3_combout  & ( \Mux53~1_combout  & ( (!\imem~4_combout ) # (\Mux53~3_combout ) ) ) ) # ( !\imem~3_combout  & ( \Mux53~1_combout  & ( (!\imem~4_combout  & (\Mux53~0_combout )) # (\imem~4_combout  & ((\Mux53~2_combout ))) ) ) ) # 
// ( \imem~3_combout  & ( !\Mux53~1_combout  & ( (\Mux53~3_combout  & \imem~4_combout ) ) ) ) # ( !\imem~3_combout  & ( !\Mux53~1_combout  & ( (!\imem~4_combout  & (\Mux53~0_combout )) # (\imem~4_combout  & ((\Mux53~2_combout ))) ) ) )

	.dataa(!\Mux53~0_combout ),
	.datab(!\Mux53~3_combout ),
	.datac(!\Mux53~2_combout ),
	.datad(!\imem~4_combout ),
	.datae(!\imem~3_combout ),
	.dataf(!\Mux53~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~4 .extended_lut = "off";
defparam \Mux53~4 .lut_mask = 64'h550F0033550FFF33;
defparam \Mux53~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N1
dffeas \regval2_ID[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux53~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[10] .is_wysiwyg = "true";
defparam \regval2_ID[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N32
dffeas \regval2_EX[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[10] .is_wysiwyg = "true";
defparam \regval2_EX[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N58
dffeas \dmem_rtl_0_bypass[39] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N10
dffeas \aluout_EX[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[10]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[10]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[10] .is_wysiwyg = "true";
defparam \aluout_EX[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N8
dffeas \regs[14][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][11] .is_wysiwyg = "true";
defparam \regs[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N58
dffeas \regs[2][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][11] .is_wysiwyg = "true";
defparam \regs[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N32
dffeas \regs[10][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][11] .is_wysiwyg = "true";
defparam \regs[10][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N40
dffeas \regs[6][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][11] .is_wysiwyg = "true";
defparam \regs[6][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N30
cyclonev_lcell_comb \Mux52~2 (
// Equation(s):
// \Mux52~2_combout  = ( \regs[10][11]~q  & ( \regs[6][11]~q  & ( (!\imem~3_combout  & (((\imem~4_combout ) # (\regs[2][11]~q )))) # (\imem~3_combout  & (((!\imem~4_combout )) # (\regs[14][11]~q ))) ) ) ) # ( !\regs[10][11]~q  & ( \regs[6][11]~q  & ( 
// (!\imem~3_combout  & (((\regs[2][11]~q  & !\imem~4_combout )))) # (\imem~3_combout  & (((!\imem~4_combout )) # (\regs[14][11]~q ))) ) ) ) # ( \regs[10][11]~q  & ( !\regs[6][11]~q  & ( (!\imem~3_combout  & (((\imem~4_combout ) # (\regs[2][11]~q )))) # 
// (\imem~3_combout  & (\regs[14][11]~q  & ((\imem~4_combout )))) ) ) ) # ( !\regs[10][11]~q  & ( !\regs[6][11]~q  & ( (!\imem~3_combout  & (((\regs[2][11]~q  & !\imem~4_combout )))) # (\imem~3_combout  & (\regs[14][11]~q  & ((\imem~4_combout )))) ) ) )

	.dataa(!\imem~3_combout ),
	.datab(!\regs[14][11]~q ),
	.datac(!\regs[2][11]~q ),
	.datad(!\imem~4_combout ),
	.datae(!\regs[10][11]~q ),
	.dataf(!\regs[6][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~2 .extended_lut = "off";
defparam \Mux52~2 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \Mux52~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N46
dffeas \regs[3][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][11] .is_wysiwyg = "true";
defparam \regs[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N38
dffeas \regs[15][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][11] .is_wysiwyg = "true";
defparam \regs[15][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N22
dffeas \regs[7][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][11] .is_wysiwyg = "true";
defparam \regs[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N2
dffeas \regs[11][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][11] .is_wysiwyg = "true";
defparam \regs[11][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N0
cyclonev_lcell_comb \Mux52~3 (
// Equation(s):
// \Mux52~3_combout  = ( \regs[11][11]~q  & ( \imem~4_combout  & ( (!\imem~3_combout ) # (\regs[15][11]~q ) ) ) ) # ( !\regs[11][11]~q  & ( \imem~4_combout  & ( (\imem~3_combout  & \regs[15][11]~q ) ) ) ) # ( \regs[11][11]~q  & ( !\imem~4_combout  & ( 
// (!\imem~3_combout  & (\regs[3][11]~q )) # (\imem~3_combout  & ((\regs[7][11]~q ))) ) ) ) # ( !\regs[11][11]~q  & ( !\imem~4_combout  & ( (!\imem~3_combout  & (\regs[3][11]~q )) # (\imem~3_combout  & ((\regs[7][11]~q ))) ) ) )

	.dataa(!\imem~3_combout ),
	.datab(!\regs[3][11]~q ),
	.datac(!\regs[15][11]~q ),
	.datad(!\regs[7][11]~q ),
	.datae(!\regs[11][11]~q ),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~3 .extended_lut = "off";
defparam \Mux52~3 .lut_mask = 64'h227722770505AFAF;
defparam \Mux52~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N0
cyclonev_lcell_comb \regs[13][11]~feeder (
// Equation(s):
// \regs[13][11]~feeder_combout  = ( regval_MEM[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][11]~feeder .extended_lut = "off";
defparam \regs[13][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N1
dffeas \regs[13][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][11] .is_wysiwyg = "true";
defparam \regs[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N14
dffeas \regs[1][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][11] .is_wysiwyg = "true";
defparam \regs[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N50
dffeas \regs[5][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][11] .is_wysiwyg = "true";
defparam \regs[5][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N12
cyclonev_lcell_comb \Mux52~1 (
// Equation(s):
// \Mux52~1_combout  = ( \regs[1][11]~q  & ( \regs[5][11]~q  & ( (!\imem~4_combout ) # ((!\imem~3_combout  & ((\regs[9][11]~q ))) # (\imem~3_combout  & (\regs[13][11]~q ))) ) ) ) # ( !\regs[1][11]~q  & ( \regs[5][11]~q  & ( (!\imem~3_combout  & 
// (((\imem~4_combout  & \regs[9][11]~q )))) # (\imem~3_combout  & (((!\imem~4_combout )) # (\regs[13][11]~q ))) ) ) ) # ( \regs[1][11]~q  & ( !\regs[5][11]~q  & ( (!\imem~3_combout  & (((!\imem~4_combout ) # (\regs[9][11]~q )))) # (\imem~3_combout  & 
// (\regs[13][11]~q  & (\imem~4_combout ))) ) ) ) # ( !\regs[1][11]~q  & ( !\regs[5][11]~q  & ( (\imem~4_combout  & ((!\imem~3_combout  & ((\regs[9][11]~q ))) # (\imem~3_combout  & (\regs[13][11]~q )))) ) ) )

	.dataa(!\regs[13][11]~q ),
	.datab(!\imem~3_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\regs[9][11]~q ),
	.datae(!\regs[1][11]~q ),
	.dataf(!\regs[5][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~1 .extended_lut = "off";
defparam \Mux52~1 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \Mux52~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N7
dffeas \regs[4][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][11] .is_wysiwyg = "true";
defparam \regs[4][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N48
cyclonev_lcell_comb \regs[12][11]~feeder (
// Equation(s):
// \regs[12][11]~feeder_combout  = ( regval_MEM[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][11]~feeder .extended_lut = "off";
defparam \regs[12][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N50
dffeas \regs[12][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][11] .is_wysiwyg = "true";
defparam \regs[12][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N12
cyclonev_lcell_comb \regs[8][11]~feeder (
// Equation(s):
// \regs[8][11]~feeder_combout  = ( regval_MEM[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][11]~feeder .extended_lut = "off";
defparam \regs[8][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N14
dffeas \regs[8][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][11] .is_wysiwyg = "true";
defparam \regs[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N32
dffeas \regs[0][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][11] .is_wysiwyg = "true";
defparam \regs[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N30
cyclonev_lcell_comb \Mux52~0 (
// Equation(s):
// \Mux52~0_combout  = ( \regs[0][11]~q  & ( \imem~3_combout  & ( (!\imem~4_combout  & (\regs[4][11]~q )) # (\imem~4_combout  & ((\regs[12][11]~q ))) ) ) ) # ( !\regs[0][11]~q  & ( \imem~3_combout  & ( (!\imem~4_combout  & (\regs[4][11]~q )) # 
// (\imem~4_combout  & ((\regs[12][11]~q ))) ) ) ) # ( \regs[0][11]~q  & ( !\imem~3_combout  & ( (!\imem~4_combout ) # (\regs[8][11]~q ) ) ) ) # ( !\regs[0][11]~q  & ( !\imem~3_combout  & ( (\imem~4_combout  & \regs[8][11]~q ) ) ) )

	.dataa(!\regs[4][11]~q ),
	.datab(!\regs[12][11]~q ),
	.datac(!\imem~4_combout ),
	.datad(!\regs[8][11]~q ),
	.datae(!\regs[0][11]~q ),
	.dataf(!\imem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~0 .extended_lut = "off";
defparam \Mux52~0 .lut_mask = 64'h000FF0FF53535353;
defparam \Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N30
cyclonev_lcell_comb \Mux52~4 (
// Equation(s):
// \Mux52~4_combout  = ( \Mux52~1_combout  & ( \Mux52~0_combout  & ( (!\imem~2_combout ) # ((!\imem~1_combout  & (\Mux52~2_combout )) # (\imem~1_combout  & ((\Mux52~3_combout )))) ) ) ) # ( !\Mux52~1_combout  & ( \Mux52~0_combout  & ( (!\imem~1_combout  & 
// ((!\imem~2_combout ) # ((\Mux52~2_combout )))) # (\imem~1_combout  & (\imem~2_combout  & ((\Mux52~3_combout )))) ) ) ) # ( \Mux52~1_combout  & ( !\Mux52~0_combout  & ( (!\imem~1_combout  & (\imem~2_combout  & (\Mux52~2_combout ))) # (\imem~1_combout  & 
// ((!\imem~2_combout ) # ((\Mux52~3_combout )))) ) ) ) # ( !\Mux52~1_combout  & ( !\Mux52~0_combout  & ( (\imem~2_combout  & ((!\imem~1_combout  & (\Mux52~2_combout )) # (\imem~1_combout  & ((\Mux52~3_combout ))))) ) ) )

	.dataa(!\imem~1_combout ),
	.datab(!\imem~2_combout ),
	.datac(!\Mux52~2_combout ),
	.datad(!\Mux52~3_combout ),
	.datae(!\Mux52~1_combout ),
	.dataf(!\Mux52~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~4 .extended_lut = "off";
defparam \Mux52~4 .lut_mask = 64'h021346578A9BCEDF;
defparam \Mux52~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N31
dffeas \regval2_ID[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux52~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[11] .is_wysiwyg = "true";
defparam \regval2_ID[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N30
cyclonev_lcell_comb \regval2_EX[11]~feeder (
// Equation(s):
// \regval2_EX[11]~feeder_combout  = ( regval2_ID[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_EX[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_EX[11]~feeder .extended_lut = "off";
defparam \regval2_EX[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_EX[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N32
dffeas \regval2_EX[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_EX[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[11] .is_wysiwyg = "true";
defparam \regval2_EX[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N7
dffeas \regs[1][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][12] .is_wysiwyg = "true";
defparam \regs[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N52
dffeas \regs[2][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][12] .is_wysiwyg = "true";
defparam \regs[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N31
dffeas \regs[0][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][12] .is_wysiwyg = "true";
defparam \regs[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N54
cyclonev_lcell_comb \regs[3][12]~feeder (
// Equation(s):
// \regs[3][12]~feeder_combout  = ( regval_MEM[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][12]~feeder .extended_lut = "off";
defparam \regs[3][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N56
dffeas \regs[3][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][12] .is_wysiwyg = "true";
defparam \regs[3][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N30
cyclonev_lcell_comb \Mux51~0 (
// Equation(s):
// \Mux51~0_combout  = ( \regs[0][12]~q  & ( \regs[3][12]~q  & ( (!\imem~2_combout  & (((!\imem~1_combout )) # (\regs[1][12]~q ))) # (\imem~2_combout  & (((\imem~1_combout ) # (\regs[2][12]~q )))) ) ) ) # ( !\regs[0][12]~q  & ( \regs[3][12]~q  & ( 
// (!\imem~2_combout  & (\regs[1][12]~q  & ((\imem~1_combout )))) # (\imem~2_combout  & (((\imem~1_combout ) # (\regs[2][12]~q )))) ) ) ) # ( \regs[0][12]~q  & ( !\regs[3][12]~q  & ( (!\imem~2_combout  & (((!\imem~1_combout )) # (\regs[1][12]~q ))) # 
// (\imem~2_combout  & (((\regs[2][12]~q  & !\imem~1_combout )))) ) ) ) # ( !\regs[0][12]~q  & ( !\regs[3][12]~q  & ( (!\imem~2_combout  & (\regs[1][12]~q  & ((\imem~1_combout )))) # (\imem~2_combout  & (((\regs[2][12]~q  & !\imem~1_combout )))) ) ) )

	.dataa(!\regs[1][12]~q ),
	.datab(!\imem~2_combout ),
	.datac(!\regs[2][12]~q ),
	.datad(!\imem~1_combout ),
	.datae(!\regs[0][12]~q ),
	.dataf(!\regs[3][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~0 .extended_lut = "off";
defparam \Mux51~0 .lut_mask = 64'h0344CF440377CF77;
defparam \Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N26
dffeas \regs[15][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][12] .is_wysiwyg = "true";
defparam \regs[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N49
dffeas \regs[14][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][12] .is_wysiwyg = "true";
defparam \regs[14][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N15
cyclonev_lcell_comb \regs[12][12]~feeder (
// Equation(s):
// \regs[12][12]~feeder_combout  = ( regval_MEM[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][12]~feeder .extended_lut = "off";
defparam \regs[12][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N16
dffeas \regs[12][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][12] .is_wysiwyg = "true";
defparam \regs[12][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N48
cyclonev_lcell_comb \Mux51~3 (
// Equation(s):
// \Mux51~3_combout  = ( \regs[14][12]~q  & ( \regs[12][12]~q  & ( (!\imem~1_combout ) # ((!\imem~2_combout  & ((\regs[13][12]~q ))) # (\imem~2_combout  & (\regs[15][12]~q ))) ) ) ) # ( !\regs[14][12]~q  & ( \regs[12][12]~q  & ( (!\imem~2_combout  & 
// (((!\imem~1_combout ) # (\regs[13][12]~q )))) # (\imem~2_combout  & (\regs[15][12]~q  & (\imem~1_combout ))) ) ) ) # ( \regs[14][12]~q  & ( !\regs[12][12]~q  & ( (!\imem~2_combout  & (((\imem~1_combout  & \regs[13][12]~q )))) # (\imem~2_combout  & 
// (((!\imem~1_combout )) # (\regs[15][12]~q ))) ) ) ) # ( !\regs[14][12]~q  & ( !\regs[12][12]~q  & ( (\imem~1_combout  & ((!\imem~2_combout  & ((\regs[13][12]~q ))) # (\imem~2_combout  & (\regs[15][12]~q )))) ) ) )

	.dataa(!\regs[15][12]~q ),
	.datab(!\imem~2_combout ),
	.datac(!\imem~1_combout ),
	.datad(!\regs[13][12]~q ),
	.datae(!\regs[14][12]~q ),
	.dataf(!\regs[12][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~3 .extended_lut = "off";
defparam \Mux51~3 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \Mux51~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N21
cyclonev_lcell_comb \regs[9][12]~feeder (
// Equation(s):
// \regs[9][12]~feeder_combout  = ( regval_MEM[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][12]~feeder .extended_lut = "off";
defparam \regs[9][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N22
dffeas \regs[9][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][12] .is_wysiwyg = "true";
defparam \regs[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N14
dffeas \regs[11][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][12] .is_wysiwyg = "true";
defparam \regs[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N38
dffeas \regs[10][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][12] .is_wysiwyg = "true";
defparam \regs[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N25
dffeas \regs[8][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][12] .is_wysiwyg = "true";
defparam \regs[8][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N36
cyclonev_lcell_comb \Mux51~2 (
// Equation(s):
// \Mux51~2_combout  = ( \regs[10][12]~q  & ( \regs[8][12]~q  & ( (!\imem~1_combout ) # ((!\imem~2_combout  & (\regs[9][12]~q )) # (\imem~2_combout  & ((\regs[11][12]~q )))) ) ) ) # ( !\regs[10][12]~q  & ( \regs[8][12]~q  & ( (!\imem~2_combout  & 
// (((!\imem~1_combout )) # (\regs[9][12]~q ))) # (\imem~2_combout  & (((\imem~1_combout  & \regs[11][12]~q )))) ) ) ) # ( \regs[10][12]~q  & ( !\regs[8][12]~q  & ( (!\imem~2_combout  & (\regs[9][12]~q  & (\imem~1_combout ))) # (\imem~2_combout  & 
// (((!\imem~1_combout ) # (\regs[11][12]~q )))) ) ) ) # ( !\regs[10][12]~q  & ( !\regs[8][12]~q  & ( (\imem~1_combout  & ((!\imem~2_combout  & (\regs[9][12]~q )) # (\imem~2_combout  & ((\regs[11][12]~q ))))) ) ) )

	.dataa(!\regs[9][12]~q ),
	.datab(!\imem~2_combout ),
	.datac(!\imem~1_combout ),
	.datad(!\regs[11][12]~q ),
	.datae(!\regs[10][12]~q ),
	.dataf(!\regs[8][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~2 .extended_lut = "off";
defparam \Mux51~2 .lut_mask = 64'h04073437C4C7F4F7;
defparam \Mux51~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N12
cyclonev_lcell_comb \regs[7][12]~feeder (
// Equation(s):
// \regs[7][12]~feeder_combout  = ( regval_MEM[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][12]~feeder .extended_lut = "off";
defparam \regs[7][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N13
dffeas \regs[7][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][12] .is_wysiwyg = "true";
defparam \regs[7][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N18
cyclonev_lcell_comb \regs[6][12]~feeder (
// Equation(s):
// \regs[6][12]~feeder_combout  = ( regval_MEM[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][12]~feeder .extended_lut = "off";
defparam \regs[6][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N19
dffeas \regs[6][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][12] .is_wysiwyg = "true";
defparam \regs[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N8
dffeas \regs[5][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][12] .is_wysiwyg = "true";
defparam \regs[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y7_N2
dffeas \regs[4][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][12] .is_wysiwyg = "true";
defparam \regs[4][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N0
cyclonev_lcell_comb \Mux51~1 (
// Equation(s):
// \Mux51~1_combout  = ( \regs[4][12]~q  & ( \imem~1_combout  & ( (!\imem~2_combout  & ((\regs[5][12]~q ))) # (\imem~2_combout  & (\regs[7][12]~q )) ) ) ) # ( !\regs[4][12]~q  & ( \imem~1_combout  & ( (!\imem~2_combout  & ((\regs[5][12]~q ))) # 
// (\imem~2_combout  & (\regs[7][12]~q )) ) ) ) # ( \regs[4][12]~q  & ( !\imem~1_combout  & ( (!\imem~2_combout ) # (\regs[6][12]~q ) ) ) ) # ( !\regs[4][12]~q  & ( !\imem~1_combout  & ( (\regs[6][12]~q  & \imem~2_combout ) ) ) )

	.dataa(!\regs[7][12]~q ),
	.datab(!\regs[6][12]~q ),
	.datac(!\imem~2_combout ),
	.datad(!\regs[5][12]~q ),
	.datae(!\regs[4][12]~q ),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~1 .extended_lut = "off";
defparam \Mux51~1 .lut_mask = 64'h0303F3F305F505F5;
defparam \Mux51~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N0
cyclonev_lcell_comb \Mux51~4 (
// Equation(s):
// \Mux51~4_combout  = ( \Mux51~2_combout  & ( \Mux51~1_combout  & ( (!\imem~3_combout  & (((\imem~4_combout )) # (\Mux51~0_combout ))) # (\imem~3_combout  & (((!\imem~4_combout ) # (\Mux51~3_combout )))) ) ) ) # ( !\Mux51~2_combout  & ( \Mux51~1_combout  & 
// ( (!\imem~3_combout  & (\Mux51~0_combout  & (!\imem~4_combout ))) # (\imem~3_combout  & (((!\imem~4_combout ) # (\Mux51~3_combout )))) ) ) ) # ( \Mux51~2_combout  & ( !\Mux51~1_combout  & ( (!\imem~3_combout  & (((\imem~4_combout )) # (\Mux51~0_combout 
// ))) # (\imem~3_combout  & (((\imem~4_combout  & \Mux51~3_combout )))) ) ) ) # ( !\Mux51~2_combout  & ( !\Mux51~1_combout  & ( (!\imem~3_combout  & (\Mux51~0_combout  & (!\imem~4_combout ))) # (\imem~3_combout  & (((\imem~4_combout  & \Mux51~3_combout )))) 
// ) ) )

	.dataa(!\imem~3_combout ),
	.datab(!\Mux51~0_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\Mux51~3_combout ),
	.datae(!\Mux51~2_combout ),
	.dataf(!\Mux51~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~4 .extended_lut = "off";
defparam \Mux51~4 .lut_mask = 64'h20252A2F70757A7F;
defparam \Mux51~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N1
dffeas \regval2_ID[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux51~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[12] .is_wysiwyg = "true";
defparam \regval2_ID[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N32
dffeas \regval2_EX[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[12] .is_wysiwyg = "true";
defparam \regval2_EX[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N44
dffeas \dmem~13 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~13 .is_wysiwyg = "true";
defparam \dmem~13 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[12]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[12]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N45
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|mux3|l1_w12_n0_mux_dataout~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|mux3|l1_w12_n0_mux_dataout~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|mux3|l1_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|mux3|l1_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|mux3|l1_w12_n0_mux_dataout~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \dmem_rtl_0|auto_generated|mux3|l1_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[41]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[41]~feeder_combout  = ( regval2_EX[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[41]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[41]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[41]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[41]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N31
dffeas \dmem_rtl_0_bypass[41] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N12
cyclonev_lcell_comb \regval_MEM~12 (
// Equation(s):
// \regval_MEM~12_combout  = ( \dmem_rtl_0|auto_generated|mux3|l1_w12_n0_mux_dataout~0_combout  & ( dmem_rtl_0_bypass[41] & ( ((!\regval_MEM[10]~5_combout  & (aluout_EX[12])) # (\regval_MEM[10]~5_combout  & ((\dmem~13_q )))) # (\regval_MEM[10]~4_combout ) ) 
// ) ) # ( !\dmem_rtl_0|auto_generated|mux3|l1_w12_n0_mux_dataout~0_combout  & ( dmem_rtl_0_bypass[41] & ( (!\regval_MEM[10]~5_combout  & (((\regval_MEM[10]~4_combout )) # (aluout_EX[12]))) # (\regval_MEM[10]~5_combout  & (((!\regval_MEM[10]~4_combout  & 
// \dmem~13_q )))) ) ) ) # ( \dmem_rtl_0|auto_generated|mux3|l1_w12_n0_mux_dataout~0_combout  & ( !dmem_rtl_0_bypass[41] & ( (!\regval_MEM[10]~5_combout  & (aluout_EX[12] & (!\regval_MEM[10]~4_combout ))) # (\regval_MEM[10]~5_combout  & (((\dmem~13_q ) # 
// (\regval_MEM[10]~4_combout )))) ) ) ) # ( !\dmem_rtl_0|auto_generated|mux3|l1_w12_n0_mux_dataout~0_combout  & ( !dmem_rtl_0_bypass[41] & ( (!\regval_MEM[10]~4_combout  & ((!\regval_MEM[10]~5_combout  & (aluout_EX[12])) # (\regval_MEM[10]~5_combout  & 
// ((\dmem~13_q ))))) ) ) )

	.dataa(!aluout_EX[12]),
	.datab(!\regval_MEM[10]~5_combout ),
	.datac(!\regval_MEM[10]~4_combout ),
	.datad(!\dmem~13_q ),
	.datae(!\dmem_rtl_0|auto_generated|mux3|l1_w12_n0_mux_dataout~0_combout ),
	.dataf(!dmem_rtl_0_bypass[41]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~12 .extended_lut = "off";
defparam \regval_MEM~12 .lut_mask = 64'h407043734C7C4F7F;
defparam \regval_MEM~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N12
cyclonev_lcell_comb \aluout_EX_r[23]~93 (
// Equation(s):
// \aluout_EX_r[23]~93_combout  = ( !op2_ID[2] & ( !op2_ID[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!op2_ID[2]),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~93 .extended_lut = "off";
defparam \aluout_EX_r[23]~93 .lut_mask = 64'hFFFF000000000000;
defparam \aluout_EX_r[23]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N54
cyclonev_lcell_comb \regs[2][27]~feeder (
// Equation(s):
// \regs[2][27]~feeder_combout  = ( regval_MEM[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][27]~feeder .extended_lut = "off";
defparam \regs[2][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N55
dffeas \regs[2][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][27] .is_wysiwyg = "true";
defparam \regs[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N2
dffeas \regs[14][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][27] .is_wysiwyg = "true";
defparam \regs[14][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N27
cyclonev_lcell_comb \regs[6][27]~feeder (
// Equation(s):
// \regs[6][27]~feeder_combout  = ( regval_MEM[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][27]~feeder .extended_lut = "off";
defparam \regs[6][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N28
dffeas \regs[6][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][27] .is_wysiwyg = "true";
defparam \regs[6][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N55
dffeas \regs[10][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][27] .is_wysiwyg = "true";
defparam \regs[10][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N54
cyclonev_lcell_comb \Mux36~2 (
// Equation(s):
// \Mux36~2_combout  = ( \regs[10][27]~q  & ( \imem~4_combout  & ( (!\imem~3_combout ) # (\regs[14][27]~q ) ) ) ) # ( !\regs[10][27]~q  & ( \imem~4_combout  & ( (\imem~3_combout  & \regs[14][27]~q ) ) ) ) # ( \regs[10][27]~q  & ( !\imem~4_combout  & ( 
// (!\imem~3_combout  & (\regs[2][27]~q )) # (\imem~3_combout  & ((\regs[6][27]~q ))) ) ) ) # ( !\regs[10][27]~q  & ( !\imem~4_combout  & ( (!\imem~3_combout  & (\regs[2][27]~q )) # (\imem~3_combout  & ((\regs[6][27]~q ))) ) ) )

	.dataa(!\imem~3_combout ),
	.datab(!\regs[2][27]~q ),
	.datac(!\regs[14][27]~q ),
	.datad(!\regs[6][27]~q ),
	.datae(!\regs[10][27]~q ),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~2 .extended_lut = "off";
defparam \Mux36~2 .lut_mask = 64'h227722770505AFAF;
defparam \Mux36~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N32
dffeas \regs[4][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][27] .is_wysiwyg = "true";
defparam \regs[4][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N33
cyclonev_lcell_comb \regs[12][27]~feeder (
// Equation(s):
// \regs[12][27]~feeder_combout  = ( regval_MEM[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][27]~feeder .extended_lut = "off";
defparam \regs[12][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N34
dffeas \regs[12][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][27] .is_wysiwyg = "true";
defparam \regs[12][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N33
cyclonev_lcell_comb \regs[8][27]~feeder (
// Equation(s):
// \regs[8][27]~feeder_combout  = ( regval_MEM[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][27]~feeder .extended_lut = "off";
defparam \regs[8][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N34
dffeas \regs[8][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][27] .is_wysiwyg = "true";
defparam \regs[8][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N56
dffeas \regs[0][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][27] .is_wysiwyg = "true";
defparam \regs[0][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N54
cyclonev_lcell_comb \Mux36~0 (
// Equation(s):
// \Mux36~0_combout  = ( \regs[0][27]~q  & ( \imem~3_combout  & ( (!\imem~4_combout  & (\regs[4][27]~q )) # (\imem~4_combout  & ((\regs[12][27]~q ))) ) ) ) # ( !\regs[0][27]~q  & ( \imem~3_combout  & ( (!\imem~4_combout  & (\regs[4][27]~q )) # 
// (\imem~4_combout  & ((\regs[12][27]~q ))) ) ) ) # ( \regs[0][27]~q  & ( !\imem~3_combout  & ( (!\imem~4_combout ) # (\regs[8][27]~q ) ) ) ) # ( !\regs[0][27]~q  & ( !\imem~3_combout  & ( (\imem~4_combout  & \regs[8][27]~q ) ) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\regs[4][27]~q ),
	.datac(!\regs[12][27]~q ),
	.datad(!\regs[8][27]~q ),
	.datae(!\regs[0][27]~q ),
	.dataf(!\imem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~0 .extended_lut = "off";
defparam \Mux36~0 .lut_mask = 64'h0055AAFF27272727;
defparam \Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N36
cyclonev_lcell_comb \regs[13][27]~feeder (
// Equation(s):
// \regs[13][27]~feeder_combout  = ( regval_MEM[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][27]~feeder .extended_lut = "off";
defparam \regs[13][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N37
dffeas \regs[13][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][27] .is_wysiwyg = "true";
defparam \regs[13][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N50
dffeas \regs[5][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][27] .is_wysiwyg = "true";
defparam \regs[5][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N44
dffeas \regs[1][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][27] .is_wysiwyg = "true";
defparam \regs[1][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N30
cyclonev_lcell_comb \regs[9][27]~feeder (
// Equation(s):
// \regs[9][27]~feeder_combout  = ( regval_MEM[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][27]~feeder .extended_lut = "off";
defparam \regs[9][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N31
dffeas \regs[9][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][27] .is_wysiwyg = "true";
defparam \regs[9][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N42
cyclonev_lcell_comb \Mux36~1 (
// Equation(s):
// \Mux36~1_combout  = ( \regs[1][27]~q  & ( \regs[9][27]~q  & ( (!\imem~3_combout ) # ((!\imem~4_combout  & ((\regs[5][27]~q ))) # (\imem~4_combout  & (\regs[13][27]~q ))) ) ) ) # ( !\regs[1][27]~q  & ( \regs[9][27]~q  & ( (!\imem~3_combout  & 
// (((\imem~4_combout )))) # (\imem~3_combout  & ((!\imem~4_combout  & ((\regs[5][27]~q ))) # (\imem~4_combout  & (\regs[13][27]~q )))) ) ) ) # ( \regs[1][27]~q  & ( !\regs[9][27]~q  & ( (!\imem~3_combout  & (((!\imem~4_combout )))) # (\imem~3_combout  & 
// ((!\imem~4_combout  & ((\regs[5][27]~q ))) # (\imem~4_combout  & (\regs[13][27]~q )))) ) ) ) # ( !\regs[1][27]~q  & ( !\regs[9][27]~q  & ( (\imem~3_combout  & ((!\imem~4_combout  & ((\regs[5][27]~q ))) # (\imem~4_combout  & (\regs[13][27]~q )))) ) ) )

	.dataa(!\regs[13][27]~q ),
	.datab(!\imem~3_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\regs[5][27]~q ),
	.datae(!\regs[1][27]~q ),
	.dataf(!\regs[9][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~1 .extended_lut = "off";
defparam \Mux36~1 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N56
dffeas \regs[15][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][27] .is_wysiwyg = "true";
defparam \regs[15][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N30
cyclonev_lcell_comb \regs[3][27]~feeder (
// Equation(s):
// \regs[3][27]~feeder_combout  = ( regval_MEM[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][27]~feeder .extended_lut = "off";
defparam \regs[3][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N31
dffeas \regs[3][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][27] .is_wysiwyg = "true";
defparam \regs[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N19
dffeas \regs[11][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][27] .is_wysiwyg = "true";
defparam \regs[11][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N18
cyclonev_lcell_comb \Mux36~3 (
// Equation(s):
// \Mux36~3_combout  = ( \regs[11][27]~q  & ( \imem~3_combout  & ( (!\imem~4_combout  & ((\regs[7][27]~q ))) # (\imem~4_combout  & (\regs[15][27]~q )) ) ) ) # ( !\regs[11][27]~q  & ( \imem~3_combout  & ( (!\imem~4_combout  & ((\regs[7][27]~q ))) # 
// (\imem~4_combout  & (\regs[15][27]~q )) ) ) ) # ( \regs[11][27]~q  & ( !\imem~3_combout  & ( (\imem~4_combout ) # (\regs[3][27]~q ) ) ) ) # ( !\regs[11][27]~q  & ( !\imem~3_combout  & ( (\regs[3][27]~q  & !\imem~4_combout ) ) ) )

	.dataa(!\regs[15][27]~q ),
	.datab(!\regs[7][27]~q ),
	.datac(!\regs[3][27]~q ),
	.datad(!\imem~4_combout ),
	.datae(!\regs[11][27]~q ),
	.dataf(!\imem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~3 .extended_lut = "off";
defparam \Mux36~3 .lut_mask = 64'h0F000FFF33553355;
defparam \Mux36~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N48
cyclonev_lcell_comb \Mux36~4 (
// Equation(s):
// \Mux36~4_combout  = ( \imem~2_combout  & ( \Mux36~3_combout  & ( (\imem~1_combout ) # (\Mux36~2_combout ) ) ) ) # ( !\imem~2_combout  & ( \Mux36~3_combout  & ( (!\imem~1_combout  & (\Mux36~0_combout )) # (\imem~1_combout  & ((\Mux36~1_combout ))) ) ) ) # 
// ( \imem~2_combout  & ( !\Mux36~3_combout  & ( (\Mux36~2_combout  & !\imem~1_combout ) ) ) ) # ( !\imem~2_combout  & ( !\Mux36~3_combout  & ( (!\imem~1_combout  & (\Mux36~0_combout )) # (\imem~1_combout  & ((\Mux36~1_combout ))) ) ) )

	.dataa(!\Mux36~2_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\Mux36~0_combout ),
	.datad(!\Mux36~1_combout ),
	.datae(!\imem~2_combout ),
	.dataf(!\Mux36~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~4 .extended_lut = "off";
defparam \Mux36~4 .lut_mask = 64'h0C3F44440C3F7777;
defparam \Mux36~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N49
dffeas \regval2_ID[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux36~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[27] .is_wysiwyg = "true";
defparam \regval2_ID[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N41
dffeas \regval2_EX[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[27] .is_wysiwyg = "true";
defparam \regval2_EX[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N23
dffeas \dmem~28 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~28 .is_wysiwyg = "true";
defparam \dmem~28 .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[27]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X11_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[27]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N12
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|mux3|l1_w27_n0_mux_dataout~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|mux3|l1_w27_n0_mux_dataout~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|mux3|l1_w27_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|mux3|l1_w27_n0_mux_dataout~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|mux3|l1_w27_n0_mux_dataout~0 .lut_mask = 64'h0303F3F30303F3F3;
defparam \dmem_rtl_0|auto_generated|mux3|l1_w27_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[56]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[56]~feeder_combout  = ( regval2_EX[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[56]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N55
dffeas \dmem_rtl_0_bypass[56] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[56]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N48
cyclonev_lcell_comb \regval_MEM~27 (
// Equation(s):
// \regval_MEM~27_combout  = ( \dmem_rtl_0|auto_generated|mux3|l1_w27_n0_mux_dataout~0_combout  & ( dmem_rtl_0_bypass[56] & ( ((!\regval_MEM[10]~5_combout  & ((aluout_EX[27]))) # (\regval_MEM[10]~5_combout  & (\dmem~28_q ))) # (\regval_MEM[10]~4_combout ) ) 
// ) ) # ( !\dmem_rtl_0|auto_generated|mux3|l1_w27_n0_mux_dataout~0_combout  & ( dmem_rtl_0_bypass[56] & ( (!\regval_MEM[10]~5_combout  & (((aluout_EX[27])) # (\regval_MEM[10]~4_combout ))) # (\regval_MEM[10]~5_combout  & (!\regval_MEM[10]~4_combout  & 
// (\dmem~28_q ))) ) ) ) # ( \dmem_rtl_0|auto_generated|mux3|l1_w27_n0_mux_dataout~0_combout  & ( !dmem_rtl_0_bypass[56] & ( (!\regval_MEM[10]~5_combout  & (!\regval_MEM[10]~4_combout  & ((aluout_EX[27])))) # (\regval_MEM[10]~5_combout  & (((\dmem~28_q )) # 
// (\regval_MEM[10]~4_combout ))) ) ) ) # ( !\dmem_rtl_0|auto_generated|mux3|l1_w27_n0_mux_dataout~0_combout  & ( !dmem_rtl_0_bypass[56] & ( (!\regval_MEM[10]~4_combout  & ((!\regval_MEM[10]~5_combout  & ((aluout_EX[27]))) # (\regval_MEM[10]~5_combout  & 
// (\dmem~28_q )))) ) ) )

	.dataa(!\regval_MEM[10]~5_combout ),
	.datab(!\regval_MEM[10]~4_combout ),
	.datac(!\dmem~28_q ),
	.datad(!aluout_EX[27]),
	.datae(!\dmem_rtl_0|auto_generated|mux3|l1_w27_n0_mux_dataout~0_combout ),
	.dataf(!dmem_rtl_0_bypass[56]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~27 .extended_lut = "off";
defparam \regval_MEM~27 .lut_mask = 64'h048C159D26AE37BF;
defparam \regval_MEM~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N49
dffeas \regval_MEM[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~27_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[27] .is_wysiwyg = "true";
defparam \regval_MEM[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N36
cyclonev_lcell_comb \regs[7][27]~feeder (
// Equation(s):
// \regs[7][27]~feeder_combout  = ( regval_MEM[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][27]~feeder .extended_lut = "off";
defparam \regs[7][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N37
dffeas \regs[7][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][27] .is_wysiwyg = "true";
defparam \regs[7][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N54
cyclonev_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = ( \regs[15][27]~q  & ( \regs[3][27]~q  & ( (!\imem~14_combout  & (((!\imem~13_combout )) # (\regs[7][27]~q ))) # (\imem~14_combout  & (((\regs[11][27]~q ) # (\imem~13_combout )))) ) ) ) # ( !\regs[15][27]~q  & ( \regs[3][27]~q  & ( 
// (!\imem~14_combout  & (((!\imem~13_combout )) # (\regs[7][27]~q ))) # (\imem~14_combout  & (((!\imem~13_combout  & \regs[11][27]~q )))) ) ) ) # ( \regs[15][27]~q  & ( !\regs[3][27]~q  & ( (!\imem~14_combout  & (\regs[7][27]~q  & (\imem~13_combout ))) # 
// (\imem~14_combout  & (((\regs[11][27]~q ) # (\imem~13_combout )))) ) ) ) # ( !\regs[15][27]~q  & ( !\regs[3][27]~q  & ( (!\imem~14_combout  & (\regs[7][27]~q  & (\imem~13_combout ))) # (\imem~14_combout  & (((!\imem~13_combout  & \regs[11][27]~q )))) ) ) 
// )

	.dataa(!\imem~14_combout ),
	.datab(!\regs[7][27]~q ),
	.datac(!\imem~13_combout ),
	.datad(!\regs[11][27]~q ),
	.datae(!\regs[15][27]~q ),
	.dataf(!\regs[3][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~3 .extended_lut = "off";
defparam \Mux4~3 .lut_mask = 64'h02520757A2F2A7F7;
defparam \Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N0
cyclonev_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = ( \regs[14][27]~q  & ( \imem~13_combout  & ( (\imem~14_combout ) # (\regs[6][27]~q ) ) ) ) # ( !\regs[14][27]~q  & ( \imem~13_combout  & ( (\regs[6][27]~q  & !\imem~14_combout ) ) ) ) # ( \regs[14][27]~q  & ( !\imem~13_combout  & ( 
// (!\imem~14_combout  & (\regs[2][27]~q )) # (\imem~14_combout  & ((\regs[10][27]~q ))) ) ) ) # ( !\regs[14][27]~q  & ( !\imem~13_combout  & ( (!\imem~14_combout  & (\regs[2][27]~q )) # (\imem~14_combout  & ((\regs[10][27]~q ))) ) ) )

	.dataa(!\regs[2][27]~q ),
	.datab(!\regs[6][27]~q ),
	.datac(!\imem~14_combout ),
	.datad(!\regs[10][27]~q ),
	.datae(!\regs[14][27]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~2 .extended_lut = "off";
defparam \Mux4~2 .lut_mask = 64'h505F505F30303F3F;
defparam \Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N30
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( \regs[4][27]~q  & ( \imem~14_combout  & ( (!\imem~13_combout  & ((\regs[8][27]~q ))) # (\imem~13_combout  & (\regs[12][27]~q )) ) ) ) # ( !\regs[4][27]~q  & ( \imem~14_combout  & ( (!\imem~13_combout  & ((\regs[8][27]~q ))) # 
// (\imem~13_combout  & (\regs[12][27]~q )) ) ) ) # ( \regs[4][27]~q  & ( !\imem~14_combout  & ( (\imem~13_combout ) # (\regs[0][27]~q ) ) ) ) # ( !\regs[4][27]~q  & ( !\imem~14_combout  & ( (\regs[0][27]~q  & !\imem~13_combout ) ) ) )

	.dataa(!\regs[0][27]~q ),
	.datab(!\imem~13_combout ),
	.datac(!\regs[12][27]~q ),
	.datad(!\regs[8][27]~q ),
	.datae(!\regs[4][27]~q ),
	.dataf(!\imem~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h4444777703CF03CF;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N48
cyclonev_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = ( \regs[5][27]~q  & ( \regs[13][27]~q  & ( ((!\imem~14_combout  & ((\regs[1][27]~q ))) # (\imem~14_combout  & (\regs[9][27]~q ))) # (\imem~13_combout ) ) ) ) # ( !\regs[5][27]~q  & ( \regs[13][27]~q  & ( (!\imem~13_combout  & 
// ((!\imem~14_combout  & ((\regs[1][27]~q ))) # (\imem~14_combout  & (\regs[9][27]~q )))) # (\imem~13_combout  & (((\imem~14_combout )))) ) ) ) # ( \regs[5][27]~q  & ( !\regs[13][27]~q  & ( (!\imem~13_combout  & ((!\imem~14_combout  & ((\regs[1][27]~q ))) # 
// (\imem~14_combout  & (\regs[9][27]~q )))) # (\imem~13_combout  & (((!\imem~14_combout )))) ) ) ) # ( !\regs[5][27]~q  & ( !\regs[13][27]~q  & ( (!\imem~13_combout  & ((!\imem~14_combout  & ((\regs[1][27]~q ))) # (\imem~14_combout  & (\regs[9][27]~q )))) ) 
// ) )

	.dataa(!\regs[9][27]~q ),
	.datab(!\imem~13_combout ),
	.datac(!\imem~14_combout ),
	.datad(!\regs[1][27]~q ),
	.datae(!\regs[5][27]~q ),
	.dataf(!\regs[13][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~1 .extended_lut = "off";
defparam \Mux4~1 .lut_mask = 64'h04C434F407C737F7;
defparam \Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N36
cyclonev_lcell_comb \Mux4~4 (
// Equation(s):
// \Mux4~4_combout  = ( \imem~15_combout  & ( \Mux4~1_combout  & ( (!\imem~16_combout ) # (\Mux4~3_combout ) ) ) ) # ( !\imem~15_combout  & ( \Mux4~1_combout  & ( (!\imem~16_combout  & ((\Mux4~0_combout ))) # (\imem~16_combout  & (\Mux4~2_combout )) ) ) ) # 
// ( \imem~15_combout  & ( !\Mux4~1_combout  & ( (\Mux4~3_combout  & \imem~16_combout ) ) ) ) # ( !\imem~15_combout  & ( !\Mux4~1_combout  & ( (!\imem~16_combout  & ((\Mux4~0_combout ))) # (\imem~16_combout  & (\Mux4~2_combout )) ) ) )

	.dataa(!\Mux4~3_combout ),
	.datab(!\imem~16_combout ),
	.datac(!\Mux4~2_combout ),
	.datad(!\Mux4~0_combout ),
	.datae(!\imem~15_combout ),
	.dataf(!\Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~4 .extended_lut = "off";
defparam \Mux4~4 .lut_mask = 64'h03CF111103CFDDDD;
defparam \Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N37
dffeas \regval1_ID[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux4~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[27] .is_wysiwyg = "true";
defparam \regval1_ID[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N18
cyclonev_lcell_comb \aluout_EX_r[27]~95 (
// Equation(s):
// \aluout_EX_r[27]~95_combout  = ( \op2_ID[3]~DUPLICATE_q  & ( regval2_ID[27] & ( (op2_ID[2] & (!op2_ID[0] & !regval1_ID[27])) ) ) ) # ( !\op2_ID[3]~DUPLICATE_q  & ( regval2_ID[27] & ( ((op2_ID[2] & regval1_ID[27])) # (op2_ID[0]) ) ) ) # ( 
// \op2_ID[3]~DUPLICATE_q  & ( !regval2_ID[27] & ( (!op2_ID[0] & (op2_ID[2])) # (op2_ID[0] & ((!regval1_ID[27]))) ) ) ) # ( !\op2_ID[3]~DUPLICATE_q  & ( !regval2_ID[27] & ( (op2_ID[0] & regval1_ID[27]) ) ) )

	.dataa(!op2_ID[2]),
	.datab(!op2_ID[0]),
	.datac(!regval1_ID[27]),
	.datad(gnd),
	.datae(!\op2_ID[3]~DUPLICATE_q ),
	.dataf(!regval2_ID[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~95 .extended_lut = "off";
defparam \aluout_EX_r[27]~95 .lut_mask = 64'h0303747437374040;
defparam \aluout_EX_r[27]~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N42
cyclonev_lcell_comb \aluout_EX[23]~1 (
// Equation(s):
// \aluout_EX[23]~1_combout  = (op2_ID[1] & !op2_ID[4])

	.dataa(!op2_ID[1]),
	.datab(!op2_ID[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[23]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[23]~1 .extended_lut = "off";
defparam \aluout_EX[23]~1 .lut_mask = 64'h4444444444444444;
defparam \aluout_EX[23]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N47
dffeas \op2_ID[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~9_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[3] .is_wysiwyg = "true";
defparam \op2_ID[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N45
cyclonev_lcell_comb \aluout_EX[23]~2 (
// Equation(s):
// \aluout_EX[23]~2_combout  = (!op2_ID[4] & ((!op2_ID[1]) # (op2_ID[3])))

	.dataa(!op2_ID[1]),
	.datab(!op2_ID[4]),
	.datac(!op2_ID[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[23]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[23]~2 .extended_lut = "off";
defparam \aluout_EX[23]~2 .lut_mask = 64'h8C8C8C8C8C8C8C8C;
defparam \aluout_EX[23]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N39
cyclonev_lcell_comb \aluout_EX_r[23]~94 (
// Equation(s):
// \aluout_EX_r[23]~94_combout  = ( \Equal10~0_combout  & ( \aluout_EX[23]~2_combout  & ( !\aluout_EX[23]~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_EX[23]~1_combout ),
	.datad(gnd),
	.datae(!\Equal10~0_combout ),
	.dataf(!\aluout_EX[23]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~94 .extended_lut = "off";
defparam \aluout_EX_r[23]~94 .lut_mask = 64'h000000000000F0F0;
defparam \aluout_EX_r[23]~94 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N42
cyclonev_lcell_comb \Equal11~0 (
// Equation(s):
// \Equal11~0_combout  = !regval1_ID[27] $ (!regval2_ID[27])

	.dataa(!regval1_ID[27]),
	.datab(gnd),
	.datac(!regval2_ID[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal11~0 .extended_lut = "off";
defparam \Equal11~0 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N36
cyclonev_lcell_comb \aluout_EX_r[22]~92 (
// Equation(s):
// \aluout_EX_r[22]~92_combout  = ( \Equal10~0_combout  & ( !\aluout_EX[23]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Equal10~0_combout ),
	.dataf(!\aluout_EX[23]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~92 .extended_lut = "off";
defparam \aluout_EX_r[22]~92 .lut_mask = 64'h0000FFFF00000000;
defparam \aluout_EX_r[22]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N48
cyclonev_lcell_comb \aluout_EX_r[1]~177 (
// Equation(s):
// \aluout_EX_r[1]~177_combout  = ( \op2_ID[5]~DUPLICATE_q  & ( (\Equal10~0_combout  & (!op2_ID[7] & !op2_ID[6])) ) )

	.dataa(gnd),
	.datab(!\Equal10~0_combout ),
	.datac(!op2_ID[7]),
	.datad(!op2_ID[6]),
	.datae(gnd),
	.dataf(!\op2_ID[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[1]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[1]~177 .extended_lut = "off";
defparam \aluout_EX_r[1]~177 .lut_mask = 64'h0000000030003000;
defparam \aluout_EX_r[1]~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N3
cyclonev_lcell_comb \Add1~121 (
// Equation(s):
// \Add1~121_sumout  = SUM(( regval1_ID[1] ) + ( regval2_ID[1] ) + ( \Add1~126  ))
// \Add1~122  = CARRY(( regval1_ID[1] ) + ( regval2_ID[1] ) + ( \Add1~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~121_sumout ),
	.cout(\Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \Add1~121 .extended_lut = "off";
defparam \Add1~121 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N3
cyclonev_lcell_comb \Add2~121 (
// Equation(s):
// \Add2~121_sumout  = SUM(( !regval1_ID[1] $ (regval2_ID[1]) ) + ( \Add2~127  ) + ( \Add2~126  ))
// \Add2~122  = CARRY(( !regval1_ID[1] $ (regval2_ID[1]) ) + ( \Add2~127  ) + ( \Add2~126  ))
// \Add2~123  = SHARE((regval1_ID[1] & !regval2_ID[1]))

	.dataa(gnd),
	.datab(!regval1_ID[1]),
	.datac(!regval2_ID[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~126 ),
	.sharein(\Add2~127 ),
	.combout(),
	.sumout(\Add2~121_sumout ),
	.cout(\Add2~122 ),
	.shareout(\Add2~123 ));
// synopsys translate_off
defparam \Add2~121 .extended_lut = "off";
defparam \Add2~121 .lut_mask = 64'h000030300000C3C3;
defparam \Add2~121 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N42
cyclonev_lcell_comb \Selector30~6 (
// Equation(s):
// \Selector30~6_combout  = ( !op2_ID[2] & ( (!op2_ID[0] & ((!\op2_ID[3]~DUPLICATE_q  & (((\Add1~121_sumout )))) # (\op2_ID[3]~DUPLICATE_q  & (\Add2~121_sumout )))) ) ) # ( op2_ID[2] & ( !\op2_ID[3]~DUPLICATE_q  $ (((!op2_ID[0] & ((!regval2_ID[1]) # 
// ((!regval1_ID[1])))) # (op2_ID[0] & (!regval2_ID[1] & (!regval1_ID[1]))))) ) )

	.dataa(!\op2_ID[3]~DUPLICATE_q ),
	.datab(!op2_ID[0]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[1]),
	.datae(!op2_ID[2]),
	.dataf(!\Add1~121_sumout ),
	.datag(!\Add2~121_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~6 .extended_lut = "on";
defparam \Selector30~6 .lut_mask = 64'h0404566A8C8C566A;
defparam \Selector30~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N6
cyclonev_lcell_comb \Selector30~2 (
// Equation(s):
// \Selector30~2_combout  = ( !op2_ID[1] & ( ((!op2_ID[4] & (\Selector30~6_combout ))) ) ) # ( op2_ID[1] & ( (!op2_ID[4] & (\Selector16~4_combout  & (!\op2_ID[3]~DUPLICATE_q  $ (!regval1_ID[1] $ (regval2_ID[1]))))) ) )

	.dataa(!\op2_ID[3]~DUPLICATE_q ),
	.datab(!op2_ID[4]),
	.datac(!\Selector16~4_combout ),
	.datad(!regval1_ID[1]),
	.datae(!op2_ID[1]),
	.dataf(!regval2_ID[1]),
	.datag(!\Selector30~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~2 .extended_lut = "on";
defparam \Selector30~2 .lut_mask = 64'h0C0C04080C0C0804;
defparam \Selector30~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N18
cyclonev_lcell_comb \ShiftLeft0~38 (
// Equation(s):
// \ShiftLeft0~38_combout  = ( !regval2_ID[3] & ( (\ShiftLeft0~11_combout  & !regval2_ID[2]) ) )

	.dataa(!\ShiftLeft0~11_combout ),
	.datab(!regval2_ID[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~38 .extended_lut = "off";
defparam \ShiftLeft0~38 .lut_mask = 64'h4444444400000000;
defparam \ShiftLeft0~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N25
dffeas \regs[0][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[5]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][5] .is_wysiwyg = "true";
defparam \regs[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N25
dffeas \regs[4][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[5]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][5] .is_wysiwyg = "true";
defparam \regs[4][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N30
cyclonev_lcell_comb \regs[12][5]~feeder (
// Equation(s):
// \regs[12][5]~feeder_combout  = ( \regval_MEM[5]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][5]~feeder .extended_lut = "off";
defparam \regs[12][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N31
dffeas \regs[12][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][5] .is_wysiwyg = "true";
defparam \regs[12][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N24
cyclonev_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = ( \regs[4][5]~q  & ( \regs[12][5]~q  & ( ((!\imem~14_combout  & ((\regs[0][5]~q ))) # (\imem~14_combout  & (\regs[8][5]~q ))) # (\imem~13_combout ) ) ) ) # ( !\regs[4][5]~q  & ( \regs[12][5]~q  & ( (!\imem~13_combout  & 
// ((!\imem~14_combout  & ((\regs[0][5]~q ))) # (\imem~14_combout  & (\regs[8][5]~q )))) # (\imem~13_combout  & (((\imem~14_combout )))) ) ) ) # ( \regs[4][5]~q  & ( !\regs[12][5]~q  & ( (!\imem~13_combout  & ((!\imem~14_combout  & ((\regs[0][5]~q ))) # 
// (\imem~14_combout  & (\regs[8][5]~q )))) # (\imem~13_combout  & (((!\imem~14_combout )))) ) ) ) # ( !\regs[4][5]~q  & ( !\regs[12][5]~q  & ( (!\imem~13_combout  & ((!\imem~14_combout  & ((\regs[0][5]~q ))) # (\imem~14_combout  & (\regs[8][5]~q )))) ) ) )

	.dataa(!\regs[8][5]~q ),
	.datab(!\imem~13_combout ),
	.datac(!\imem~14_combout ),
	.datad(!\regs[0][5]~q ),
	.datae(!\regs[4][5]~q ),
	.dataf(!\regs[12][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~0 .extended_lut = "off";
defparam \Mux26~0 .lut_mask = 64'h04C434F407C737F7;
defparam \Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N7
dffeas \regval_MEM[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[5] .is_wysiwyg = "true";
defparam \regval_MEM[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N58
dffeas \regs[3][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][5] .is_wysiwyg = "true";
defparam \regs[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N8
dffeas \regs[11][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[5]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][5] .is_wysiwyg = "true";
defparam \regs[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N23
dffeas \regs[7][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][5] .is_wysiwyg = "true";
defparam \regs[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N14
dffeas \regs[15][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[5]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][5] .is_wysiwyg = "true";
defparam \regs[15][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N12
cyclonev_lcell_comb \Mux26~3 (
// Equation(s):
// \Mux26~3_combout  = ( \regs[15][5]~q  & ( \imem~13_combout  & ( (\regs[7][5]~q ) # (\imem~14_combout ) ) ) ) # ( !\regs[15][5]~q  & ( \imem~13_combout  & ( (!\imem~14_combout  & \regs[7][5]~q ) ) ) ) # ( \regs[15][5]~q  & ( !\imem~13_combout  & ( 
// (!\imem~14_combout  & (\regs[3][5]~q )) # (\imem~14_combout  & ((\regs[11][5]~q ))) ) ) ) # ( !\regs[15][5]~q  & ( !\imem~13_combout  & ( (!\imem~14_combout  & (\regs[3][5]~q )) # (\imem~14_combout  & ((\regs[11][5]~q ))) ) ) )

	.dataa(!\regs[3][5]~q ),
	.datab(!\regs[11][5]~q ),
	.datac(!\imem~14_combout ),
	.datad(!\regs[7][5]~q ),
	.datae(!\regs[15][5]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~3 .extended_lut = "off";
defparam \Mux26~3 .lut_mask = 64'h5353535300F00FFF;
defparam \Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N40
dffeas \regs[13][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[5]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][5] .is_wysiwyg = "true";
defparam \regs[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N20
dffeas \regs[1][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[5]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][5] .is_wysiwyg = "true";
defparam \regs[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N26
dffeas \regs[5][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[5]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][5] .is_wysiwyg = "true";
defparam \regs[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N31
dffeas \regs[9][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[5]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][5] .is_wysiwyg = "true";
defparam \regs[9][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N24
cyclonev_lcell_comb \Mux26~1 (
// Equation(s):
// \Mux26~1_combout  = ( \regs[5][5]~q  & ( \regs[9][5]~q  & ( (!\imem~13_combout  & (((\imem~14_combout ) # (\regs[1][5]~q )))) # (\imem~13_combout  & (((!\imem~14_combout )) # (\regs[13][5]~q ))) ) ) ) # ( !\regs[5][5]~q  & ( \regs[9][5]~q  & ( 
// (!\imem~13_combout  & (((\imem~14_combout ) # (\regs[1][5]~q )))) # (\imem~13_combout  & (\regs[13][5]~q  & ((\imem~14_combout )))) ) ) ) # ( \regs[5][5]~q  & ( !\regs[9][5]~q  & ( (!\imem~13_combout  & (((\regs[1][5]~q  & !\imem~14_combout )))) # 
// (\imem~13_combout  & (((!\imem~14_combout )) # (\regs[13][5]~q ))) ) ) ) # ( !\regs[5][5]~q  & ( !\regs[9][5]~q  & ( (!\imem~13_combout  & (((\regs[1][5]~q  & !\imem~14_combout )))) # (\imem~13_combout  & (\regs[13][5]~q  & ((\imem~14_combout )))) ) ) )

	.dataa(!\imem~13_combout ),
	.datab(!\regs[13][5]~q ),
	.datac(!\regs[1][5]~q ),
	.datad(!\imem~14_combout ),
	.datae(!\regs[5][5]~q ),
	.dataf(!\regs[9][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~1 .extended_lut = "off";
defparam \Mux26~1 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N1
dffeas \regs[10][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[5]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][5] .is_wysiwyg = "true";
defparam \regs[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N46
dffeas \regs[2][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][5] .is_wysiwyg = "true";
defparam \regs[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N31
dffeas \regs[14][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[5]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][5] .is_wysiwyg = "true";
defparam \regs[14][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N36
cyclonev_lcell_comb \regs[6][5]~feeder (
// Equation(s):
// \regs[6][5]~feeder_combout  = ( \regval_MEM[5]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][5]~feeder .extended_lut = "off";
defparam \regs[6][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N37
dffeas \regs[6][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][5] .is_wysiwyg = "true";
defparam \regs[6][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N30
cyclonev_lcell_comb \Mux26~2 (
// Equation(s):
// \Mux26~2_combout  = ( \regs[14][5]~q  & ( \regs[6][5]~q  & ( ((!\imem~14_combout  & ((\regs[2][5]~q ))) # (\imem~14_combout  & (\regs[10][5]~q ))) # (\imem~13_combout ) ) ) ) # ( !\regs[14][5]~q  & ( \regs[6][5]~q  & ( (!\imem~13_combout  & 
// ((!\imem~14_combout  & ((\regs[2][5]~q ))) # (\imem~14_combout  & (\regs[10][5]~q )))) # (\imem~13_combout  & (((!\imem~14_combout )))) ) ) ) # ( \regs[14][5]~q  & ( !\regs[6][5]~q  & ( (!\imem~13_combout  & ((!\imem~14_combout  & ((\regs[2][5]~q ))) # 
// (\imem~14_combout  & (\regs[10][5]~q )))) # (\imem~13_combout  & (((\imem~14_combout )))) ) ) ) # ( !\regs[14][5]~q  & ( !\regs[6][5]~q  & ( (!\imem~13_combout  & ((!\imem~14_combout  & ((\regs[2][5]~q ))) # (\imem~14_combout  & (\regs[10][5]~q )))) ) ) )

	.dataa(!\regs[10][5]~q ),
	.datab(!\imem~13_combout ),
	.datac(!\imem~14_combout ),
	.datad(!\regs[2][5]~q ),
	.datae(!\regs[14][5]~q ),
	.dataf(!\regs[6][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~2 .extended_lut = "off";
defparam \Mux26~2 .lut_mask = 64'h04C407C734F437F7;
defparam \Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N51
cyclonev_lcell_comb \Mux26~4 (
// Equation(s):
// \Mux26~4_combout  = ( \Mux26~1_combout  & ( \Mux26~2_combout  & ( (!\imem~15_combout  & (((\imem~16_combout )) # (\Mux26~0_combout ))) # (\imem~15_combout  & (((!\imem~16_combout ) # (\Mux26~3_combout )))) ) ) ) # ( !\Mux26~1_combout  & ( \Mux26~2_combout 
//  & ( (!\imem~15_combout  & (((\imem~16_combout )) # (\Mux26~0_combout ))) # (\imem~15_combout  & (((\Mux26~3_combout  & \imem~16_combout )))) ) ) ) # ( \Mux26~1_combout  & ( !\Mux26~2_combout  & ( (!\imem~15_combout  & (\Mux26~0_combout  & 
// ((!\imem~16_combout )))) # (\imem~15_combout  & (((!\imem~16_combout ) # (\Mux26~3_combout )))) ) ) ) # ( !\Mux26~1_combout  & ( !\Mux26~2_combout  & ( (!\imem~15_combout  & (\Mux26~0_combout  & ((!\imem~16_combout )))) # (\imem~15_combout  & 
// (((\Mux26~3_combout  & \imem~16_combout )))) ) ) )

	.dataa(!\Mux26~0_combout ),
	.datab(!\Mux26~3_combout ),
	.datac(!\imem~15_combout ),
	.datad(!\imem~16_combout ),
	.datae(!\Mux26~1_combout ),
	.dataf(!\Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~4 .extended_lut = "off";
defparam \Mux26~4 .lut_mask = 64'h50035F0350F35FF3;
defparam \Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N52
dffeas \regval1_ID[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux26~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[5] .is_wysiwyg = "true";
defparam \regval1_ID[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N12
cyclonev_lcell_comb \ShiftRight0~38 (
// Equation(s):
// \ShiftRight0~38_combout  = ( regval2_ID[1] & ( regval1_ID[5] & ( (!regval2_ID[0] & ((regval1_ID[7]))) # (regval2_ID[0] & (regval1_ID[8])) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[5] & ( (!regval2_ID[0]) # (regval1_ID[6]) ) ) ) # ( regval2_ID[1] & ( 
// !regval1_ID[5] & ( (!regval2_ID[0] & ((regval1_ID[7]))) # (regval2_ID[0] & (regval1_ID[8])) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[5] & ( (regval1_ID[6] & regval2_ID[0]) ) ) )

	.dataa(!regval1_ID[6]),
	.datab(!regval1_ID[8]),
	.datac(!regval2_ID[0]),
	.datad(!regval1_ID[7]),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~38 .extended_lut = "off";
defparam \ShiftRight0~38 .lut_mask = 64'h050503F3F5F503F3;
defparam \ShiftRight0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N42
cyclonev_lcell_comb \ShiftRight0~49 (
// Equation(s):
// \ShiftRight0~49_combout  = ( regval1_ID[1] & ( regval2_ID[1] & ( (!regval2_ID[0] & ((regval1_ID[3]))) # (regval2_ID[0] & (regval1_ID[4])) ) ) ) # ( !regval1_ID[1] & ( regval2_ID[1] & ( (!regval2_ID[0] & ((regval1_ID[3]))) # (regval2_ID[0] & 
// (regval1_ID[4])) ) ) ) # ( regval1_ID[1] & ( !regval2_ID[1] & ( (!regval2_ID[0]) # (regval1_ID[2]) ) ) ) # ( !regval1_ID[1] & ( !regval2_ID[1] & ( (regval2_ID[0] & regval1_ID[2]) ) ) )

	.dataa(!regval1_ID[4]),
	.datab(!regval2_ID[0]),
	.datac(!regval1_ID[3]),
	.datad(!regval1_ID[2]),
	.datae(!regval1_ID[1]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~49 .extended_lut = "off";
defparam \ShiftRight0~49 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \ShiftRight0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N16
dffeas \regs[6][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][15] .is_wysiwyg = "true";
defparam \regs[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N40
dffeas \regs[2][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][15] .is_wysiwyg = "true";
defparam \regs[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N8
dffeas \regs[14][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][15] .is_wysiwyg = "true";
defparam \regs[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N31
dffeas \regs[10][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][15] .is_wysiwyg = "true";
defparam \regs[10][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N6
cyclonev_lcell_comb \Mux16~2 (
// Equation(s):
// \Mux16~2_combout  = ( \regs[14][15]~q  & ( \regs[10][15]~q  & ( ((!\imem~13_combout  & ((\regs[2][15]~q ))) # (\imem~13_combout  & (\regs[6][15]~q ))) # (\imem~14_combout ) ) ) ) # ( !\regs[14][15]~q  & ( \regs[10][15]~q  & ( (!\imem~14_combout  & 
// ((!\imem~13_combout  & ((\regs[2][15]~q ))) # (\imem~13_combout  & (\regs[6][15]~q )))) # (\imem~14_combout  & (((!\imem~13_combout )))) ) ) ) # ( \regs[14][15]~q  & ( !\regs[10][15]~q  & ( (!\imem~14_combout  & ((!\imem~13_combout  & ((\regs[2][15]~q ))) 
// # (\imem~13_combout  & (\regs[6][15]~q )))) # (\imem~14_combout  & (((\imem~13_combout )))) ) ) ) # ( !\regs[14][15]~q  & ( !\regs[10][15]~q  & ( (!\imem~14_combout  & ((!\imem~13_combout  & ((\regs[2][15]~q ))) # (\imem~13_combout  & (\regs[6][15]~q )))) 
// ) ) )

	.dataa(!\regs[6][15]~q ),
	.datab(!\regs[2][15]~q ),
	.datac(!\imem~14_combout ),
	.datad(!\imem~13_combout ),
	.datae(!\regs[14][15]~q ),
	.dataf(!\regs[10][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~2 .extended_lut = "off";
defparam \Mux16~2 .lut_mask = 64'h3050305F3F503F5F;
defparam \Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N2
dffeas \regs[1][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][15] .is_wysiwyg = "true";
defparam \regs[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N7
dffeas \regs[13][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][15] .is_wysiwyg = "true";
defparam \regs[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N8
dffeas \regs[5][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][15] .is_wysiwyg = "true";
defparam \regs[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N2
dffeas \regs[9][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][15] .is_wysiwyg = "true";
defparam \regs[9][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N6
cyclonev_lcell_comb \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = ( \regs[5][15]~q  & ( \regs[9][15]~q  & ( (!\imem~14_combout  & (((\imem~13_combout )) # (\regs[1][15]~q ))) # (\imem~14_combout  & (((!\imem~13_combout ) # (\regs[13][15]~q )))) ) ) ) # ( !\regs[5][15]~q  & ( \regs[9][15]~q  & ( 
// (!\imem~14_combout  & (\regs[1][15]~q  & (!\imem~13_combout ))) # (\imem~14_combout  & (((!\imem~13_combout ) # (\regs[13][15]~q )))) ) ) ) # ( \regs[5][15]~q  & ( !\regs[9][15]~q  & ( (!\imem~14_combout  & (((\imem~13_combout )) # (\regs[1][15]~q ))) # 
// (\imem~14_combout  & (((\imem~13_combout  & \regs[13][15]~q )))) ) ) ) # ( !\regs[5][15]~q  & ( !\regs[9][15]~q  & ( (!\imem~14_combout  & (\regs[1][15]~q  & (!\imem~13_combout ))) # (\imem~14_combout  & (((\imem~13_combout  & \regs[13][15]~q )))) ) ) )

	.dataa(!\regs[1][15]~q ),
	.datab(!\imem~14_combout ),
	.datac(!\imem~13_combout ),
	.datad(!\regs[13][15]~q ),
	.datae(!\regs[5][15]~q ),
	.dataf(!\regs[9][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~1 .extended_lut = "off";
defparam \Mux16~1 .lut_mask = 64'h40434C4F70737C7F;
defparam \Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N26
dffeas \regs[0][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][15] .is_wysiwyg = "true";
defparam \regs[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N32
dffeas \regs[4][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][15] .is_wysiwyg = "true";
defparam \regs[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N47
dffeas \regs[8][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][15] .is_wysiwyg = "true";
defparam \regs[8][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N30
cyclonev_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = ( \regs[4][15]~q  & ( \regs[8][15]~q  & ( (!\imem~13_combout  & (((\imem~14_combout ) # (\regs[0][15]~q )))) # (\imem~13_combout  & (((!\imem~14_combout )) # (\regs[12][15]~q ))) ) ) ) # ( !\regs[4][15]~q  & ( \regs[8][15]~q  & ( 
// (!\imem~13_combout  & (((\imem~14_combout ) # (\regs[0][15]~q )))) # (\imem~13_combout  & (\regs[12][15]~q  & ((\imem~14_combout )))) ) ) ) # ( \regs[4][15]~q  & ( !\regs[8][15]~q  & ( (!\imem~13_combout  & (((\regs[0][15]~q  & !\imem~14_combout )))) # 
// (\imem~13_combout  & (((!\imem~14_combout )) # (\regs[12][15]~q ))) ) ) ) # ( !\regs[4][15]~q  & ( !\regs[8][15]~q  & ( (!\imem~13_combout  & (((\regs[0][15]~q  & !\imem~14_combout )))) # (\imem~13_combout  & (\regs[12][15]~q  & ((\imem~14_combout )))) ) 
// ) )

	.dataa(!\imem~13_combout ),
	.datab(!\regs[12][15]~q ),
	.datac(!\regs[0][15]~q ),
	.datad(!\imem~14_combout ),
	.datae(!\regs[4][15]~q ),
	.dataf(!\regs[8][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~0 .extended_lut = "off";
defparam \Mux16~0 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N12
cyclonev_lcell_comb \regs[7][15]~feeder (
// Equation(s):
// \regs[7][15]~feeder_combout  = ( regval_MEM[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][15]~feeder .extended_lut = "off";
defparam \regs[7][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N13
dffeas \regs[7][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][15] .is_wysiwyg = "true";
defparam \regs[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N19
dffeas \regs[11][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][15] .is_wysiwyg = "true";
defparam \regs[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N43
dffeas \regs[15][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][15] .is_wysiwyg = "true";
defparam \regs[15][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N13
dffeas \regs[3][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][15] .is_wysiwyg = "true";
defparam \regs[3][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N42
cyclonev_lcell_comb \Mux16~3 (
// Equation(s):
// \Mux16~3_combout  = ( \regs[15][15]~q  & ( \regs[3][15]~q  & ( (!\imem~14_combout  & ((!\imem~13_combout ) # ((\regs[7][15]~q )))) # (\imem~14_combout  & (((\regs[11][15]~q )) # (\imem~13_combout ))) ) ) ) # ( !\regs[15][15]~q  & ( \regs[3][15]~q  & ( 
// (!\imem~14_combout  & ((!\imem~13_combout ) # ((\regs[7][15]~q )))) # (\imem~14_combout  & (!\imem~13_combout  & ((\regs[11][15]~q )))) ) ) ) # ( \regs[15][15]~q  & ( !\regs[3][15]~q  & ( (!\imem~14_combout  & (\imem~13_combout  & (\regs[7][15]~q ))) # 
// (\imem~14_combout  & (((\regs[11][15]~q )) # (\imem~13_combout ))) ) ) ) # ( !\regs[15][15]~q  & ( !\regs[3][15]~q  & ( (!\imem~14_combout  & (\imem~13_combout  & (\regs[7][15]~q ))) # (\imem~14_combout  & (!\imem~13_combout  & ((\regs[11][15]~q )))) ) ) 
// )

	.dataa(!\imem~14_combout ),
	.datab(!\imem~13_combout ),
	.datac(!\regs[7][15]~q ),
	.datad(!\regs[11][15]~q ),
	.datae(!\regs[15][15]~q ),
	.dataf(!\regs[3][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~3 .extended_lut = "off";
defparam \Mux16~3 .lut_mask = 64'h024613578ACE9BDF;
defparam \Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N0
cyclonev_lcell_comb \Mux16~4 (
// Equation(s):
// \Mux16~4_combout  = ( \imem~16_combout  & ( \imem~15_combout  & ( \Mux16~3_combout  ) ) ) # ( !\imem~16_combout  & ( \imem~15_combout  & ( \Mux16~1_combout  ) ) ) # ( \imem~16_combout  & ( !\imem~15_combout  & ( \Mux16~2_combout  ) ) ) # ( 
// !\imem~16_combout  & ( !\imem~15_combout  & ( \Mux16~0_combout  ) ) )

	.dataa(!\Mux16~2_combout ),
	.datab(!\Mux16~1_combout ),
	.datac(!\Mux16~0_combout ),
	.datad(!\Mux16~3_combout ),
	.datae(!\imem~16_combout ),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~4 .extended_lut = "off";
defparam \Mux16~4 .lut_mask = 64'h0F0F5555333300FF;
defparam \Mux16~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N1
dffeas \regval1_ID[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux16~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[15] .is_wysiwyg = "true";
defparam \regval1_ID[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N41
dffeas \immval_ID[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[31]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[31] .is_wysiwyg = "true";
defparam \immval_ID[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N47
dffeas \immval_ID[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[14]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[14] .is_wysiwyg = "true";
defparam \immval_ID[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N32
dffeas \immval_ID[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[13]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[13] .is_wysiwyg = "true";
defparam \immval_ID[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N37
dffeas \regval1_ID[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux19~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[12]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N26
dffeas \immval_ID[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[12]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[12] .is_wysiwyg = "true";
defparam \immval_ID[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N38
dffeas \immval_ID[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[11]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[11] .is_wysiwyg = "true";
defparam \immval_ID[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N41
dffeas \immval_ID[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[10]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[10] .is_wysiwyg = "true";
defparam \immval_ID[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N15
cyclonev_lcell_comb \imem~24 (
// Equation(s):
// \imem~24_combout  = ( \imem~0_q  & ( \imem_rtl_0|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~0_q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~24 .extended_lut = "off";
defparam \imem~24 .lut_mask = 64'h000000000000FFFF;
defparam \imem~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N17
dffeas \immval_ID[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[9]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[9] .is_wysiwyg = "true";
defparam \immval_ID[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N36
cyclonev_lcell_comb \imem~25 (
// Equation(s):
// \imem~25_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout  & ( \imem~0_q  ) )

	.dataa(gnd),
	.datab(!\imem~0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~25 .extended_lut = "off";
defparam \imem~25 .lut_mask = 64'h0000000033333333;
defparam \imem~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N37
dffeas \immval_ID[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[8]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[8] .is_wysiwyg = "true";
defparam \immval_ID[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N0
cyclonev_lcell_comb \imem~23 (
// Equation(s):
// \imem~23_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout  & ( \imem~0_q  ) )

	.dataa(gnd),
	.datab(!\imem~0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~23 .extended_lut = "off";
defparam \imem~23 .lut_mask = 64'h0000000033333333;
defparam \imem~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N2
dffeas \immval_ID[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[7]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[7] .is_wysiwyg = "true";
defparam \immval_ID[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N21
cyclonev_lcell_comb \imem~26 (
// Equation(s):
// \imem~26_combout  = ( \imem~0_q  & ( \imem_rtl_0|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~0_q ),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~26 .extended_lut = "off";
defparam \imem~26 .lut_mask = 64'h000000000000FFFF;
defparam \imem~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N22
dffeas \immval_ID[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[6]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[6] .is_wysiwyg = "true";
defparam \immval_ID[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N45
cyclonev_lcell_comb \imem~27 (
// Equation(s):
// \imem~27_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout  & ( \imem~0_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~27 .extended_lut = "off";
defparam \imem~27 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N47
dffeas \immval_ID[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[5] .is_wysiwyg = "true";
defparam \immval_ID[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N51
cyclonev_lcell_comb \imem~28 (
// Equation(s):
// \imem~28_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout  & ( \imem~0_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~28 .extended_lut = "off";
defparam \imem~28 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N52
dffeas \immval_ID[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[4] .is_wysiwyg = "true";
defparam \immval_ID[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N15
cyclonev_lcell_comb \imem~30 (
// Equation(s):
// \imem~30_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout  & ( \imem~0_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~30 .extended_lut = "off";
defparam \imem~30 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N17
dffeas \immval_ID[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[2] .is_wysiwyg = "true";
defparam \immval_ID[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N48
cyclonev_lcell_comb \imem~31 (
// Equation(s):
// \imem~31_combout  = ( \imem_rtl_0|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout  & ( \imem~0_q  ) )

	.dataa(gnd),
	.datab(!\imem~0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~31 .extended_lut = "off";
defparam \imem~31 .lut_mask = 64'h0000000033333333;
defparam \imem~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N49
dffeas \immval_ID[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[1] .is_wysiwyg = "true";
defparam \immval_ID[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N3
cyclonev_lcell_comb \Add3~121 (
// Equation(s):
// \Add3~121_sumout  = SUM(( immval_ID[1] ) + ( regval1_ID[1] ) + ( \Add3~126  ))
// \Add3~122  = CARRY(( immval_ID[1] ) + ( regval1_ID[1] ) + ( \Add3~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[1]),
	.datad(!immval_ID[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~121_sumout ),
	.cout(\Add3~122 ),
	.shareout());
// synopsys translate_off
defparam \Add3~121 .extended_lut = "off";
defparam \Add3~121 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N6
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( immval_ID[2] ) + ( regval1_ID[2] ) + ( \Add3~122  ))
// \Add3~38  = CARRY(( immval_ID[2] ) + ( regval1_ID[2] ) + ( \Add3~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[2]),
	.datad(!immval_ID[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N9
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( regval1_ID[3] ) + ( immval_ID[3] ) + ( \Add3~38  ))
// \Add3~34  = CARRY(( regval1_ID[3] ) + ( immval_ID[3] ) + ( \Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!immval_ID[3]),
	.datad(!regval1_ID[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N12
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( immval_ID[4] ) + ( regval1_ID[4] ) + ( \Add3~34  ))
// \Add3~30  = CARRY(( immval_ID[4] ) + ( regval1_ID[4] ) + ( \Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[4]),
	.datad(!immval_ID[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N15
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( immval_ID[5] ) + ( regval1_ID[5] ) + ( \Add3~30  ))
// \Add3~26  = CARRY(( immval_ID[5] ) + ( regval1_ID[5] ) + ( \Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[5]),
	.datad(!immval_ID[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N18
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( regval1_ID[6] ) + ( immval_ID[6] ) + ( \Add3~26  ))
// \Add3~22  = CARRY(( regval1_ID[6] ) + ( immval_ID[6] ) + ( \Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!immval_ID[6]),
	.datad(!regval1_ID[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N21
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( regval1_ID[7] ) + ( immval_ID[7] ) + ( \Add3~22  ))
// \Add3~2  = CARRY(( regval1_ID[7] ) + ( immval_ID[7] ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!immval_ID[7]),
	.datad(!regval1_ID[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N24
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( immval_ID[8] ) + ( regval1_ID[8] ) + ( \Add3~2  ))
// \Add3~18  = CARRY(( immval_ID[8] ) + ( regval1_ID[8] ) + ( \Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[8]),
	.datad(!immval_ID[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N27
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( immval_ID[9] ) + ( \regval1_ID[9]~DUPLICATE_q  ) + ( \Add3~18  ))
// \Add3~14  = CARRY(( immval_ID[9] ) + ( \regval1_ID[9]~DUPLICATE_q  ) + ( \Add3~18  ))

	.dataa(gnd),
	.datab(!immval_ID[9]),
	.datac(!\regval1_ID[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N30
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( immval_ID[10] ) + ( regval1_ID[10] ) + ( \Add3~14  ))
// \Add3~10  = CARRY(( immval_ID[10] ) + ( regval1_ID[10] ) + ( \Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[10]),
	.datad(!immval_ID[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N33
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( immval_ID[11] ) + ( regval1_ID[11] ) + ( \Add3~10  ))
// \Add3~6  = CARRY(( immval_ID[11] ) + ( regval1_ID[11] ) + ( \Add3~10  ))

	.dataa(!regval1_ID[11]),
	.datab(gnd),
	.datac(!immval_ID[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N36
cyclonev_lcell_comb \Add3~117 (
// Equation(s):
// \Add3~117_sumout  = SUM(( immval_ID[12] ) + ( \regval1_ID[12]~DUPLICATE_q  ) + ( \Add3~6  ))
// \Add3~118  = CARRY(( immval_ID[12] ) + ( \regval1_ID[12]~DUPLICATE_q  ) + ( \Add3~6  ))

	.dataa(!\regval1_ID[12]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!immval_ID[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~117_sumout ),
	.cout(\Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \Add3~117 .extended_lut = "off";
defparam \Add3~117 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N39
cyclonev_lcell_comb \Add3~113 (
// Equation(s):
// \Add3~113_sumout  = SUM(( immval_ID[13] ) + ( regval1_ID[13] ) + ( \Add3~118  ))
// \Add3~114  = CARRY(( immval_ID[13] ) + ( regval1_ID[13] ) + ( \Add3~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[13]),
	.datad(!immval_ID[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~113_sumout ),
	.cout(\Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \Add3~113 .extended_lut = "off";
defparam \Add3~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N42
cyclonev_lcell_comb \Add3~109 (
// Equation(s):
// \Add3~109_sumout  = SUM(( immval_ID[14] ) + ( regval1_ID[14] ) + ( \Add3~114  ))
// \Add3~110  = CARRY(( immval_ID[14] ) + ( regval1_ID[14] ) + ( \Add3~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[14]),
	.datad(!immval_ID[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~109_sumout ),
	.cout(\Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \Add3~109 .extended_lut = "off";
defparam \Add3~109 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N45
cyclonev_lcell_comb \Add3~105 (
// Equation(s):
// \Add3~105_sumout  = SUM(( immval_ID[31] ) + ( regval1_ID[15] ) + ( \Add3~110  ))
// \Add3~106  = CARRY(( immval_ID[31] ) + ( regval1_ID[15] ) + ( \Add3~110  ))

	.dataa(!immval_ID[31]),
	.datab(gnd),
	.datac(!regval1_ID[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~105_sumout ),
	.cout(\Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \Add3~105 .extended_lut = "off";
defparam \Add3~105 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N48
cyclonev_lcell_comb \Add3~77 (
// Equation(s):
// \Add3~77_sumout  = SUM(( immval_ID[31] ) + ( regval1_ID[16] ) + ( \Add3~106  ))
// \Add3~78  = CARRY(( immval_ID[31] ) + ( regval1_ID[16] ) + ( \Add3~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!immval_ID[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_ID[16]),
	.datag(gnd),
	.cin(\Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~77_sumout ),
	.cout(\Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \Add3~77 .extended_lut = "off";
defparam \Add3~77 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N0
cyclonev_lcell_comb \aluout_EX[23]~5 (
// Equation(s):
// \aluout_EX[23]~5_combout  = ( op1_ID[0] & ( !\always4~0_combout  ) ) # ( !op1_ID[0] & ( (!\Equal16~0_combout  & !\always4~0_combout ) ) )

	.dataa(!\Equal16~0_combout ),
	.datab(!\always4~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!op1_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[23]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[23]~5 .extended_lut = "off";
defparam \aluout_EX[23]~5 .lut_mask = 64'h88888888CCCCCCCC;
defparam \aluout_EX[23]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N3
cyclonev_lcell_comb \aluout_EX[23]~4 (
// Equation(s):
// \aluout_EX[23]~4_combout  = (\Equal16~0_combout  & !\always4~0_combout )

	.dataa(!\Equal16~0_combout ),
	.datab(!\always4~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[23]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[23]~4 .extended_lut = "off";
defparam \aluout_EX[23]~4 .lut_mask = 64'h4444444444444444;
defparam \aluout_EX[23]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N42
cyclonev_lcell_comb \aluout_EX_r[16]~266 (
// Equation(s):
// \aluout_EX_r[16]~266_combout  = ( regval1_ID[16] & ( \aluout_EX[23]~4_combout  & ( (!\Equal10~0_combout  & ((\aluout_EX[23]~5_combout ) # (immval_ID[31]))) ) ) ) # ( !regval1_ID[16] & ( \aluout_EX[23]~4_combout  & ( (!\Equal10~0_combout  & (immval_ID[31] 
// & \aluout_EX[23]~5_combout )) ) ) ) # ( regval1_ID[16] & ( !\aluout_EX[23]~4_combout  & ( (!\Equal10~0_combout  & ((!\aluout_EX[23]~5_combout  & ((\Add3~77_sumout ))) # (\aluout_EX[23]~5_combout  & (!immval_ID[31])))) ) ) ) # ( !regval1_ID[16] & ( 
// !\aluout_EX[23]~4_combout  & ( (!\Equal10~0_combout  & ((!\aluout_EX[23]~5_combout  & ((\Add3~77_sumout ))) # (\aluout_EX[23]~5_combout  & (immval_ID[31])))) ) ) )

	.dataa(!\Equal10~0_combout ),
	.datab(!immval_ID[31]),
	.datac(!\Add3~77_sumout ),
	.datad(!\aluout_EX[23]~5_combout ),
	.datae(!regval1_ID[16]),
	.dataf(!\aluout_EX[23]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~266 .extended_lut = "off";
defparam \aluout_EX_r[16]~266 .lut_mask = 64'h0A220A88002222AA;
defparam \aluout_EX_r[16]~266 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N11
dffeas \regs[6][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][16] .is_wysiwyg = "true";
defparam \regs[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N56
dffeas \regs[5][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][16] .is_wysiwyg = "true";
defparam \regs[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N20
dffeas \regs[4][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][16] .is_wysiwyg = "true";
defparam \regs[4][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N45
cyclonev_lcell_comb \regs[7][16]~feeder (
// Equation(s):
// \regs[7][16]~feeder_combout  = ( regval_MEM[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][16]~feeder .extended_lut = "off";
defparam \regs[7][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N46
dffeas \regs[7][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][16] .is_wysiwyg = "true";
defparam \regs[7][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N18
cyclonev_lcell_comb \Mux47~1 (
// Equation(s):
// \Mux47~1_combout  = ( \regs[4][16]~q  & ( \regs[7][16]~q  & ( (!\imem~2_combout  & (((!\imem~1_combout ) # (\regs[5][16]~q )))) # (\imem~2_combout  & (((\imem~1_combout )) # (\regs[6][16]~q ))) ) ) ) # ( !\regs[4][16]~q  & ( \regs[7][16]~q  & ( 
// (!\imem~2_combout  & (((\regs[5][16]~q  & \imem~1_combout )))) # (\imem~2_combout  & (((\imem~1_combout )) # (\regs[6][16]~q ))) ) ) ) # ( \regs[4][16]~q  & ( !\regs[7][16]~q  & ( (!\imem~2_combout  & (((!\imem~1_combout ) # (\regs[5][16]~q )))) # 
// (\imem~2_combout  & (\regs[6][16]~q  & ((!\imem~1_combout )))) ) ) ) # ( !\regs[4][16]~q  & ( !\regs[7][16]~q  & ( (!\imem~2_combout  & (((\regs[5][16]~q  & \imem~1_combout )))) # (\imem~2_combout  & (\regs[6][16]~q  & ((!\imem~1_combout )))) ) ) )

	.dataa(!\regs[6][16]~q ),
	.datab(!\imem~2_combout ),
	.datac(!\regs[5][16]~q ),
	.datad(!\imem~1_combout ),
	.datae(!\regs[4][16]~q ),
	.dataf(!\regs[7][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~1 .extended_lut = "off";
defparam \Mux47~1 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \Mux47~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y9_N1
dffeas \regs[3][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][16] .is_wysiwyg = "true";
defparam \regs[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N49
dffeas \regs[2][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][16] .is_wysiwyg = "true";
defparam \regs[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N7
dffeas \regs[1][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][16] .is_wysiwyg = "true";
defparam \regs[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N26
dffeas \regs[0][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][16] .is_wysiwyg = "true";
defparam \regs[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N24
cyclonev_lcell_comb \Mux47~0 (
// Equation(s):
// \Mux47~0_combout  = ( \regs[0][16]~q  & ( \imem~2_combout  & ( (!\imem~1_combout  & ((\regs[2][16]~q ))) # (\imem~1_combout  & (\regs[3][16]~q )) ) ) ) # ( !\regs[0][16]~q  & ( \imem~2_combout  & ( (!\imem~1_combout  & ((\regs[2][16]~q ))) # 
// (\imem~1_combout  & (\regs[3][16]~q )) ) ) ) # ( \regs[0][16]~q  & ( !\imem~2_combout  & ( (!\imem~1_combout ) # (\regs[1][16]~q ) ) ) ) # ( !\regs[0][16]~q  & ( !\imem~2_combout  & ( (\regs[1][16]~q  & \imem~1_combout ) ) ) )

	.dataa(!\regs[3][16]~q ),
	.datab(!\regs[2][16]~q ),
	.datac(!\regs[1][16]~q ),
	.datad(!\imem~1_combout ),
	.datae(!\regs[0][16]~q ),
	.dataf(!\imem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~0 .extended_lut = "off";
defparam \Mux47~0 .lut_mask = 64'h000FFF0F33553355;
defparam \Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N50
dffeas \regs[15][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][16] .is_wysiwyg = "true";
defparam \regs[15][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N54
cyclonev_lcell_comb \regs[13][16]~feeder (
// Equation(s):
// \regs[13][16]~feeder_combout  = ( regval_MEM[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][16]~feeder .extended_lut = "off";
defparam \regs[13][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N55
dffeas \regs[13][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][16] .is_wysiwyg = "true";
defparam \regs[13][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N24
cyclonev_lcell_comb \regs[12][16]~feeder (
// Equation(s):
// \regs[12][16]~feeder_combout  = ( regval_MEM[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][16]~feeder .extended_lut = "off";
defparam \regs[12][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N25
dffeas \regs[12][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][16] .is_wysiwyg = "true";
defparam \regs[12][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N44
dffeas \regs[14][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][16] .is_wysiwyg = "true";
defparam \regs[14][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N42
cyclonev_lcell_comb \Mux47~3 (
// Equation(s):
// \Mux47~3_combout  = ( \regs[14][16]~q  & ( \imem~1_combout  & ( (!\imem~2_combout  & ((\regs[13][16]~q ))) # (\imem~2_combout  & (\regs[15][16]~q )) ) ) ) # ( !\regs[14][16]~q  & ( \imem~1_combout  & ( (!\imem~2_combout  & ((\regs[13][16]~q ))) # 
// (\imem~2_combout  & (\regs[15][16]~q )) ) ) ) # ( \regs[14][16]~q  & ( !\imem~1_combout  & ( (\regs[12][16]~q ) # (\imem~2_combout ) ) ) ) # ( !\regs[14][16]~q  & ( !\imem~1_combout  & ( (!\imem~2_combout  & \regs[12][16]~q ) ) ) )

	.dataa(!\regs[15][16]~q ),
	.datab(!\imem~2_combout ),
	.datac(!\regs[13][16]~q ),
	.datad(!\regs[12][16]~q ),
	.datae(!\regs[14][16]~q ),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~3 .extended_lut = "off";
defparam \Mux47~3 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \Mux47~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N55
dffeas \regs[9][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][16] .is_wysiwyg = "true";
defparam \regs[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N19
dffeas \regs[11][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][16] .is_wysiwyg = "true";
defparam \regs[11][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N40
dffeas \regs[8][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][16] .is_wysiwyg = "true";
defparam \regs[8][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N48
cyclonev_lcell_comb \Mux47~2 (
// Equation(s):
// \Mux47~2_combout  = ( \regs[10][16]~q  & ( \regs[8][16]~q  & ( (!\imem~1_combout ) # ((!\imem~2_combout  & (\regs[9][16]~q )) # (\imem~2_combout  & ((\regs[11][16]~q )))) ) ) ) # ( !\regs[10][16]~q  & ( \regs[8][16]~q  & ( (!\imem~2_combout  & 
// (((!\imem~1_combout )) # (\regs[9][16]~q ))) # (\imem~2_combout  & (((\imem~1_combout  & \regs[11][16]~q )))) ) ) ) # ( \regs[10][16]~q  & ( !\regs[8][16]~q  & ( (!\imem~2_combout  & (\regs[9][16]~q  & (\imem~1_combout ))) # (\imem~2_combout  & 
// (((!\imem~1_combout ) # (\regs[11][16]~q )))) ) ) ) # ( !\regs[10][16]~q  & ( !\regs[8][16]~q  & ( (\imem~1_combout  & ((!\imem~2_combout  & (\regs[9][16]~q )) # (\imem~2_combout  & ((\regs[11][16]~q ))))) ) ) )

	.dataa(!\regs[9][16]~q ),
	.datab(!\imem~2_combout ),
	.datac(!\imem~1_combout ),
	.datad(!\regs[11][16]~q ),
	.datae(!\regs[10][16]~q ),
	.dataf(!\regs[8][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~2 .extended_lut = "off";
defparam \Mux47~2 .lut_mask = 64'h04073437C4C7F4F7;
defparam \Mux47~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N30
cyclonev_lcell_comb \Mux47~4 (
// Equation(s):
// \Mux47~4_combout  = ( \Mux47~3_combout  & ( \Mux47~2_combout  & ( ((!\imem~3_combout  & ((\Mux47~0_combout ))) # (\imem~3_combout  & (\Mux47~1_combout ))) # (\imem~4_combout ) ) ) ) # ( !\Mux47~3_combout  & ( \Mux47~2_combout  & ( (!\imem~4_combout  & 
// ((!\imem~3_combout  & ((\Mux47~0_combout ))) # (\imem~3_combout  & (\Mux47~1_combout )))) # (\imem~4_combout  & (!\imem~3_combout )) ) ) ) # ( \Mux47~3_combout  & ( !\Mux47~2_combout  & ( (!\imem~4_combout  & ((!\imem~3_combout  & ((\Mux47~0_combout ))) # 
// (\imem~3_combout  & (\Mux47~1_combout )))) # (\imem~4_combout  & (\imem~3_combout )) ) ) ) # ( !\Mux47~3_combout  & ( !\Mux47~2_combout  & ( (!\imem~4_combout  & ((!\imem~3_combout  & ((\Mux47~0_combout ))) # (\imem~3_combout  & (\Mux47~1_combout )))) ) ) 
// )

	.dataa(!\imem~4_combout ),
	.datab(!\imem~3_combout ),
	.datac(!\Mux47~1_combout ),
	.datad(!\Mux47~0_combout ),
	.datae(!\Mux47~3_combout ),
	.dataf(!\Mux47~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~4 .extended_lut = "off";
defparam \Mux47~4 .lut_mask = 64'h028A139B46CE57DF;
defparam \Mux47~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N31
dffeas \regval2_ID[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux47~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[16] .is_wysiwyg = "true";
defparam \regval2_ID[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N21
cyclonev_lcell_comb \aluout_EX_r[16]~160 (
// Equation(s):
// \aluout_EX_r[16]~160_combout  = ( op2_ID[2] & ( op2_ID[0] & ( !\op2_ID[3]~DUPLICATE_q  $ (((!regval2_ID[16] & !regval1_ID[16]))) ) ) ) # ( !op2_ID[2] & ( op2_ID[0] & ( !\op2_ID[3]~DUPLICATE_q  $ (((!regval2_ID[16] & !regval1_ID[16]))) ) ) ) # ( op2_ID[2] 
// & ( !op2_ID[0] & ( !\op2_ID[3]~DUPLICATE_q  $ (((!regval2_ID[16]) # (!regval1_ID[16]))) ) ) )

	.dataa(!regval2_ID[16]),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!regval1_ID[16]),
	.datad(gnd),
	.datae(!op2_ID[2]),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~160 .extended_lut = "off";
defparam \aluout_EX_r[16]~160 .lut_mask = 64'h000036366C6C6C6C;
defparam \aluout_EX_r[16]~160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N19
dffeas \regs[14][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][9] .is_wysiwyg = "true";
defparam \regs[14][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N55
dffeas \regs[6][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][9] .is_wysiwyg = "true";
defparam \regs[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N32
dffeas \regs[2][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][9] .is_wysiwyg = "true";
defparam \regs[2][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N12
cyclonev_lcell_comb \Mux54~2 (
// Equation(s):
// \Mux54~2_combout  = ( \regs[10][9]~q  & ( \regs[2][9]~q  & ( (!\imem~3_combout ) # ((!\imem~4_combout  & ((\regs[6][9]~q ))) # (\imem~4_combout  & (\regs[14][9]~q ))) ) ) ) # ( !\regs[10][9]~q  & ( \regs[2][9]~q  & ( (!\imem~3_combout  & 
// (((!\imem~4_combout )))) # (\imem~3_combout  & ((!\imem~4_combout  & ((\regs[6][9]~q ))) # (\imem~4_combout  & (\regs[14][9]~q )))) ) ) ) # ( \regs[10][9]~q  & ( !\regs[2][9]~q  & ( (!\imem~3_combout  & (((\imem~4_combout )))) # (\imem~3_combout  & 
// ((!\imem~4_combout  & ((\regs[6][9]~q ))) # (\imem~4_combout  & (\regs[14][9]~q )))) ) ) ) # ( !\regs[10][9]~q  & ( !\regs[2][9]~q  & ( (\imem~3_combout  & ((!\imem~4_combout  & ((\regs[6][9]~q ))) # (\imem~4_combout  & (\regs[14][9]~q )))) ) ) )

	.dataa(!\imem~3_combout ),
	.datab(!\regs[14][9]~q ),
	.datac(!\regs[6][9]~q ),
	.datad(!\imem~4_combout ),
	.datae(!\regs[10][9]~q ),
	.dataf(!\regs[2][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~2 .extended_lut = "off";
defparam \Mux54~2 .lut_mask = 64'h051105BBAF11AFBB;
defparam \Mux54~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N38
dffeas \regs[5][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][9] .is_wysiwyg = "true";
defparam \regs[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N16
dffeas \regs[13][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][9] .is_wysiwyg = "true";
defparam \regs[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N52
dffeas \regs[9][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][9] .is_wysiwyg = "true";
defparam \regs[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N32
dffeas \regs[1][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][9] .is_wysiwyg = "true";
defparam \regs[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N30
cyclonev_lcell_comb \Mux54~1 (
// Equation(s):
// \Mux54~1_combout  = ( \regs[1][9]~q  & ( \imem~3_combout  & ( (!\imem~4_combout  & (\regs[5][9]~q )) # (\imem~4_combout  & ((\regs[13][9]~q ))) ) ) ) # ( !\regs[1][9]~q  & ( \imem~3_combout  & ( (!\imem~4_combout  & (\regs[5][9]~q )) # (\imem~4_combout  & 
// ((\regs[13][9]~q ))) ) ) ) # ( \regs[1][9]~q  & ( !\imem~3_combout  & ( (!\imem~4_combout ) # (\regs[9][9]~q ) ) ) ) # ( !\regs[1][9]~q  & ( !\imem~3_combout  & ( (\imem~4_combout  & \regs[9][9]~q ) ) ) )

	.dataa(!\regs[5][9]~q ),
	.datab(!\imem~4_combout ),
	.datac(!\regs[13][9]~q ),
	.datad(!\regs[9][9]~q ),
	.datae(!\regs[1][9]~q ),
	.dataf(!\imem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~1 .extended_lut = "off";
defparam \Mux54~1 .lut_mask = 64'h0033CCFF47474747;
defparam \Mux54~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N40
dffeas \regs[7][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][9] .is_wysiwyg = "true";
defparam \regs[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N49
dffeas \regs[15][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][9] .is_wysiwyg = "true";
defparam \regs[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N10
dffeas \regs[3][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][9] .is_wysiwyg = "true";
defparam \regs[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N44
dffeas \regs[11][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][9] .is_wysiwyg = "true";
defparam \regs[11][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N42
cyclonev_lcell_comb \Mux54~3 (
// Equation(s):
// \Mux54~3_combout  = ( \regs[11][9]~q  & ( \imem~4_combout  & ( (!\imem~3_combout ) # (\regs[15][9]~q ) ) ) ) # ( !\regs[11][9]~q  & ( \imem~4_combout  & ( (\regs[15][9]~q  & \imem~3_combout ) ) ) ) # ( \regs[11][9]~q  & ( !\imem~4_combout  & ( 
// (!\imem~3_combout  & ((\regs[3][9]~q ))) # (\imem~3_combout  & (\regs[7][9]~q )) ) ) ) # ( !\regs[11][9]~q  & ( !\imem~4_combout  & ( (!\imem~3_combout  & ((\regs[3][9]~q ))) # (\imem~3_combout  & (\regs[7][9]~q )) ) ) )

	.dataa(!\regs[7][9]~q ),
	.datab(!\regs[15][9]~q ),
	.datac(!\imem~3_combout ),
	.datad(!\regs[3][9]~q ),
	.datae(!\regs[11][9]~q ),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~3 .extended_lut = "off";
defparam \Mux54~3 .lut_mask = 64'h05F505F50303F3F3;
defparam \Mux54~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N27
cyclonev_lcell_comb \regs[8][9]~feeder (
// Equation(s):
// \regs[8][9]~feeder_combout  = ( regval_MEM[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][9]~feeder .extended_lut = "off";
defparam \regs[8][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N28
dffeas \regs[8][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][9] .is_wysiwyg = "true";
defparam \regs[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N43
dffeas \regs[4][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][9] .is_wysiwyg = "true";
defparam \regs[4][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y9_N0
cyclonev_lcell_comb \regs[12][9]~feeder (
// Equation(s):
// \regs[12][9]~feeder_combout  = ( regval_MEM[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][9]~feeder .extended_lut = "off";
defparam \regs[12][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N1
dffeas \regs[12][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][9] .is_wysiwyg = "true";
defparam \regs[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N37
dffeas \regs[0][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][9] .is_wysiwyg = "true";
defparam \regs[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N36
cyclonev_lcell_comb \Mux54~0 (
// Equation(s):
// \Mux54~0_combout  = ( \regs[0][9]~q  & ( \imem~3_combout  & ( (!\imem~4_combout  & (\regs[4][9]~q )) # (\imem~4_combout  & ((\regs[12][9]~q ))) ) ) ) # ( !\regs[0][9]~q  & ( \imem~3_combout  & ( (!\imem~4_combout  & (\regs[4][9]~q )) # (\imem~4_combout  & 
// ((\regs[12][9]~q ))) ) ) ) # ( \regs[0][9]~q  & ( !\imem~3_combout  & ( (!\imem~4_combout ) # (\regs[8][9]~q ) ) ) ) # ( !\regs[0][9]~q  & ( !\imem~3_combout  & ( (\regs[8][9]~q  & \imem~4_combout ) ) ) )

	.dataa(!\regs[8][9]~q ),
	.datab(!\regs[4][9]~q ),
	.datac(!\imem~4_combout ),
	.datad(!\regs[12][9]~q ),
	.datae(!\regs[0][9]~q ),
	.dataf(!\imem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~0 .extended_lut = "off";
defparam \Mux54~0 .lut_mask = 64'h0505F5F5303F303F;
defparam \Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N3
cyclonev_lcell_comb \Mux54~4 (
// Equation(s):
// \Mux54~4_combout  = ( \Mux54~3_combout  & ( \Mux54~0_combout  & ( (!\imem~2_combout  & (((!\imem~1_combout ) # (\Mux54~1_combout )))) # (\imem~2_combout  & (((\imem~1_combout )) # (\Mux54~2_combout ))) ) ) ) # ( !\Mux54~3_combout  & ( \Mux54~0_combout  & 
// ( (!\imem~2_combout  & (((!\imem~1_combout ) # (\Mux54~1_combout )))) # (\imem~2_combout  & (\Mux54~2_combout  & (!\imem~1_combout ))) ) ) ) # ( \Mux54~3_combout  & ( !\Mux54~0_combout  & ( (!\imem~2_combout  & (((\imem~1_combout  & \Mux54~1_combout )))) 
// # (\imem~2_combout  & (((\imem~1_combout )) # (\Mux54~2_combout ))) ) ) ) # ( !\Mux54~3_combout  & ( !\Mux54~0_combout  & ( (!\imem~2_combout  & (((\imem~1_combout  & \Mux54~1_combout )))) # (\imem~2_combout  & (\Mux54~2_combout  & (!\imem~1_combout ))) ) 
// ) )

	.dataa(!\imem~2_combout ),
	.datab(!\Mux54~2_combout ),
	.datac(!\imem~1_combout ),
	.datad(!\Mux54~1_combout ),
	.datae(!\Mux54~3_combout ),
	.dataf(!\Mux54~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~4 .extended_lut = "off";
defparam \Mux54~4 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Mux54~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N4
dffeas \regval2_ID[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux54~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[9] .is_wysiwyg = "true";
defparam \regval2_ID[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N6
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( !regval2_ID[2] $ (regval1_ID[2]) ) + ( \Add2~123  ) + ( \Add2~122  ))
// \Add2~38  = CARRY(( !regval2_ID[2] $ (regval1_ID[2]) ) + ( \Add2~123  ) + ( \Add2~122  ))
// \Add2~39  = SHARE((!regval2_ID[2] & regval1_ID[2]))

	.dataa(!regval2_ID[2]),
	.datab(gnd),
	.datac(!regval1_ID[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~122 ),
	.sharein(\Add2~123 ),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout(\Add2~39 ));
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add2~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N9
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( !regval2_ID[3] $ (regval1_ID[3]) ) + ( \Add2~39  ) + ( \Add2~38  ))
// \Add2~34  = CARRY(( !regval2_ID[3] $ (regval1_ID[3]) ) + ( \Add2~39  ) + ( \Add2~38  ))
// \Add2~35  = SHARE((!regval2_ID[3] & regval1_ID[3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[3]),
	.datad(!regval1_ID[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(\Add2~39 ),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout(\Add2~35 ));
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N12
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( !regval1_ID[4] $ (regval2_ID[4]) ) + ( \Add2~35  ) + ( \Add2~34  ))
// \Add2~30  = CARRY(( !regval1_ID[4] $ (regval2_ID[4]) ) + ( \Add2~35  ) + ( \Add2~34  ))
// \Add2~31  = SHARE((regval1_ID[4] & !regval2_ID[4]))

	.dataa(!regval1_ID[4]),
	.datab(gnd),
	.datac(!regval2_ID[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(\Add2~35 ),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout(\Add2~31 ));
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h000050500000A5A5;
defparam \Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N15
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( !regval1_ID[5] $ (regval2_ID[5]) ) + ( \Add2~31  ) + ( \Add2~30  ))
// \Add2~26  = CARRY(( !regval1_ID[5] $ (regval2_ID[5]) ) + ( \Add2~31  ) + ( \Add2~30  ))
// \Add2~27  = SHARE((regval1_ID[5] & !regval2_ID[5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[5]),
	.datad(!regval2_ID[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(\Add2~31 ),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout(\Add2~27 ));
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N18
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( !regval2_ID[6] $ (regval1_ID[6]) ) + ( \Add2~27  ) + ( \Add2~26  ))
// \Add2~22  = CARRY(( !regval2_ID[6] $ (regval1_ID[6]) ) + ( \Add2~27  ) + ( \Add2~26  ))
// \Add2~23  = SHARE((!regval2_ID[6] & regval1_ID[6]))

	.dataa(gnd),
	.datab(!regval2_ID[6]),
	.datac(!regval1_ID[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(\Add2~27 ),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout(\Add2~23 ));
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N21
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( !regval2_ID[7] $ (regval1_ID[7]) ) + ( \Add2~23  ) + ( \Add2~22  ))
// \Add2~2  = CARRY(( !regval2_ID[7] $ (regval1_ID[7]) ) + ( \Add2~23  ) + ( \Add2~22  ))
// \Add2~3  = SHARE((!regval2_ID[7] & regval1_ID[7]))

	.dataa(!regval2_ID[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval1_ID[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(\Add2~23 ),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h000000AA0000AA55;
defparam \Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N24
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( !regval2_ID[8] $ (regval1_ID[8]) ) + ( \Add2~3  ) + ( \Add2~2  ))
// \Add2~18  = CARRY(( !regval2_ID[8] $ (regval1_ID[8]) ) + ( \Add2~3  ) + ( \Add2~2  ))
// \Add2~19  = SHARE((!regval2_ID[8] & regval1_ID[8]))

	.dataa(!regval2_ID[8]),
	.datab(gnd),
	.datac(!regval1_ID[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(\Add2~3 ),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout(\Add2~19 ));
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N27
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( !\regval1_ID[9]~DUPLICATE_q  $ (regval2_ID[9]) ) + ( \Add2~19  ) + ( \Add2~18  ))
// \Add2~14  = CARRY(( !\regval1_ID[9]~DUPLICATE_q  $ (regval2_ID[9]) ) + ( \Add2~19  ) + ( \Add2~18  ))
// \Add2~15  = SHARE((\regval1_ID[9]~DUPLICATE_q  & !regval2_ID[9]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[9]~DUPLICATE_q ),
	.datad(!regval2_ID[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(\Add2~19 ),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N30
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( !regval2_ID[10] $ (regval1_ID[10]) ) + ( \Add2~15  ) + ( \Add2~14  ))
// \Add2~10  = CARRY(( !regval2_ID[10] $ (regval1_ID[10]) ) + ( \Add2~15  ) + ( \Add2~14  ))
// \Add2~11  = SHARE((!regval2_ID[10] & regval1_ID[10]))

	.dataa(gnd),
	.datab(!regval2_ID[10]),
	.datac(!regval1_ID[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(\Add2~15 ),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N33
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( !regval2_ID[11] $ (regval1_ID[11]) ) + ( \Add2~11  ) + ( \Add2~10  ))
// \Add2~6  = CARRY(( !regval2_ID[11] $ (regval1_ID[11]) ) + ( \Add2~11  ) + ( \Add2~10  ))
// \Add2~7  = SHARE((!regval2_ID[11] & regval1_ID[11]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[11]),
	.datad(!regval1_ID[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(\Add2~11 ),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N36
cyclonev_lcell_comb \Add2~117 (
// Equation(s):
// \Add2~117_sumout  = SUM(( !\regval1_ID[12]~DUPLICATE_q  $ (regval2_ID[12]) ) + ( \Add2~7  ) + ( \Add2~6  ))
// \Add2~118  = CARRY(( !\regval1_ID[12]~DUPLICATE_q  $ (regval2_ID[12]) ) + ( \Add2~7  ) + ( \Add2~6  ))
// \Add2~119  = SHARE((\regval1_ID[12]~DUPLICATE_q  & !regval2_ID[12]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[12]~DUPLICATE_q ),
	.datad(!regval2_ID[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(\Add2~7 ),
	.combout(),
	.sumout(\Add2~117_sumout ),
	.cout(\Add2~118 ),
	.shareout(\Add2~119 ));
// synopsys translate_off
defparam \Add2~117 .extended_lut = "off";
defparam \Add2~117 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~117 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N39
cyclonev_lcell_comb \Add2~113 (
// Equation(s):
// \Add2~113_sumout  = SUM(( !regval2_ID[13] $ (regval1_ID[13]) ) + ( \Add2~119  ) + ( \Add2~118  ))
// \Add2~114  = CARRY(( !regval2_ID[13] $ (regval1_ID[13]) ) + ( \Add2~119  ) + ( \Add2~118  ))
// \Add2~115  = SHARE((!regval2_ID[13] & regval1_ID[13]))

	.dataa(!regval2_ID[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval1_ID[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~118 ),
	.sharein(\Add2~119 ),
	.combout(),
	.sumout(\Add2~113_sumout ),
	.cout(\Add2~114 ),
	.shareout(\Add2~115 ));
// synopsys translate_off
defparam \Add2~113 .extended_lut = "off";
defparam \Add2~113 .lut_mask = 64'h000000AA0000AA55;
defparam \Add2~113 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N42
cyclonev_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( !regval1_ID[14] $ (regval2_ID[14]) ) + ( \Add2~115  ) + ( \Add2~114  ))
// \Add2~110  = CARRY(( !regval1_ID[14] $ (regval2_ID[14]) ) + ( \Add2~115  ) + ( \Add2~114  ))
// \Add2~111  = SHARE((regval1_ID[14] & !regval2_ID[14]))

	.dataa(gnd),
	.datab(!regval1_ID[14]),
	.datac(!regval2_ID[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~114 ),
	.sharein(\Add2~115 ),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout(\Add2~111 ));
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h000030300000C3C3;
defparam \Add2~109 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N45
cyclonev_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( !regval2_ID[15] $ (regval1_ID[15]) ) + ( \Add2~111  ) + ( \Add2~110  ))
// \Add2~106  = CARRY(( !regval2_ID[15] $ (regval1_ID[15]) ) + ( \Add2~111  ) + ( \Add2~110  ))
// \Add2~107  = SHARE((!regval2_ID[15] & regval1_ID[15]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[15]),
	.datad(!regval1_ID[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~110 ),
	.sharein(\Add2~111 ),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(\Add2~106 ),
	.shareout(\Add2~107 ));
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~105 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N48
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( !regval1_ID[16] $ (regval2_ID[16]) ) + ( \Add2~107  ) + ( \Add2~106  ))
// \Add2~78  = CARRY(( !regval1_ID[16] $ (regval2_ID[16]) ) + ( \Add2~107  ) + ( \Add2~106  ))
// \Add2~79  = SHARE((regval1_ID[16] & !regval2_ID[16]))

	.dataa(!regval1_ID[16]),
	.datab(!regval2_ID[16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~106 ),
	.sharein(\Add2~107 ),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(\Add2~78 ),
	.shareout(\Add2~79 ));
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h0000444400009999;
defparam \Add2~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N9
cyclonev_lcell_comb \aluout_EX_r[22]~124 (
// Equation(s):
// \aluout_EX_r[22]~124_combout  = ( !\aluout_EX[23]~1_combout  & ( \aluout_EX_r[22]~92_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\aluout_EX[23]~1_combout ),
	.dataf(!\aluout_EX_r[22]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~124 .extended_lut = "off";
defparam \aluout_EX_r[22]~124 .lut_mask = 64'h00000000FFFF0000;
defparam \aluout_EX_r[22]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N18
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( regval1_ID[6] ) + ( regval2_ID[6] ) + ( \Add1~26  ))
// \Add1~22  = CARRY(( regval1_ID[6] ) + ( regval2_ID[6] ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(!regval2_ID[6]),
	.datac(gnd),
	.datad(!regval1_ID[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N21
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( regval2_ID[7] ) + ( regval1_ID[7] ) + ( \Add1~22  ))
// \Add1~2  = CARRY(( regval2_ID[7] ) + ( regval1_ID[7] ) + ( \Add1~22  ))

	.dataa(!regval2_ID[7]),
	.datab(gnd),
	.datac(!regval1_ID[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N24
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( regval2_ID[8] ) + ( regval1_ID[8] ) + ( \Add1~2  ))
// \Add1~18  = CARRY(( regval2_ID[8] ) + ( regval1_ID[8] ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(!regval1_ID[8]),
	.datac(gnd),
	.datad(!regval2_ID[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N27
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( regval2_ID[9] ) + ( \regval1_ID[9]~DUPLICATE_q  ) + ( \Add1~18  ))
// \Add1~14  = CARRY(( regval2_ID[9] ) + ( \regval1_ID[9]~DUPLICATE_q  ) + ( \Add1~18  ))

	.dataa(!\regval1_ID[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval2_ID[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N30
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( regval2_ID[10] ) + ( regval1_ID[10] ) + ( \Add1~14  ))
// \Add1~10  = CARRY(( regval2_ID[10] ) + ( regval1_ID[10] ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(!regval2_ID[10]),
	.datac(!regval1_ID[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N33
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( regval1_ID[11] ) + ( regval2_ID[11] ) + ( \Add1~10  ))
// \Add1~6  = CARRY(( regval1_ID[11] ) + ( regval2_ID[11] ) + ( \Add1~10  ))

	.dataa(!regval1_ID[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[11]),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FF0000005555;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N36
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( regval2_ID[12] ) + ( \regval1_ID[12]~DUPLICATE_q  ) + ( \Add1~6  ))
// \Add1~118  = CARRY(( regval2_ID[12] ) + ( \regval1_ID[12]~DUPLICATE_q  ) + ( \Add1~6  ))

	.dataa(!regval2_ID[12]),
	.datab(gnd),
	.datac(!\regval1_ID[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(\Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N39
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( regval2_ID[13] ) + ( regval1_ID[13] ) + ( \Add1~118  ))
// \Add1~114  = CARRY(( regval2_ID[13] ) + ( regval1_ID[13] ) + ( \Add1~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[13]),
	.datad(!regval2_ID[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N42
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( regval1_ID[14] ) + ( regval2_ID[14] ) + ( \Add1~114  ))
// \Add1~110  = CARRY(( regval1_ID[14] ) + ( regval2_ID[14] ) + ( \Add1~114  ))

	.dataa(gnd),
	.datab(!regval1_ID[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[14]),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h0000FF0000003333;
defparam \Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N45
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( regval2_ID[15] ) + ( regval1_ID[15] ) + ( \Add1~110  ))
// \Add1~106  = CARRY(( regval2_ID[15] ) + ( regval1_ID[15] ) + ( \Add1~110  ))

	.dataa(!regval2_ID[15]),
	.datab(gnd),
	.datac(!regval1_ID[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N48
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( regval2_ID[16] ) + ( regval1_ID[16] ) + ( \Add1~106  ))
// \Add1~78  = CARRY(( regval2_ID[16] ) + ( regval1_ID[16] ) + ( \Add1~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[16]),
	.datad(!regval2_ID[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N15
cyclonev_lcell_comb \ShiftLeft0~39 (
// Equation(s):
// \ShiftLeft0~39_combout  = ( !regval2_ID[2] & ( (!regval2_ID[1] & (!regval2_ID[0] & (!regval2_ID[3] & regval1_ID[0]))) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval2_ID[0]),
	.datac(!regval2_ID[3]),
	.datad(!regval1_ID[0]),
	.datae(gnd),
	.dataf(!regval2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~39 .extended_lut = "off";
defparam \ShiftLeft0~39 .lut_mask = 64'h0080008000000000;
defparam \ShiftLeft0~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N40
dffeas \regs[13][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][23] .is_wysiwyg = "true";
defparam \regs[13][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N1
dffeas \regs[5][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][23] .is_wysiwyg = "true";
defparam \regs[5][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N18
cyclonev_lcell_comb \regs[9][23]~feeder (
// Equation(s):
// \regs[9][23]~feeder_combout  = ( regval_MEM[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][23]~feeder .extended_lut = "off";
defparam \regs[9][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N20
dffeas \regs[9][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][23] .is_wysiwyg = "true";
defparam \regs[9][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N25
dffeas \regs[1][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][23] .is_wysiwyg = "true";
defparam \regs[1][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N24
cyclonev_lcell_comb \Mux40~1 (
// Equation(s):
// \Mux40~1_combout  = ( \regs[1][23]~q  & ( \imem~4_combout  & ( (!\imem~3_combout  & ((\regs[9][23]~q ))) # (\imem~3_combout  & (\regs[13][23]~q )) ) ) ) # ( !\regs[1][23]~q  & ( \imem~4_combout  & ( (!\imem~3_combout  & ((\regs[9][23]~q ))) # 
// (\imem~3_combout  & (\regs[13][23]~q )) ) ) ) # ( \regs[1][23]~q  & ( !\imem~4_combout  & ( (!\imem~3_combout ) # (\regs[5][23]~q ) ) ) ) # ( !\regs[1][23]~q  & ( !\imem~4_combout  & ( (\imem~3_combout  & \regs[5][23]~q ) ) ) )

	.dataa(!\regs[13][23]~q ),
	.datab(!\imem~3_combout ),
	.datac(!\regs[5][23]~q ),
	.datad(!\regs[9][23]~q ),
	.datae(!\regs[1][23]~q ),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~1 .extended_lut = "off";
defparam \Mux40~1 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \Mux40~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N46
dffeas \regs[6][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][23] .is_wysiwyg = "true";
defparam \regs[6][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N33
cyclonev_lcell_comb \regs[2][23]~feeder (
// Equation(s):
// \regs[2][23]~feeder_combout  = ( regval_MEM[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][23]~feeder .extended_lut = "off";
defparam \regs[2][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N34
dffeas \regs[2][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][23] .is_wysiwyg = "true";
defparam \regs[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N50
dffeas \regs[10][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][23] .is_wysiwyg = "true";
defparam \regs[10][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N26
dffeas \regs[14][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][23] .is_wysiwyg = "true";
defparam \regs[14][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N48
cyclonev_lcell_comb \Mux40~2 (
// Equation(s):
// \Mux40~2_combout  = ( \regs[10][23]~q  & ( \regs[14][23]~q  & ( ((!\imem~3_combout  & ((\regs[2][23]~q ))) # (\imem~3_combout  & (\regs[6][23]~q ))) # (\imem~4_combout ) ) ) ) # ( !\regs[10][23]~q  & ( \regs[14][23]~q  & ( (!\imem~3_combout  & 
// (((!\imem~4_combout  & \regs[2][23]~q )))) # (\imem~3_combout  & (((\imem~4_combout )) # (\regs[6][23]~q ))) ) ) ) # ( \regs[10][23]~q  & ( !\regs[14][23]~q  & ( (!\imem~3_combout  & (((\regs[2][23]~q ) # (\imem~4_combout )))) # (\imem~3_combout  & 
// (\regs[6][23]~q  & (!\imem~4_combout ))) ) ) ) # ( !\regs[10][23]~q  & ( !\regs[14][23]~q  & ( (!\imem~4_combout  & ((!\imem~3_combout  & ((\regs[2][23]~q ))) # (\imem~3_combout  & (\regs[6][23]~q )))) ) ) )

	.dataa(!\regs[6][23]~q ),
	.datab(!\imem~3_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\regs[2][23]~q ),
	.datae(!\regs[10][23]~q ),
	.dataf(!\regs[14][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~2 .extended_lut = "off";
defparam \Mux40~2 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \Mux40~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N34
dffeas \regs[7][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][23] .is_wysiwyg = "true";
defparam \regs[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N52
dffeas \regs[3][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][23] .is_wysiwyg = "true";
defparam \regs[3][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N50
dffeas \regs[11][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][23] .is_wysiwyg = "true";
defparam \regs[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N26
dffeas \regs[15][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][23] .is_wysiwyg = "true";
defparam \regs[15][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N48
cyclonev_lcell_comb \Mux40~3 (
// Equation(s):
// \Mux40~3_combout  = ( \regs[11][23]~q  & ( \regs[15][23]~q  & ( ((!\imem~3_combout  & ((\regs[3][23]~q ))) # (\imem~3_combout  & (\regs[7][23]~q ))) # (\imem~4_combout ) ) ) ) # ( !\regs[11][23]~q  & ( \regs[15][23]~q  & ( (!\imem~4_combout  & 
// ((!\imem~3_combout  & ((\regs[3][23]~q ))) # (\imem~3_combout  & (\regs[7][23]~q )))) # (\imem~4_combout  & (((\imem~3_combout )))) ) ) ) # ( \regs[11][23]~q  & ( !\regs[15][23]~q  & ( (!\imem~4_combout  & ((!\imem~3_combout  & ((\regs[3][23]~q ))) # 
// (\imem~3_combout  & (\regs[7][23]~q )))) # (\imem~4_combout  & (((!\imem~3_combout )))) ) ) ) # ( !\regs[11][23]~q  & ( !\regs[15][23]~q  & ( (!\imem~4_combout  & ((!\imem~3_combout  & ((\regs[3][23]~q ))) # (\imem~3_combout  & (\regs[7][23]~q )))) ) ) )

	.dataa(!\regs[7][23]~q ),
	.datab(!\imem~4_combout ),
	.datac(!\imem~3_combout ),
	.datad(!\regs[3][23]~q ),
	.datae(!\regs[11][23]~q ),
	.dataf(!\regs[15][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~3 .extended_lut = "off";
defparam \Mux40~3 .lut_mask = 64'h04C434F407C737F7;
defparam \Mux40~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N31
dffeas \regs[12][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][23] .is_wysiwyg = "true";
defparam \regs[12][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N26
dffeas \regs[4][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][23] .is_wysiwyg = "true";
defparam \regs[4][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N9
cyclonev_lcell_comb \regs[8][23]~feeder (
// Equation(s):
// \regs[8][23]~feeder_combout  = ( regval_MEM[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][23]~feeder .extended_lut = "off";
defparam \regs[8][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N10
dffeas \regs[8][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][23] .is_wysiwyg = "true";
defparam \regs[8][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N48
cyclonev_lcell_comb \Mux40~0 (
// Equation(s):
// \Mux40~0_combout  = ( \regs[0][23]~q  & ( \imem~3_combout  & ( (!\imem~4_combout  & ((\regs[4][23]~q ))) # (\imem~4_combout  & (\regs[12][23]~q )) ) ) ) # ( !\regs[0][23]~q  & ( \imem~3_combout  & ( (!\imem~4_combout  & ((\regs[4][23]~q ))) # 
// (\imem~4_combout  & (\regs[12][23]~q )) ) ) ) # ( \regs[0][23]~q  & ( !\imem~3_combout  & ( (!\imem~4_combout ) # (\regs[8][23]~q ) ) ) ) # ( !\regs[0][23]~q  & ( !\imem~3_combout  & ( (\imem~4_combout  & \regs[8][23]~q ) ) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\regs[12][23]~q ),
	.datac(!\regs[4][23]~q ),
	.datad(!\regs[8][23]~q ),
	.datae(!\regs[0][23]~q ),
	.dataf(!\imem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~0 .extended_lut = "off";
defparam \Mux40~0 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N30
cyclonev_lcell_comb \Mux40~4 (
// Equation(s):
// \Mux40~4_combout  = ( \Mux40~3_combout  & ( \Mux40~0_combout  & ( (!\imem~1_combout  & (((!\imem~2_combout ) # (\Mux40~2_combout )))) # (\imem~1_combout  & (((\imem~2_combout )) # (\Mux40~1_combout ))) ) ) ) # ( !\Mux40~3_combout  & ( \Mux40~0_combout  & 
// ( (!\imem~1_combout  & (((!\imem~2_combout ) # (\Mux40~2_combout )))) # (\imem~1_combout  & (\Mux40~1_combout  & (!\imem~2_combout ))) ) ) ) # ( \Mux40~3_combout  & ( !\Mux40~0_combout  & ( (!\imem~1_combout  & (((\imem~2_combout  & \Mux40~2_combout )))) 
// # (\imem~1_combout  & (((\imem~2_combout )) # (\Mux40~1_combout ))) ) ) ) # ( !\Mux40~3_combout  & ( !\Mux40~0_combout  & ( (!\imem~1_combout  & (((\imem~2_combout  & \Mux40~2_combout )))) # (\imem~1_combout  & (\Mux40~1_combout  & (!\imem~2_combout ))) ) 
// ) )

	.dataa(!\Mux40~1_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\imem~2_combout ),
	.datad(!\Mux40~2_combout ),
	.datae(!\Mux40~3_combout ),
	.dataf(!\Mux40~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~4 .extended_lut = "off";
defparam \Mux40~4 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \Mux40~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N32
dffeas \regval2_ID[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux40~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[23] .is_wysiwyg = "true";
defparam \regval2_ID[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N36
cyclonev_lcell_comb \regval2_EX[23]~feeder (
// Equation(s):
// \regval2_EX[23]~feeder_combout  = ( regval2_ID[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_EX[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_EX[23]~feeder .extended_lut = "off";
defparam \regval2_EX[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_EX[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N38
dffeas \regval2_EX[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_EX[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[23] .is_wysiwyg = "true";
defparam \regval2_EX[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[23]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X11_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[23]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N33
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|mux3|l1_w23_n0_mux_dataout~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|mux3|l1_w23_n0_mux_dataout~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|address_reg_b [0] ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|mux3|l1_w23_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|mux3|l1_w23_n0_mux_dataout~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|mux3|l1_w23_n0_mux_dataout~0 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \dmem_rtl_0|auto_generated|mux3|l1_w23_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N0
cyclonev_lcell_comb \dmem~24feeder (
// Equation(s):
// \dmem~24feeder_combout  = ( regval2_EX[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~24feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~24feeder .extended_lut = "off";
defparam \dmem~24feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem~24feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N1
dffeas \dmem~24 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~24 .is_wysiwyg = "true";
defparam \dmem~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N7
dffeas \dmem_rtl_0_bypass[52] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[52]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N12
cyclonev_lcell_comb \regs[12][22]~feeder (
// Equation(s):
// \regs[12][22]~feeder_combout  = ( regval_MEM[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][22]~feeder .extended_lut = "off";
defparam \regs[12][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N13
dffeas \regs[12][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][22] .is_wysiwyg = "true";
defparam \regs[12][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N18
cyclonev_lcell_comb \regs[13][22]~feeder (
// Equation(s):
// \regs[13][22]~feeder_combout  = ( regval_MEM[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][22]~feeder .extended_lut = "off";
defparam \regs[13][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N19
dffeas \regs[13][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][22] .is_wysiwyg = "true";
defparam \regs[13][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N55
dffeas \regs[15][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][22] .is_wysiwyg = "true";
defparam \regs[15][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N20
dffeas \regs[14][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][22] .is_wysiwyg = "true";
defparam \regs[14][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N54
cyclonev_lcell_comb \Mux9~3 (
// Equation(s):
// \Mux9~3_combout  = ( \regs[15][22]~q  & ( \regs[14][22]~q  & ( ((!\imem~15_combout  & (\regs[12][22]~q )) # (\imem~15_combout  & ((\regs[13][22]~q )))) # (\imem~16_combout ) ) ) ) # ( !\regs[15][22]~q  & ( \regs[14][22]~q  & ( (!\imem~15_combout  & 
// (((\imem~16_combout )) # (\regs[12][22]~q ))) # (\imem~15_combout  & (((!\imem~16_combout  & \regs[13][22]~q )))) ) ) ) # ( \regs[15][22]~q  & ( !\regs[14][22]~q  & ( (!\imem~15_combout  & (\regs[12][22]~q  & (!\imem~16_combout ))) # (\imem~15_combout  & 
// (((\regs[13][22]~q ) # (\imem~16_combout )))) ) ) ) # ( !\regs[15][22]~q  & ( !\regs[14][22]~q  & ( (!\imem~16_combout  & ((!\imem~15_combout  & (\regs[12][22]~q )) # (\imem~15_combout  & ((\regs[13][22]~q ))))) ) ) )

	.dataa(!\regs[12][22]~q ),
	.datab(!\imem~15_combout ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[13][22]~q ),
	.datae(!\regs[15][22]~q ),
	.dataf(!\regs[14][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~3 .extended_lut = "off";
defparam \Mux9~3 .lut_mask = 64'h407043734C7C4F7F;
defparam \Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N50
dffeas \regs[0][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][22] .is_wysiwyg = "true";
defparam \regs[0][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N40
dffeas \regs[2][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][22] .is_wysiwyg = "true";
defparam \regs[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N56
dffeas \regs[1][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][22] .is_wysiwyg = "true";
defparam \regs[1][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N15
cyclonev_lcell_comb \regs[3][22]~feeder (
// Equation(s):
// \regs[3][22]~feeder_combout  = ( regval_MEM[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][22]~feeder .extended_lut = "off";
defparam \regs[3][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N16
dffeas \regs[3][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][22] .is_wysiwyg = "true";
defparam \regs[3][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N54
cyclonev_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = ( \regs[1][22]~q  & ( \regs[3][22]~q  & ( ((!\imem~16_combout  & (\regs[0][22]~q )) # (\imem~16_combout  & ((\regs[2][22]~q )))) # (\imem~15_combout ) ) ) ) # ( !\regs[1][22]~q  & ( \regs[3][22]~q  & ( (!\imem~15_combout  & 
// ((!\imem~16_combout  & (\regs[0][22]~q )) # (\imem~16_combout  & ((\regs[2][22]~q ))))) # (\imem~15_combout  & (((\imem~16_combout )))) ) ) ) # ( \regs[1][22]~q  & ( !\regs[3][22]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & (\regs[0][22]~q )) # 
// (\imem~16_combout  & ((\regs[2][22]~q ))))) # (\imem~15_combout  & (((!\imem~16_combout )))) ) ) ) # ( !\regs[1][22]~q  & ( !\regs[3][22]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & (\regs[0][22]~q )) # (\imem~16_combout  & ((\regs[2][22]~q ))))) 
// ) ) )

	.dataa(!\regs[0][22]~q ),
	.datab(!\imem~15_combout ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[2][22]~q ),
	.datae(!\regs[1][22]~q ),
	.dataf(!\regs[3][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~0 .extended_lut = "off";
defparam \Mux9~0 .lut_mask = 64'h404C707C434F737F;
defparam \Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N19
dffeas \regs[4][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][22] .is_wysiwyg = "true";
defparam \regs[4][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N49
dffeas \regs[6][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][22] .is_wysiwyg = "true";
defparam \regs[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N28
dffeas \regs[5][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][22] .is_wysiwyg = "true";
defparam \regs[5][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N21
cyclonev_lcell_comb \regs[7][22]~feeder (
// Equation(s):
// \regs[7][22]~feeder_combout  = ( regval_MEM[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][22]~feeder .extended_lut = "off";
defparam \regs[7][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N23
dffeas \regs[7][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][22] .is_wysiwyg = "true";
defparam \regs[7][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N27
cyclonev_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = ( \regs[5][22]~q  & ( \regs[7][22]~q  & ( ((!\imem~16_combout  & (\regs[4][22]~q )) # (\imem~16_combout  & ((\regs[6][22]~q )))) # (\imem~15_combout ) ) ) ) # ( !\regs[5][22]~q  & ( \regs[7][22]~q  & ( (!\imem~15_combout  & 
// ((!\imem~16_combout  & (\regs[4][22]~q )) # (\imem~16_combout  & ((\regs[6][22]~q ))))) # (\imem~15_combout  & (((\imem~16_combout )))) ) ) ) # ( \regs[5][22]~q  & ( !\regs[7][22]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & (\regs[4][22]~q )) # 
// (\imem~16_combout  & ((\regs[6][22]~q ))))) # (\imem~15_combout  & (((!\imem~16_combout )))) ) ) ) # ( !\regs[5][22]~q  & ( !\regs[7][22]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & (\regs[4][22]~q )) # (\imem~16_combout  & ((\regs[6][22]~q ))))) 
// ) ) )

	.dataa(!\regs[4][22]~q ),
	.datab(!\imem~15_combout ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[6][22]~q ),
	.datae(!\regs[5][22]~q ),
	.dataf(!\regs[7][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~1 .extended_lut = "off";
defparam \Mux9~1 .lut_mask = 64'h404C707C434F737F;
defparam \Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N31
dffeas \regs[8][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][22] .is_wysiwyg = "true";
defparam \regs[8][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N57
cyclonev_lcell_comb \regs[9][22]~feeder (
// Equation(s):
// \regs[9][22]~feeder_combout  = ( regval_MEM[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][22]~feeder .extended_lut = "off";
defparam \regs[9][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N58
dffeas \regs[9][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][22] .is_wysiwyg = "true";
defparam \regs[9][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N20
dffeas \regs[10][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][22] .is_wysiwyg = "true";
defparam \regs[10][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N54
cyclonev_lcell_comb \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = ( \regs[11][22]~q  & ( \regs[10][22]~q  & ( ((!\imem~15_combout  & (\regs[8][22]~q )) # (\imem~15_combout  & ((\regs[9][22]~q )))) # (\imem~16_combout ) ) ) ) # ( !\regs[11][22]~q  & ( \regs[10][22]~q  & ( (!\imem~16_combout  & 
// ((!\imem~15_combout  & (\regs[8][22]~q )) # (\imem~15_combout  & ((\regs[9][22]~q ))))) # (\imem~16_combout  & (((!\imem~15_combout )))) ) ) ) # ( \regs[11][22]~q  & ( !\regs[10][22]~q  & ( (!\imem~16_combout  & ((!\imem~15_combout  & (\regs[8][22]~q )) # 
// (\imem~15_combout  & ((\regs[9][22]~q ))))) # (\imem~16_combout  & (((\imem~15_combout )))) ) ) ) # ( !\regs[11][22]~q  & ( !\regs[10][22]~q  & ( (!\imem~16_combout  & ((!\imem~15_combout  & (\regs[8][22]~q )) # (\imem~15_combout  & ((\regs[9][22]~q ))))) 
// ) ) )

	.dataa(!\imem~16_combout ),
	.datab(!\regs[8][22]~q ),
	.datac(!\imem~15_combout ),
	.datad(!\regs[9][22]~q ),
	.datae(!\regs[11][22]~q ),
	.dataf(!\regs[10][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~2 .extended_lut = "off";
defparam \Mux9~2 .lut_mask = 64'h202A252F707A757F;
defparam \Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N30
cyclonev_lcell_comb \Mux9~4 (
// Equation(s):
// \Mux9~4_combout  = ( \Mux9~2_combout  & ( \imem~14_combout  & ( (!\imem~13_combout ) # (\Mux9~3_combout ) ) ) ) # ( !\Mux9~2_combout  & ( \imem~14_combout  & ( (\Mux9~3_combout  & \imem~13_combout ) ) ) ) # ( \Mux9~2_combout  & ( !\imem~14_combout  & ( 
// (!\imem~13_combout  & (\Mux9~0_combout )) # (\imem~13_combout  & ((\Mux9~1_combout ))) ) ) ) # ( !\Mux9~2_combout  & ( !\imem~14_combout  & ( (!\imem~13_combout  & (\Mux9~0_combout )) # (\imem~13_combout  & ((\Mux9~1_combout ))) ) ) )

	.dataa(!\Mux9~3_combout ),
	.datab(!\Mux9~0_combout ),
	.datac(!\Mux9~1_combout ),
	.datad(!\imem~13_combout ),
	.datae(!\Mux9~2_combout ),
	.dataf(!\imem~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~4 .extended_lut = "off";
defparam \Mux9~4 .lut_mask = 64'h330F330F0055FF55;
defparam \Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N31
dffeas \regval1_ID[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux9~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[22] .is_wysiwyg = "true";
defparam \regval1_ID[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N22
dffeas \regs[2][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][21] .is_wysiwyg = "true";
defparam \regs[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N28
dffeas \regs[6][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][21] .is_wysiwyg = "true";
defparam \regs[6][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N44
dffeas \regs[10][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][21] .is_wysiwyg = "true";
defparam \regs[10][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N50
dffeas \regs[14][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][21] .is_wysiwyg = "true";
defparam \regs[14][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N42
cyclonev_lcell_comb \Mux42~2 (
// Equation(s):
// \Mux42~2_combout  = ( \regs[10][21]~q  & ( \regs[14][21]~q  & ( ((!\imem~3_combout  & (\regs[2][21]~q )) # (\imem~3_combout  & ((\regs[6][21]~q )))) # (\imem~4_combout ) ) ) ) # ( !\regs[10][21]~q  & ( \regs[14][21]~q  & ( (!\imem~4_combout  & 
// ((!\imem~3_combout  & (\regs[2][21]~q )) # (\imem~3_combout  & ((\regs[6][21]~q ))))) # (\imem~4_combout  & (((\imem~3_combout )))) ) ) ) # ( \regs[10][21]~q  & ( !\regs[14][21]~q  & ( (!\imem~4_combout  & ((!\imem~3_combout  & (\regs[2][21]~q )) # 
// (\imem~3_combout  & ((\regs[6][21]~q ))))) # (\imem~4_combout  & (((!\imem~3_combout )))) ) ) ) # ( !\regs[10][21]~q  & ( !\regs[14][21]~q  & ( (!\imem~4_combout  & ((!\imem~3_combout  & (\regs[2][21]~q )) # (\imem~3_combout  & ((\regs[6][21]~q ))))) ) ) 
// )

	.dataa(!\imem~4_combout ),
	.datab(!\regs[2][21]~q ),
	.datac(!\imem~3_combout ),
	.datad(!\regs[6][21]~q ),
	.datae(!\regs[10][21]~q ),
	.dataf(!\regs[14][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~2 .extended_lut = "off";
defparam \Mux42~2 .lut_mask = 64'h202A707A252F757F;
defparam \Mux42~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N55
dffeas \regs[3][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][21] .is_wysiwyg = "true";
defparam \regs[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N37
dffeas \regs[15][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][21] .is_wysiwyg = "true";
defparam \regs[15][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N32
dffeas \regs[11][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][21] .is_wysiwyg = "true";
defparam \regs[11][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N34
dffeas \regs[7][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][21] .is_wysiwyg = "true";
defparam \regs[7][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N30
cyclonev_lcell_comb \Mux42~3 (
// Equation(s):
// \Mux42~3_combout  = ( \regs[11][21]~q  & ( \regs[7][21]~q  & ( (!\imem~3_combout  & (((\imem~4_combout )) # (\regs[3][21]~q ))) # (\imem~3_combout  & (((!\imem~4_combout ) # (\regs[15][21]~q )))) ) ) ) # ( !\regs[11][21]~q  & ( \regs[7][21]~q  & ( 
// (!\imem~3_combout  & (\regs[3][21]~q  & ((!\imem~4_combout )))) # (\imem~3_combout  & (((!\imem~4_combout ) # (\regs[15][21]~q )))) ) ) ) # ( \regs[11][21]~q  & ( !\regs[7][21]~q  & ( (!\imem~3_combout  & (((\imem~4_combout )) # (\regs[3][21]~q ))) # 
// (\imem~3_combout  & (((\regs[15][21]~q  & \imem~4_combout )))) ) ) ) # ( !\regs[11][21]~q  & ( !\regs[7][21]~q  & ( (!\imem~3_combout  & (\regs[3][21]~q  & ((!\imem~4_combout )))) # (\imem~3_combout  & (((\regs[15][21]~q  & \imem~4_combout )))) ) ) )

	.dataa(!\regs[3][21]~q ),
	.datab(!\regs[15][21]~q ),
	.datac(!\imem~3_combout ),
	.datad(!\imem~4_combout ),
	.datae(!\regs[11][21]~q ),
	.dataf(!\regs[7][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~3 .extended_lut = "off";
defparam \Mux42~3 .lut_mask = 64'h500350F35F035FF3;
defparam \Mux42~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N19
dffeas \regs[5][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][21] .is_wysiwyg = "true";
defparam \regs[5][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N19
dffeas \regs[13][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][21] .is_wysiwyg = "true";
defparam \regs[13][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N44
dffeas \regs[1][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][21] .is_wysiwyg = "true";
defparam \regs[1][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N42
cyclonev_lcell_comb \Mux42~1 (
// Equation(s):
// \Mux42~1_combout  = ( \regs[1][21]~q  & ( \regs[9][21]~q  & ( (!\imem~3_combout ) # ((!\imem~4_combout  & (\regs[5][21]~q )) # (\imem~4_combout  & ((\regs[13][21]~q )))) ) ) ) # ( !\regs[1][21]~q  & ( \regs[9][21]~q  & ( (!\imem~4_combout  & 
// (\regs[5][21]~q  & (\imem~3_combout ))) # (\imem~4_combout  & (((!\imem~3_combout ) # (\regs[13][21]~q )))) ) ) ) # ( \regs[1][21]~q  & ( !\regs[9][21]~q  & ( (!\imem~4_combout  & (((!\imem~3_combout )) # (\regs[5][21]~q ))) # (\imem~4_combout  & 
// (((\imem~3_combout  & \regs[13][21]~q )))) ) ) ) # ( !\regs[1][21]~q  & ( !\regs[9][21]~q  & ( (\imem~3_combout  & ((!\imem~4_combout  & (\regs[5][21]~q )) # (\imem~4_combout  & ((\regs[13][21]~q ))))) ) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\regs[5][21]~q ),
	.datac(!\imem~3_combout ),
	.datad(!\regs[13][21]~q ),
	.datae(!\regs[1][21]~q ),
	.dataf(!\regs[9][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~1 .extended_lut = "off";
defparam \Mux42~1 .lut_mask = 64'h0207A2A75257F2F7;
defparam \Mux42~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N44
dffeas \regs[4][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][21] .is_wysiwyg = "true";
defparam \regs[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N10
dffeas \regs[8][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][21] .is_wysiwyg = "true";
defparam \regs[8][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N8
dffeas \regs[0][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][21] .is_wysiwyg = "true";
defparam \regs[0][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N24
cyclonev_lcell_comb \regs[12][21]~feeder (
// Equation(s):
// \regs[12][21]~feeder_combout  = ( regval_MEM[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][21]~feeder .extended_lut = "off";
defparam \regs[12][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N26
dffeas \regs[12][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][21] .is_wysiwyg = "true";
defparam \regs[12][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N6
cyclonev_lcell_comb \Mux42~0 (
// Equation(s):
// \Mux42~0_combout  = ( \regs[0][21]~q  & ( \regs[12][21]~q  & ( (!\imem~3_combout  & (((!\imem~4_combout ) # (\regs[8][21]~q )))) # (\imem~3_combout  & (((\imem~4_combout )) # (\regs[4][21]~q ))) ) ) ) # ( !\regs[0][21]~q  & ( \regs[12][21]~q  & ( 
// (!\imem~3_combout  & (((\imem~4_combout  & \regs[8][21]~q )))) # (\imem~3_combout  & (((\imem~4_combout )) # (\regs[4][21]~q ))) ) ) ) # ( \regs[0][21]~q  & ( !\regs[12][21]~q  & ( (!\imem~3_combout  & (((!\imem~4_combout ) # (\regs[8][21]~q )))) # 
// (\imem~3_combout  & (\regs[4][21]~q  & (!\imem~4_combout ))) ) ) ) # ( !\regs[0][21]~q  & ( !\regs[12][21]~q  & ( (!\imem~3_combout  & (((\imem~4_combout  & \regs[8][21]~q )))) # (\imem~3_combout  & (\regs[4][21]~q  & (!\imem~4_combout ))) ) ) )

	.dataa(!\imem~3_combout ),
	.datab(!\regs[4][21]~q ),
	.datac(!\imem~4_combout ),
	.datad(!\regs[8][21]~q ),
	.datae(!\regs[0][21]~q ),
	.dataf(!\regs[12][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~0 .extended_lut = "off";
defparam \Mux42~0 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \Mux42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N0
cyclonev_lcell_comb \Mux42~4 (
// Equation(s):
// \Mux42~4_combout  = ( \Mux42~1_combout  & ( \Mux42~0_combout  & ( (!\imem~2_combout ) # ((!\imem~1_combout  & (\Mux42~2_combout )) # (\imem~1_combout  & ((\Mux42~3_combout )))) ) ) ) # ( !\Mux42~1_combout  & ( \Mux42~0_combout  & ( (!\imem~1_combout  & 
// (((!\imem~2_combout )) # (\Mux42~2_combout ))) # (\imem~1_combout  & (((\imem~2_combout  & \Mux42~3_combout )))) ) ) ) # ( \Mux42~1_combout  & ( !\Mux42~0_combout  & ( (!\imem~1_combout  & (\Mux42~2_combout  & (\imem~2_combout ))) # (\imem~1_combout  & 
// (((!\imem~2_combout ) # (\Mux42~3_combout )))) ) ) ) # ( !\Mux42~1_combout  & ( !\Mux42~0_combout  & ( (\imem~2_combout  & ((!\imem~1_combout  & (\Mux42~2_combout )) # (\imem~1_combout  & ((\Mux42~3_combout ))))) ) ) )

	.dataa(!\Mux42~2_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\imem~2_combout ),
	.datad(!\Mux42~3_combout ),
	.datae(!\Mux42~1_combout ),
	.dataf(!\Mux42~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~4 .extended_lut = "off";
defparam \Mux42~4 .lut_mask = 64'h04073437C4C7F4F7;
defparam \Mux42~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N1
dffeas \regval2_ID[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux42~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[21] .is_wysiwyg = "true";
defparam \regval2_ID[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N11
dffeas \regval2_EX[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[21] .is_wysiwyg = "true";
defparam \regval2_EX[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[21]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[21]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N27
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|mux3|l1_w21_n0_mux_dataout~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|mux3|l1_w21_n0_mux_dataout~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|mux3|l1_w21_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|mux3|l1_w21_n0_mux_dataout~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|mux3|l1_w21_n0_mux_dataout~0 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \dmem_rtl_0|auto_generated|mux3|l1_w21_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N42
cyclonev_lcell_comb \aluout_EX_r[23]~130 (
// Equation(s):
// \aluout_EX_r[23]~130_combout  = (\Equal10~0_combout  & \aluout_EX[23]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal10~0_combout ),
	.datad(!\aluout_EX[23]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~130 .extended_lut = "off";
defparam \aluout_EX_r[23]~130 .lut_mask = 64'h000F000F000F000F;
defparam \aluout_EX_r[23]~130 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N25
dffeas \regs[5][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][19] .is_wysiwyg = "true";
defparam \regs[5][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N54
cyclonev_lcell_comb \regs[9][19]~feeder (
// Equation(s):
// \regs[9][19]~feeder_combout  = ( regval_MEM[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][19]~feeder .extended_lut = "off";
defparam \regs[9][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N55
dffeas \regs[9][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][19] .is_wysiwyg = "true";
defparam \regs[9][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N49
dffeas \regs[1][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][19] .is_wysiwyg = "true";
defparam \regs[1][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N48
cyclonev_lcell_comb \Mux44~1 (
// Equation(s):
// \Mux44~1_combout  = ( \regs[1][19]~q  & ( \regs[13][19]~q  & ( (!\imem~4_combout  & (((!\imem~3_combout )) # (\regs[5][19]~q ))) # (\imem~4_combout  & (((\regs[9][19]~q ) # (\imem~3_combout )))) ) ) ) # ( !\regs[1][19]~q  & ( \regs[13][19]~q  & ( 
// (!\imem~4_combout  & (\regs[5][19]~q  & (\imem~3_combout ))) # (\imem~4_combout  & (((\regs[9][19]~q ) # (\imem~3_combout )))) ) ) ) # ( \regs[1][19]~q  & ( !\regs[13][19]~q  & ( (!\imem~4_combout  & (((!\imem~3_combout )) # (\regs[5][19]~q ))) # 
// (\imem~4_combout  & (((!\imem~3_combout  & \regs[9][19]~q )))) ) ) ) # ( !\regs[1][19]~q  & ( !\regs[13][19]~q  & ( (!\imem~4_combout  & (\regs[5][19]~q  & (\imem~3_combout ))) # (\imem~4_combout  & (((!\imem~3_combout  & \regs[9][19]~q )))) ) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\regs[5][19]~q ),
	.datac(!\imem~3_combout ),
	.datad(!\regs[9][19]~q ),
	.datae(!\regs[1][19]~q ),
	.dataf(!\regs[13][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~1 .extended_lut = "off";
defparam \Mux44~1 .lut_mask = 64'h0252A2F20757A7F7;
defparam \Mux44~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N28
dffeas \regs[7][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][19] .is_wysiwyg = "true";
defparam \regs[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N44
dffeas \regs[15][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][19] .is_wysiwyg = "true";
defparam \regs[15][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N7
dffeas \regs[11][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][19] .is_wysiwyg = "true";
defparam \regs[11][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N4
dffeas \regs[3][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][19] .is_wysiwyg = "true";
defparam \regs[3][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N6
cyclonev_lcell_comb \Mux44~3 (
// Equation(s):
// \Mux44~3_combout  = ( \regs[11][19]~q  & ( \regs[3][19]~q  & ( (!\imem~3_combout ) # ((!\imem~4_combout  & (\regs[7][19]~q )) # (\imem~4_combout  & ((\regs[15][19]~q )))) ) ) ) # ( !\regs[11][19]~q  & ( \regs[3][19]~q  & ( (!\imem~3_combout  & 
// (((!\imem~4_combout )))) # (\imem~3_combout  & ((!\imem~4_combout  & (\regs[7][19]~q )) # (\imem~4_combout  & ((\regs[15][19]~q ))))) ) ) ) # ( \regs[11][19]~q  & ( !\regs[3][19]~q  & ( (!\imem~3_combout  & (((\imem~4_combout )))) # (\imem~3_combout  & 
// ((!\imem~4_combout  & (\regs[7][19]~q )) # (\imem~4_combout  & ((\regs[15][19]~q ))))) ) ) ) # ( !\regs[11][19]~q  & ( !\regs[3][19]~q  & ( (\imem~3_combout  & ((!\imem~4_combout  & (\regs[7][19]~q )) # (\imem~4_combout  & ((\regs[15][19]~q ))))) ) ) )

	.dataa(!\imem~3_combout ),
	.datab(!\regs[7][19]~q ),
	.datac(!\regs[15][19]~q ),
	.datad(!\imem~4_combout ),
	.datae(!\regs[11][19]~q ),
	.dataf(!\regs[3][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~3 .extended_lut = "off";
defparam \Mux44~3 .lut_mask = 64'h110511AFBB05BBAF;
defparam \Mux44~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N7
dffeas \regs[12][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][19] .is_wysiwyg = "true";
defparam \regs[12][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N38
dffeas \regs[4][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][19] .is_wysiwyg = "true";
defparam \regs[4][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N1
dffeas \regs[0][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][19] .is_wysiwyg = "true";
defparam \regs[0][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N35
dffeas \regs[8][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][19] .is_wysiwyg = "true";
defparam \regs[8][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N0
cyclonev_lcell_comb \Mux44~0 (
// Equation(s):
// \Mux44~0_combout  = ( \regs[0][19]~q  & ( \regs[8][19]~q  & ( (!\imem~3_combout ) # ((!\imem~4_combout  & ((\regs[4][19]~q ))) # (\imem~4_combout  & (\regs[12][19]~q ))) ) ) ) # ( !\regs[0][19]~q  & ( \regs[8][19]~q  & ( (!\imem~4_combout  & 
// (((\regs[4][19]~q  & \imem~3_combout )))) # (\imem~4_combout  & (((!\imem~3_combout )) # (\regs[12][19]~q ))) ) ) ) # ( \regs[0][19]~q  & ( !\regs[8][19]~q  & ( (!\imem~4_combout  & (((!\imem~3_combout ) # (\regs[4][19]~q )))) # (\imem~4_combout  & 
// (\regs[12][19]~q  & ((\imem~3_combout )))) ) ) ) # ( !\regs[0][19]~q  & ( !\regs[8][19]~q  & ( (\imem~3_combout  & ((!\imem~4_combout  & ((\regs[4][19]~q ))) # (\imem~4_combout  & (\regs[12][19]~q )))) ) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\regs[12][19]~q ),
	.datac(!\regs[4][19]~q ),
	.datad(!\imem~3_combout ),
	.datae(!\regs[0][19]~q ),
	.dataf(!\regs[8][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~0 .extended_lut = "off";
defparam \Mux44~0 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \Mux44~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N50
dffeas \regs[6][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][19] .is_wysiwyg = "true";
defparam \regs[6][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N3
cyclonev_lcell_comb \regs[2][19]~feeder (
// Equation(s):
// \regs[2][19]~feeder_combout  = ( regval_MEM[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][19]~feeder .extended_lut = "off";
defparam \regs[2][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N4
dffeas \regs[2][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][19] .is_wysiwyg = "true";
defparam \regs[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N38
dffeas \regs[10][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][19] .is_wysiwyg = "true";
defparam \regs[10][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N14
dffeas \regs[14][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][19] .is_wysiwyg = "true";
defparam \regs[14][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N36
cyclonev_lcell_comb \Mux44~2 (
// Equation(s):
// \Mux44~2_combout  = ( \regs[10][19]~q  & ( \regs[14][19]~q  & ( ((!\imem~3_combout  & ((\regs[2][19]~q ))) # (\imem~3_combout  & (\regs[6][19]~q ))) # (\imem~4_combout ) ) ) ) # ( !\regs[10][19]~q  & ( \regs[14][19]~q  & ( (!\imem~4_combout  & 
// ((!\imem~3_combout  & ((\regs[2][19]~q ))) # (\imem~3_combout  & (\regs[6][19]~q )))) # (\imem~4_combout  & (((\imem~3_combout )))) ) ) ) # ( \regs[10][19]~q  & ( !\regs[14][19]~q  & ( (!\imem~4_combout  & ((!\imem~3_combout  & ((\regs[2][19]~q ))) # 
// (\imem~3_combout  & (\regs[6][19]~q )))) # (\imem~4_combout  & (((!\imem~3_combout )))) ) ) ) # ( !\regs[10][19]~q  & ( !\regs[14][19]~q  & ( (!\imem~4_combout  & ((!\imem~3_combout  & ((\regs[2][19]~q ))) # (\imem~3_combout  & (\regs[6][19]~q )))) ) ) )

	.dataa(!\regs[6][19]~q ),
	.datab(!\regs[2][19]~q ),
	.datac(!\imem~4_combout ),
	.datad(!\imem~3_combout ),
	.datae(!\regs[10][19]~q ),
	.dataf(!\regs[14][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~2 .extended_lut = "off";
defparam \Mux44~2 .lut_mask = 64'h30503F50305F3F5F;
defparam \Mux44~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N30
cyclonev_lcell_comb \Mux44~4 (
// Equation(s):
// \Mux44~4_combout  = ( \imem~1_combout  & ( \Mux44~2_combout  & ( (!\imem~2_combout  & (\Mux44~1_combout )) # (\imem~2_combout  & ((\Mux44~3_combout ))) ) ) ) # ( !\imem~1_combout  & ( \Mux44~2_combout  & ( (\Mux44~0_combout ) # (\imem~2_combout ) ) ) ) # 
// ( \imem~1_combout  & ( !\Mux44~2_combout  & ( (!\imem~2_combout  & (\Mux44~1_combout )) # (\imem~2_combout  & ((\Mux44~3_combout ))) ) ) ) # ( !\imem~1_combout  & ( !\Mux44~2_combout  & ( (!\imem~2_combout  & \Mux44~0_combout ) ) ) )

	.dataa(!\Mux44~1_combout ),
	.datab(!\Mux44~3_combout ),
	.datac(!\imem~2_combout ),
	.datad(!\Mux44~0_combout ),
	.datae(!\imem~1_combout ),
	.dataf(!\Mux44~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~4 .extended_lut = "off";
defparam \Mux44~4 .lut_mask = 64'h00F053530FFF5353;
defparam \Mux44~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N31
dffeas \regval2_ID[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux44~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[19] .is_wysiwyg = "true";
defparam \regval2_ID[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N24
cyclonev_lcell_comb \aluout_EX_r[23]~99 (
// Equation(s):
// \aluout_EX_r[23]~99_combout  = ( !op1_ID[5] & ( op1_ID[4] & ( (!op1_ID[0] & (op1_ID[1] & !op1_ID[2])) ) ) ) # ( op1_ID[5] & ( !op1_ID[4] & ( (!op1_ID[3] & (!op1_ID[1] & ((!op1_ID[0]) # (op1_ID[2])))) ) ) ) # ( !op1_ID[5] & ( !op1_ID[4] & ( (!op1_ID[3] & 
// (!op1_ID[0] & (!op1_ID[1] & !op1_ID[2]))) ) ) )

	.dataa(!op1_ID[3]),
	.datab(!op1_ID[0]),
	.datac(!op1_ID[1]),
	.datad(!op1_ID[2]),
	.datae(!op1_ID[5]),
	.dataf(!op1_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~99 .extended_lut = "off";
defparam \aluout_EX_r[23]~99 .lut_mask = 64'h800080A00C000000;
defparam \aluout_EX_r[23]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N24
cyclonev_lcell_comb \aluout_EX_r[19]~295 (
// Equation(s):
// \aluout_EX_r[19]~295_combout  = ( \aluout_EX[23]~2_combout  & ( \aluout_EX_r[23]~99_combout  & ( (\aluout_EX_r[23]~130_combout  & (!regval1_ID[19] $ (regval2_ID[19]))) ) ) ) # ( !\aluout_EX[23]~2_combout  & ( \aluout_EX_r[23]~99_combout  & ( 
// (\aluout_EX_r[23]~130_combout  & (!regval1_ID[19] $ (!regval2_ID[19]))) ) ) ) # ( \aluout_EX[23]~2_combout  & ( !\aluout_EX_r[23]~99_combout  & ( (!immval_ID[31] & (((\aluout_EX_r[23]~130_combout  & !regval2_ID[19])) # (regval1_ID[19]))) # (immval_ID[31] 
// & ((!regval1_ID[19]) # ((\aluout_EX_r[23]~130_combout  & regval2_ID[19])))) ) ) ) # ( !\aluout_EX[23]~2_combout  & ( !\aluout_EX_r[23]~99_combout  & ( (!immval_ID[31] & (((\aluout_EX_r[23]~130_combout  & regval2_ID[19])) # (regval1_ID[19]))) # 
// (immval_ID[31] & ((!regval1_ID[19]) # ((\aluout_EX_r[23]~130_combout  & !regval2_ID[19])))) ) ) )

	.dataa(!\aluout_EX_r[23]~130_combout ),
	.datab(!immval_ID[31]),
	.datac(!regval1_ID[19]),
	.datad(!regval2_ID[19]),
	.datae(!\aluout_EX[23]~2_combout ),
	.dataf(!\aluout_EX_r[23]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~295 .extended_lut = "off";
defparam \aluout_EX_r[19]~295 .lut_mask = 64'h3D7C7C3D05505005;
defparam \aluout_EX_r[19]~295 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N14
dffeas \regs[1][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][18] .is_wysiwyg = "true";
defparam \regs[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N34
dffeas \regs[3][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][18] .is_wysiwyg = "true";
defparam \regs[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N20
dffeas \regs[0][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][18] .is_wysiwyg = "true";
defparam \regs[0][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N9
cyclonev_lcell_comb \regs[2][18]~feeder (
// Equation(s):
// \regs[2][18]~feeder_combout  = ( regval_MEM[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][18]~feeder .extended_lut = "off";
defparam \regs[2][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N10
dffeas \regs[2][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][18] .is_wysiwyg = "true";
defparam \regs[2][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y9_N18
cyclonev_lcell_comb \Mux45~0 (
// Equation(s):
// \Mux45~0_combout  = ( \regs[0][18]~q  & ( \regs[2][18]~q  & ( (!\imem~1_combout ) # ((!\imem~2_combout  & (\regs[1][18]~q )) # (\imem~2_combout  & ((\regs[3][18]~q )))) ) ) ) # ( !\regs[0][18]~q  & ( \regs[2][18]~q  & ( (!\imem~2_combout  & 
// (\regs[1][18]~q  & ((\imem~1_combout )))) # (\imem~2_combout  & (((!\imem~1_combout ) # (\regs[3][18]~q )))) ) ) ) # ( \regs[0][18]~q  & ( !\regs[2][18]~q  & ( (!\imem~2_combout  & (((!\imem~1_combout )) # (\regs[1][18]~q ))) # (\imem~2_combout  & 
// (((\regs[3][18]~q  & \imem~1_combout )))) ) ) ) # ( !\regs[0][18]~q  & ( !\regs[2][18]~q  & ( (\imem~1_combout  & ((!\imem~2_combout  & (\regs[1][18]~q )) # (\imem~2_combout  & ((\regs[3][18]~q ))))) ) ) )

	.dataa(!\regs[1][18]~q ),
	.datab(!\imem~2_combout ),
	.datac(!\regs[3][18]~q ),
	.datad(!\imem~1_combout ),
	.datae(!\regs[0][18]~q ),
	.dataf(!\regs[2][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~0 .extended_lut = "off";
defparam \Mux45~0 .lut_mask = 64'h0047CC473347FF47;
defparam \Mux45~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N48
cyclonev_lcell_comb \regs[12][18]~feeder (
// Equation(s):
// \regs[12][18]~feeder_combout  = ( regval_MEM[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][18]~feeder .extended_lut = "off";
defparam \regs[12][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N49
dffeas \regs[12][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][18] .is_wysiwyg = "true";
defparam \regs[12][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N6
cyclonev_lcell_comb \regs[13][18]~feeder (
// Equation(s):
// \regs[13][18]~feeder_combout  = ( regval_MEM[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][18]~feeder .extended_lut = "off";
defparam \regs[13][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N7
dffeas \regs[13][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][18] .is_wysiwyg = "true";
defparam \regs[13][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N7
dffeas \regs[15][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][18] .is_wysiwyg = "true";
defparam \regs[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N2
dffeas \regs[14][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][18] .is_wysiwyg = "true";
defparam \regs[14][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N0
cyclonev_lcell_comb \Mux45~3 (
// Equation(s):
// \Mux45~3_combout  = ( \regs[14][18]~q  & ( \imem~1_combout  & ( (!\imem~2_combout  & (\regs[13][18]~q )) # (\imem~2_combout  & ((\regs[15][18]~q ))) ) ) ) # ( !\regs[14][18]~q  & ( \imem~1_combout  & ( (!\imem~2_combout  & (\regs[13][18]~q )) # 
// (\imem~2_combout  & ((\regs[15][18]~q ))) ) ) ) # ( \regs[14][18]~q  & ( !\imem~1_combout  & ( (\imem~2_combout ) # (\regs[12][18]~q ) ) ) ) # ( !\regs[14][18]~q  & ( !\imem~1_combout  & ( (\regs[12][18]~q  & !\imem~2_combout ) ) ) )

	.dataa(!\regs[12][18]~q ),
	.datab(!\regs[13][18]~q ),
	.datac(!\regs[15][18]~q ),
	.datad(!\imem~2_combout ),
	.datae(!\regs[14][18]~q ),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~3 .extended_lut = "off";
defparam \Mux45~3 .lut_mask = 64'h550055FF330F330F;
defparam \Mux45~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N8
dffeas \regs[7][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][18] .is_wysiwyg = "true";
defparam \regs[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N52
dffeas \regs[6][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][18] .is_wysiwyg = "true";
defparam \regs[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N19
dffeas \regs[5][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][18] .is_wysiwyg = "true";
defparam \regs[5][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N12
cyclonev_lcell_comb \Mux45~1 (
// Equation(s):
// \Mux45~1_combout  = ( \regs[4][18]~q  & ( \regs[5][18]~q  & ( (!\imem~2_combout ) # ((!\imem~1_combout  & ((\regs[6][18]~q ))) # (\imem~1_combout  & (\regs[7][18]~q ))) ) ) ) # ( !\regs[4][18]~q  & ( \regs[5][18]~q  & ( (!\imem~1_combout  & 
// (((\imem~2_combout  & \regs[6][18]~q )))) # (\imem~1_combout  & (((!\imem~2_combout )) # (\regs[7][18]~q ))) ) ) ) # ( \regs[4][18]~q  & ( !\regs[5][18]~q  & ( (!\imem~1_combout  & (((!\imem~2_combout ) # (\regs[6][18]~q )))) # (\imem~1_combout  & 
// (\regs[7][18]~q  & (\imem~2_combout ))) ) ) ) # ( !\regs[4][18]~q  & ( !\regs[5][18]~q  & ( (\imem~2_combout  & ((!\imem~1_combout  & ((\regs[6][18]~q ))) # (\imem~1_combout  & (\regs[7][18]~q )))) ) ) )

	.dataa(!\regs[7][18]~q ),
	.datab(!\imem~1_combout ),
	.datac(!\imem~2_combout ),
	.datad(!\regs[6][18]~q ),
	.datae(!\regs[4][18]~q ),
	.dataf(!\regs[5][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~1 .extended_lut = "off";
defparam \Mux45~1 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \Mux45~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N40
dffeas \regs[9][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][18] .is_wysiwyg = "true";
defparam \regs[9][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N43
dffeas \regs[11][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][18] .is_wysiwyg = "true";
defparam \regs[11][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N13
dffeas \regs[10][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][18] .is_wysiwyg = "true";
defparam \regs[10][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N36
cyclonev_lcell_comb \regs[8][18]~feeder (
// Equation(s):
// \regs[8][18]~feeder_combout  = ( regval_MEM[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][18]~feeder .extended_lut = "off";
defparam \regs[8][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N37
dffeas \regs[8][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][18] .is_wysiwyg = "true";
defparam \regs[8][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N12
cyclonev_lcell_comb \Mux45~2 (
// Equation(s):
// \Mux45~2_combout  = ( \regs[10][18]~q  & ( \regs[8][18]~q  & ( (!\imem~1_combout ) # ((!\imem~2_combout  & (\regs[9][18]~q )) # (\imem~2_combout  & ((\regs[11][18]~q )))) ) ) ) # ( !\regs[10][18]~q  & ( \regs[8][18]~q  & ( (!\imem~2_combout  & 
// (((!\imem~1_combout )) # (\regs[9][18]~q ))) # (\imem~2_combout  & (((\imem~1_combout  & \regs[11][18]~q )))) ) ) ) # ( \regs[10][18]~q  & ( !\regs[8][18]~q  & ( (!\imem~2_combout  & (\regs[9][18]~q  & (\imem~1_combout ))) # (\imem~2_combout  & 
// (((!\imem~1_combout ) # (\regs[11][18]~q )))) ) ) ) # ( !\regs[10][18]~q  & ( !\regs[8][18]~q  & ( (\imem~1_combout  & ((!\imem~2_combout  & (\regs[9][18]~q )) # (\imem~2_combout  & ((\regs[11][18]~q ))))) ) ) )

	.dataa(!\regs[9][18]~q ),
	.datab(!\imem~2_combout ),
	.datac(!\imem~1_combout ),
	.datad(!\regs[11][18]~q ),
	.datae(!\regs[10][18]~q ),
	.dataf(!\regs[8][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~2 .extended_lut = "off";
defparam \Mux45~2 .lut_mask = 64'h04073437C4C7F4F7;
defparam \Mux45~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N33
cyclonev_lcell_comb \Mux45~4 (
// Equation(s):
// \Mux45~4_combout  = ( \Mux45~1_combout  & ( \Mux45~2_combout  & ( (!\imem~3_combout  & (((\imem~4_combout )) # (\Mux45~0_combout ))) # (\imem~3_combout  & (((!\imem~4_combout ) # (\Mux45~3_combout )))) ) ) ) # ( !\Mux45~1_combout  & ( \Mux45~2_combout  & 
// ( (!\imem~3_combout  & (((\imem~4_combout )) # (\Mux45~0_combout ))) # (\imem~3_combout  & (((\Mux45~3_combout  & \imem~4_combout )))) ) ) ) # ( \Mux45~1_combout  & ( !\Mux45~2_combout  & ( (!\imem~3_combout  & (\Mux45~0_combout  & ((!\imem~4_combout )))) 
// # (\imem~3_combout  & (((!\imem~4_combout ) # (\Mux45~3_combout )))) ) ) ) # ( !\Mux45~1_combout  & ( !\Mux45~2_combout  & ( (!\imem~3_combout  & (\Mux45~0_combout  & ((!\imem~4_combout )))) # (\imem~3_combout  & (((\Mux45~3_combout  & \imem~4_combout 
// )))) ) ) )

	.dataa(!\imem~3_combout ),
	.datab(!\Mux45~0_combout ),
	.datac(!\Mux45~3_combout ),
	.datad(!\imem~4_combout ),
	.datae(!\Mux45~1_combout ),
	.dataf(!\Mux45~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~4 .extended_lut = "off";
defparam \Mux45~4 .lut_mask = 64'h2205770522AF77AF;
defparam \Mux45~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y8_N34
dffeas \regval2_ID[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux45~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[18] .is_wysiwyg = "true";
defparam \regval2_ID[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N5
dffeas \regval2_EX[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[18] .is_wysiwyg = "true";
defparam \regval2_EX[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N53
dffeas \dmem~19 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~19 .is_wysiwyg = "true";
defparam \dmem~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N58
dffeas \regs[12][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][17] .is_wysiwyg = "true";
defparam \regs[12][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N32
dffeas \regs[8][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][17] .is_wysiwyg = "true";
defparam \regs[8][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N14
dffeas \regs[0][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][17] .is_wysiwyg = "true";
defparam \regs[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N20
dffeas \regs[4][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][17] .is_wysiwyg = "true";
defparam \regs[4][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N12
cyclonev_lcell_comb \Mux46~0 (
// Equation(s):
// \Mux46~0_combout  = ( \regs[0][17]~q  & ( \regs[4][17]~q  & ( (!\imem~4_combout ) # ((!\imem~3_combout  & ((\regs[8][17]~q ))) # (\imem~3_combout  & (\regs[12][17]~q ))) ) ) ) # ( !\regs[0][17]~q  & ( \regs[4][17]~q  & ( (!\imem~4_combout  & 
// (((\imem~3_combout )))) # (\imem~4_combout  & ((!\imem~3_combout  & ((\regs[8][17]~q ))) # (\imem~3_combout  & (\regs[12][17]~q )))) ) ) ) # ( \regs[0][17]~q  & ( !\regs[4][17]~q  & ( (!\imem~4_combout  & (((!\imem~3_combout )))) # (\imem~4_combout  & 
// ((!\imem~3_combout  & ((\regs[8][17]~q ))) # (\imem~3_combout  & (\regs[12][17]~q )))) ) ) ) # ( !\regs[0][17]~q  & ( !\regs[4][17]~q  & ( (\imem~4_combout  & ((!\imem~3_combout  & ((\regs[8][17]~q ))) # (\imem~3_combout  & (\regs[12][17]~q )))) ) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\regs[12][17]~q ),
	.datac(!\imem~3_combout ),
	.datad(!\regs[8][17]~q ),
	.datae(!\regs[0][17]~q ),
	.dataf(!\regs[4][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~0 .extended_lut = "off";
defparam \Mux46~0 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \Mux46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N56
dffeas \regs[14][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][17] .is_wysiwyg = "true";
defparam \regs[14][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N34
dffeas \regs[2][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][17] .is_wysiwyg = "true";
defparam \regs[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N20
dffeas \regs[10][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][17] .is_wysiwyg = "true";
defparam \regs[10][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N34
dffeas \regs[6][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][17] .is_wysiwyg = "true";
defparam \regs[6][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N18
cyclonev_lcell_comb \Mux46~2 (
// Equation(s):
// \Mux46~2_combout  = ( \regs[10][17]~q  & ( \regs[6][17]~q  & ( (!\imem~3_combout  & (((\regs[2][17]~q ) # (\imem~4_combout )))) # (\imem~3_combout  & (((!\imem~4_combout )) # (\regs[14][17]~q ))) ) ) ) # ( !\regs[10][17]~q  & ( \regs[6][17]~q  & ( 
// (!\imem~3_combout  & (((!\imem~4_combout  & \regs[2][17]~q )))) # (\imem~3_combout  & (((!\imem~4_combout )) # (\regs[14][17]~q ))) ) ) ) # ( \regs[10][17]~q  & ( !\regs[6][17]~q  & ( (!\imem~3_combout  & (((\regs[2][17]~q ) # (\imem~4_combout )))) # 
// (\imem~3_combout  & (\regs[14][17]~q  & (\imem~4_combout ))) ) ) ) # ( !\regs[10][17]~q  & ( !\regs[6][17]~q  & ( (!\imem~3_combout  & (((!\imem~4_combout  & \regs[2][17]~q )))) # (\imem~3_combout  & (\regs[14][17]~q  & (\imem~4_combout ))) ) ) )

	.dataa(!\regs[14][17]~q ),
	.datab(!\imem~3_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\regs[2][17]~q ),
	.datae(!\regs[10][17]~q ),
	.dataf(!\regs[6][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~2 .extended_lut = "off";
defparam \Mux46~2 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \Mux46~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N1
dffeas \regs[15][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][17] .is_wysiwyg = "true";
defparam \regs[15][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N5
dffeas \regs[3][17]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][17]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[3][17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N7
dffeas \regs[7][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][17] .is_wysiwyg = "true";
defparam \regs[7][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N12
cyclonev_lcell_comb \Mux46~3 (
// Equation(s):
// \Mux46~3_combout  = ( \regs[11][17]~q  & ( \regs[7][17]~q  & ( (!\imem~3_combout  & (((\imem~4_combout ) # (\regs[3][17]~DUPLICATE_q )))) # (\imem~3_combout  & (((!\imem~4_combout )) # (\regs[15][17]~q ))) ) ) ) # ( !\regs[11][17]~q  & ( \regs[7][17]~q  & 
// ( (!\imem~3_combout  & (((\regs[3][17]~DUPLICATE_q  & !\imem~4_combout )))) # (\imem~3_combout  & (((!\imem~4_combout )) # (\regs[15][17]~q ))) ) ) ) # ( \regs[11][17]~q  & ( !\regs[7][17]~q  & ( (!\imem~3_combout  & (((\imem~4_combout ) # 
// (\regs[3][17]~DUPLICATE_q )))) # (\imem~3_combout  & (\regs[15][17]~q  & ((\imem~4_combout )))) ) ) ) # ( !\regs[11][17]~q  & ( !\regs[7][17]~q  & ( (!\imem~3_combout  & (((\regs[3][17]~DUPLICATE_q  & !\imem~4_combout )))) # (\imem~3_combout  & 
// (\regs[15][17]~q  & ((\imem~4_combout )))) ) ) )

	.dataa(!\regs[15][17]~q ),
	.datab(!\imem~3_combout ),
	.datac(!\regs[3][17]~DUPLICATE_q ),
	.datad(!\imem~4_combout ),
	.datae(!\regs[11][17]~q ),
	.dataf(!\regs[7][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~3 .extended_lut = "off";
defparam \Mux46~3 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \Mux46~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N52
dffeas \regs[13][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][17] .is_wysiwyg = "true";
defparam \regs[13][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N2
dffeas \regs[5][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][17] .is_wysiwyg = "true";
defparam \regs[5][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y9_N26
dffeas \regs[1][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][17] .is_wysiwyg = "true";
defparam \regs[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N7
dffeas \regs[9][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][17] .is_wysiwyg = "true";
defparam \regs[9][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N24
cyclonev_lcell_comb \Mux46~1 (
// Equation(s):
// \Mux46~1_combout  = ( \regs[1][17]~q  & ( \regs[9][17]~q  & ( (!\imem~3_combout ) # ((!\imem~4_combout  & ((\regs[5][17]~q ))) # (\imem~4_combout  & (\regs[13][17]~q ))) ) ) ) # ( !\regs[1][17]~q  & ( \regs[9][17]~q  & ( (!\imem~3_combout  & 
// (((\imem~4_combout )))) # (\imem~3_combout  & ((!\imem~4_combout  & ((\regs[5][17]~q ))) # (\imem~4_combout  & (\regs[13][17]~q )))) ) ) ) # ( \regs[1][17]~q  & ( !\regs[9][17]~q  & ( (!\imem~3_combout  & (((!\imem~4_combout )))) # (\imem~3_combout  & 
// ((!\imem~4_combout  & ((\regs[5][17]~q ))) # (\imem~4_combout  & (\regs[13][17]~q )))) ) ) ) # ( !\regs[1][17]~q  & ( !\regs[9][17]~q  & ( (\imem~3_combout  & ((!\imem~4_combout  & ((\regs[5][17]~q ))) # (\imem~4_combout  & (\regs[13][17]~q )))) ) ) )

	.dataa(!\regs[13][17]~q ),
	.datab(!\imem~3_combout ),
	.datac(!\regs[5][17]~q ),
	.datad(!\imem~4_combout ),
	.datae(!\regs[1][17]~q ),
	.dataf(!\regs[9][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~1 .extended_lut = "off";
defparam \Mux46~1 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \Mux46~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N48
cyclonev_lcell_comb \Mux46~4 (
// Equation(s):
// \Mux46~4_combout  = ( \imem~1_combout  & ( \Mux46~1_combout  & ( (!\imem~2_combout ) # (\Mux46~3_combout ) ) ) ) # ( !\imem~1_combout  & ( \Mux46~1_combout  & ( (!\imem~2_combout  & (\Mux46~0_combout )) # (\imem~2_combout  & ((\Mux46~2_combout ))) ) ) ) # 
// ( \imem~1_combout  & ( !\Mux46~1_combout  & ( (\imem~2_combout  & \Mux46~3_combout ) ) ) ) # ( !\imem~1_combout  & ( !\Mux46~1_combout  & ( (!\imem~2_combout  & (\Mux46~0_combout )) # (\imem~2_combout  & ((\Mux46~2_combout ))) ) ) )

	.dataa(!\Mux46~0_combout ),
	.datab(!\imem~2_combout ),
	.datac(!\Mux46~2_combout ),
	.datad(!\Mux46~3_combout ),
	.datae(!\imem~1_combout ),
	.dataf(!\Mux46~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~4 .extended_lut = "off";
defparam \Mux46~4 .lut_mask = 64'h474700334747CCFF;
defparam \Mux46~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N49
dffeas \regval2_ID[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux46~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[17] .is_wysiwyg = "true";
defparam \regval2_ID[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N54
cyclonev_lcell_comb \aluout_EX_r[17]~156 (
// Equation(s):
// \aluout_EX_r[17]~156_combout  = ( regval2_ID[17] & ( (\aluout_EX_r[23]~130_combout  & (!regval1_ID[17] $ (\aluout_EX[23]~2_combout ))) ) ) # ( !regval2_ID[17] & ( (\aluout_EX_r[23]~130_combout  & (!regval1_ID[17] $ (!\aluout_EX[23]~2_combout ))) ) )

	.dataa(gnd),
	.datab(!regval1_ID[17]),
	.datac(!\aluout_EX_r[23]~130_combout ),
	.datad(!\aluout_EX[23]~2_combout ),
	.datae(gnd),
	.dataf(!regval2_ID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~156 .extended_lut = "off";
defparam \aluout_EX_r[17]~156 .lut_mask = 64'h030C030C0C030C03;
defparam \aluout_EX_r[17]~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N0
cyclonev_lcell_comb \aluout_EX_r[17]~152 (
// Equation(s):
// \aluout_EX_r[17]~152_combout  = ( op2_ID[0] & ( regval2_ID[17] & ( !\op2_ID[3]~DUPLICATE_q  ) ) ) # ( !op2_ID[0] & ( regval2_ID[17] & ( (op2_ID[2] & (!regval1_ID[17] $ (!\op2_ID[3]~DUPLICATE_q ))) ) ) ) # ( op2_ID[0] & ( !regval2_ID[17] & ( 
// !regval1_ID[17] $ (!\op2_ID[3]~DUPLICATE_q ) ) ) ) # ( !op2_ID[0] & ( !regval2_ID[17] & ( (op2_ID[2] & \op2_ID[3]~DUPLICATE_q ) ) ) )

	.dataa(!op2_ID[2]),
	.datab(!regval1_ID[17]),
	.datac(!\op2_ID[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!op2_ID[0]),
	.dataf(!regval2_ID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~152 .extended_lut = "off";
defparam \aluout_EX_r[17]~152 .lut_mask = 64'h05053C3C1414F0F0;
defparam \aluout_EX_r[17]~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N51
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( regval2_ID[17] ) + ( regval1_ID[17] ) + ( \Add1~78  ))
// \Add1~74  = CARRY(( regval2_ID[17] ) + ( regval1_ID[17] ) + ( \Add1~78  ))

	.dataa(gnd),
	.datab(!regval1_ID[17]),
	.datac(!regval2_ID[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N51
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( !regval1_ID[17] $ (regval2_ID[17]) ) + ( \Add2~79  ) + ( \Add2~78  ))
// \Add2~74  = CARRY(( !regval1_ID[17] $ (regval2_ID[17]) ) + ( \Add2~79  ) + ( \Add2~78  ))
// \Add2~75  = SHARE((regval1_ID[17] & !regval2_ID[17]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[17]),
	.datad(!regval2_ID[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~78 ),
	.sharein(\Add2~79 ),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout(\Add2~75 ));
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N36
cyclonev_lcell_comb \aluout_EX_r[17]~153 (
// Equation(s):
// \aluout_EX_r[17]~153_combout  = ( \aluout_EX_r[23]~94_combout  & ( \op2_ID[3]~DUPLICATE_q  & ( ((\aluout_EX_r[23]~93_combout  & \Add2~73_sumout )) # (\aluout_EX_r[17]~152_combout ) ) ) ) # ( \aluout_EX_r[23]~94_combout  & ( !\op2_ID[3]~DUPLICATE_q  & ( 
// ((\aluout_EX_r[23]~93_combout  & \Add1~73_sumout )) # (\aluout_EX_r[17]~152_combout ) ) ) )

	.dataa(!\aluout_EX_r[17]~152_combout ),
	.datab(!\aluout_EX_r[23]~93_combout ),
	.datac(!\Add1~73_sumout ),
	.datad(!\Add2~73_sumout ),
	.datae(!\aluout_EX_r[23]~94_combout ),
	.dataf(!\op2_ID[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~153 .extended_lut = "off";
defparam \aluout_EX_r[17]~153 .lut_mask = 64'h0000575700005577;
defparam \aluout_EX_r[17]~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N57
cyclonev_lcell_comb \aluout_EX_r[17]~154 (
// Equation(s):
// \aluout_EX_r[17]~154_combout  = ( !\aluout_EX_r[23]~99_combout  & ( !regval1_ID[17] $ (!immval_ID[31]) ) )

	.dataa(gnd),
	.datab(!regval1_ID[17]),
	.datac(!immval_ID[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[23]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~154 .extended_lut = "off";
defparam \aluout_EX_r[17]~154 .lut_mask = 64'h3C3C3C3C00000000;
defparam \aluout_EX_r[17]~154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N30
cyclonev_lcell_comb \ShiftRight0~0 (
// Equation(s):
// \ShiftRight0~0_combout  = ( !regval2_ID[6] & ( (!regval2_ID[7] & !regval2_ID[5]) ) )

	.dataa(gnd),
	.datab(!regval2_ID[7]),
	.datac(!regval2_ID[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~0 .extended_lut = "off";
defparam \ShiftRight0~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N35
dffeas \regval2_EX[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[25] .is_wysiwyg = "true";
defparam \regval2_EX[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y1_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[25]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X11_Y1_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[25]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N21
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|mux3|l1_w25_n0_mux_dataout~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|mux3|l1_w25_n0_mux_dataout~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|mux3|l1_w25_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|mux3|l1_w25_n0_mux_dataout~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|mux3|l1_w25_n0_mux_dataout~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \dmem_rtl_0|auto_generated|mux3|l1_w25_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N44
dffeas \regs[11][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][25] .is_wysiwyg = "true";
defparam \regs[11][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N19
dffeas \regs[15][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][25] .is_wysiwyg = "true";
defparam \regs[15][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N12
cyclonev_lcell_comb \regs[3][25]~feeder (
// Equation(s):
// \regs[3][25]~feeder_combout  = ( regval_MEM[25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][25]~feeder .extended_lut = "off";
defparam \regs[3][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N13
dffeas \regs[3][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][25] .is_wysiwyg = "true";
defparam \regs[3][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N18
cyclonev_lcell_comb \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = ( \regs[15][25]~q  & ( \regs[3][25]~q  & ( (!\imem~14_combout  & (((!\imem~13_combout ) # (\regs[7][25]~q )))) # (\imem~14_combout  & (((\imem~13_combout )) # (\regs[11][25]~q ))) ) ) ) # ( !\regs[15][25]~q  & ( \regs[3][25]~q  & ( 
// (!\imem~14_combout  & (((!\imem~13_combout ) # (\regs[7][25]~q )))) # (\imem~14_combout  & (\regs[11][25]~q  & ((!\imem~13_combout )))) ) ) ) # ( \regs[15][25]~q  & ( !\regs[3][25]~q  & ( (!\imem~14_combout  & (((\regs[7][25]~q  & \imem~13_combout )))) # 
// (\imem~14_combout  & (((\imem~13_combout )) # (\regs[11][25]~q ))) ) ) ) # ( !\regs[15][25]~q  & ( !\regs[3][25]~q  & ( (!\imem~14_combout  & (((\regs[7][25]~q  & \imem~13_combout )))) # (\imem~14_combout  & (\regs[11][25]~q  & ((!\imem~13_combout )))) ) 
// ) )

	.dataa(!\imem~14_combout ),
	.datab(!\regs[11][25]~q ),
	.datac(!\regs[7][25]~q ),
	.datad(!\imem~13_combout ),
	.datae(!\regs[15][25]~q ),
	.dataf(!\regs[3][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~3 .extended_lut = "off";
defparam \Mux6~3 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N38
dffeas \regs[0][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][25] .is_wysiwyg = "true";
defparam \regs[0][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N46
dffeas \regs[8][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][25] .is_wysiwyg = "true";
defparam \regs[8][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N19
dffeas \regs[12][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][25] .is_wysiwyg = "true";
defparam \regs[12][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N14
dffeas \regs[4][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][25] .is_wysiwyg = "true";
defparam \regs[4][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N12
cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( \regs[4][25]~q  & ( \imem~14_combout  & ( (!\imem~13_combout  & (\regs[8][25]~q )) # (\imem~13_combout  & ((\regs[12][25]~q ))) ) ) ) # ( !\regs[4][25]~q  & ( \imem~14_combout  & ( (!\imem~13_combout  & (\regs[8][25]~q )) # 
// (\imem~13_combout  & ((\regs[12][25]~q ))) ) ) ) # ( \regs[4][25]~q  & ( !\imem~14_combout  & ( (\imem~13_combout ) # (\regs[0][25]~q ) ) ) ) # ( !\regs[4][25]~q  & ( !\imem~14_combout  & ( (\regs[0][25]~q  & !\imem~13_combout ) ) ) )

	.dataa(!\regs[0][25]~q ),
	.datab(!\imem~13_combout ),
	.datac(!\regs[8][25]~q ),
	.datad(!\regs[12][25]~q ),
	.datae(!\regs[4][25]~q ),
	.dataf(!\imem~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'h444477770C3F0C3F;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N10
dffeas \regs[6][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][25] .is_wysiwyg = "true";
defparam \regs[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N28
dffeas \regs[2][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][25] .is_wysiwyg = "true";
defparam \regs[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N38
dffeas \regs[10][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][25] .is_wysiwyg = "true";
defparam \regs[10][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N44
dffeas \regs[14][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][25] .is_wysiwyg = "true";
defparam \regs[14][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N42
cyclonev_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = ( \regs[14][25]~q  & ( \imem~13_combout  & ( (\imem~14_combout ) # (\regs[6][25]~q ) ) ) ) # ( !\regs[14][25]~q  & ( \imem~13_combout  & ( (\regs[6][25]~q  & !\imem~14_combout ) ) ) ) # ( \regs[14][25]~q  & ( !\imem~13_combout  & ( 
// (!\imem~14_combout  & (\regs[2][25]~q )) # (\imem~14_combout  & ((\regs[10][25]~q ))) ) ) ) # ( !\regs[14][25]~q  & ( !\imem~13_combout  & ( (!\imem~14_combout  & (\regs[2][25]~q )) # (\imem~14_combout  & ((\regs[10][25]~q ))) ) ) )

	.dataa(!\regs[6][25]~q ),
	.datab(!\regs[2][25]~q ),
	.datac(!\regs[10][25]~q ),
	.datad(!\imem~14_combout ),
	.datae(!\regs[14][25]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~2 .extended_lut = "off";
defparam \Mux6~2 .lut_mask = 64'h330F330F550055FF;
defparam \Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N42
cyclonev_lcell_comb \regs[13][25]~feeder (
// Equation(s):
// \regs[13][25]~feeder_combout  = ( regval_MEM[25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][25]~feeder .extended_lut = "off";
defparam \regs[13][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N44
dffeas \regs[13][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][25] .is_wysiwyg = "true";
defparam \regs[13][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N49
dffeas \regs[9][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][25] .is_wysiwyg = "true";
defparam \regs[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N44
dffeas \regs[1][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][25] .is_wysiwyg = "true";
defparam \regs[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N49
dffeas \regs[5][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][25] .is_wysiwyg = "true";
defparam \regs[5][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N48
cyclonev_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = ( \regs[5][25]~q  & ( \imem~13_combout  & ( (!\imem~14_combout ) # (\regs[13][25]~q ) ) ) ) # ( !\regs[5][25]~q  & ( \imem~13_combout  & ( (\regs[13][25]~q  & \imem~14_combout ) ) ) ) # ( \regs[5][25]~q  & ( !\imem~13_combout  & ( 
// (!\imem~14_combout  & ((\regs[1][25]~q ))) # (\imem~14_combout  & (\regs[9][25]~q )) ) ) ) # ( !\regs[5][25]~q  & ( !\imem~13_combout  & ( (!\imem~14_combout  & ((\regs[1][25]~q ))) # (\imem~14_combout  & (\regs[9][25]~q )) ) ) )

	.dataa(!\regs[13][25]~q ),
	.datab(!\imem~14_combout ),
	.datac(!\regs[9][25]~q ),
	.datad(!\regs[1][25]~q ),
	.datae(!\regs[5][25]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~1 .extended_lut = "off";
defparam \Mux6~1 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N30
cyclonev_lcell_comb \Mux6~4 (
// Equation(s):
// \Mux6~4_combout  = ( \Mux6~2_combout  & ( \Mux6~1_combout  & ( (!\imem~15_combout  & (((\imem~16_combout ) # (\Mux6~0_combout )))) # (\imem~15_combout  & (((!\imem~16_combout )) # (\Mux6~3_combout ))) ) ) ) # ( !\Mux6~2_combout  & ( \Mux6~1_combout  & ( 
// (!\imem~15_combout  & (((\Mux6~0_combout  & !\imem~16_combout )))) # (\imem~15_combout  & (((!\imem~16_combout )) # (\Mux6~3_combout ))) ) ) ) # ( \Mux6~2_combout  & ( !\Mux6~1_combout  & ( (!\imem~15_combout  & (((\imem~16_combout ) # (\Mux6~0_combout 
// )))) # (\imem~15_combout  & (\Mux6~3_combout  & ((\imem~16_combout )))) ) ) ) # ( !\Mux6~2_combout  & ( !\Mux6~1_combout  & ( (!\imem~15_combout  & (((\Mux6~0_combout  & !\imem~16_combout )))) # (\imem~15_combout  & (\Mux6~3_combout  & ((\imem~16_combout 
// )))) ) ) )

	.dataa(!\Mux6~3_combout ),
	.datab(!\imem~15_combout ),
	.datac(!\Mux6~0_combout ),
	.datad(!\imem~16_combout ),
	.datae(!\Mux6~2_combout ),
	.dataf(!\Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~4 .extended_lut = "off";
defparam \Mux6~4 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N31
dffeas \regval1_ID[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux6~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[25] .is_wysiwyg = "true";
defparam \regval1_ID[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N33
cyclonev_lcell_comb \aluout_EX_r[25]~113 (
// Equation(s):
// \aluout_EX_r[25]~113_combout  = ( op1_ID[0] & ( (!\always4~0_combout  & ((regval1_ID[25]) # (immval_ID[31]))) ) ) # ( !op1_ID[0] & ( (!\always4~0_combout  & ((!\Equal16~0_combout  & ((regval1_ID[25]) # (immval_ID[31]))) # (\Equal16~0_combout  & 
// (immval_ID[31] & regval1_ID[25])))) ) )

	.dataa(!\Equal16~0_combout ),
	.datab(!\always4~0_combout ),
	.datac(!immval_ID[31]),
	.datad(!regval1_ID[25]),
	.datae(gnd),
	.dataf(!op1_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~113 .extended_lut = "off";
defparam \aluout_EX_r[25]~113 .lut_mask = 64'h088C088C0CCC0CCC;
defparam \aluout_EX_r[25]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N0
cyclonev_lcell_comb \aluout_EX_r~114 (
// Equation(s):
// \aluout_EX_r~114_combout  = ( !regval1_ID[25] & ( immval_ID[31] ) ) # ( regval1_ID[25] & ( !immval_ID[31] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!regval1_ID[25]),
	.dataf(!immval_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r~114 .extended_lut = "off";
defparam \aluout_EX_r~114 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \aluout_EX_r~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N18
cyclonev_lcell_comb \Equal11~2 (
// Equation(s):
// \Equal11~2_combout  = ( !regval1_ID[25] & ( regval2_ID[25] ) ) # ( regval1_ID[25] & ( !regval2_ID[25] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!regval1_ID[25]),
	.dataf(!regval2_ID[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal11~2 .extended_lut = "off";
defparam \Equal11~2 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \Equal11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N36
cyclonev_lcell_comb \aluout_EX_r[25]~115 (
// Equation(s):
// \aluout_EX_r[25]~115_combout  = ( \aluout_EX_r~114_combout  & ( \Equal11~2_combout  & ( !\aluout_EX_r[23]~99_combout  ) ) ) # ( \aluout_EX_r~114_combout  & ( !\Equal11~2_combout  & ( (!\aluout_EX_r[23]~99_combout ) # ((\aluout_EX[23]~2_combout  & 
// (\Equal10~0_combout  & \aluout_EX[23]~1_combout ))) ) ) ) # ( !\aluout_EX_r~114_combout  & ( !\Equal11~2_combout  & ( (\aluout_EX[23]~2_combout  & (\Equal10~0_combout  & \aluout_EX[23]~1_combout )) ) ) )

	.dataa(!\aluout_EX[23]~2_combout ),
	.datab(!\Equal10~0_combout ),
	.datac(!\aluout_EX_r[23]~99_combout ),
	.datad(!\aluout_EX[23]~1_combout ),
	.datae(!\aluout_EX_r~114_combout ),
	.dataf(!\Equal11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~115 .extended_lut = "off";
defparam \aluout_EX_r[25]~115 .lut_mask = 64'h0011F0F10000F0F0;
defparam \aluout_EX_r[25]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N12
cyclonev_lcell_comb \Add3~53 (
// Equation(s):
// \Add3~53_sumout  = SUM(( immval_ID[31] ) + ( regval1_ID[24] ) + ( \Add3~82  ))
// \Add3~54  = CARRY(( immval_ID[31] ) + ( regval1_ID[24] ) + ( \Add3~82  ))

	.dataa(!immval_ID[31]),
	.datab(gnd),
	.datac(!regval1_ID[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~53_sumout ),
	.cout(\Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \Add3~53 .extended_lut = "off";
defparam \Add3~53 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N15
cyclonev_lcell_comb \Add3~49 (
// Equation(s):
// \Add3~49_sumout  = SUM(( immval_ID[31] ) + ( regval1_ID[25] ) + ( \Add3~54  ))
// \Add3~50  = CARRY(( immval_ID[31] ) + ( regval1_ID[25] ) + ( \Add3~54  ))

	.dataa(!immval_ID[31]),
	.datab(gnd),
	.datac(!regval1_ID[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~49_sumout ),
	.cout(\Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \Add3~49 .extended_lut = "off";
defparam \Add3~49 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N36
cyclonev_lcell_comb \aluout_EX_r[25]~116 (
// Equation(s):
// \aluout_EX_r[25]~116_combout  = ( \Equal10~0_combout  & ( \aluout_EX[23]~4_combout  & ( \aluout_EX_r[25]~115_combout  ) ) ) # ( !\Equal10~0_combout  & ( \aluout_EX[23]~4_combout  & ( (\aluout_EX_r[25]~115_combout ) # (\aluout_EX_r[25]~113_combout ) ) ) ) 
// # ( \Equal10~0_combout  & ( !\aluout_EX[23]~4_combout  & ( \aluout_EX_r[25]~115_combout  ) ) ) # ( !\Equal10~0_combout  & ( !\aluout_EX[23]~4_combout  & ( ((!\aluout_EX[23]~5_combout  & ((\Add3~49_sumout ) # (\aluout_EX_r[25]~113_combout )))) # 
// (\aluout_EX_r[25]~115_combout ) ) ) )

	.dataa(!\aluout_EX_r[25]~113_combout ),
	.datab(!\aluout_EX[23]~5_combout ),
	.datac(!\aluout_EX_r[25]~115_combout ),
	.datad(!\Add3~49_sumout ),
	.datae(!\Equal10~0_combout ),
	.dataf(!\aluout_EX[23]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~116 .extended_lut = "off";
defparam \aluout_EX_r[25]~116 .lut_mask = 64'h4FCF0F0F5F5F0F0F;
defparam \aluout_EX_r[25]~116 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N22
dffeas \regs[2][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][24] .is_wysiwyg = "true";
defparam \regs[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N14
dffeas \regs[1][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][24] .is_wysiwyg = "true";
defparam \regs[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N28
dffeas \regs[3][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][24] .is_wysiwyg = "true";
defparam \regs[3][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N36
cyclonev_lcell_comb \Mux39~0 (
// Equation(s):
// \Mux39~0_combout  = ( \regs[0][24]~q  & ( \regs[3][24]~q  & ( (!\imem~1_combout  & (((!\imem~2_combout )) # (\regs[2][24]~q ))) # (\imem~1_combout  & (((\regs[1][24]~q ) # (\imem~2_combout )))) ) ) ) # ( !\regs[0][24]~q  & ( \regs[3][24]~q  & ( 
// (!\imem~1_combout  & (\regs[2][24]~q  & (\imem~2_combout ))) # (\imem~1_combout  & (((\regs[1][24]~q ) # (\imem~2_combout )))) ) ) ) # ( \regs[0][24]~q  & ( !\regs[3][24]~q  & ( (!\imem~1_combout  & (((!\imem~2_combout )) # (\regs[2][24]~q ))) # 
// (\imem~1_combout  & (((!\imem~2_combout  & \regs[1][24]~q )))) ) ) ) # ( !\regs[0][24]~q  & ( !\regs[3][24]~q  & ( (!\imem~1_combout  & (\regs[2][24]~q  & (\imem~2_combout ))) # (\imem~1_combout  & (((!\imem~2_combout  & \regs[1][24]~q )))) ) ) )

	.dataa(!\regs[2][24]~q ),
	.datab(!\imem~1_combout ),
	.datac(!\imem~2_combout ),
	.datad(!\regs[1][24]~q ),
	.datae(!\regs[0][24]~q ),
	.dataf(!\regs[3][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~0 .extended_lut = "off";
defparam \Mux39~0 .lut_mask = 64'h0434C4F40737C7F7;
defparam \Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N28
dffeas \regs[9][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][24] .is_wysiwyg = "true";
defparam \regs[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N10
dffeas \regs[8][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][24] .is_wysiwyg = "true";
defparam \regs[8][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N43
dffeas \regs[10][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][24] .is_wysiwyg = "true";
defparam \regs[10][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N22
dffeas \regs[11][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][24] .is_wysiwyg = "true";
defparam \regs[11][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N42
cyclonev_lcell_comb \Mux39~2 (
// Equation(s):
// \Mux39~2_combout  = ( \regs[10][24]~q  & ( \regs[11][24]~q  & ( ((!\imem~1_combout  & ((\regs[8][24]~q ))) # (\imem~1_combout  & (\regs[9][24]~q ))) # (\imem~2_combout ) ) ) ) # ( !\regs[10][24]~q  & ( \regs[11][24]~q  & ( (!\imem~2_combout  & 
// ((!\imem~1_combout  & ((\regs[8][24]~q ))) # (\imem~1_combout  & (\regs[9][24]~q )))) # (\imem~2_combout  & (((\imem~1_combout )))) ) ) ) # ( \regs[10][24]~q  & ( !\regs[11][24]~q  & ( (!\imem~2_combout  & ((!\imem~1_combout  & ((\regs[8][24]~q ))) # 
// (\imem~1_combout  & (\regs[9][24]~q )))) # (\imem~2_combout  & (((!\imem~1_combout )))) ) ) ) # ( !\regs[10][24]~q  & ( !\regs[11][24]~q  & ( (!\imem~2_combout  & ((!\imem~1_combout  & ((\regs[8][24]~q ))) # (\imem~1_combout  & (\regs[9][24]~q )))) ) ) )

	.dataa(!\regs[9][24]~q ),
	.datab(!\regs[8][24]~q ),
	.datac(!\imem~2_combout ),
	.datad(!\imem~1_combout ),
	.datae(!\regs[10][24]~q ),
	.dataf(!\regs[11][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~2 .extended_lut = "off";
defparam \Mux39~2 .lut_mask = 64'h30503F50305F3F5F;
defparam \Mux39~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N25
dffeas \regs[13][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][24] .is_wysiwyg = "true";
defparam \regs[13][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N52
dffeas \regs[12][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][24] .is_wysiwyg = "true";
defparam \regs[12][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N44
dffeas \regs[15][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][24] .is_wysiwyg = "true";
defparam \regs[15][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N8
dffeas \regs[14][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][24] .is_wysiwyg = "true";
defparam \regs[14][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N6
cyclonev_lcell_comb \Mux39~3 (
// Equation(s):
// \Mux39~3_combout  = ( \regs[14][24]~q  & ( \imem~2_combout  & ( (!\imem~1_combout ) # (\regs[15][24]~q ) ) ) ) # ( !\regs[14][24]~q  & ( \imem~2_combout  & ( (\imem~1_combout  & \regs[15][24]~q ) ) ) ) # ( \regs[14][24]~q  & ( !\imem~2_combout  & ( 
// (!\imem~1_combout  & ((\regs[12][24]~q ))) # (\imem~1_combout  & (\regs[13][24]~q )) ) ) ) # ( !\regs[14][24]~q  & ( !\imem~2_combout  & ( (!\imem~1_combout  & ((\regs[12][24]~q ))) # (\imem~1_combout  & (\regs[13][24]~q )) ) ) )

	.dataa(!\imem~1_combout ),
	.datab(!\regs[13][24]~q ),
	.datac(!\regs[12][24]~q ),
	.datad(!\regs[15][24]~q ),
	.datae(!\regs[14][24]~q ),
	.dataf(!\imem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~3 .extended_lut = "off";
defparam \Mux39~3 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \Mux39~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N40
dffeas \regs[6][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][24] .is_wysiwyg = "true";
defparam \regs[6][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N16
dffeas \regs[7][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][24] .is_wysiwyg = "true";
defparam \regs[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N16
dffeas \regs[4][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][24] .is_wysiwyg = "true";
defparam \regs[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N7
dffeas \regs[5][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][24] .is_wysiwyg = "true";
defparam \regs[5][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N15
cyclonev_lcell_comb \Mux39~1 (
// Equation(s):
// \Mux39~1_combout  = ( \regs[4][24]~q  & ( \regs[5][24]~q  & ( (!\imem~2_combout ) # ((!\imem~1_combout  & (\regs[6][24]~q )) # (\imem~1_combout  & ((\regs[7][24]~q )))) ) ) ) # ( !\regs[4][24]~q  & ( \regs[5][24]~q  & ( (!\imem~1_combout  & 
// (\regs[6][24]~q  & (\imem~2_combout ))) # (\imem~1_combout  & (((!\imem~2_combout ) # (\regs[7][24]~q )))) ) ) ) # ( \regs[4][24]~q  & ( !\regs[5][24]~q  & ( (!\imem~1_combout  & (((!\imem~2_combout )) # (\regs[6][24]~q ))) # (\imem~1_combout  & 
// (((\imem~2_combout  & \regs[7][24]~q )))) ) ) ) # ( !\regs[4][24]~q  & ( !\regs[5][24]~q  & ( (\imem~2_combout  & ((!\imem~1_combout  & (\regs[6][24]~q )) # (\imem~1_combout  & ((\regs[7][24]~q ))))) ) ) )

	.dataa(!\regs[6][24]~q ),
	.datab(!\imem~1_combout ),
	.datac(!\imem~2_combout ),
	.datad(!\regs[7][24]~q ),
	.datae(!\regs[4][24]~q ),
	.dataf(!\regs[5][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~1 .extended_lut = "off";
defparam \Mux39~1 .lut_mask = 64'h0407C4C73437F4F7;
defparam \Mux39~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N30
cyclonev_lcell_comb \Mux39~4 (
// Equation(s):
// \Mux39~4_combout  = ( \Mux39~3_combout  & ( \Mux39~1_combout  & ( ((!\imem~4_combout  & (\Mux39~0_combout )) # (\imem~4_combout  & ((\Mux39~2_combout )))) # (\imem~3_combout ) ) ) ) # ( !\Mux39~3_combout  & ( \Mux39~1_combout  & ( (!\imem~4_combout  & 
// (((\imem~3_combout )) # (\Mux39~0_combout ))) # (\imem~4_combout  & (((\Mux39~2_combout  & !\imem~3_combout )))) ) ) ) # ( \Mux39~3_combout  & ( !\Mux39~1_combout  & ( (!\imem~4_combout  & (\Mux39~0_combout  & ((!\imem~3_combout )))) # (\imem~4_combout  & 
// (((\imem~3_combout ) # (\Mux39~2_combout )))) ) ) ) # ( !\Mux39~3_combout  & ( !\Mux39~1_combout  & ( (!\imem~3_combout  & ((!\imem~4_combout  & (\Mux39~0_combout )) # (\imem~4_combout  & ((\Mux39~2_combout ))))) ) ) )

	.dataa(!\Mux39~0_combout ),
	.datab(!\imem~4_combout ),
	.datac(!\Mux39~2_combout ),
	.datad(!\imem~3_combout ),
	.datae(!\Mux39~3_combout ),
	.dataf(!\Mux39~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~4 .extended_lut = "off";
defparam \Mux39~4 .lut_mask = 64'h4700473347CC47FF;
defparam \Mux39~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N31
dffeas \regval2_ID[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux39~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[24] .is_wysiwyg = "true";
defparam \regval2_ID[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N32
dffeas \regs[13][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][20] .is_wysiwyg = "true";
defparam \regs[13][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N36
cyclonev_lcell_comb \regs[12][20]~feeder (
// Equation(s):
// \regs[12][20]~feeder_combout  = ( regval_MEM[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][20]~feeder .extended_lut = "off";
defparam \regs[12][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N37
dffeas \regs[12][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][20] .is_wysiwyg = "true";
defparam \regs[12][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N31
dffeas \regs[15][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][20] .is_wysiwyg = "true";
defparam \regs[15][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N25
dffeas \regs[14][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][20] .is_wysiwyg = "true";
defparam \regs[14][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N24
cyclonev_lcell_comb \Mux43~3 (
// Equation(s):
// \Mux43~3_combout  = ( \regs[14][20]~q  & ( \imem~1_combout  & ( (!\imem~2_combout  & (\regs[13][20]~q )) # (\imem~2_combout  & ((\regs[15][20]~q ))) ) ) ) # ( !\regs[14][20]~q  & ( \imem~1_combout  & ( (!\imem~2_combout  & (\regs[13][20]~q )) # 
// (\imem~2_combout  & ((\regs[15][20]~q ))) ) ) ) # ( \regs[14][20]~q  & ( !\imem~1_combout  & ( (\regs[12][20]~q ) # (\imem~2_combout ) ) ) ) # ( !\regs[14][20]~q  & ( !\imem~1_combout  & ( (!\imem~2_combout  & \regs[12][20]~q ) ) ) )

	.dataa(!\regs[13][20]~q ),
	.datab(!\imem~2_combout ),
	.datac(!\regs[12][20]~q ),
	.datad(!\regs[15][20]~q ),
	.datae(!\regs[14][20]~q ),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~3 .extended_lut = "off";
defparam \Mux43~3 .lut_mask = 64'h0C0C3F3F44774477;
defparam \Mux43~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N3
cyclonev_lcell_comb \regs[8][20]~feeder (
// Equation(s):
// \regs[8][20]~feeder_combout  = ( regval_MEM[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][20]~feeder .extended_lut = "off";
defparam \regs[8][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N4
dffeas \regs[8][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][20] .is_wysiwyg = "true";
defparam \regs[8][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N55
dffeas \regs[10][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][20] .is_wysiwyg = "true";
defparam \regs[10][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N26
dffeas \regs[11][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][20] .is_wysiwyg = "true";
defparam \regs[11][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N54
cyclonev_lcell_comb \Mux43~2 (
// Equation(s):
// \Mux43~2_combout  = ( \regs[10][20]~q  & ( \regs[11][20]~q  & ( ((!\imem~1_combout  & (\regs[8][20]~q )) # (\imem~1_combout  & ((\regs[9][20]~q )))) # (\imem~2_combout ) ) ) ) # ( !\regs[10][20]~q  & ( \regs[11][20]~q  & ( (!\imem~1_combout  & 
// (\regs[8][20]~q  & (!\imem~2_combout ))) # (\imem~1_combout  & (((\regs[9][20]~q ) # (\imem~2_combout )))) ) ) ) # ( \regs[10][20]~q  & ( !\regs[11][20]~q  & ( (!\imem~1_combout  & (((\imem~2_combout )) # (\regs[8][20]~q ))) # (\imem~1_combout  & 
// (((!\imem~2_combout  & \regs[9][20]~q )))) ) ) ) # ( !\regs[10][20]~q  & ( !\regs[11][20]~q  & ( (!\imem~2_combout  & ((!\imem~1_combout  & (\regs[8][20]~q )) # (\imem~1_combout  & ((\regs[9][20]~q ))))) ) ) )

	.dataa(!\regs[8][20]~q ),
	.datab(!\imem~1_combout ),
	.datac(!\imem~2_combout ),
	.datad(!\regs[9][20]~q ),
	.datae(!\regs[10][20]~q ),
	.dataf(!\regs[11][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~2 .extended_lut = "off";
defparam \Mux43~2 .lut_mask = 64'h40704C7C43734F7F;
defparam \Mux43~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N49
dffeas \regs[5][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][20] .is_wysiwyg = "true";
defparam \regs[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N22
dffeas \regs[6][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][20] .is_wysiwyg = "true";
defparam \regs[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N58
dffeas \regs[7][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][20] .is_wysiwyg = "true";
defparam \regs[7][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N19
dffeas \regs[4][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][20] .is_wysiwyg = "true";
defparam \regs[4][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N18
cyclonev_lcell_comb \Mux43~1 (
// Equation(s):
// \Mux43~1_combout  = ( \regs[4][20]~q  & ( \imem~1_combout  & ( (!\imem~2_combout  & (\regs[5][20]~q )) # (\imem~2_combout  & ((\regs[7][20]~q ))) ) ) ) # ( !\regs[4][20]~q  & ( \imem~1_combout  & ( (!\imem~2_combout  & (\regs[5][20]~q )) # 
// (\imem~2_combout  & ((\regs[7][20]~q ))) ) ) ) # ( \regs[4][20]~q  & ( !\imem~1_combout  & ( (!\imem~2_combout ) # (\regs[6][20]~q ) ) ) ) # ( !\regs[4][20]~q  & ( !\imem~1_combout  & ( (\imem~2_combout  & \regs[6][20]~q ) ) ) )

	.dataa(!\regs[5][20]~q ),
	.datab(!\imem~2_combout ),
	.datac(!\regs[6][20]~q ),
	.datad(!\regs[7][20]~q ),
	.datae(!\regs[4][20]~q ),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~1 .extended_lut = "off";
defparam \Mux43~1 .lut_mask = 64'h0303CFCF44774477;
defparam \Mux43~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N10
dffeas \regs[3][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][20] .is_wysiwyg = "true";
defparam \regs[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N34
dffeas \regs[2][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][20] .is_wysiwyg = "true";
defparam \regs[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N43
dffeas \regs[1][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][20] .is_wysiwyg = "true";
defparam \regs[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N49
dffeas \regs[0][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][20] .is_wysiwyg = "true";
defparam \regs[0][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N48
cyclonev_lcell_comb \Mux43~0 (
// Equation(s):
// \Mux43~0_combout  = ( \regs[0][20]~q  & ( \imem~1_combout  & ( (!\imem~2_combout  & ((\regs[1][20]~q ))) # (\imem~2_combout  & (\regs[3][20]~q )) ) ) ) # ( !\regs[0][20]~q  & ( \imem~1_combout  & ( (!\imem~2_combout  & ((\regs[1][20]~q ))) # 
// (\imem~2_combout  & (\regs[3][20]~q )) ) ) ) # ( \regs[0][20]~q  & ( !\imem~1_combout  & ( (!\imem~2_combout ) # (\regs[2][20]~q ) ) ) ) # ( !\regs[0][20]~q  & ( !\imem~1_combout  & ( (\imem~2_combout  & \regs[2][20]~q ) ) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\regs[3][20]~q ),
	.datac(!\regs[2][20]~q ),
	.datad(!\regs[1][20]~q ),
	.datae(!\regs[0][20]~q ),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~0 .extended_lut = "off";
defparam \Mux43~0 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N6
cyclonev_lcell_comb \Mux43~4 (
// Equation(s):
// \Mux43~4_combout  = ( \imem~3_combout  & ( \Mux43~0_combout  & ( (!\imem~4_combout  & ((\Mux43~1_combout ))) # (\imem~4_combout  & (\Mux43~3_combout )) ) ) ) # ( !\imem~3_combout  & ( \Mux43~0_combout  & ( (!\imem~4_combout ) # (\Mux43~2_combout ) ) ) ) # 
// ( \imem~3_combout  & ( !\Mux43~0_combout  & ( (!\imem~4_combout  & ((\Mux43~1_combout ))) # (\imem~4_combout  & (\Mux43~3_combout )) ) ) ) # ( !\imem~3_combout  & ( !\Mux43~0_combout  & ( (\Mux43~2_combout  & \imem~4_combout ) ) ) )

	.dataa(!\Mux43~3_combout ),
	.datab(!\Mux43~2_combout ),
	.datac(!\Mux43~1_combout ),
	.datad(!\imem~4_combout ),
	.datae(!\imem~3_combout ),
	.dataf(!\Mux43~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~4 .extended_lut = "off";
defparam \Mux43~4 .lut_mask = 64'h00330F55FF330F55;
defparam \Mux43~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N8
dffeas \regval2_ID[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux43~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[20] .is_wysiwyg = "true";
defparam \regval2_ID[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N54
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( !regval2_ID[18] $ (regval1_ID[18]) ) + ( \Add2~75  ) + ( \Add2~74  ))
// \Add2~70  = CARRY(( !regval2_ID[18] $ (regval1_ID[18]) ) + ( \Add2~75  ) + ( \Add2~74  ))
// \Add2~71  = SHARE((!regval2_ID[18] & regval1_ID[18]))

	.dataa(gnd),
	.datab(!regval2_ID[18]),
	.datac(gnd),
	.datad(!regval1_ID[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(\Add2~75 ),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout(\Add2~71 ));
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h000000CC0000CC33;
defparam \Add2~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N57
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( !regval2_ID[19] $ (regval1_ID[19]) ) + ( \Add2~71  ) + ( \Add2~70  ))
// \Add2~66  = CARRY(( !regval2_ID[19] $ (regval1_ID[19]) ) + ( \Add2~71  ) + ( \Add2~70  ))
// \Add2~67  = SHARE((!regval2_ID[19] & regval1_ID[19]))

	.dataa(!regval2_ID[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval1_ID[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(\Add2~71 ),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout(\Add2~67 ));
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h000000AA0000AA55;
defparam \Add2~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N0
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( !regval2_ID[20] $ (regval1_ID[20]) ) + ( \Add2~67  ) + ( \Add2~66  ))
// \Add2~62  = CARRY(( !regval2_ID[20] $ (regval1_ID[20]) ) + ( \Add2~67  ) + ( \Add2~66  ))
// \Add2~63  = SHARE((!regval2_ID[20] & regval1_ID[20]))

	.dataa(!regval2_ID[20]),
	.datab(gnd),
	.datac(!regval1_ID[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(\Add2~67 ),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout(\Add2~63 ));
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add2~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N3
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( !regval2_ID[21] $ (regval1_ID[21]) ) + ( \Add2~63  ) + ( \Add2~62  ))
// \Add2~58  = CARRY(( !regval2_ID[21] $ (regval1_ID[21]) ) + ( \Add2~63  ) + ( \Add2~62  ))
// \Add2~59  = SHARE((!regval2_ID[21] & regval1_ID[21]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[21]),
	.datad(!regval1_ID[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(\Add2~63 ),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout(\Add2~59 ));
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N6
cyclonev_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( !regval2_ID[22] $ (regval1_ID[22]) ) + ( \Add2~59  ) + ( \Add2~58  ))
// \Add2~86  = CARRY(( !regval2_ID[22] $ (regval1_ID[22]) ) + ( \Add2~59  ) + ( \Add2~58  ))
// \Add2~87  = SHARE((!regval2_ID[22] & regval1_ID[22]))

	.dataa(gnd),
	.datab(!regval2_ID[22]),
	.datac(!regval1_ID[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(\Add2~59 ),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout(\Add2~87 ));
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add2~85 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N9
cyclonev_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( !regval1_ID[23] $ (regval2_ID[23]) ) + ( \Add2~87  ) + ( \Add2~86  ))
// \Add2~82  = CARRY(( !regval1_ID[23] $ (regval2_ID[23]) ) + ( \Add2~87  ) + ( \Add2~86  ))
// \Add2~83  = SHARE((regval1_ID[23] & !regval2_ID[23]))

	.dataa(!regval1_ID[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval2_ID[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~86 ),
	.sharein(\Add2~87 ),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout(\Add2~83 ));
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h000055000000AA55;
defparam \Add2~81 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N12
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( !regval1_ID[24] $ (regval2_ID[24]) ) + ( \Add2~83  ) + ( \Add2~82  ))
// \Add2~54  = CARRY(( !regval1_ID[24] $ (regval2_ID[24]) ) + ( \Add2~83  ) + ( \Add2~82  ))
// \Add2~55  = SHARE((regval1_ID[24] & !regval2_ID[24]))

	.dataa(gnd),
	.datab(!regval1_ID[24]),
	.datac(gnd),
	.datad(!regval2_ID[24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~82 ),
	.sharein(\Add2~83 ),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout(\Add2~55 ));
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h000033000000CC33;
defparam \Add2~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N15
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( !regval2_ID[25] $ (regval1_ID[25]) ) + ( \Add2~55  ) + ( \Add2~54  ))
// \Add2~50  = CARRY(( !regval2_ID[25] $ (regval1_ID[25]) ) + ( \Add2~55  ) + ( \Add2~54  ))
// \Add2~51  = SHARE((!regval2_ID[25] & regval1_ID[25]))

	.dataa(!regval2_ID[25]),
	.datab(gnd),
	.datac(!regval1_ID[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(\Add2~55 ),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout(\Add2~51 ));
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add2~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N57
cyclonev_lcell_comb \aluout_EX_r[25]~110 (
// Equation(s):
// \aluout_EX_r[25]~110_combout  = ( regval1_ID[25] & ( regval2_ID[25] & ( (!\op2_ID[3]~DUPLICATE_q  & ((op2_ID[2]) # (op2_ID[0]))) ) ) ) # ( !regval1_ID[25] & ( regval2_ID[25] & ( (!op2_ID[0] & (op2_ID[2] & \op2_ID[3]~DUPLICATE_q )) # (op2_ID[0] & 
// ((!\op2_ID[3]~DUPLICATE_q ))) ) ) ) # ( regval1_ID[25] & ( !regval2_ID[25] & ( (!op2_ID[0] & (op2_ID[2] & \op2_ID[3]~DUPLICATE_q )) # (op2_ID[0] & ((!\op2_ID[3]~DUPLICATE_q ))) ) ) ) # ( !regval1_ID[25] & ( !regval2_ID[25] & ( (\op2_ID[3]~DUPLICATE_q  & 
// ((op2_ID[2]) # (op2_ID[0]))) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!op2_ID[2]),
	.datac(!\op2_ID[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!regval1_ID[25]),
	.dataf(!regval2_ID[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~110 .extended_lut = "off";
defparam \aluout_EX_r[25]~110 .lut_mask = 64'h0707525252527070;
defparam \aluout_EX_r[25]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N21
cyclonev_lcell_comb \regs[2][28]~feeder (
// Equation(s):
// \regs[2][28]~feeder_combout  = ( regval_MEM[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][28]~feeder .extended_lut = "off";
defparam \regs[2][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N22
dffeas \regs[2][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][28] .is_wysiwyg = "true";
defparam \regs[2][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N19
dffeas \regs[1][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][28] .is_wysiwyg = "true";
defparam \regs[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N44
dffeas \regs[0][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][28] .is_wysiwyg = "true";
defparam \regs[0][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N45
cyclonev_lcell_comb \regs[3][28]~feeder (
// Equation(s):
// \regs[3][28]~feeder_combout  = ( regval_MEM[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][28]~feeder .extended_lut = "off";
defparam \regs[3][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N47
dffeas \regs[3][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][28] .is_wysiwyg = "true";
defparam \regs[3][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N42
cyclonev_lcell_comb \Mux35~0 (
// Equation(s):
// \Mux35~0_combout  = ( \regs[0][28]~q  & ( \regs[3][28]~q  & ( (!\imem~1_combout  & (((!\imem~2_combout )) # (\regs[2][28]~q ))) # (\imem~1_combout  & (((\regs[1][28]~q ) # (\imem~2_combout )))) ) ) ) # ( !\regs[0][28]~q  & ( \regs[3][28]~q  & ( 
// (!\imem~1_combout  & (\regs[2][28]~q  & (\imem~2_combout ))) # (\imem~1_combout  & (((\regs[1][28]~q ) # (\imem~2_combout )))) ) ) ) # ( \regs[0][28]~q  & ( !\regs[3][28]~q  & ( (!\imem~1_combout  & (((!\imem~2_combout )) # (\regs[2][28]~q ))) # 
// (\imem~1_combout  & (((!\imem~2_combout  & \regs[1][28]~q )))) ) ) ) # ( !\regs[0][28]~q  & ( !\regs[3][28]~q  & ( (!\imem~1_combout  & (\regs[2][28]~q  & (\imem~2_combout ))) # (\imem~1_combout  & (((!\imem~2_combout  & \regs[1][28]~q )))) ) ) )

	.dataa(!\regs[2][28]~q ),
	.datab(!\imem~1_combout ),
	.datac(!\imem~2_combout ),
	.datad(!\regs[1][28]~q ),
	.datae(!\regs[0][28]~q ),
	.dataf(!\regs[3][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~0 .extended_lut = "off";
defparam \Mux35~0 .lut_mask = 64'h0434C4F40737C7F7;
defparam \Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N9
cyclonev_lcell_comb \regs[12][28]~feeder (
// Equation(s):
// \regs[12][28]~feeder_combout  = ( regval_MEM[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][28]~feeder .extended_lut = "off";
defparam \regs[12][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N10
dffeas \regs[12][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][28] .is_wysiwyg = "true";
defparam \regs[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N14
dffeas \regs[14][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][28] .is_wysiwyg = "true";
defparam \regs[14][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N50
dffeas \regs[15][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][28] .is_wysiwyg = "true";
defparam \regs[15][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N12
cyclonev_lcell_comb \Mux35~3 (
// Equation(s):
// \Mux35~3_combout  = ( \regs[14][28]~q  & ( \regs[15][28]~q  & ( ((!\imem~1_combout  & (\regs[12][28]~q )) # (\imem~1_combout  & ((\regs[13][28]~q )))) # (\imem~2_combout ) ) ) ) # ( !\regs[14][28]~q  & ( \regs[15][28]~q  & ( (!\imem~1_combout  & 
// (\regs[12][28]~q  & (!\imem~2_combout ))) # (\imem~1_combout  & (((\regs[13][28]~q ) # (\imem~2_combout )))) ) ) ) # ( \regs[14][28]~q  & ( !\regs[15][28]~q  & ( (!\imem~1_combout  & (((\imem~2_combout )) # (\regs[12][28]~q ))) # (\imem~1_combout  & 
// (((!\imem~2_combout  & \regs[13][28]~q )))) ) ) ) # ( !\regs[14][28]~q  & ( !\regs[15][28]~q  & ( (!\imem~2_combout  & ((!\imem~1_combout  & (\regs[12][28]~q )) # (\imem~1_combout  & ((\regs[13][28]~q ))))) ) ) )

	.dataa(!\imem~1_combout ),
	.datab(!\regs[12][28]~q ),
	.datac(!\imem~2_combout ),
	.datad(!\regs[13][28]~q ),
	.datae(!\regs[14][28]~q ),
	.dataf(!\regs[15][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~3 .extended_lut = "off";
defparam \Mux35~3 .lut_mask = 64'h20702A7A25752F7F;
defparam \Mux35~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N30
cyclonev_lcell_comb \regs[8][28]~feeder (
// Equation(s):
// \regs[8][28]~feeder_combout  = ( regval_MEM[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][28]~feeder .extended_lut = "off";
defparam \regs[8][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N31
dffeas \regs[8][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][28] .is_wysiwyg = "true";
defparam \regs[8][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N2
dffeas \regs[11][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][28] .is_wysiwyg = "true";
defparam \regs[11][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N12
cyclonev_lcell_comb \regs[9][28]~feeder (
// Equation(s):
// \regs[9][28]~feeder_combout  = ( regval_MEM[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][28]~feeder .extended_lut = "off";
defparam \regs[9][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N13
dffeas \regs[9][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][28] .is_wysiwyg = "true";
defparam \regs[9][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N25
dffeas \regs[10][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][28] .is_wysiwyg = "true";
defparam \regs[10][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N24
cyclonev_lcell_comb \Mux35~2 (
// Equation(s):
// \Mux35~2_combout  = ( \regs[10][28]~q  & ( \imem~2_combout  & ( (!\imem~1_combout ) # (\regs[11][28]~q ) ) ) ) # ( !\regs[10][28]~q  & ( \imem~2_combout  & ( (\imem~1_combout  & \regs[11][28]~q ) ) ) ) # ( \regs[10][28]~q  & ( !\imem~2_combout  & ( 
// (!\imem~1_combout  & (\regs[8][28]~q )) # (\imem~1_combout  & ((\regs[9][28]~q ))) ) ) ) # ( !\regs[10][28]~q  & ( !\imem~2_combout  & ( (!\imem~1_combout  & (\regs[8][28]~q )) # (\imem~1_combout  & ((\regs[9][28]~q ))) ) ) )

	.dataa(!\regs[8][28]~q ),
	.datab(!\imem~1_combout ),
	.datac(!\regs[11][28]~q ),
	.datad(!\regs[9][28]~q ),
	.datae(!\regs[10][28]~q ),
	.dataf(!\imem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~2 .extended_lut = "off";
defparam \Mux35~2 .lut_mask = 64'h447744770303CFCF;
defparam \Mux35~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N24
cyclonev_lcell_comb \regs[6][28]~feeder (
// Equation(s):
// \regs[6][28]~feeder_combout  = ( regval_MEM[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][28]~feeder .extended_lut = "off";
defparam \regs[6][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N25
dffeas \regs[6][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][28] .is_wysiwyg = "true";
defparam \regs[6][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N51
cyclonev_lcell_comb \regs[7][28]~feeder (
// Equation(s):
// \regs[7][28]~feeder_combout  = ( regval_MEM[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][28]~feeder .extended_lut = "off";
defparam \regs[7][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N52
dffeas \regs[7][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][28] .is_wysiwyg = "true";
defparam \regs[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N14
dffeas \regs[4][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][28] .is_wysiwyg = "true";
defparam \regs[4][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N50
dffeas \regs[5][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][28] .is_wysiwyg = "true";
defparam \regs[5][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N12
cyclonev_lcell_comb \Mux35~1 (
// Equation(s):
// \Mux35~1_combout  = ( \regs[4][28]~q  & ( \regs[5][28]~q  & ( (!\imem~2_combout ) # ((!\imem~1_combout  & (\regs[6][28]~q )) # (\imem~1_combout  & ((\regs[7][28]~q )))) ) ) ) # ( !\regs[4][28]~q  & ( \regs[5][28]~q  & ( (!\imem~1_combout  & 
// (\imem~2_combout  & (\regs[6][28]~q ))) # (\imem~1_combout  & ((!\imem~2_combout ) # ((\regs[7][28]~q )))) ) ) ) # ( \regs[4][28]~q  & ( !\regs[5][28]~q  & ( (!\imem~1_combout  & ((!\imem~2_combout ) # ((\regs[6][28]~q )))) # (\imem~1_combout  & 
// (\imem~2_combout  & ((\regs[7][28]~q )))) ) ) ) # ( !\regs[4][28]~q  & ( !\regs[5][28]~q  & ( (\imem~2_combout  & ((!\imem~1_combout  & (\regs[6][28]~q )) # (\imem~1_combout  & ((\regs[7][28]~q ))))) ) ) )

	.dataa(!\imem~1_combout ),
	.datab(!\imem~2_combout ),
	.datac(!\regs[6][28]~q ),
	.datad(!\regs[7][28]~q ),
	.datae(!\regs[4][28]~q ),
	.dataf(!\regs[5][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~1 .extended_lut = "off";
defparam \Mux35~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \Mux35~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N0
cyclonev_lcell_comb \Mux35~4 (
// Equation(s):
// \Mux35~4_combout  = ( \imem~3_combout  & ( \Mux35~1_combout  & ( (!\imem~4_combout ) # (\Mux35~3_combout ) ) ) ) # ( !\imem~3_combout  & ( \Mux35~1_combout  & ( (!\imem~4_combout  & (\Mux35~0_combout )) # (\imem~4_combout  & ((\Mux35~2_combout ))) ) ) ) # 
// ( \imem~3_combout  & ( !\Mux35~1_combout  & ( (\Mux35~3_combout  & \imem~4_combout ) ) ) ) # ( !\imem~3_combout  & ( !\Mux35~1_combout  & ( (!\imem~4_combout  & (\Mux35~0_combout )) # (\imem~4_combout  & ((\Mux35~2_combout ))) ) ) )

	.dataa(!\Mux35~0_combout ),
	.datab(!\Mux35~3_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\Mux35~2_combout ),
	.datae(!\imem~3_combout ),
	.dataf(!\Mux35~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~4 .extended_lut = "off";
defparam \Mux35~4 .lut_mask = 64'h505F0303505FF3F3;
defparam \Mux35~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N2
dffeas \regval2_ID[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux35~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[28] .is_wysiwyg = "true";
defparam \regval2_ID[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N47
dffeas \regval2_EX[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[28] .is_wysiwyg = "true";
defparam \regval2_EX[28] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[28]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X3_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[28]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N21
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|mux3|l1_w28_n0_mux_dataout~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|mux3|l1_w28_n0_mux_dataout~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|address_reg_b [0] ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|mux3|l1_w28_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|mux3|l1_w28_n0_mux_dataout~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|mux3|l1_w28_n0_mux_dataout~0 .lut_mask = 64'h0000FFFF33333333;
defparam \dmem_rtl_0|auto_generated|mux3|l1_w28_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y12_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[57]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[57]~feeder_combout  = ( regval2_EX[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[57]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[57]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[57]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y12_N31
dffeas \dmem_rtl_0_bypass[57] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[57]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N9
cyclonev_lcell_comb \aluout_EX_r[30]~187 (
// Equation(s):
// \aluout_EX_r[30]~187_combout  = ( \Equal10~0_combout  & ( \aluout_EX_r[3]~0_combout  & ( (!op2_ID[0] & (\aluout_EX[29]~0_combout  & op2_ID[4])) ) ) )

	.dataa(!op2_ID[0]),
	.datab(gnd),
	.datac(!\aluout_EX[29]~0_combout ),
	.datad(!op2_ID[4]),
	.datae(!\Equal10~0_combout ),
	.dataf(!\aluout_EX_r[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~187 .extended_lut = "off";
defparam \aluout_EX_r[30]~187 .lut_mask = 64'h000000000000000A;
defparam \aluout_EX_r[30]~187 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N12
cyclonev_lcell_comb \aluout_EX_r[30]~191 (
// Equation(s):
// \aluout_EX_r[30]~191_combout  = ( \Equal10~0_combout  & ( \aluout_EX_r[3]~0_combout  & ( (op2_ID[4] & ((!\aluout_EX[29]~0_combout ) # (op2_ID[0]))) ) ) )

	.dataa(!op2_ID[4]),
	.datab(!\aluout_EX[29]~0_combout ),
	.datac(!op2_ID[0]),
	.datad(gnd),
	.datae(!\Equal10~0_combout ),
	.dataf(!\aluout_EX_r[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~191 .extended_lut = "off";
defparam \aluout_EX_r[30]~191 .lut_mask = 64'h0000000000004545;
defparam \aluout_EX_r[30]~191 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y5_N20
dffeas \regs[14][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][29] .is_wysiwyg = "true";
defparam \regs[14][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N43
dffeas \regs[2][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][29] .is_wysiwyg = "true";
defparam \regs[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N14
dffeas \regs[10][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][29] .is_wysiwyg = "true";
defparam \regs[10][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N12
cyclonev_lcell_comb \regs[6][29]~feeder (
// Equation(s):
// \regs[6][29]~feeder_combout  = ( regval_MEM[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][29]~feeder .extended_lut = "off";
defparam \regs[6][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N14
dffeas \regs[6][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][29] .is_wysiwyg = "true";
defparam \regs[6][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N12
cyclonev_lcell_comb \Mux34~2 (
// Equation(s):
// \Mux34~2_combout  = ( \regs[10][29]~q  & ( \regs[6][29]~q  & ( (!\imem~4_combout  & (((\imem~3_combout ) # (\regs[2][29]~q )))) # (\imem~4_combout  & (((!\imem~3_combout )) # (\regs[14][29]~q ))) ) ) ) # ( !\regs[10][29]~q  & ( \regs[6][29]~q  & ( 
// (!\imem~4_combout  & (((\imem~3_combout ) # (\regs[2][29]~q )))) # (\imem~4_combout  & (\regs[14][29]~q  & ((\imem~3_combout )))) ) ) ) # ( \regs[10][29]~q  & ( !\regs[6][29]~q  & ( (!\imem~4_combout  & (((\regs[2][29]~q  & !\imem~3_combout )))) # 
// (\imem~4_combout  & (((!\imem~3_combout )) # (\regs[14][29]~q ))) ) ) ) # ( !\regs[10][29]~q  & ( !\regs[6][29]~q  & ( (!\imem~4_combout  & (((\regs[2][29]~q  & !\imem~3_combout )))) # (\imem~4_combout  & (\regs[14][29]~q  & ((\imem~3_combout )))) ) ) )

	.dataa(!\regs[14][29]~q ),
	.datab(!\regs[2][29]~q ),
	.datac(!\imem~4_combout ),
	.datad(!\imem~3_combout ),
	.datae(!\regs[10][29]~q ),
	.dataf(!\regs[6][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~2 .extended_lut = "off";
defparam \Mux34~2 .lut_mask = 64'h30053F0530F53FF5;
defparam \Mux34~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N3
cyclonev_lcell_comb \regs[12][29]~feeder (
// Equation(s):
// \regs[12][29]~feeder_combout  = ( regval_MEM[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][29]~feeder .extended_lut = "off";
defparam \regs[12][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N4
dffeas \regs[12][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][29] .is_wysiwyg = "true";
defparam \regs[12][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N20
dffeas \regs[4][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][29] .is_wysiwyg = "true";
defparam \regs[4][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N44
dffeas \regs[0][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][29] .is_wysiwyg = "true";
defparam \regs[0][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N18
cyclonev_lcell_comb \regs[8][29]~feeder (
// Equation(s):
// \regs[8][29]~feeder_combout  = ( regval_MEM[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][29]~feeder .extended_lut = "off";
defparam \regs[8][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N19
dffeas \regs[8][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][29] .is_wysiwyg = "true";
defparam \regs[8][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N42
cyclonev_lcell_comb \Mux34~0 (
// Equation(s):
// \Mux34~0_combout  = ( \regs[0][29]~q  & ( \regs[8][29]~q  & ( (!\imem~3_combout ) # ((!\imem~4_combout  & ((\regs[4][29]~q ))) # (\imem~4_combout  & (\regs[12][29]~q ))) ) ) ) # ( !\regs[0][29]~q  & ( \regs[8][29]~q  & ( (!\imem~3_combout  & 
// (((\imem~4_combout )))) # (\imem~3_combout  & ((!\imem~4_combout  & ((\regs[4][29]~q ))) # (\imem~4_combout  & (\regs[12][29]~q )))) ) ) ) # ( \regs[0][29]~q  & ( !\regs[8][29]~q  & ( (!\imem~3_combout  & (((!\imem~4_combout )))) # (\imem~3_combout  & 
// ((!\imem~4_combout  & ((\regs[4][29]~q ))) # (\imem~4_combout  & (\regs[12][29]~q )))) ) ) ) # ( !\regs[0][29]~q  & ( !\regs[8][29]~q  & ( (\imem~3_combout  & ((!\imem~4_combout  & ((\regs[4][29]~q ))) # (\imem~4_combout  & (\regs[12][29]~q )))) ) ) )

	.dataa(!\regs[12][29]~q ),
	.datab(!\imem~3_combout ),
	.datac(!\regs[4][29]~q ),
	.datad(!\imem~4_combout ),
	.datae(!\regs[0][29]~q ),
	.dataf(!\regs[8][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~0 .extended_lut = "off";
defparam \Mux34~0 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N6
cyclonev_lcell_comb \regs[7][29]~feeder (
// Equation(s):
// \regs[7][29]~feeder_combout  = ( regval_MEM[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][29]~feeder .extended_lut = "off";
defparam \regs[7][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N8
dffeas \regs[7][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][29] .is_wysiwyg = "true";
defparam \regs[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N14
dffeas \regs[15][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][29] .is_wysiwyg = "true";
defparam \regs[15][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N24
cyclonev_lcell_comb \regs[3][29]~feeder (
// Equation(s):
// \regs[3][29]~feeder_combout  = ( regval_MEM[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][29]~feeder .extended_lut = "off";
defparam \regs[3][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N25
dffeas \regs[3][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][29] .is_wysiwyg = "true";
defparam \regs[3][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N7
dffeas \regs[11][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][29] .is_wysiwyg = "true";
defparam \regs[11][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N6
cyclonev_lcell_comb \Mux34~3 (
// Equation(s):
// \Mux34~3_combout  = ( \regs[11][29]~q  & ( \imem~3_combout  & ( (!\imem~4_combout  & (\regs[7][29]~q )) # (\imem~4_combout  & ((\regs[15][29]~q ))) ) ) ) # ( !\regs[11][29]~q  & ( \imem~3_combout  & ( (!\imem~4_combout  & (\regs[7][29]~q )) # 
// (\imem~4_combout  & ((\regs[15][29]~q ))) ) ) ) # ( \regs[11][29]~q  & ( !\imem~3_combout  & ( (\regs[3][29]~q ) # (\imem~4_combout ) ) ) ) # ( !\regs[11][29]~q  & ( !\imem~3_combout  & ( (!\imem~4_combout  & \regs[3][29]~q ) ) ) )

	.dataa(!\regs[7][29]~q ),
	.datab(!\regs[15][29]~q ),
	.datac(!\imem~4_combout ),
	.datad(!\regs[3][29]~q ),
	.datae(!\regs[11][29]~q ),
	.dataf(!\imem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~3 .extended_lut = "off";
defparam \Mux34~3 .lut_mask = 64'h00F00FFF53535353;
defparam \Mux34~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N24
cyclonev_lcell_comb \regs[9][29]~feeder (
// Equation(s):
// \regs[9][29]~feeder_combout  = ( regval_MEM[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][29]~feeder .extended_lut = "off";
defparam \regs[9][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N25
dffeas \regs[9][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][29] .is_wysiwyg = "true";
defparam \regs[9][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N32
dffeas \regs[1][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][29] .is_wysiwyg = "true";
defparam \regs[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N8
dffeas \regs[5][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][29] .is_wysiwyg = "true";
defparam \regs[5][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N30
cyclonev_lcell_comb \Mux34~1 (
// Equation(s):
// \Mux34~1_combout  = ( \regs[1][29]~q  & ( \regs[5][29]~q  & ( (!\imem~4_combout ) # ((!\imem~3_combout  & ((\regs[9][29]~q ))) # (\imem~3_combout  & (\regs[13][29]~q ))) ) ) ) # ( !\regs[1][29]~q  & ( \regs[5][29]~q  & ( (!\imem~3_combout  & 
// (((\imem~4_combout  & \regs[9][29]~q )))) # (\imem~3_combout  & (((!\imem~4_combout )) # (\regs[13][29]~q ))) ) ) ) # ( \regs[1][29]~q  & ( !\regs[5][29]~q  & ( (!\imem~3_combout  & (((!\imem~4_combout ) # (\regs[9][29]~q )))) # (\imem~3_combout  & 
// (\regs[13][29]~q  & (\imem~4_combout ))) ) ) ) # ( !\regs[1][29]~q  & ( !\regs[5][29]~q  & ( (\imem~4_combout  & ((!\imem~3_combout  & ((\regs[9][29]~q ))) # (\imem~3_combout  & (\regs[13][29]~q )))) ) ) )

	.dataa(!\regs[13][29]~q ),
	.datab(!\imem~3_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\regs[9][29]~q ),
	.datae(!\regs[1][29]~q ),
	.dataf(!\regs[5][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~1 .extended_lut = "off";
defparam \Mux34~1 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \Mux34~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N42
cyclonev_lcell_comb \Mux34~4 (
// Equation(s):
// \Mux34~4_combout  = ( \imem~2_combout  & ( \Mux34~1_combout  & ( (!\imem~1_combout  & (\Mux34~2_combout )) # (\imem~1_combout  & ((\Mux34~3_combout ))) ) ) ) # ( !\imem~2_combout  & ( \Mux34~1_combout  & ( (\Mux34~0_combout ) # (\imem~1_combout ) ) ) ) # 
// ( \imem~2_combout  & ( !\Mux34~1_combout  & ( (!\imem~1_combout  & (\Mux34~2_combout )) # (\imem~1_combout  & ((\Mux34~3_combout ))) ) ) ) # ( !\imem~2_combout  & ( !\Mux34~1_combout  & ( (!\imem~1_combout  & \Mux34~0_combout ) ) ) )

	.dataa(!\Mux34~2_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\Mux34~0_combout ),
	.datad(!\Mux34~3_combout ),
	.datae(!\imem~2_combout ),
	.dataf(!\Mux34~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~4 .extended_lut = "off";
defparam \Mux34~4 .lut_mask = 64'h0C0C44773F3F4477;
defparam \Mux34~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N43
dffeas \regval2_ID[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux34~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[29] .is_wysiwyg = "true";
defparam \regval2_ID[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N47
dffeas \regval2_EX[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[29] .is_wysiwyg = "true";
defparam \regval2_EX[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N31
dffeas \dmem_rtl_0_bypass[58] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[58]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N45
cyclonev_lcell_comb \aluout_EX_r[30]~180 (
// Equation(s):
// \aluout_EX_r[30]~180_combout  = ( \aluout_EX_r[3]~0_combout  & ( (!op2_ID[4] & \Equal10~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!op2_ID[4]),
	.datad(!\Equal10~0_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~180 .extended_lut = "off";
defparam \aluout_EX_r[30]~180 .lut_mask = 64'h0000000000F000F0;
defparam \aluout_EX_r[30]~180 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N3
cyclonev_lcell_comb \aluout_EX_r[29]~196 (
// Equation(s):
// \aluout_EX_r[29]~196_combout  = ( !\aluout_EX_r[3]~3_combout  & ( (\aluout_EX_r[3]~1_combout  & (\aluout_EX_r[30]~180_combout  & (!regval2_ID[29] $ (regval1_ID[29])))) ) )

	.dataa(!\aluout_EX_r[3]~1_combout ),
	.datab(!regval2_ID[29]),
	.datac(!regval1_ID[29]),
	.datad(!\aluout_EX_r[30]~180_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~196 .extended_lut = "off";
defparam \aluout_EX_r[29]~196 .lut_mask = 64'h0041004100000000;
defparam \aluout_EX_r[29]~196 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N0
cyclonev_lcell_comb \aluout_EX_r[29]~195 (
// Equation(s):
// \aluout_EX_r[29]~195_combout  = ( \aluout_EX_r[3]~3_combout  & ( (!\aluout_EX_r[3]~1_combout  & (\aluout_EX_r[30]~180_combout  & (!regval2_ID[29] $ (!regval1_ID[29])))) ) )

	.dataa(!\aluout_EX_r[3]~1_combout ),
	.datab(!regval2_ID[29]),
	.datac(!\aluout_EX_r[30]~180_combout ),
	.datad(!regval1_ID[29]),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~195 .extended_lut = "off";
defparam \aluout_EX_r[29]~195 .lut_mask = 64'h0000000002080208;
defparam \aluout_EX_r[29]~195 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N48
cyclonev_lcell_comb \aluout_EX_r[31]~178 (
// Equation(s):
// \aluout_EX_r[31]~178_combout  = ( op1_ID[0] & ( (!op1_ID[1] & (\Equal16~1_combout  & ((immval_ID[31]) # (regval1_ID[31])))) ) ) # ( !op1_ID[0] & ( (\Equal16~1_combout  & ((!regval1_ID[31] & (immval_ID[31] & op1_ID[1])) # (regval1_ID[31] & (!immval_ID[31] 
// $ (!op1_ID[1]))))) ) )

	.dataa(!regval1_ID[31]),
	.datab(!immval_ID[31]),
	.datac(!op1_ID[1]),
	.datad(!\Equal16~1_combout ),
	.datae(gnd),
	.dataf(!op1_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~178 .extended_lut = "off";
defparam \aluout_EX_r[31]~178 .lut_mask = 64'h0016001600700070;
defparam \aluout_EX_r[31]~178 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N17
dffeas \regs[5][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][30] .is_wysiwyg = "true";
defparam \regs[5][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N49
dffeas \regs[7][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][30] .is_wysiwyg = "true";
defparam \regs[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N7
dffeas \regs[4][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][30] .is_wysiwyg = "true";
defparam \regs[4][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N15
cyclonev_lcell_comb \regs[6][30]~feeder (
// Equation(s):
// \regs[6][30]~feeder_combout  = ( regval_MEM[30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][30]~feeder .extended_lut = "off";
defparam \regs[6][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N17
dffeas \regs[6][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][30] .is_wysiwyg = "true";
defparam \regs[6][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N6
cyclonev_lcell_comb \Mux33~1 (
// Equation(s):
// \Mux33~1_combout  = ( \regs[4][30]~q  & ( \regs[6][30]~q  & ( (!\imem~1_combout ) # ((!\imem~2_combout  & (\regs[5][30]~q )) # (\imem~2_combout  & ((\regs[7][30]~q )))) ) ) ) # ( !\regs[4][30]~q  & ( \regs[6][30]~q  & ( (!\imem~1_combout  & 
// (((\imem~2_combout )))) # (\imem~1_combout  & ((!\imem~2_combout  & (\regs[5][30]~q )) # (\imem~2_combout  & ((\regs[7][30]~q ))))) ) ) ) # ( \regs[4][30]~q  & ( !\regs[6][30]~q  & ( (!\imem~1_combout  & (((!\imem~2_combout )))) # (\imem~1_combout  & 
// ((!\imem~2_combout  & (\regs[5][30]~q )) # (\imem~2_combout  & ((\regs[7][30]~q ))))) ) ) ) # ( !\regs[4][30]~q  & ( !\regs[6][30]~q  & ( (\imem~1_combout  & ((!\imem~2_combout  & (\regs[5][30]~q )) # (\imem~2_combout  & ((\regs[7][30]~q ))))) ) ) )

	.dataa(!\imem~1_combout ),
	.datab(!\regs[5][30]~q ),
	.datac(!\imem~2_combout ),
	.datad(!\regs[7][30]~q ),
	.datae(!\regs[4][30]~q ),
	.dataf(!\regs[6][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~1 .extended_lut = "off";
defparam \Mux33~1 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \Mux33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N21
cyclonev_lcell_comb \regs[8][30]~feeder (
// Equation(s):
// \regs[8][30]~feeder_combout  = ( regval_MEM[30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][30]~feeder .extended_lut = "off";
defparam \regs[8][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N22
dffeas \regs[8][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][30] .is_wysiwyg = "true";
defparam \regs[8][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N49
dffeas \regs[11][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][30] .is_wysiwyg = "true";
defparam \regs[11][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N44
dffeas \regs[10][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][30] .is_wysiwyg = "true";
defparam \regs[10][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N15
cyclonev_lcell_comb \regs[9][30]~feeder (
// Equation(s):
// \regs[9][30]~feeder_combout  = ( regval_MEM[30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][30]~feeder .extended_lut = "off";
defparam \regs[9][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N16
dffeas \regs[9][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][30] .is_wysiwyg = "true";
defparam \regs[9][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N42
cyclonev_lcell_comb \Mux33~2 (
// Equation(s):
// \Mux33~2_combout  = ( \regs[10][30]~q  & ( \regs[9][30]~q  & ( (!\imem~1_combout  & (((\imem~2_combout )) # (\regs[8][30]~q ))) # (\imem~1_combout  & (((!\imem~2_combout ) # (\regs[11][30]~q )))) ) ) ) # ( !\regs[10][30]~q  & ( \regs[9][30]~q  & ( 
// (!\imem~1_combout  & (\regs[8][30]~q  & (!\imem~2_combout ))) # (\imem~1_combout  & (((!\imem~2_combout ) # (\regs[11][30]~q )))) ) ) ) # ( \regs[10][30]~q  & ( !\regs[9][30]~q  & ( (!\imem~1_combout  & (((\imem~2_combout )) # (\regs[8][30]~q ))) # 
// (\imem~1_combout  & (((\imem~2_combout  & \regs[11][30]~q )))) ) ) ) # ( !\regs[10][30]~q  & ( !\regs[9][30]~q  & ( (!\imem~1_combout  & (\regs[8][30]~q  & (!\imem~2_combout ))) # (\imem~1_combout  & (((\imem~2_combout  & \regs[11][30]~q )))) ) ) )

	.dataa(!\regs[8][30]~q ),
	.datab(!\imem~1_combout ),
	.datac(!\imem~2_combout ),
	.datad(!\regs[11][30]~q ),
	.datae(!\regs[10][30]~q ),
	.dataf(!\regs[9][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~2 .extended_lut = "off";
defparam \Mux33~2 .lut_mask = 64'h40434C4F70737C7F;
defparam \Mux33~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N38
dffeas \regs[15][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][30] .is_wysiwyg = "true";
defparam \regs[15][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N48
cyclonev_lcell_comb \regs[13][30]~feeder (
// Equation(s):
// \regs[13][30]~feeder_combout  = ( regval_MEM[30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][30]~feeder .extended_lut = "off";
defparam \regs[13][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N49
dffeas \regs[13][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][30] .is_wysiwyg = "true";
defparam \regs[13][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N32
dffeas \regs[14][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][30] .is_wysiwyg = "true";
defparam \regs[14][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N30
cyclonev_lcell_comb \Mux33~3 (
// Equation(s):
// \Mux33~3_combout  = ( \regs[14][30]~q  & ( \imem~1_combout  & ( (!\imem~2_combout  & ((\regs[13][30]~q ))) # (\imem~2_combout  & (\regs[15][30]~q )) ) ) ) # ( !\regs[14][30]~q  & ( \imem~1_combout  & ( (!\imem~2_combout  & ((\regs[13][30]~q ))) # 
// (\imem~2_combout  & (\regs[15][30]~q )) ) ) ) # ( \regs[14][30]~q  & ( !\imem~1_combout  & ( (\imem~2_combout ) # (\regs[12][30]~q ) ) ) ) # ( !\regs[14][30]~q  & ( !\imem~1_combout  & ( (\regs[12][30]~q  & !\imem~2_combout ) ) ) )

	.dataa(!\regs[15][30]~q ),
	.datab(!\regs[13][30]~q ),
	.datac(!\regs[12][30]~q ),
	.datad(!\imem~2_combout ),
	.datae(!\regs[14][30]~q ),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~3 .extended_lut = "off";
defparam \Mux33~3 .lut_mask = 64'h0F000FFF33553355;
defparam \Mux33~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N7
dffeas \regs[1][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][30] .is_wysiwyg = "true";
defparam \regs[1][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N9
cyclonev_lcell_comb \regs[2][30]~feeder (
// Equation(s):
// \regs[2][30]~feeder_combout  = ( regval_MEM[30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][30]~feeder .extended_lut = "off";
defparam \regs[2][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N10
dffeas \regs[2][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][30] .is_wysiwyg = "true";
defparam \regs[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N31
dffeas \regs[0][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][30] .is_wysiwyg = "true";
defparam \regs[0][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N44
dffeas \regs[3][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][30] .is_wysiwyg = "true";
defparam \regs[3][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N30
cyclonev_lcell_comb \Mux33~0 (
// Equation(s):
// \Mux33~0_combout  = ( \regs[0][30]~q  & ( \regs[3][30]~q  & ( (!\imem~1_combout  & (((!\imem~2_combout ) # (\regs[2][30]~q )))) # (\imem~1_combout  & (((\imem~2_combout )) # (\regs[1][30]~q ))) ) ) ) # ( !\regs[0][30]~q  & ( \regs[3][30]~q  & ( 
// (!\imem~1_combout  & (((\imem~2_combout  & \regs[2][30]~q )))) # (\imem~1_combout  & (((\imem~2_combout )) # (\regs[1][30]~q ))) ) ) ) # ( \regs[0][30]~q  & ( !\regs[3][30]~q  & ( (!\imem~1_combout  & (((!\imem~2_combout ) # (\regs[2][30]~q )))) # 
// (\imem~1_combout  & (\regs[1][30]~q  & (!\imem~2_combout ))) ) ) ) # ( !\regs[0][30]~q  & ( !\regs[3][30]~q  & ( (!\imem~1_combout  & (((\imem~2_combout  & \regs[2][30]~q )))) # (\imem~1_combout  & (\regs[1][30]~q  & (!\imem~2_combout ))) ) ) )

	.dataa(!\regs[1][30]~q ),
	.datab(!\imem~1_combout ),
	.datac(!\imem~2_combout ),
	.datad(!\regs[2][30]~q ),
	.datae(!\regs[0][30]~q ),
	.dataf(!\regs[3][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~0 .extended_lut = "off";
defparam \Mux33~0 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N36
cyclonev_lcell_comb \Mux33~4 (
// Equation(s):
// \Mux33~4_combout  = ( \Mux33~3_combout  & ( \Mux33~0_combout  & ( (!\imem~3_combout  & (((!\imem~4_combout ) # (\Mux33~2_combout )))) # (\imem~3_combout  & (((\imem~4_combout )) # (\Mux33~1_combout ))) ) ) ) # ( !\Mux33~3_combout  & ( \Mux33~0_combout  & 
// ( (!\imem~3_combout  & (((!\imem~4_combout ) # (\Mux33~2_combout )))) # (\imem~3_combout  & (\Mux33~1_combout  & (!\imem~4_combout ))) ) ) ) # ( \Mux33~3_combout  & ( !\Mux33~0_combout  & ( (!\imem~3_combout  & (((\imem~4_combout  & \Mux33~2_combout )))) 
// # (\imem~3_combout  & (((\imem~4_combout )) # (\Mux33~1_combout ))) ) ) ) # ( !\Mux33~3_combout  & ( !\Mux33~0_combout  & ( (!\imem~3_combout  & (((\imem~4_combout  & \Mux33~2_combout )))) # (\imem~3_combout  & (\Mux33~1_combout  & (!\imem~4_combout ))) ) 
// ) )

	.dataa(!\imem~3_combout ),
	.datab(!\Mux33~1_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\Mux33~2_combout ),
	.datae(!\Mux33~3_combout ),
	.dataf(!\Mux33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~4 .extended_lut = "off";
defparam \Mux33~4 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Mux33~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N37
dffeas \regval2_ID[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux33~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[30] .is_wysiwyg = "true";
defparam \regval2_ID[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N59
dffeas \regval2_EX[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[30] .is_wysiwyg = "true";
defparam \regval2_EX[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[30]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[30]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N33
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|mux3|l1_w30_n0_mux_dataout~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|mux3|l1_w30_n0_mux_dataout~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|address_reg_b [0] ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|mux3|l1_w30_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|mux3|l1_w30_n0_mux_dataout~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|mux3|l1_w30_n0_mux_dataout~0 .lut_mask = 64'h00005555AAAAFFFF;
defparam \dmem_rtl_0|auto_generated|mux3|l1_w30_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N26
dffeas \regs[14][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][26] .is_wysiwyg = "true";
defparam \regs[14][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N15
cyclonev_lcell_comb \regs[12][26]~feeder (
// Equation(s):
// \regs[12][26]~feeder_combout  = ( regval_MEM[26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][26]~feeder .extended_lut = "off";
defparam \regs[12][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N16
dffeas \regs[12][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][26] .is_wysiwyg = "true";
defparam \regs[12][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N2
dffeas \regs[15][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][26] .is_wysiwyg = "true";
defparam \regs[15][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N39
cyclonev_lcell_comb \regs[13][26]~feeder (
// Equation(s):
// \regs[13][26]~feeder_combout  = ( regval_MEM[26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][26]~feeder .extended_lut = "off";
defparam \regs[13][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N40
dffeas \regs[13][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][26] .is_wysiwyg = "true";
defparam \regs[13][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N0
cyclonev_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = ( \regs[15][26]~q  & ( \regs[13][26]~q  & ( ((!\imem~16_combout  & ((\regs[12][26]~q ))) # (\imem~16_combout  & (\regs[14][26]~q ))) # (\imem~15_combout ) ) ) ) # ( !\regs[15][26]~q  & ( \regs[13][26]~q  & ( (!\imem~15_combout  & 
// ((!\imem~16_combout  & ((\regs[12][26]~q ))) # (\imem~16_combout  & (\regs[14][26]~q )))) # (\imem~15_combout  & (((!\imem~16_combout )))) ) ) ) # ( \regs[15][26]~q  & ( !\regs[13][26]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & ((\regs[12][26]~q 
// ))) # (\imem~16_combout  & (\regs[14][26]~q )))) # (\imem~15_combout  & (((\imem~16_combout )))) ) ) ) # ( !\regs[15][26]~q  & ( !\regs[13][26]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & ((\regs[12][26]~q ))) # (\imem~16_combout  & 
// (\regs[14][26]~q )))) ) ) )

	.dataa(!\regs[14][26]~q ),
	.datab(!\imem~15_combout ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[12][26]~q ),
	.datae(!\regs[15][26]~q ),
	.dataf(!\regs[13][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~3 .extended_lut = "off";
defparam \Mux5~3 .lut_mask = 64'h04C407C734F437F7;
defparam \Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N33
cyclonev_lcell_comb \regs[9][26]~feeder (
// Equation(s):
// \regs[9][26]~feeder_combout  = ( regval_MEM[26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][26]~feeder .extended_lut = "off";
defparam \regs[9][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N34
dffeas \regs[9][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][26] .is_wysiwyg = "true";
defparam \regs[9][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N42
cyclonev_lcell_comb \regs[8][26]~feeder (
// Equation(s):
// \regs[8][26]~feeder_combout  = ( regval_MEM[26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][26]~feeder .extended_lut = "off";
defparam \regs[8][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N43
dffeas \regs[8][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][26] .is_wysiwyg = "true";
defparam \regs[8][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N8
dffeas \regs[10][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][26] .is_wysiwyg = "true";
defparam \regs[10][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N13
dffeas \regs[11][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][26] .is_wysiwyg = "true";
defparam \regs[11][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N12
cyclonev_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = ( \regs[11][26]~q  & ( \imem~16_combout  & ( (\regs[10][26]~q ) # (\imem~15_combout ) ) ) ) # ( !\regs[11][26]~q  & ( \imem~16_combout  & ( (!\imem~15_combout  & \regs[10][26]~q ) ) ) ) # ( \regs[11][26]~q  & ( !\imem~16_combout  & ( 
// (!\imem~15_combout  & ((\regs[8][26]~q ))) # (\imem~15_combout  & (\regs[9][26]~q )) ) ) ) # ( !\regs[11][26]~q  & ( !\imem~16_combout  & ( (!\imem~15_combout  & ((\regs[8][26]~q ))) # (\imem~15_combout  & (\regs[9][26]~q )) ) ) )

	.dataa(!\regs[9][26]~q ),
	.datab(!\regs[8][26]~q ),
	.datac(!\imem~15_combout ),
	.datad(!\regs[10][26]~q ),
	.datae(!\regs[11][26]~q ),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~2 .extended_lut = "off";
defparam \Mux5~2 .lut_mask = 64'h3535353500F00FFF;
defparam \Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N6
cyclonev_lcell_comb \regs[2][26]~feeder (
// Equation(s):
// \regs[2][26]~feeder_combout  = ( regval_MEM[26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][26]~feeder .extended_lut = "off";
defparam \regs[2][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N7
dffeas \regs[2][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][26] .is_wysiwyg = "true";
defparam \regs[2][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N25
dffeas \regs[0][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][26] .is_wysiwyg = "true";
defparam \regs[0][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N2
dffeas \regs[1][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][26] .is_wysiwyg = "true";
defparam \regs[1][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N33
cyclonev_lcell_comb \regs[3][26]~feeder (
// Equation(s):
// \regs[3][26]~feeder_combout  = ( regval_MEM[26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][26]~feeder .extended_lut = "off";
defparam \regs[3][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N34
dffeas \regs[3][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][26] .is_wysiwyg = "true";
defparam \regs[3][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N0
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \regs[1][26]~q  & ( \regs[3][26]~q  & ( ((!\imem~16_combout  & ((\regs[0][26]~q ))) # (\imem~16_combout  & (\regs[2][26]~q ))) # (\imem~15_combout ) ) ) ) # ( !\regs[1][26]~q  & ( \regs[3][26]~q  & ( (!\imem~15_combout  & 
// ((!\imem~16_combout  & ((\regs[0][26]~q ))) # (\imem~16_combout  & (\regs[2][26]~q )))) # (\imem~15_combout  & (((\imem~16_combout )))) ) ) ) # ( \regs[1][26]~q  & ( !\regs[3][26]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & ((\regs[0][26]~q ))) # 
// (\imem~16_combout  & (\regs[2][26]~q )))) # (\imem~15_combout  & (((!\imem~16_combout )))) ) ) ) # ( !\regs[1][26]~q  & ( !\regs[3][26]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & ((\regs[0][26]~q ))) # (\imem~16_combout  & (\regs[2][26]~q )))) ) 
// ) )

	.dataa(!\regs[2][26]~q ),
	.datab(!\imem~15_combout ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[0][26]~q ),
	.datae(!\regs[1][26]~q ),
	.dataf(!\regs[3][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'h04C434F407C737F7;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N6
cyclonev_lcell_comb \regs[6][26]~feeder (
// Equation(s):
// \regs[6][26]~feeder_combout  = ( regval_MEM[26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][26]~feeder .extended_lut = "off";
defparam \regs[6][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N7
dffeas \regs[6][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][26] .is_wysiwyg = "true";
defparam \regs[6][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N39
cyclonev_lcell_comb \regs[7][26]~feeder (
// Equation(s):
// \regs[7][26]~feeder_combout  = ( regval_MEM[26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][26]~feeder .extended_lut = "off";
defparam \regs[7][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N40
dffeas \regs[7][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][26] .is_wysiwyg = "true";
defparam \regs[7][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N44
dffeas \regs[4][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][26] .is_wysiwyg = "true";
defparam \regs[4][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N18
cyclonev_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = ( \regs[5][26]~q  & ( \imem~16_combout  & ( (!\imem~15_combout  & (\regs[6][26]~q )) # (\imem~15_combout  & ((\regs[7][26]~q ))) ) ) ) # ( !\regs[5][26]~q  & ( \imem~16_combout  & ( (!\imem~15_combout  & (\regs[6][26]~q )) # 
// (\imem~15_combout  & ((\regs[7][26]~q ))) ) ) ) # ( \regs[5][26]~q  & ( !\imem~16_combout  & ( (\regs[4][26]~q ) # (\imem~15_combout ) ) ) ) # ( !\regs[5][26]~q  & ( !\imem~16_combout  & ( (!\imem~15_combout  & \regs[4][26]~q ) ) ) )

	.dataa(!\regs[6][26]~q ),
	.datab(!\imem~15_combout ),
	.datac(!\regs[7][26]~q ),
	.datad(!\regs[4][26]~q ),
	.datae(!\regs[5][26]~q ),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~1 .extended_lut = "off";
defparam \Mux5~1 .lut_mask = 64'h00CC33FF47474747;
defparam \Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N39
cyclonev_lcell_comb \Mux5~4 (
// Equation(s):
// \Mux5~4_combout  = ( \imem~13_combout  & ( \Mux5~1_combout  & ( (!\imem~14_combout ) # (\Mux5~3_combout ) ) ) ) # ( !\imem~13_combout  & ( \Mux5~1_combout  & ( (!\imem~14_combout  & ((\Mux5~0_combout ))) # (\imem~14_combout  & (\Mux5~2_combout )) ) ) ) # 
// ( \imem~13_combout  & ( !\Mux5~1_combout  & ( (\imem~14_combout  & \Mux5~3_combout ) ) ) ) # ( !\imem~13_combout  & ( !\Mux5~1_combout  & ( (!\imem~14_combout  & ((\Mux5~0_combout ))) # (\imem~14_combout  & (\Mux5~2_combout )) ) ) )

	.dataa(!\imem~14_combout ),
	.datab(!\Mux5~3_combout ),
	.datac(!\Mux5~2_combout ),
	.datad(!\Mux5~0_combout ),
	.datae(!\imem~13_combout ),
	.dataf(!\Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~4 .extended_lut = "off";
defparam \Mux5~4 .lut_mask = 64'h05AF111105AFBBBB;
defparam \Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N40
dffeas \regval1_ID[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux5~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[26] .is_wysiwyg = "true";
defparam \regval1_ID[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N18
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( !regval2_ID[26] $ (regval1_ID[26]) ) + ( \Add2~51  ) + ( \Add2~50  ))
// \Add2~46  = CARRY(( !regval2_ID[26] $ (regval1_ID[26]) ) + ( \Add2~51  ) + ( \Add2~50  ))
// \Add2~47  = SHARE((!regval2_ID[26] & regval1_ID[26]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[26]),
	.datad(!regval1_ID[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(\Add2~51 ),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout(\Add2~47 ));
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N21
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( !regval2_ID[27] $ (regval1_ID[27]) ) + ( \Add2~47  ) + ( \Add2~46  ))
// \Add2~42  = CARRY(( !regval2_ID[27] $ (regval1_ID[27]) ) + ( \Add2~47  ) + ( \Add2~46  ))
// \Add2~43  = SHARE((!regval2_ID[27] & regval1_ID[27]))

	.dataa(!regval2_ID[27]),
	.datab(gnd),
	.datac(!regval1_ID[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(\Add2~47 ),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout(\Add2~43 ));
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add2~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N24
cyclonev_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( !regval2_ID[28] $ (regval1_ID[28]) ) + ( \Add2~43  ) + ( \Add2~42  ))
// \Add2~102  = CARRY(( !regval2_ID[28] $ (regval1_ID[28]) ) + ( \Add2~43  ) + ( \Add2~42  ))
// \Add2~103  = SHARE((!regval2_ID[28] & regval1_ID[28]))

	.dataa(gnd),
	.datab(!regval2_ID[28]),
	.datac(!regval1_ID[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(\Add2~43 ),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(\Add2~102 ),
	.shareout(\Add2~103 ));
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add2~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N27
cyclonev_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( !regval2_ID[29] $ (regval1_ID[29]) ) + ( \Add2~103  ) + ( \Add2~102  ))
// \Add2~98  = CARRY(( !regval2_ID[29] $ (regval1_ID[29]) ) + ( \Add2~103  ) + ( \Add2~102  ))
// \Add2~99  = SHARE((!regval2_ID[29] & regval1_ID[29]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[29]),
	.datad(!regval1_ID[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~102 ),
	.sharein(\Add2~103 ),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(\Add2~98 ),
	.shareout(\Add2~99 ));
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~97 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N30
cyclonev_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~93_sumout  = SUM(( !regval2_ID[30] $ (regval1_ID[30]) ) + ( \Add2~99  ) + ( \Add2~98  ))
// \Add2~94  = CARRY(( !regval2_ID[30] $ (regval1_ID[30]) ) + ( \Add2~99  ) + ( \Add2~98  ))
// \Add2~95  = SHARE((!regval2_ID[30] & regval1_ID[30]))

	.dataa(gnd),
	.datab(!regval2_ID[30]),
	.datac(!regval1_ID[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~98 ),
	.sharein(\Add2~99 ),
	.combout(),
	.sumout(\Add2~93_sumout ),
	.cout(\Add2~94 ),
	.shareout(\Add2~95 ));
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add2~93 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N48
cyclonev_lcell_comb \aluout_EX_r[30]~20 (
// Equation(s):
// \aluout_EX_r[30]~20_combout  = ( op2_ID[5] & ( !op2_ID[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!op2_ID[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!op2_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~20 .extended_lut = "off";
defparam \aluout_EX_r[30]~20 .lut_mask = 64'h00000000F0F0F0F0;
defparam \aluout_EX_r[30]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N36
cyclonev_lcell_comb \aluout_EX_r[30]~182 (
// Equation(s):
// \aluout_EX_r[30]~182_combout  = ( !\op2_ID[3]~DUPLICATE_q  & ( \aluout_EX_r[30]~20_combout  & ( !op2_ID[2] ) ) )

	.dataa(!op2_ID[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\op2_ID[3]~DUPLICATE_q ),
	.dataf(!\aluout_EX_r[30]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~182 .extended_lut = "off";
defparam \aluout_EX_r[30]~182 .lut_mask = 64'h00000000AAAA0000;
defparam \aluout_EX_r[30]~182 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N48
cyclonev_lcell_comb \ShiftRight0~45 (
// Equation(s):
// \ShiftRight0~45_combout  = ( regval1_ID[30] & ( regval2_ID[1] & ( regval1_ID[31] ) ) ) # ( !regval1_ID[30] & ( regval2_ID[1] & ( regval1_ID[31] ) ) ) # ( regval1_ID[30] & ( !regval2_ID[1] & ( ((!regval2_ID[2] & (!regval2_ID[3] & !regval2_ID[0]))) # 
// (regval1_ID[31]) ) ) ) # ( !regval1_ID[30] & ( !regval2_ID[1] & ( (regval1_ID[31] & (((regval2_ID[0]) # (regval2_ID[3])) # (regval2_ID[2]))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!regval2_ID[3]),
	.datac(!regval1_ID[31]),
	.datad(!regval2_ID[0]),
	.datae(!regval1_ID[30]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~45 .extended_lut = "off";
defparam \ShiftRight0~45 .lut_mask = 64'h070F8F0F0F0F0F0F;
defparam \ShiftRight0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N12
cyclonev_lcell_comb \ShiftLeft0~7 (
// Equation(s):
// \ShiftLeft0~7_combout  = ( regval1_ID[2] & ( (!regval2_ID[1] & ((!regval2_ID[0]) # ((regval1_ID[1])))) # (regval2_ID[1] & (!regval2_ID[0] & ((regval1_ID[0])))) ) ) # ( !regval1_ID[2] & ( (!regval2_ID[1] & (regval2_ID[0] & (regval1_ID[1]))) # 
// (regval2_ID[1] & (!regval2_ID[0] & ((regval1_ID[0])))) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval2_ID[0]),
	.datac(!regval1_ID[1]),
	.datad(!regval1_ID[0]),
	.datae(gnd),
	.dataf(!regval1_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~7 .extended_lut = "off";
defparam \ShiftLeft0~7 .lut_mask = 64'h024602468ACE8ACE;
defparam \ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N30
cyclonev_lcell_comb \ShiftLeft0~29 (
// Equation(s):
// \ShiftLeft0~29_combout  = ( regval1_ID[13] & ( regval1_ID[11] & ( ((!regval2_ID[1] & (regval1_ID[14])) # (regval2_ID[1] & ((\regval1_ID[12]~DUPLICATE_q )))) # (regval2_ID[0]) ) ) ) # ( !regval1_ID[13] & ( regval1_ID[11] & ( (!regval2_ID[0] & 
// ((!regval2_ID[1] & (regval1_ID[14])) # (regval2_ID[1] & ((\regval1_ID[12]~DUPLICATE_q ))))) # (regval2_ID[0] & (((regval2_ID[1])))) ) ) ) # ( regval1_ID[13] & ( !regval1_ID[11] & ( (!regval2_ID[0] & ((!regval2_ID[1] & (regval1_ID[14])) # (regval2_ID[1] & 
// ((\regval1_ID[12]~DUPLICATE_q ))))) # (regval2_ID[0] & (((!regval2_ID[1])))) ) ) ) # ( !regval1_ID[13] & ( !regval1_ID[11] & ( (!regval2_ID[0] & ((!regval2_ID[1] & (regval1_ID[14])) # (regval2_ID[1] & ((\regval1_ID[12]~DUPLICATE_q ))))) ) ) )

	.dataa(!regval1_ID[14]),
	.datab(!regval2_ID[0]),
	.datac(!regval2_ID[1]),
	.datad(!\regval1_ID[12]~DUPLICATE_q ),
	.datae(!regval1_ID[13]),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~29 .extended_lut = "off";
defparam \ShiftLeft0~29 .lut_mask = 64'h404C707C434F737F;
defparam \ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N6
cyclonev_lcell_comb \ShiftLeft0~6 (
// Equation(s):
// \ShiftLeft0~6_combout  = ( regval1_ID[3] & ( regval1_ID[5] & ( ((!regval2_ID[1] & ((regval1_ID[6]))) # (regval2_ID[1] & (regval1_ID[4]))) # (regval2_ID[0]) ) ) ) # ( !regval1_ID[3] & ( regval1_ID[5] & ( (!regval2_ID[1] & (((regval1_ID[6])) # 
// (regval2_ID[0]))) # (regval2_ID[1] & (!regval2_ID[0] & (regval1_ID[4]))) ) ) ) # ( regval1_ID[3] & ( !regval1_ID[5] & ( (!regval2_ID[1] & (!regval2_ID[0] & ((regval1_ID[6])))) # (regval2_ID[1] & (((regval1_ID[4])) # (regval2_ID[0]))) ) ) ) # ( 
// !regval1_ID[3] & ( !regval1_ID[5] & ( (!regval2_ID[0] & ((!regval2_ID[1] & ((regval1_ID[6]))) # (regval2_ID[1] & (regval1_ID[4])))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval2_ID[0]),
	.datac(!regval1_ID[4]),
	.datad(!regval1_ID[6]),
	.datae(!regval1_ID[3]),
	.dataf(!regval1_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~6 .extended_lut = "off";
defparam \ShiftLeft0~6 .lut_mask = 64'h048C159D26AE37BF;
defparam \ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N30
cyclonev_lcell_comb \ShiftLeft0~5 (
// Equation(s):
// \ShiftLeft0~5_combout  = ( regval1_ID[10] & ( \regval1_ID[9]~DUPLICATE_q  & ( (!regval2_ID[1]) # ((!regval2_ID[0] & (regval1_ID[8])) # (regval2_ID[0] & ((regval1_ID[7])))) ) ) ) # ( !regval1_ID[10] & ( \regval1_ID[9]~DUPLICATE_q  & ( (!regval2_ID[1] & 
// (regval2_ID[0])) # (regval2_ID[1] & ((!regval2_ID[0] & (regval1_ID[8])) # (regval2_ID[0] & ((regval1_ID[7]))))) ) ) ) # ( regval1_ID[10] & ( !\regval1_ID[9]~DUPLICATE_q  & ( (!regval2_ID[1] & (!regval2_ID[0])) # (regval2_ID[1] & ((!regval2_ID[0] & 
// (regval1_ID[8])) # (regval2_ID[0] & ((regval1_ID[7]))))) ) ) ) # ( !regval1_ID[10] & ( !\regval1_ID[9]~DUPLICATE_q  & ( (regval2_ID[1] & ((!regval2_ID[0] & (regval1_ID[8])) # (regval2_ID[0] & ((regval1_ID[7]))))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval2_ID[0]),
	.datac(!regval1_ID[8]),
	.datad(!regval1_ID[7]),
	.datae(!regval1_ID[10]),
	.dataf(!\regval1_ID[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~5 .extended_lut = "off";
defparam \ShiftLeft0~5 .lut_mask = 64'h04158C9D2637AEBF;
defparam \ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N36
cyclonev_lcell_comb \ShiftLeft0~43 (
// Equation(s):
// \ShiftLeft0~43_combout  = ( regval2_ID[3] & ( \ShiftLeft0~5_combout  & ( (!regval2_ID[2] & ((\ShiftLeft0~6_combout ))) # (regval2_ID[2] & (\ShiftLeft0~7_combout )) ) ) ) # ( !regval2_ID[3] & ( \ShiftLeft0~5_combout  & ( (\ShiftLeft0~29_combout ) # 
// (regval2_ID[2]) ) ) ) # ( regval2_ID[3] & ( !\ShiftLeft0~5_combout  & ( (!regval2_ID[2] & ((\ShiftLeft0~6_combout ))) # (regval2_ID[2] & (\ShiftLeft0~7_combout )) ) ) ) # ( !regval2_ID[3] & ( !\ShiftLeft0~5_combout  & ( (!regval2_ID[2] & 
// \ShiftLeft0~29_combout ) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\ShiftLeft0~7_combout ),
	.datac(!\ShiftLeft0~29_combout ),
	.datad(!\ShiftLeft0~6_combout ),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~43 .extended_lut = "off";
defparam \ShiftLeft0~43 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \ShiftLeft0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N54
cyclonev_lcell_comb \aluout_EX_r[30]~188 (
// Equation(s):
// \aluout_EX_r[30]~188_combout  = ( regval1_ID[30] & ( regval2_ID[1] & ( (!regval2_ID[0] & (regval1_ID[28])) # (regval2_ID[0] & ((regval1_ID[27]))) ) ) ) # ( !regval1_ID[30] & ( regval2_ID[1] & ( (!regval2_ID[0] & (regval1_ID[28])) # (regval2_ID[0] & 
// ((regval1_ID[27]))) ) ) ) # ( regval1_ID[30] & ( !regval2_ID[1] & ( (!regval2_ID[0]) # (regval1_ID[29]) ) ) ) # ( !regval1_ID[30] & ( !regval2_ID[1] & ( (regval2_ID[0] & regval1_ID[29]) ) ) )

	.dataa(!regval2_ID[0]),
	.datab(!regval1_ID[29]),
	.datac(!regval1_ID[28]),
	.datad(!regval1_ID[27]),
	.datae(!regval1_ID[30]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~188 .extended_lut = "off";
defparam \aluout_EX_r[30]~188 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \aluout_EX_r[30]~188 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N6
cyclonev_lcell_comb \ShiftLeft0~28 (
// Equation(s):
// \ShiftLeft0~28_combout  = ( regval1_ID[16] & ( regval1_ID[18] & ( (!regval2_ID[0]) # ((!regval2_ID[1] & (regval1_ID[17])) # (regval2_ID[1] & ((regval1_ID[15])))) ) ) ) # ( !regval1_ID[16] & ( regval1_ID[18] & ( (!regval2_ID[0] & (!regval2_ID[1])) # 
// (regval2_ID[0] & ((!regval2_ID[1] & (regval1_ID[17])) # (regval2_ID[1] & ((regval1_ID[15]))))) ) ) ) # ( regval1_ID[16] & ( !regval1_ID[18] & ( (!regval2_ID[0] & (regval2_ID[1])) # (regval2_ID[0] & ((!regval2_ID[1] & (regval1_ID[17])) # (regval2_ID[1] & 
// ((regval1_ID[15]))))) ) ) ) # ( !regval1_ID[16] & ( !regval1_ID[18] & ( (regval2_ID[0] & ((!regval2_ID[1] & (regval1_ID[17])) # (regval2_ID[1] & ((regval1_ID[15]))))) ) ) )

	.dataa(!regval2_ID[0]),
	.datab(!regval2_ID[1]),
	.datac(!regval1_ID[17]),
	.datad(!regval1_ID[15]),
	.datae(!regval1_ID[16]),
	.dataf(!regval1_ID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~28 .extended_lut = "off";
defparam \ShiftLeft0~28 .lut_mask = 64'h041526378C9DAEBF;
defparam \ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N6
cyclonev_lcell_comb \ShiftLeft0~27 (
// Equation(s):
// \ShiftLeft0~27_combout  = ( regval1_ID[22] & ( regval2_ID[1] & ( (!regval2_ID[0] & ((regval1_ID[20]))) # (regval2_ID[0] & (regval1_ID[19])) ) ) ) # ( !regval1_ID[22] & ( regval2_ID[1] & ( (!regval2_ID[0] & ((regval1_ID[20]))) # (regval2_ID[0] & 
// (regval1_ID[19])) ) ) ) # ( regval1_ID[22] & ( !regval2_ID[1] & ( (!regval2_ID[0]) # (regval1_ID[21]) ) ) ) # ( !regval1_ID[22] & ( !regval2_ID[1] & ( (regval1_ID[21] & regval2_ID[0]) ) ) )

	.dataa(!regval1_ID[21]),
	.datab(!regval1_ID[19]),
	.datac(!regval2_ID[0]),
	.datad(!regval1_ID[20]),
	.datae(!regval1_ID[22]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~27 .extended_lut = "off";
defparam \ShiftLeft0~27 .lut_mask = 64'h0505F5F503F303F3;
defparam \ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N30
cyclonev_lcell_comb \ShiftLeft0~26 (
// Equation(s):
// \ShiftLeft0~26_combout  = ( regval1_ID[23] & ( regval2_ID[1] & ( (regval2_ID[0]) # (regval1_ID[24]) ) ) ) # ( !regval1_ID[23] & ( regval2_ID[1] & ( (regval1_ID[24] & !regval2_ID[0]) ) ) ) # ( regval1_ID[23] & ( !regval2_ID[1] & ( (!regval2_ID[0] & 
// ((regval1_ID[26]))) # (regval2_ID[0] & (regval1_ID[25])) ) ) ) # ( !regval1_ID[23] & ( !regval2_ID[1] & ( (!regval2_ID[0] & ((regval1_ID[26]))) # (regval2_ID[0] & (regval1_ID[25])) ) ) )

	.dataa(!regval1_ID[24]),
	.datab(!regval1_ID[25]),
	.datac(!regval1_ID[26]),
	.datad(!regval2_ID[0]),
	.datae(!regval1_ID[23]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~26 .extended_lut = "off";
defparam \ShiftLeft0~26 .lut_mask = 64'h0F330F33550055FF;
defparam \ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N48
cyclonev_lcell_comb \aluout_EX_r[30]~189 (
// Equation(s):
// \aluout_EX_r[30]~189_combout  = ( \ShiftLeft0~27_combout  & ( \ShiftLeft0~26_combout  & ( (!regval2_ID[3] & (((regval2_ID[2])) # (\aluout_EX_r[30]~188_combout ))) # (regval2_ID[3] & (((!regval2_ID[2]) # (\ShiftLeft0~28_combout )))) ) ) ) # ( 
// !\ShiftLeft0~27_combout  & ( \ShiftLeft0~26_combout  & ( (!regval2_ID[3] & (((regval2_ID[2])) # (\aluout_EX_r[30]~188_combout ))) # (regval2_ID[3] & (((regval2_ID[2] & \ShiftLeft0~28_combout )))) ) ) ) # ( \ShiftLeft0~27_combout  & ( 
// !\ShiftLeft0~26_combout  & ( (!regval2_ID[3] & (\aluout_EX_r[30]~188_combout  & (!regval2_ID[2]))) # (regval2_ID[3] & (((!regval2_ID[2]) # (\ShiftLeft0~28_combout )))) ) ) ) # ( !\ShiftLeft0~27_combout  & ( !\ShiftLeft0~26_combout  & ( (!regval2_ID[3] & 
// (\aluout_EX_r[30]~188_combout  & (!regval2_ID[2]))) # (regval2_ID[3] & (((regval2_ID[2] & \ShiftLeft0~28_combout )))) ) ) )

	.dataa(!\aluout_EX_r[30]~188_combout ),
	.datab(!regval2_ID[3]),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftLeft0~28_combout ),
	.datae(!\ShiftLeft0~27_combout ),
	.dataf(!\ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~189 .extended_lut = "off";
defparam \aluout_EX_r[30]~189 .lut_mask = 64'h404370734C4F7C7F;
defparam \aluout_EX_r[30]~189 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N12
cyclonev_lcell_comb \aluout_EX_r[30]~190 (
// Equation(s):
// \aluout_EX_r[30]~190_combout  = ( \ShiftLeft0~43_combout  & ( \aluout_EX_r[30]~189_combout  & ( (!op2_ID[0] & (regval1_ID[31])) # (op2_ID[0] & ((!\ShiftRight0~5_combout ))) ) ) ) # ( !\ShiftLeft0~43_combout  & ( \aluout_EX_r[30]~189_combout  & ( 
// (!op2_ID[0] & (regval1_ID[31])) # (op2_ID[0] & (((!\ShiftRight0~5_combout  & !regval2_ID[4])))) ) ) ) # ( \ShiftLeft0~43_combout  & ( !\aluout_EX_r[30]~189_combout  & ( (!op2_ID[0] & (regval1_ID[31])) # (op2_ID[0] & (((!\ShiftRight0~5_combout  & 
// regval2_ID[4])))) ) ) ) # ( !\ShiftLeft0~43_combout  & ( !\aluout_EX_r[30]~189_combout  & ( (!op2_ID[0] & regval1_ID[31]) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!regval1_ID[31]),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!regval2_ID[4]),
	.datae(!\ShiftLeft0~43_combout ),
	.dataf(!\aluout_EX_r[30]~189_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~190 .extended_lut = "off";
defparam \aluout_EX_r[30]~190 .lut_mask = 64'h2222227272227272;
defparam \aluout_EX_r[30]~190 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N3
cyclonev_lcell_comb \aluout_EX_r[30]~192 (
// Equation(s):
// \aluout_EX_r[30]~192_combout  = ( \aluout_EX_r[30]~190_combout  & ( ((\ShiftRight0~45_combout  & \aluout_EX_r[30]~187_combout )) # (\aluout_EX_r[30]~191_combout ) ) ) # ( !\aluout_EX_r[30]~190_combout  & ( (\ShiftRight0~45_combout  & 
// \aluout_EX_r[30]~187_combout ) ) )

	.dataa(gnd),
	.datab(!\ShiftRight0~45_combout ),
	.datac(!\aluout_EX_r[30]~187_combout ),
	.datad(!\aluout_EX_r[30]~191_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[30]~190_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~192 .extended_lut = "off";
defparam \aluout_EX_r[30]~192 .lut_mask = 64'h0303030303FF03FF;
defparam \aluout_EX_r[30]~192 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N51
cyclonev_lcell_comb \aluout_EX_r[30]~181 (
// Equation(s):
// \aluout_EX_r[30]~181_combout  = ( \aluout_EX_r[30]~180_combout  & ( (!\aluout_EX_r[3]~3_combout  & !\aluout_EX_r[3]~1_combout ) ) )

	.dataa(!\aluout_EX_r[3]~3_combout ),
	.datab(gnd),
	.datac(!\aluout_EX_r[3]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[30]~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~181 .extended_lut = "off";
defparam \aluout_EX_r[30]~181 .lut_mask = 64'h00000000A0A0A0A0;
defparam \aluout_EX_r[30]~181 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N51
cyclonev_lcell_comb \aluout_EX_r[30]~184 (
// Equation(s):
// \aluout_EX_r[30]~184_combout  = ( regval2_ID[30] & ( regval1_ID[30] & ( (op2_ID[2] & (!\op2_ID[3]~DUPLICATE_q  & \op2_ID[5]~DUPLICATE_q )) ) ) ) # ( !regval2_ID[30] & ( regval1_ID[30] & ( (op2_ID[2] & (\op2_ID[5]~DUPLICATE_q  & (!\op2_ID[3]~DUPLICATE_q  $ 
// (!op2_ID[0])))) ) ) ) # ( regval2_ID[30] & ( !regval1_ID[30] & ( (op2_ID[2] & (\op2_ID[5]~DUPLICATE_q  & (!\op2_ID[3]~DUPLICATE_q  $ (!op2_ID[0])))) ) ) ) # ( !regval2_ID[30] & ( !regval1_ID[30] & ( (op2_ID[2] & (\op2_ID[3]~DUPLICATE_q  & 
// \op2_ID[5]~DUPLICATE_q )) ) ) )

	.dataa(!op2_ID[2]),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!\op2_ID[5]~DUPLICATE_q ),
	.datad(!op2_ID[0]),
	.datae(!regval2_ID[30]),
	.dataf(!regval1_ID[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~184 .extended_lut = "off";
defparam \aluout_EX_r[30]~184 .lut_mask = 64'h0101010401040404;
defparam \aluout_EX_r[30]~184 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N57
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( regval1_ID[19] ) + ( regval2_ID[19] ) + ( \Add1~70  ))
// \Add1~66  = CARRY(( regval1_ID[19] ) + ( regval2_ID[19] ) + ( \Add1~70  ))

	.dataa(!regval1_ID[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[19]),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000FF0000005555;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N0
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( regval2_ID[20] ) + ( regval1_ID[20] ) + ( \Add1~66  ))
// \Add1~62  = CARRY(( regval2_ID[20] ) + ( regval1_ID[20] ) + ( \Add1~66  ))

	.dataa(gnd),
	.datab(!regval1_ID[20]),
	.datac(!regval2_ID[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N3
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( regval1_ID[21] ) + ( regval2_ID[21] ) + ( \Add1~62  ))
// \Add1~58  = CARRY(( regval1_ID[21] ) + ( regval2_ID[21] ) + ( \Add1~62  ))

	.dataa(!regval2_ID[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval1_ID[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N6
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( regval2_ID[22] ) + ( regval1_ID[22] ) + ( \Add1~58  ))
// \Add1~86  = CARRY(( regval2_ID[22] ) + ( regval1_ID[22] ) + ( \Add1~58  ))

	.dataa(gnd),
	.datab(!regval1_ID[22]),
	.datac(!regval2_ID[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N9
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( regval2_ID[23] ) + ( regval1_ID[23] ) + ( \Add1~86  ))
// \Add1~82  = CARRY(( regval2_ID[23] ) + ( regval1_ID[23] ) + ( \Add1~86  ))

	.dataa(!regval2_ID[23]),
	.datab(gnd),
	.datac(!regval1_ID[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N12
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( regval2_ID[24] ) + ( regval1_ID[24] ) + ( \Add1~82  ))
// \Add1~54  = CARRY(( regval2_ID[24] ) + ( regval1_ID[24] ) + ( \Add1~82  ))

	.dataa(gnd),
	.datab(!regval1_ID[24]),
	.datac(gnd),
	.datad(!regval2_ID[24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N15
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( regval2_ID[25] ) + ( regval1_ID[25] ) + ( \Add1~54  ))
// \Add1~50  = CARRY(( regval2_ID[25] ) + ( regval1_ID[25] ) + ( \Add1~54  ))

	.dataa(!regval2_ID[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_ID[25]),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000FF0000005555;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N18
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( regval2_ID[26] ) + ( regval1_ID[26] ) + ( \Add1~50  ))
// \Add1~46  = CARRY(( regval2_ID[26] ) + ( regval1_ID[26] ) + ( \Add1~50  ))

	.dataa(gnd),
	.datab(!regval1_ID[26]),
	.datac(!regval2_ID[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N21
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( regval2_ID[27] ) + ( regval1_ID[27] ) + ( \Add1~46  ))
// \Add1~42  = CARRY(( regval2_ID[27] ) + ( regval1_ID[27] ) + ( \Add1~46  ))

	.dataa(!regval1_ID[27]),
	.datab(gnd),
	.datac(!regval2_ID[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N24
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( regval2_ID[28] ) + ( regval1_ID[28] ) + ( \Add1~42  ))
// \Add1~102  = CARRY(( regval2_ID[28] ) + ( regval1_ID[28] ) + ( \Add1~42  ))

	.dataa(!regval2_ID[28]),
	.datab(gnd),
	.datac(!regval1_ID[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(\Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N27
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( regval2_ID[29] ) + ( regval1_ID[29] ) + ( \Add1~102  ))
// \Add1~98  = CARRY(( regval2_ID[29] ) + ( regval1_ID[29] ) + ( \Add1~102  ))

	.dataa(gnd),
	.datab(!regval2_ID[29]),
	.datac(!regval1_ID[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N30
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( regval2_ID[30] ) + ( regval1_ID[30] ) + ( \Add1~98  ))
// \Add1~94  = CARRY(( regval2_ID[30] ) + ( regval1_ID[30] ) + ( \Add1~98  ))

	.dataa(gnd),
	.datab(!regval1_ID[30]),
	.datac(!regval2_ID[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N42
cyclonev_lcell_comb \aluout_EX_r[30]~256 (
// Equation(s):
// \aluout_EX_r[30]~256_combout  = ( \Add1~93_sumout  & ( (!\aluout_EX_r[30]~192_combout  & ((!\aluout_EX_r[30]~181_combout ) # ((!\aluout_EX_r[30]~182_combout  & !\aluout_EX_r[30]~184_combout )))) ) ) # ( !\Add1~93_sumout  & ( (!\aluout_EX_r[30]~192_combout 
//  & ((!\aluout_EX_r[30]~181_combout ) # (!\aluout_EX_r[30]~184_combout ))) ) )

	.dataa(!\aluout_EX_r[30]~182_combout ),
	.datab(!\aluout_EX_r[30]~192_combout ),
	.datac(!\aluout_EX_r[30]~181_combout ),
	.datad(!\aluout_EX_r[30]~184_combout ),
	.datae(gnd),
	.dataf(!\Add1~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~256 .extended_lut = "off";
defparam \aluout_EX_r[30]~256 .lut_mask = 64'hCCC0CCC0C8C0C8C0;
defparam \aluout_EX_r[30]~256 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N24
cyclonev_lcell_comb \aluout_EX_r[30]~183 (
// Equation(s):
// \aluout_EX_r[30]~183_combout  = ( !op2_ID[2] & ( (\aluout_EX_r[30]~20_combout  & \op2_ID[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\aluout_EX_r[30]~20_combout ),
	.datac(!\op2_ID[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!op2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~183 .extended_lut = "off";
defparam \aluout_EX_r[30]~183 .lut_mask = 64'h0303030300000000;
defparam \aluout_EX_r[30]~183 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N18
cyclonev_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_sumout  = SUM(( immval_ID[31] ) + ( regval1_ID[26] ) + ( \Add3~50  ))
// \Add3~46  = CARRY(( immval_ID[31] ) + ( regval1_ID[26] ) + ( \Add3~50  ))

	.dataa(!immval_ID[31]),
	.datab(gnd),
	.datac(!regval1_ID[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~45_sumout ),
	.cout(\Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \Add3~45 .extended_lut = "off";
defparam \Add3~45 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N21
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( immval_ID[31] ) + ( regval1_ID[27] ) + ( \Add3~46  ))
// \Add3~42  = CARRY(( immval_ID[31] ) + ( regval1_ID[27] ) + ( \Add3~46  ))

	.dataa(!immval_ID[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_ID[27]),
	.datag(gnd),
	.cin(\Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h0000FF0000005555;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N24
cyclonev_lcell_comb \Add3~101 (
// Equation(s):
// \Add3~101_sumout  = SUM(( immval_ID[31] ) + ( regval1_ID[28] ) + ( \Add3~42  ))
// \Add3~102  = CARRY(( immval_ID[31] ) + ( regval1_ID[28] ) + ( \Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[28]),
	.datad(!immval_ID[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~101_sumout ),
	.cout(\Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \Add3~101 .extended_lut = "off";
defparam \Add3~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N27
cyclonev_lcell_comb \Add3~97 (
// Equation(s):
// \Add3~97_sumout  = SUM(( immval_ID[31] ) + ( regval1_ID[29] ) + ( \Add3~102  ))
// \Add3~98  = CARRY(( immval_ID[31] ) + ( regval1_ID[29] ) + ( \Add3~102  ))

	.dataa(!regval1_ID[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(!immval_ID[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~97_sumout ),
	.cout(\Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \Add3~97 .extended_lut = "off";
defparam \Add3~97 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N30
cyclonev_lcell_comb \Add3~93 (
// Equation(s):
// \Add3~93_sumout  = SUM(( immval_ID[31] ) + ( regval1_ID[30] ) + ( \Add3~98  ))
// \Add3~94  = CARRY(( immval_ID[31] ) + ( regval1_ID[30] ) + ( \Add3~98  ))

	.dataa(!immval_ID[31]),
	.datab(gnd),
	.datac(!regval1_ID[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~93_sumout ),
	.cout(\Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \Add3~93 .extended_lut = "off";
defparam \Add3~93 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N48
cyclonev_lcell_comb \aluout_EX_r[3]~15 (
// Equation(s):
// \aluout_EX_r[3]~15_combout  = ( !op1_ID[5] & ( op1_ID[4] & ( (!op1_ID[0] & (op1_ID[1] & !op1_ID[2])) ) ) ) # ( op1_ID[5] & ( !op1_ID[4] & ( (!op1_ID[3] & (!op1_ID[0] & ((!op1_ID[1]) # (op1_ID[2])))) ) ) )

	.dataa(!op1_ID[3]),
	.datab(!op1_ID[0]),
	.datac(!op1_ID[1]),
	.datad(!op1_ID[2]),
	.datae(!op1_ID[5]),
	.dataf(!op1_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~15 .extended_lut = "off";
defparam \aluout_EX_r[3]~15 .lut_mask = 64'h000080880C000000;
defparam \aluout_EX_r[3]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N51
cyclonev_lcell_comb \aluout_EX_r[30]~185 (
// Equation(s):
// \aluout_EX_r[30]~185_combout  = ( \Equal16~0_combout  & ( (!immval_ID[31] & (regval1_ID[30] & !\aluout_EX_r[3]~15_combout )) # (immval_ID[31] & ((!\aluout_EX_r[3]~15_combout ) # (regval1_ID[30]))) ) ) # ( !\Equal16~0_combout  & ( 
// (\aluout_EX_r[3]~15_combout  & (!immval_ID[31] $ (!regval1_ID[30]))) ) )

	.dataa(gnd),
	.datab(!immval_ID[31]),
	.datac(!regval1_ID[30]),
	.datad(!\aluout_EX_r[3]~15_combout ),
	.datae(gnd),
	.dataf(!\Equal16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~185 .extended_lut = "off";
defparam \aluout_EX_r[30]~185 .lut_mask = 64'h003C003C3F033F03;
defparam \aluout_EX_r[30]~185 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N57
cyclonev_lcell_comb \aluout_EX_r[30]~186 (
// Equation(s):
// \aluout_EX_r[30]~186_combout  = ( \aluout_EX_r[30]~185_combout  & ( (!\Equal10~0_combout  & ((!\always4~0_combout ) # (\Add3~93_sumout ))) ) ) # ( !\aluout_EX_r[30]~185_combout  & ( (!\Equal10~0_combout  & (\always4~0_combout  & \Add3~93_sumout )) ) )

	.dataa(!\Equal10~0_combout ),
	.datab(gnd),
	.datac(!\always4~0_combout ),
	.datad(!\Add3~93_sumout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[30]~185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~186 .extended_lut = "off";
defparam \aluout_EX_r[30]~186 .lut_mask = 64'h000A000AA0AAA0AA;
defparam \aluout_EX_r[30]~186 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N6
cyclonev_lcell_comb \aluout_EX_r[30]~255 (
// Equation(s):
// \aluout_EX_r[30]~255_combout  = ( regval1_ID[30] & ( (\aluout_EX_r[30]~180_combout  & ((!regval2_ID[30] & (\aluout_EX_r[3]~3_combout  & !\aluout_EX_r[3]~1_combout )) # (regval2_ID[30] & (!\aluout_EX_r[3]~3_combout  & \aluout_EX_r[3]~1_combout )))) ) ) # ( 
// !regval1_ID[30] & ( (\aluout_EX_r[30]~180_combout  & ((!regval2_ID[30] & (!\aluout_EX_r[3]~3_combout  & \aluout_EX_r[3]~1_combout )) # (regval2_ID[30] & (\aluout_EX_r[3]~3_combout  & !\aluout_EX_r[3]~1_combout )))) ) )

	.dataa(!regval2_ID[30]),
	.datab(!\aluout_EX_r[3]~3_combout ),
	.datac(!\aluout_EX_r[3]~1_combout ),
	.datad(!\aluout_EX_r[30]~180_combout ),
	.datae(gnd),
	.dataf(!regval1_ID[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~255 .extended_lut = "off";
defparam \aluout_EX_r[30]~255 .lut_mask = 64'h0018001800240024;
defparam \aluout_EX_r[30]~255 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N30
cyclonev_lcell_comb \aluout_EX_r[30]~193 (
// Equation(s):
// \aluout_EX_r[30]~193_combout  = ( \aluout_EX_r[30]~186_combout  & ( \aluout_EX_r[30]~255_combout  ) ) # ( !\aluout_EX_r[30]~186_combout  & ( \aluout_EX_r[30]~255_combout  ) ) # ( \aluout_EX_r[30]~186_combout  & ( !\aluout_EX_r[30]~255_combout  ) ) # ( 
// !\aluout_EX_r[30]~186_combout  & ( !\aluout_EX_r[30]~255_combout  & ( (!\aluout_EX_r[30]~256_combout ) # ((\Add2~93_sumout  & (\aluout_EX_r[30]~181_combout  & \aluout_EX_r[30]~183_combout ))) ) ) )

	.dataa(!\Add2~93_sumout ),
	.datab(!\aluout_EX_r[30]~256_combout ),
	.datac(!\aluout_EX_r[30]~181_combout ),
	.datad(!\aluout_EX_r[30]~183_combout ),
	.datae(!\aluout_EX_r[30]~186_combout ),
	.dataf(!\aluout_EX_r[30]~255_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~193 .extended_lut = "off";
defparam \aluout_EX_r[30]~193 .lut_mask = 64'hCCCDFFFFFFFFFFFF;
defparam \aluout_EX_r[30]~193 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N31
dffeas \aluout_EX[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[30]~193_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[30]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[30] .is_wysiwyg = "true";
defparam \aluout_EX[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N41
dffeas \dmem_rtl_0_bypass[59] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[59]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N44
dffeas \dmem~31 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~31 .is_wysiwyg = "true";
defparam \dmem~31 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N36
cyclonev_lcell_comb \regval_MEM~24 (
// Equation(s):
// \regval_MEM~24_combout  = ( dmem_rtl_0_bypass[59] & ( \dmem~31_q  & ( (!\regval_MEM[10]~5_combout  & (((aluout_EX[30])) # (\regval_MEM[10]~4_combout ))) # (\regval_MEM[10]~5_combout  & ((!\regval_MEM[10]~4_combout ) # 
// ((\dmem_rtl_0|auto_generated|mux3|l1_w30_n0_mux_dataout~0_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[59] & ( \dmem~31_q  & ( (!\regval_MEM[10]~5_combout  & (!\regval_MEM[10]~4_combout  & ((aluout_EX[30])))) # (\regval_MEM[10]~5_combout  & 
// ((!\regval_MEM[10]~4_combout ) # ((\dmem_rtl_0|auto_generated|mux3|l1_w30_n0_mux_dataout~0_combout )))) ) ) ) # ( dmem_rtl_0_bypass[59] & ( !\dmem~31_q  & ( (!\regval_MEM[10]~5_combout  & (((aluout_EX[30])) # (\regval_MEM[10]~4_combout ))) # 
// (\regval_MEM[10]~5_combout  & (\regval_MEM[10]~4_combout  & (\dmem_rtl_0|auto_generated|mux3|l1_w30_n0_mux_dataout~0_combout ))) ) ) ) # ( !dmem_rtl_0_bypass[59] & ( !\dmem~31_q  & ( (!\regval_MEM[10]~5_combout  & (!\regval_MEM[10]~4_combout  & 
// ((aluout_EX[30])))) # (\regval_MEM[10]~5_combout  & (\regval_MEM[10]~4_combout  & (\dmem_rtl_0|auto_generated|mux3|l1_w30_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\regval_MEM[10]~5_combout ),
	.datab(!\regval_MEM[10]~4_combout ),
	.datac(!\dmem_rtl_0|auto_generated|mux3|l1_w30_n0_mux_dataout~0_combout ),
	.datad(!aluout_EX[30]),
	.datae(!dmem_rtl_0_bypass[59]),
	.dataf(!\dmem~31_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~24 .extended_lut = "off";
defparam \regval_MEM~24 .lut_mask = 64'h018923AB45CD67EF;
defparam \regval_MEM~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N37
dffeas \regval_MEM[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[30] .is_wysiwyg = "true";
defparam \regval_MEM[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N14
dffeas \regs[12][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][30] .is_wysiwyg = "true";
defparam \regs[12][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N36
cyclonev_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = ( \regs[15][30]~q  & ( \regs[13][30]~q  & ( ((!\imem~16_combout  & (\regs[12][30]~q )) # (\imem~16_combout  & ((\regs[14][30]~q )))) # (\imem~15_combout ) ) ) ) # ( !\regs[15][30]~q  & ( \regs[13][30]~q  & ( (!\imem~15_combout  & 
// ((!\imem~16_combout  & (\regs[12][30]~q )) # (\imem~16_combout  & ((\regs[14][30]~q ))))) # (\imem~15_combout  & (((!\imem~16_combout )))) ) ) ) # ( \regs[15][30]~q  & ( !\regs[13][30]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & (\regs[12][30]~q 
// )) # (\imem~16_combout  & ((\regs[14][30]~q ))))) # (\imem~15_combout  & (((\imem~16_combout )))) ) ) ) # ( !\regs[15][30]~q  & ( !\regs[13][30]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & (\regs[12][30]~q )) # (\imem~16_combout  & 
// ((\regs[14][30]~q ))))) ) ) )

	.dataa(!\regs[12][30]~q ),
	.datab(!\imem~15_combout ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[14][30]~q ),
	.datae(!\regs[15][30]~q ),
	.dataf(!\regs[13][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~3 .extended_lut = "off";
defparam \Mux1~3 .lut_mask = 64'h404C434F707C737F;
defparam \Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N48
cyclonev_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = ( \regs[11][30]~q  & ( \imem~16_combout  & ( (\imem~15_combout ) # (\regs[10][30]~q ) ) ) ) # ( !\regs[11][30]~q  & ( \imem~16_combout  & ( (\regs[10][30]~q  & !\imem~15_combout ) ) ) ) # ( \regs[11][30]~q  & ( !\imem~16_combout  & ( 
// (!\imem~15_combout  & ((\regs[8][30]~q ))) # (\imem~15_combout  & (\regs[9][30]~q )) ) ) ) # ( !\regs[11][30]~q  & ( !\imem~16_combout  & ( (!\imem~15_combout  & ((\regs[8][30]~q ))) # (\imem~15_combout  & (\regs[9][30]~q )) ) ) )

	.dataa(!\regs[9][30]~q ),
	.datab(!\regs[10][30]~q ),
	.datac(!\regs[8][30]~q ),
	.datad(!\imem~15_combout ),
	.datae(!\regs[11][30]~q ),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~2 .extended_lut = "off";
defparam \Mux1~2 .lut_mask = 64'h0F550F55330033FF;
defparam \Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N15
cyclonev_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = ( \regs[5][30]~q  & ( \regs[7][30]~q  & ( ((!\imem~16_combout  & (\regs[4][30]~q )) # (\imem~16_combout  & ((\regs[6][30]~q )))) # (\imem~15_combout ) ) ) ) # ( !\regs[5][30]~q  & ( \regs[7][30]~q  & ( (!\imem~15_combout  & 
// ((!\imem~16_combout  & (\regs[4][30]~q )) # (\imem~16_combout  & ((\regs[6][30]~q ))))) # (\imem~15_combout  & (((\imem~16_combout )))) ) ) ) # ( \regs[5][30]~q  & ( !\regs[7][30]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & (\regs[4][30]~q )) # 
// (\imem~16_combout  & ((\regs[6][30]~q ))))) # (\imem~15_combout  & (((!\imem~16_combout )))) ) ) ) # ( !\regs[5][30]~q  & ( !\regs[7][30]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & (\regs[4][30]~q )) # (\imem~16_combout  & ((\regs[6][30]~q ))))) 
// ) ) )

	.dataa(!\regs[4][30]~q ),
	.datab(!\imem~15_combout ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[6][30]~q ),
	.datae(!\regs[5][30]~q ),
	.dataf(!\regs[7][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~1 .extended_lut = "off";
defparam \Mux1~1 .lut_mask = 64'h404C707C434F737F;
defparam \Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N6
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \regs[1][30]~q  & ( \regs[3][30]~q  & ( ((!\imem~16_combout  & (\regs[0][30]~q )) # (\imem~16_combout  & ((\regs[2][30]~q )))) # (\imem~15_combout ) ) ) ) # ( !\regs[1][30]~q  & ( \regs[3][30]~q  & ( (!\imem~15_combout  & 
// ((!\imem~16_combout  & (\regs[0][30]~q )) # (\imem~16_combout  & ((\regs[2][30]~q ))))) # (\imem~15_combout  & (((\imem~16_combout )))) ) ) ) # ( \regs[1][30]~q  & ( !\regs[3][30]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & (\regs[0][30]~q )) # 
// (\imem~16_combout  & ((\regs[2][30]~q ))))) # (\imem~15_combout  & (((!\imem~16_combout )))) ) ) ) # ( !\regs[1][30]~q  & ( !\regs[3][30]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & (\regs[0][30]~q )) # (\imem~16_combout  & ((\regs[2][30]~q ))))) 
// ) ) )

	.dataa(!\regs[0][30]~q ),
	.datab(!\imem~15_combout ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[2][30]~q ),
	.datae(!\regs[1][30]~q ),
	.dataf(!\regs[3][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h404C707C434F737F;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N36
cyclonev_lcell_comb \Mux1~4 (
// Equation(s):
// \Mux1~4_combout  = ( \imem~13_combout  & ( \Mux1~0_combout  & ( (!\imem~14_combout  & ((\Mux1~1_combout ))) # (\imem~14_combout  & (\Mux1~3_combout )) ) ) ) # ( !\imem~13_combout  & ( \Mux1~0_combout  & ( (!\imem~14_combout ) # (\Mux1~2_combout ) ) ) ) # 
// ( \imem~13_combout  & ( !\Mux1~0_combout  & ( (!\imem~14_combout  & ((\Mux1~1_combout ))) # (\imem~14_combout  & (\Mux1~3_combout )) ) ) ) # ( !\imem~13_combout  & ( !\Mux1~0_combout  & ( (\Mux1~2_combout  & \imem~14_combout ) ) ) )

	.dataa(!\Mux1~3_combout ),
	.datab(!\Mux1~2_combout ),
	.datac(!\Mux1~1_combout ),
	.datad(!\imem~14_combout ),
	.datae(!\imem~13_combout ),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~4 .extended_lut = "off";
defparam \Mux1~4 .lut_mask = 64'h00330F55FF330F55;
defparam \Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N37
dffeas \regval1_ID[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux1~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[30] .is_wysiwyg = "true";
defparam \regval1_ID[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N33
cyclonev_lcell_comb \Add3~89 (
// Equation(s):
// \Add3~89_sumout  = SUM(( immval_ID[31] ) + ( regval1_ID[31] ) + ( \Add3~94  ))

	.dataa(!immval_ID[31]),
	.datab(gnd),
	.datac(!regval1_ID[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~89_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~89 .extended_lut = "off";
defparam \Add3~89 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N30
cyclonev_lcell_comb \aluout_EX_r[31]~251 (
// Equation(s):
// \aluout_EX_r[31]~251_combout  = ( !\Equal10~0_combout  & ( (!\always4~0_combout  & (\aluout_EX_r[31]~178_combout )) # (\always4~0_combout  & ((\Add3~89_sumout ))) ) )

	.dataa(gnd),
	.datab(!\always4~0_combout ),
	.datac(!\aluout_EX_r[31]~178_combout ),
	.datad(!\Add3~89_sumout ),
	.datae(gnd),
	.dataf(!\Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~251 .extended_lut = "off";
defparam \aluout_EX_r[31]~251 .lut_mask = 64'h0C3F0C3F00000000;
defparam \aluout_EX_r[31]~251 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N6
cyclonev_lcell_comb \ShiftLeft0~3 (
// Equation(s):
// \ShiftLeft0~3_combout  = ( regval2_ID[1] & ( \regval1_ID[9]~DUPLICATE_q  & ( (!regval2_ID[0]) # (regval1_ID[8]) ) ) ) # ( !regval2_ID[1] & ( \regval1_ID[9]~DUPLICATE_q  & ( (!regval2_ID[0] & ((regval1_ID[11]))) # (regval2_ID[0] & (regval1_ID[10])) ) ) ) # 
// ( regval2_ID[1] & ( !\regval1_ID[9]~DUPLICATE_q  & ( (regval2_ID[0] & regval1_ID[8]) ) ) ) # ( !regval2_ID[1] & ( !\regval1_ID[9]~DUPLICATE_q  & ( (!regval2_ID[0] & ((regval1_ID[11]))) # (regval2_ID[0] & (regval1_ID[10])) ) ) )

	.dataa(!regval2_ID[0]),
	.datab(!regval1_ID[10]),
	.datac(!regval1_ID[11]),
	.datad(!regval1_ID[8]),
	.datae(!regval2_ID[1]),
	.dataf(!\regval1_ID[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~3 .extended_lut = "off";
defparam \ShiftLeft0~3 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N24
cyclonev_lcell_comb \ShiftLeft0~25 (
// Equation(s):
// \ShiftLeft0~25_combout  = ( regval1_ID[14] & ( regval1_ID[15] & ( (!regval2_ID[1]) # ((!regval2_ID[0] & (regval1_ID[13])) # (regval2_ID[0] & ((\regval1_ID[12]~DUPLICATE_q )))) ) ) ) # ( !regval1_ID[14] & ( regval1_ID[15] & ( (!regval2_ID[0] & 
// (((!regval2_ID[1])) # (regval1_ID[13]))) # (regval2_ID[0] & (((regval2_ID[1] & \regval1_ID[12]~DUPLICATE_q )))) ) ) ) # ( regval1_ID[14] & ( !regval1_ID[15] & ( (!regval2_ID[0] & (regval1_ID[13] & (regval2_ID[1]))) # (regval2_ID[0] & (((!regval2_ID[1]) # 
// (\regval1_ID[12]~DUPLICATE_q )))) ) ) ) # ( !regval1_ID[14] & ( !regval1_ID[15] & ( (regval2_ID[1] & ((!regval2_ID[0] & (regval1_ID[13])) # (regval2_ID[0] & ((\regval1_ID[12]~DUPLICATE_q ))))) ) ) )

	.dataa(!regval1_ID[13]),
	.datab(!regval2_ID[0]),
	.datac(!regval2_ID[1]),
	.datad(!\regval1_ID[12]~DUPLICATE_q ),
	.datae(!regval1_ID[14]),
	.dataf(!regval1_ID[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~25 .extended_lut = "off";
defparam \ShiftLeft0~25 .lut_mask = 64'h04073437C4C7F4F7;
defparam \ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N6
cyclonev_lcell_comb \ShiftLeft0~40 (
// Equation(s):
// \ShiftLeft0~40_combout  = ( \ShiftLeft0~25_combout  & ( \ShiftLeft0~1_combout  & ( (!regval2_ID[2]) # ((!regval2_ID[3] & ((\ShiftLeft0~3_combout ))) # (regval2_ID[3] & (\ShiftLeft0~0_combout ))) ) ) ) # ( !\ShiftLeft0~25_combout  & ( \ShiftLeft0~1_combout 
//  & ( (!regval2_ID[2] & (((regval2_ID[3])))) # (regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftLeft0~3_combout ))) # (regval2_ID[3] & (\ShiftLeft0~0_combout )))) ) ) ) # ( \ShiftLeft0~25_combout  & ( !\ShiftLeft0~1_combout  & ( (!regval2_ID[2] & 
// (((!regval2_ID[3])))) # (regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftLeft0~3_combout ))) # (regval2_ID[3] & (\ShiftLeft0~0_combout )))) ) ) ) # ( !\ShiftLeft0~25_combout  & ( !\ShiftLeft0~1_combout  & ( (regval2_ID[2] & ((!regval2_ID[3] & 
// ((\ShiftLeft0~3_combout ))) # (regval2_ID[3] & (\ShiftLeft0~0_combout )))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\ShiftLeft0~0_combout ),
	.datac(!\ShiftLeft0~3_combout ),
	.datad(!regval2_ID[3]),
	.datae(!\ShiftLeft0~25_combout ),
	.dataf(!\ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~40 .extended_lut = "off";
defparam \ShiftLeft0~40 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \ShiftLeft0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N12
cyclonev_lcell_comb \ShiftLeft0~41 (
// Equation(s):
// \ShiftLeft0~41_combout  = ( regval1_ID[30] & ( regval2_ID[1] & ( (!regval2_ID[0] & ((regval1_ID[29]))) # (regval2_ID[0] & (regval1_ID[28])) ) ) ) # ( !regval1_ID[30] & ( regval2_ID[1] & ( (!regval2_ID[0] & ((regval1_ID[29]))) # (regval2_ID[0] & 
// (regval1_ID[28])) ) ) ) # ( regval1_ID[30] & ( !regval2_ID[1] & ( (regval2_ID[0]) # (regval1_ID[31]) ) ) ) # ( !regval1_ID[30] & ( !regval2_ID[1] & ( (regval1_ID[31] & !regval2_ID[0]) ) ) )

	.dataa(!regval1_ID[28]),
	.datab(!regval1_ID[29]),
	.datac(!regval1_ID[31]),
	.datad(!regval2_ID[0]),
	.datae(!regval1_ID[30]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~41 .extended_lut = "off";
defparam \ShiftLeft0~41 .lut_mask = 64'h0F000FFF33553355;
defparam \ShiftLeft0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N30
cyclonev_lcell_comb \ShiftLeft0~24 (
// Equation(s):
// \ShiftLeft0~24_combout  = ( regval1_ID[19] & ( regval1_ID[18] & ( (!regval2_ID[1]) # ((!regval2_ID[0] & (regval1_ID[17])) # (regval2_ID[0] & ((regval1_ID[16])))) ) ) ) # ( !regval1_ID[19] & ( regval1_ID[18] & ( (!regval2_ID[0] & (regval1_ID[17] & 
// ((regval2_ID[1])))) # (regval2_ID[0] & (((!regval2_ID[1]) # (regval1_ID[16])))) ) ) ) # ( regval1_ID[19] & ( !regval1_ID[18] & ( (!regval2_ID[0] & (((!regval2_ID[1])) # (regval1_ID[17]))) # (regval2_ID[0] & (((regval1_ID[16] & regval2_ID[1])))) ) ) ) # ( 
// !regval1_ID[19] & ( !regval1_ID[18] & ( (regval2_ID[1] & ((!regval2_ID[0] & (regval1_ID[17])) # (regval2_ID[0] & ((regval1_ID[16]))))) ) ) )

	.dataa(!regval1_ID[17]),
	.datab(!regval1_ID[16]),
	.datac(!regval2_ID[0]),
	.datad(!regval2_ID[1]),
	.datae(!regval1_ID[19]),
	.dataf(!regval1_ID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~24 .extended_lut = "off";
defparam \ShiftLeft0~24 .lut_mask = 64'h0053F0530F53FF53;
defparam \ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N36
cyclonev_lcell_comb \ShiftLeft0~22 (
// Equation(s):
// \ShiftLeft0~22_combout  = ( regval2_ID[1] & ( regval1_ID[27] & ( (!regval2_ID[0] & ((regval1_ID[25]))) # (regval2_ID[0] & (regval1_ID[24])) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[27] & ( (!regval2_ID[0]) # (regval1_ID[26]) ) ) ) # ( regval2_ID[1] & ( 
// !regval1_ID[27] & ( (!regval2_ID[0] & ((regval1_ID[25]))) # (regval2_ID[0] & (regval1_ID[24])) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[27] & ( (regval1_ID[26] & regval2_ID[0]) ) ) )

	.dataa(!regval1_ID[24]),
	.datab(!regval1_ID[25]),
	.datac(!regval1_ID[26]),
	.datad(!regval2_ID[0]),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~22 .extended_lut = "off";
defparam \ShiftLeft0~22 .lut_mask = 64'h000F3355FF0F3355;
defparam \ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N30
cyclonev_lcell_comb \ShiftLeft0~23 (
// Equation(s):
// \ShiftLeft0~23_combout  = ( regval2_ID[0] & ( regval2_ID[1] & ( regval1_ID[20] ) ) ) # ( !regval2_ID[0] & ( regval2_ID[1] & ( regval1_ID[21] ) ) ) # ( regval2_ID[0] & ( !regval2_ID[1] & ( regval1_ID[22] ) ) ) # ( !regval2_ID[0] & ( !regval2_ID[1] & ( 
// regval1_ID[23] ) ) )

	.dataa(!regval1_ID[23]),
	.datab(!regval1_ID[20]),
	.datac(!regval1_ID[21]),
	.datad(!regval1_ID[22]),
	.datae(!regval2_ID[0]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~23 .extended_lut = "off";
defparam \ShiftLeft0~23 .lut_mask = 64'h555500FF0F0F3333;
defparam \ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N12
cyclonev_lcell_comb \ShiftLeft0~42 (
// Equation(s):
// \ShiftLeft0~42_combout  = ( \ShiftLeft0~22_combout  & ( \ShiftLeft0~23_combout  & ( (!regval2_ID[2] & (((\ShiftLeft0~41_combout )) # (regval2_ID[3]))) # (regval2_ID[2] & ((!regval2_ID[3]) # ((\ShiftLeft0~24_combout )))) ) ) ) # ( !\ShiftLeft0~22_combout  
// & ( \ShiftLeft0~23_combout  & ( (!regval2_ID[2] & (((\ShiftLeft0~41_combout )) # (regval2_ID[3]))) # (regval2_ID[2] & (regval2_ID[3] & ((\ShiftLeft0~24_combout )))) ) ) ) # ( \ShiftLeft0~22_combout  & ( !\ShiftLeft0~23_combout  & ( (!regval2_ID[2] & 
// (!regval2_ID[3] & (\ShiftLeft0~41_combout ))) # (regval2_ID[2] & ((!regval2_ID[3]) # ((\ShiftLeft0~24_combout )))) ) ) ) # ( !\ShiftLeft0~22_combout  & ( !\ShiftLeft0~23_combout  & ( (!regval2_ID[2] & (!regval2_ID[3] & (\ShiftLeft0~41_combout ))) # 
// (regval2_ID[2] & (regval2_ID[3] & ((\ShiftLeft0~24_combout )))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~41_combout ),
	.datad(!\ShiftLeft0~24_combout ),
	.datae(!\ShiftLeft0~22_combout ),
	.dataf(!\ShiftLeft0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~42 .extended_lut = "off";
defparam \ShiftLeft0~42 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \ShiftLeft0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N6
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( regval2_ID[4] & ( (!\ShiftRight0~5_combout  & (op2_ID[0] & \ShiftLeft0~40_combout )) ) ) # ( !regval2_ID[4] & ( (!\ShiftRight0~5_combout  & (op2_ID[0] & \ShiftLeft0~42_combout )) ) )

	.dataa(!\ShiftRight0~5_combout ),
	.datab(!op2_ID[0]),
	.datac(!\ShiftLeft0~40_combout ),
	.datad(!\ShiftLeft0~42_combout ),
	.datae(gnd),
	.dataf(!regval2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h0022002202020202;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N8
dffeas \regs[4][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][31] .is_wysiwyg = "true";
defparam \regs[4][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N29
dffeas \regs[8][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][31] .is_wysiwyg = "true";
defparam \regs[8][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N2
dffeas \regs[0][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][31] .is_wysiwyg = "true";
defparam \regs[0][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N4
dffeas \regs[12][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][31] .is_wysiwyg = "true";
defparam \regs[12][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N0
cyclonev_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = ( \regs[0][31]~q  & ( \regs[12][31]~q  & ( (!\imem~4_combout  & (((!\imem~3_combout )) # (\regs[4][31]~q ))) # (\imem~4_combout  & (((\regs[8][31]~q ) # (\imem~3_combout )))) ) ) ) # ( !\regs[0][31]~q  & ( \regs[12][31]~q  & ( 
// (!\imem~4_combout  & (\regs[4][31]~q  & (\imem~3_combout ))) # (\imem~4_combout  & (((\regs[8][31]~q ) # (\imem~3_combout )))) ) ) ) # ( \regs[0][31]~q  & ( !\regs[12][31]~q  & ( (!\imem~4_combout  & (((!\imem~3_combout )) # (\regs[4][31]~q ))) # 
// (\imem~4_combout  & (((!\imem~3_combout  & \regs[8][31]~q )))) ) ) ) # ( !\regs[0][31]~q  & ( !\regs[12][31]~q  & ( (!\imem~4_combout  & (\regs[4][31]~q  & (\imem~3_combout ))) # (\imem~4_combout  & (((!\imem~3_combout  & \regs[8][31]~q )))) ) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\regs[4][31]~q ),
	.datac(!\imem~3_combout ),
	.datad(!\regs[8][31]~q ),
	.datae(!\regs[0][31]~q ),
	.dataf(!\regs[12][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~0 .extended_lut = "off";
defparam \Mux32~0 .lut_mask = 64'h0252A2F20757A7F7;
defparam \Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y5_N8
dffeas \regs[14][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][31] .is_wysiwyg = "true";
defparam \regs[14][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N40
dffeas \regs[6][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][31] .is_wysiwyg = "true";
defparam \regs[6][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N1
dffeas \regs[2][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][31] .is_wysiwyg = "true";
defparam \regs[2][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N32
dffeas \regs[10][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][31] .is_wysiwyg = "true";
defparam \regs[10][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N30
cyclonev_lcell_comb \Mux32~2 (
// Equation(s):
// \Mux32~2_combout  = ( \regs[10][31]~q  & ( \imem~4_combout  & ( (!\imem~3_combout ) # (\regs[14][31]~q ) ) ) ) # ( !\regs[10][31]~q  & ( \imem~4_combout  & ( (\imem~3_combout  & \regs[14][31]~q ) ) ) ) # ( \regs[10][31]~q  & ( !\imem~4_combout  & ( 
// (!\imem~3_combout  & ((\regs[2][31]~q ))) # (\imem~3_combout  & (\regs[6][31]~q )) ) ) ) # ( !\regs[10][31]~q  & ( !\imem~4_combout  & ( (!\imem~3_combout  & ((\regs[2][31]~q ))) # (\imem~3_combout  & (\regs[6][31]~q )) ) ) )

	.dataa(!\imem~3_combout ),
	.datab(!\regs[14][31]~q ),
	.datac(!\regs[6][31]~q ),
	.datad(!\regs[2][31]~q ),
	.datae(!\regs[10][31]~q ),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~2 .extended_lut = "off";
defparam \Mux32~2 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \Mux32~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N32
dffeas \regs[15][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][31] .is_wysiwyg = "true";
defparam \regs[15][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N25
dffeas \regs[11][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][31] .is_wysiwyg = "true";
defparam \regs[11][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N3
cyclonev_lcell_comb \regs[3][31]~feeder (
// Equation(s):
// \regs[3][31]~feeder_combout  = ( regval_MEM[31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][31]~feeder .extended_lut = "off";
defparam \regs[3][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N5
dffeas \regs[3][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][31] .is_wysiwyg = "true";
defparam \regs[3][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N24
cyclonev_lcell_comb \Mux32~3 (
// Equation(s):
// \Mux32~3_combout  = ( \regs[11][31]~q  & ( \regs[3][31]~q  & ( (!\imem~3_combout ) # ((!\imem~4_combout  & (\regs[7][31]~q )) # (\imem~4_combout  & ((\regs[15][31]~q )))) ) ) ) # ( !\regs[11][31]~q  & ( \regs[3][31]~q  & ( (!\imem~3_combout  & 
// (((!\imem~4_combout )))) # (\imem~3_combout  & ((!\imem~4_combout  & (\regs[7][31]~q )) # (\imem~4_combout  & ((\regs[15][31]~q ))))) ) ) ) # ( \regs[11][31]~q  & ( !\regs[3][31]~q  & ( (!\imem~3_combout  & (((\imem~4_combout )))) # (\imem~3_combout  & 
// ((!\imem~4_combout  & (\regs[7][31]~q )) # (\imem~4_combout  & ((\regs[15][31]~q ))))) ) ) ) # ( !\regs[11][31]~q  & ( !\regs[3][31]~q  & ( (\imem~3_combout  & ((!\imem~4_combout  & (\regs[7][31]~q )) # (\imem~4_combout  & ((\regs[15][31]~q ))))) ) ) )

	.dataa(!\imem~3_combout ),
	.datab(!\regs[7][31]~q ),
	.datac(!\imem~4_combout ),
	.datad(!\regs[15][31]~q ),
	.datae(!\regs[11][31]~q ),
	.dataf(!\regs[3][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~3 .extended_lut = "off";
defparam \Mux32~3 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \Mux32~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N9
cyclonev_lcell_comb \regs[13][31]~feeder (
// Equation(s):
// \regs[13][31]~feeder_combout  = ( regval_MEM[31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][31]~feeder .extended_lut = "off";
defparam \regs[13][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N10
dffeas \regs[13][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][31] .is_wysiwyg = "true";
defparam \regs[13][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N0
cyclonev_lcell_comb \regs[9][31]~feeder (
// Equation(s):
// \regs[9][31]~feeder_combout  = ( regval_MEM[31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][31]~feeder .extended_lut = "off";
defparam \regs[9][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N1
dffeas \regs[9][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][31] .is_wysiwyg = "true";
defparam \regs[9][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N19
dffeas \regs[1][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][31] .is_wysiwyg = "true";
defparam \regs[1][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N25
dffeas \regs[5][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][31] .is_wysiwyg = "true";
defparam \regs[5][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N18
cyclonev_lcell_comb \Mux32~1 (
// Equation(s):
// \Mux32~1_combout  = ( \regs[1][31]~q  & ( \regs[5][31]~q  & ( (!\imem~4_combout ) # ((!\imem~3_combout  & ((\regs[9][31]~q ))) # (\imem~3_combout  & (\regs[13][31]~q ))) ) ) ) # ( !\regs[1][31]~q  & ( \regs[5][31]~q  & ( (!\imem~3_combout  & 
// (((\imem~4_combout  & \regs[9][31]~q )))) # (\imem~3_combout  & (((!\imem~4_combout )) # (\regs[13][31]~q ))) ) ) ) # ( \regs[1][31]~q  & ( !\regs[5][31]~q  & ( (!\imem~3_combout  & (((!\imem~4_combout ) # (\regs[9][31]~q )))) # (\imem~3_combout  & 
// (\regs[13][31]~q  & (\imem~4_combout ))) ) ) ) # ( !\regs[1][31]~q  & ( !\regs[5][31]~q  & ( (\imem~4_combout  & ((!\imem~3_combout  & ((\regs[9][31]~q ))) # (\imem~3_combout  & (\regs[13][31]~q )))) ) ) )

	.dataa(!\regs[13][31]~q ),
	.datab(!\imem~3_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\regs[9][31]~q ),
	.datae(!\regs[1][31]~q ),
	.dataf(!\regs[5][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~1 .extended_lut = "off";
defparam \Mux32~1 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N3
cyclonev_lcell_comb \Mux32~4 (
// Equation(s):
// \Mux32~4_combout  = ( \imem~2_combout  & ( \Mux32~1_combout  & ( (!\imem~1_combout  & (\Mux32~2_combout )) # (\imem~1_combout  & ((\Mux32~3_combout ))) ) ) ) # ( !\imem~2_combout  & ( \Mux32~1_combout  & ( (\imem~1_combout ) # (\Mux32~0_combout ) ) ) ) # 
// ( \imem~2_combout  & ( !\Mux32~1_combout  & ( (!\imem~1_combout  & (\Mux32~2_combout )) # (\imem~1_combout  & ((\Mux32~3_combout ))) ) ) ) # ( !\imem~2_combout  & ( !\Mux32~1_combout  & ( (\Mux32~0_combout  & !\imem~1_combout ) ) ) )

	.dataa(!\Mux32~0_combout ),
	.datab(!\Mux32~2_combout ),
	.datac(!\imem~1_combout ),
	.datad(!\Mux32~3_combout ),
	.datae(!\imem~2_combout ),
	.dataf(!\Mux32~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~4 .extended_lut = "off";
defparam \Mux32~4 .lut_mask = 64'h5050303F5F5F303F;
defparam \Mux32~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N4
dffeas \regval2_ID[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux32~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[31] .is_wysiwyg = "true";
defparam \regval2_ID[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N42
cyclonev_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = ( op2_ID[1] & ( regval1_ID[31] & ( (!op2_ID[0] & (!\op2_ID[3]~DUPLICATE_q  $ (regval2_ID[31]))) ) ) ) # ( !op2_ID[1] & ( regval1_ID[31] & ( !\op2_ID[3]~DUPLICATE_q  $ (((!regval2_ID[31] & !op2_ID[0]))) ) ) ) # ( op2_ID[1] & ( 
// !regval1_ID[31] & ( (!op2_ID[0] & (!\op2_ID[3]~DUPLICATE_q  $ (!regval2_ID[31]))) ) ) ) # ( !op2_ID[1] & ( !regval1_ID[31] & ( !\op2_ID[3]~DUPLICATE_q  $ (((!regval2_ID[31]) # (!op2_ID[0]))) ) ) )

	.dataa(gnd),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!regval2_ID[31]),
	.datad(!op2_ID[0]),
	.datae(!op2_ID[1]),
	.dataf(!regval1_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~1 .extended_lut = "off";
defparam \Selector0~1 .lut_mask = 64'h333C3C003CCCC300;
defparam \Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N33
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( regval1_ID[31] ) + ( regval2_ID[31] ) + ( \Add1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[31]),
	.datad(!regval1_ID[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N24
cyclonev_lcell_comb \aluout_EX_r[31]~252 (
// Equation(s):
// \aluout_EX_r[31]~252_combout  = ( \Add1~89_sumout  & ( op2_ID[2] & ( (!op2_ID[4] & (((!op2_ID[0] & \Selector16~0_combout )) # (\Selector0~1_combout ))) # (op2_ID[4] & (((\Selector16~0_combout )))) ) ) ) # ( !\Add1~89_sumout  & ( op2_ID[2] & ( (!op2_ID[4] 
// & ((\Selector0~1_combout ))) # (op2_ID[4] & (\Selector16~0_combout )) ) ) ) # ( \Add1~89_sumout  & ( !op2_ID[2] & ( (\Selector16~0_combout  & ((!op2_ID[0]) # (op2_ID[4]))) ) ) ) # ( !\Add1~89_sumout  & ( !op2_ID[2] & ( (op2_ID[4] & \Selector16~0_combout ) 
// ) ) )

	.dataa(!op2_ID[4]),
	.datab(!op2_ID[0]),
	.datac(!\Selector16~0_combout ),
	.datad(!\Selector0~1_combout ),
	.datae(!\Add1~89_sumout ),
	.dataf(!op2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~252 .extended_lut = "off";
defparam \aluout_EX_r[31]~252 .lut_mask = 64'h05050D0D05AF0DAF;
defparam \aluout_EX_r[31]~252 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N30
cyclonev_lcell_comb \aluout_EX_r[31]~304 (
// Equation(s):
// \aluout_EX_r[31]~304_combout  = ( !\aluout_EX_r[31]~252_combout  & ( (!op2_ID[2] & (\op2_ID[3]~DUPLICATE_q  & (!op2_ID[1] & (!op2_ID[0] & !op2_ID[4])))) ) ) # ( \aluout_EX_r[31]~252_combout  & ( (((!op2_ID[4]) # ((regval1_ID[31] & !op2_ID[0])))) ) )

	.dataa(!op2_ID[2]),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!regval1_ID[31]),
	.datad(!op2_ID[0]),
	.datae(!\aluout_EX_r[31]~252_combout ),
	.dataf(!op2_ID[4]),
	.datag(!op2_ID[1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~304 .extended_lut = "on";
defparam \aluout_EX_r[31]~304 .lut_mask = 64'h2000FFFF00000F00;
defparam \aluout_EX_r[31]~304 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N33
cyclonev_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( !regval2_ID[31] $ (regval1_ID[31]) ) + ( \Add2~95  ) + ( \Add2~94  ))

	.dataa(!regval2_ID[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval1_ID[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~94 ),
	.sharein(\Add2~95 ),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h000000000000AA55;
defparam \Add2~89 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N36
cyclonev_lcell_comb \aluout_EX_r[31]~179 (
// Equation(s):
// \aluout_EX_r[31]~179_combout  = ( \Add2~89_sumout  & ( \aluout_EX_r[31]~252_combout  & ( ((\aluout_EX_r[1]~177_combout  & ((\aluout_EX_r[31]~304_combout ) # (\Selector0~0_combout )))) # (\aluout_EX_r[31]~251_combout ) ) ) ) # ( !\Add2~89_sumout  & ( 
// \aluout_EX_r[31]~252_combout  & ( ((\aluout_EX_r[1]~177_combout  & ((\aluout_EX_r[31]~304_combout ) # (\Selector0~0_combout )))) # (\aluout_EX_r[31]~251_combout ) ) ) ) # ( \Add2~89_sumout  & ( !\aluout_EX_r[31]~252_combout  & ( 
// ((\aluout_EX_r[1]~177_combout  & \aluout_EX_r[31]~304_combout )) # (\aluout_EX_r[31]~251_combout ) ) ) ) # ( !\Add2~89_sumout  & ( !\aluout_EX_r[31]~252_combout  & ( \aluout_EX_r[31]~251_combout  ) ) )

	.dataa(!\aluout_EX_r[31]~251_combout ),
	.datab(!\Selector0~0_combout ),
	.datac(!\aluout_EX_r[1]~177_combout ),
	.datad(!\aluout_EX_r[31]~304_combout ),
	.datae(!\Add2~89_sumout ),
	.dataf(!\aluout_EX_r[31]~252_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~179 .extended_lut = "off";
defparam \aluout_EX_r[31]~179 .lut_mask = 64'h5555555F575F575F;
defparam \aluout_EX_r[31]~179 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N38
dffeas \aluout_EX[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[31]~179_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[31]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[31] .is_wysiwyg = "true";
defparam \aluout_EX[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N41
dffeas \regval2_EX[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[31] .is_wysiwyg = "true";
defparam \regval2_EX[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[31]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X11_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[31]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N0
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|mux3|l1_w31_n0_mux_dataout~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|mux3|l1_w31_n0_mux_dataout~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|address_reg_b [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|mux3|l1_w31_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|mux3|l1_w31_n0_mux_dataout~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|mux3|l1_w31_n0_mux_dataout~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \dmem_rtl_0|auto_generated|mux3|l1_w31_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N7
dffeas \dmem_rtl_0_bypass[60] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[60]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N42
cyclonev_lcell_comb \dmem~32feeder (
// Equation(s):
// \dmem~32feeder_combout  = ( regval2_EX[31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~32feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~32feeder .extended_lut = "off";
defparam \dmem~32feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem~32feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N43
dffeas \dmem~32 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~32feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~32 .is_wysiwyg = "true";
defparam \dmem~32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N0
cyclonev_lcell_comb \regval_MEM~23 (
// Equation(s):
// \regval_MEM~23_combout  = ( dmem_rtl_0_bypass[60] & ( \dmem~32_q  & ( (!\regval_MEM[10]~4_combout  & (((\regval_MEM[10]~5_combout )) # (aluout_EX[31]))) # (\regval_MEM[10]~4_combout  & (((!\regval_MEM[10]~5_combout ) # 
// (\dmem_rtl_0|auto_generated|mux3|l1_w31_n0_mux_dataout~0_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[60] & ( \dmem~32_q  & ( (!\regval_MEM[10]~4_combout  & (((\regval_MEM[10]~5_combout )) # (aluout_EX[31]))) # (\regval_MEM[10]~4_combout  & 
// (((\regval_MEM[10]~5_combout  & \dmem_rtl_0|auto_generated|mux3|l1_w31_n0_mux_dataout~0_combout )))) ) ) ) # ( dmem_rtl_0_bypass[60] & ( !\dmem~32_q  & ( (!\regval_MEM[10]~4_combout  & (aluout_EX[31] & (!\regval_MEM[10]~5_combout ))) # 
// (\regval_MEM[10]~4_combout  & (((!\regval_MEM[10]~5_combout ) # (\dmem_rtl_0|auto_generated|mux3|l1_w31_n0_mux_dataout~0_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[60] & ( !\dmem~32_q  & ( (!\regval_MEM[10]~4_combout  & (aluout_EX[31] & 
// (!\regval_MEM[10]~5_combout ))) # (\regval_MEM[10]~4_combout  & (((\regval_MEM[10]~5_combout  & \dmem_rtl_0|auto_generated|mux3|l1_w31_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!aluout_EX[31]),
	.datab(!\regval_MEM[10]~4_combout ),
	.datac(!\regval_MEM[10]~5_combout ),
	.datad(!\dmem_rtl_0|auto_generated|mux3|l1_w31_n0_mux_dataout~0_combout ),
	.datae(!dmem_rtl_0_bypass[60]),
	.dataf(!\dmem~32_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~23 .extended_lut = "off";
defparam \regval_MEM~23 .lut_mask = 64'h404370734C4F7C7F;
defparam \regval_MEM~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N1
dffeas \regval_MEM[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[31] .is_wysiwyg = "true";
defparam \regval_MEM[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N9
cyclonev_lcell_comb \regs[7][31]~feeder (
// Equation(s):
// \regs[7][31]~feeder_combout  = ( regval_MEM[31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][31]~feeder .extended_lut = "off";
defparam \regs[7][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N11
dffeas \regs[7][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][31] .is_wysiwyg = "true";
defparam \regs[7][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N30
cyclonev_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = ( \regs[15][31]~q  & ( \imem~13_combout  & ( (\regs[7][31]~q ) # (\imem~14_combout ) ) ) ) # ( !\regs[15][31]~q  & ( \imem~13_combout  & ( (!\imem~14_combout  & \regs[7][31]~q ) ) ) ) # ( \regs[15][31]~q  & ( !\imem~13_combout  & ( 
// (!\imem~14_combout  & ((\regs[3][31]~q ))) # (\imem~14_combout  & (\regs[11][31]~q )) ) ) ) # ( !\regs[15][31]~q  & ( !\imem~13_combout  & ( (!\imem~14_combout  & ((\regs[3][31]~q ))) # (\imem~14_combout  & (\regs[11][31]~q )) ) ) )

	.dataa(!\imem~14_combout ),
	.datab(!\regs[7][31]~q ),
	.datac(!\regs[11][31]~q ),
	.datad(!\regs[3][31]~q ),
	.datae(!\regs[15][31]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~3 .extended_lut = "off";
defparam \Mux0~3 .lut_mask = 64'h05AF05AF22227777;
defparam \Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N6
cyclonev_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = ( \regs[14][31]~q  & ( \imem~13_combout  & ( (\imem~14_combout ) # (\regs[6][31]~q ) ) ) ) # ( !\regs[14][31]~q  & ( \imem~13_combout  & ( (\regs[6][31]~q  & !\imem~14_combout ) ) ) ) # ( \regs[14][31]~q  & ( !\imem~13_combout  & ( 
// (!\imem~14_combout  & (\regs[2][31]~q )) # (\imem~14_combout  & ((\regs[10][31]~q ))) ) ) ) # ( !\regs[14][31]~q  & ( !\imem~13_combout  & ( (!\imem~14_combout  & (\regs[2][31]~q )) # (\imem~14_combout  & ((\regs[10][31]~q ))) ) ) )

	.dataa(!\regs[2][31]~q ),
	.datab(!\regs[10][31]~q ),
	.datac(!\regs[6][31]~q ),
	.datad(!\imem~14_combout ),
	.datae(!\regs[14][31]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~2 .extended_lut = "off";
defparam \Mux0~2 .lut_mask = 64'h553355330F000FFF;
defparam \Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N6
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \regs[4][31]~q  & ( \regs[12][31]~q  & ( ((!\imem~14_combout  & (\regs[0][31]~q )) # (\imem~14_combout  & ((\regs[8][31]~q )))) # (\imem~13_combout ) ) ) ) # ( !\regs[4][31]~q  & ( \regs[12][31]~q  & ( (!\imem~13_combout  & 
// ((!\imem~14_combout  & (\regs[0][31]~q )) # (\imem~14_combout  & ((\regs[8][31]~q ))))) # (\imem~13_combout  & (((\imem~14_combout )))) ) ) ) # ( \regs[4][31]~q  & ( !\regs[12][31]~q  & ( (!\imem~13_combout  & ((!\imem~14_combout  & (\regs[0][31]~q )) # 
// (\imem~14_combout  & ((\regs[8][31]~q ))))) # (\imem~13_combout  & (((!\imem~14_combout )))) ) ) ) # ( !\regs[4][31]~q  & ( !\regs[12][31]~q  & ( (!\imem~13_combout  & ((!\imem~14_combout  & (\regs[0][31]~q )) # (\imem~14_combout  & ((\regs[8][31]~q ))))) 
// ) ) )

	.dataa(!\regs[0][31]~q ),
	.datab(!\imem~13_combout ),
	.datac(!\imem~14_combout ),
	.datad(!\regs[8][31]~q ),
	.datae(!\regs[4][31]~q ),
	.dataf(!\regs[12][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h404C707C434F737F;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N24
cyclonev_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = ( \regs[5][31]~q  & ( \regs[1][31]~q  & ( (!\imem~14_combout ) # ((!\imem~13_combout  & ((\regs[9][31]~q ))) # (\imem~13_combout  & (\regs[13][31]~q ))) ) ) ) # ( !\regs[5][31]~q  & ( \regs[1][31]~q  & ( (!\imem~13_combout  & 
// (((!\imem~14_combout ) # (\regs[9][31]~q )))) # (\imem~13_combout  & (\regs[13][31]~q  & (\imem~14_combout ))) ) ) ) # ( \regs[5][31]~q  & ( !\regs[1][31]~q  & ( (!\imem~13_combout  & (((\imem~14_combout  & \regs[9][31]~q )))) # (\imem~13_combout  & 
// (((!\imem~14_combout )) # (\regs[13][31]~q ))) ) ) ) # ( !\regs[5][31]~q  & ( !\regs[1][31]~q  & ( (\imem~14_combout  & ((!\imem~13_combout  & ((\regs[9][31]~q ))) # (\imem~13_combout  & (\regs[13][31]~q )))) ) ) )

	.dataa(!\regs[13][31]~q ),
	.datab(!\imem~13_combout ),
	.datac(!\imem~14_combout ),
	.datad(!\regs[9][31]~q ),
	.datae(!\regs[5][31]~q ),
	.dataf(!\regs[1][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~1 .extended_lut = "off";
defparam \Mux0~1 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N0
cyclonev_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = ( \Mux0~0_combout  & ( \Mux0~1_combout  & ( (!\imem~16_combout ) # ((!\imem~15_combout  & ((\Mux0~2_combout ))) # (\imem~15_combout  & (\Mux0~3_combout ))) ) ) ) # ( !\Mux0~0_combout  & ( \Mux0~1_combout  & ( (!\imem~15_combout  & 
// (((\Mux0~2_combout  & \imem~16_combout )))) # (\imem~15_combout  & (((!\imem~16_combout )) # (\Mux0~3_combout ))) ) ) ) # ( \Mux0~0_combout  & ( !\Mux0~1_combout  & ( (!\imem~15_combout  & (((!\imem~16_combout ) # (\Mux0~2_combout )))) # (\imem~15_combout 
//  & (\Mux0~3_combout  & ((\imem~16_combout )))) ) ) ) # ( !\Mux0~0_combout  & ( !\Mux0~1_combout  & ( (\imem~16_combout  & ((!\imem~15_combout  & ((\Mux0~2_combout ))) # (\imem~15_combout  & (\Mux0~3_combout )))) ) ) )

	.dataa(!\imem~15_combout ),
	.datab(!\Mux0~3_combout ),
	.datac(!\Mux0~2_combout ),
	.datad(!\imem~16_combout ),
	.datae(!\Mux0~0_combout ),
	.dataf(!\Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~4 .extended_lut = "off";
defparam \Mux0~4 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N1
dffeas \regval1_ID[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux0~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[31] .is_wysiwyg = "true";
defparam \regval1_ID[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N45
cyclonev_lcell_comb \ShiftRight0~21 (
// Equation(s):
// \ShiftRight0~21_combout  = ( regval2_ID[1] & ( regval1_ID[31] ) ) # ( !regval2_ID[1] & ( (!regval2_ID[0] & ((regval1_ID[29]))) # (regval2_ID[0] & (regval1_ID[30])) ) )

	.dataa(!regval1_ID[30]),
	.datab(!regval2_ID[0]),
	.datac(!regval1_ID[29]),
	.datad(!regval1_ID[31]),
	.datae(gnd),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~21 .extended_lut = "off";
defparam \ShiftRight0~21 .lut_mask = 64'h1D1D1D1D00FF00FF;
defparam \ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N36
cyclonev_lcell_comb \ShiftRight0~46 (
// Equation(s):
// \ShiftRight0~46_combout  = (!regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftRight0~21_combout ))) # (regval2_ID[3] & (regval1_ID[31])))) # (regval2_ID[2] & (((regval1_ID[31]))))

	.dataa(!regval2_ID[2]),
	.datab(!regval2_ID[3]),
	.datac(!regval1_ID[31]),
	.datad(!\ShiftRight0~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~46 .extended_lut = "off";
defparam \ShiftRight0~46 .lut_mask = 64'h078F078F078F078F;
defparam \ShiftRight0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N24
cyclonev_lcell_comb \ShiftLeft0~9 (
// Equation(s):
// \ShiftLeft0~9_combout  = ( regval1_ID[7] & ( \regval1_ID[9]~DUPLICATE_q  & ( (!regval2_ID[0]) # ((!regval2_ID[1] & (regval1_ID[8])) # (regval2_ID[1] & ((regval1_ID[6])))) ) ) ) # ( !regval1_ID[7] & ( \regval1_ID[9]~DUPLICATE_q  & ( (!regval2_ID[1] & 
// ((!regval2_ID[0]) # ((regval1_ID[8])))) # (regval2_ID[1] & (regval2_ID[0] & ((regval1_ID[6])))) ) ) ) # ( regval1_ID[7] & ( !\regval1_ID[9]~DUPLICATE_q  & ( (!regval2_ID[1] & (regval2_ID[0] & (regval1_ID[8]))) # (regval2_ID[1] & ((!regval2_ID[0]) # 
// ((regval1_ID[6])))) ) ) ) # ( !regval1_ID[7] & ( !\regval1_ID[9]~DUPLICATE_q  & ( (regval2_ID[0] & ((!regval2_ID[1] & (regval1_ID[8])) # (regval2_ID[1] & ((regval1_ID[6]))))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval2_ID[0]),
	.datac(!regval1_ID[8]),
	.datad(!regval1_ID[6]),
	.datae(!regval1_ID[7]),
	.dataf(!\regval1_ID[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~9 .extended_lut = "off";
defparam \ShiftLeft0~9 .lut_mask = 64'h021346578A9BCEDF;
defparam \ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N42
cyclonev_lcell_comb \ShiftLeft0~10 (
// Equation(s):
// \ShiftLeft0~10_combout  = ( regval2_ID[1] & ( regval1_ID[5] & ( (!regval2_ID[0] & (regval1_ID[3])) # (regval2_ID[0] & ((regval1_ID[2]))) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[5] & ( (!regval2_ID[0]) # (regval1_ID[4]) ) ) ) # ( regval2_ID[1] & ( 
// !regval1_ID[5] & ( (!regval2_ID[0] & (regval1_ID[3])) # (regval2_ID[0] & ((regval1_ID[2]))) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[5] & ( (regval1_ID[4] & regval2_ID[0]) ) ) )

	.dataa(!regval1_ID[3]),
	.datab(!regval1_ID[2]),
	.datac(!regval1_ID[4]),
	.datad(!regval2_ID[0]),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~10 .extended_lut = "off";
defparam \ShiftLeft0~10 .lut_mask = 64'h000F5533FF0F5533;
defparam \ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N36
cyclonev_lcell_comb \ShiftLeft0~33 (
// Equation(s):
// \ShiftLeft0~33_combout  = ( \regval1_ID[12]~DUPLICATE_q  & ( regval1_ID[11] & ( (!regval2_ID[1] & (((regval2_ID[0])) # (regval1_ID[13]))) # (regval2_ID[1] & (((!regval2_ID[0]) # (regval1_ID[10])))) ) ) ) # ( !\regval1_ID[12]~DUPLICATE_q  & ( 
// regval1_ID[11] & ( (!regval2_ID[1] & (regval1_ID[13] & ((!regval2_ID[0])))) # (regval2_ID[1] & (((!regval2_ID[0]) # (regval1_ID[10])))) ) ) ) # ( \regval1_ID[12]~DUPLICATE_q  & ( !regval1_ID[11] & ( (!regval2_ID[1] & (((regval2_ID[0])) # 
// (regval1_ID[13]))) # (regval2_ID[1] & (((regval1_ID[10] & regval2_ID[0])))) ) ) ) # ( !\regval1_ID[12]~DUPLICATE_q  & ( !regval1_ID[11] & ( (!regval2_ID[1] & (regval1_ID[13] & ((!regval2_ID[0])))) # (regval2_ID[1] & (((regval1_ID[10] & regval2_ID[0])))) ) 
// ) )

	.dataa(!regval1_ID[13]),
	.datab(!regval1_ID[10]),
	.datac(!regval2_ID[1]),
	.datad(!regval2_ID[0]),
	.datae(!\regval1_ID[12]~DUPLICATE_q ),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~33 .extended_lut = "off";
defparam \ShiftLeft0~33 .lut_mask = 64'h500350F35F035FF3;
defparam \ShiftLeft0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N48
cyclonev_lcell_comb \ShiftLeft0~44 (
// Equation(s):
// \ShiftLeft0~44_combout  = ( regval2_ID[3] & ( \ShiftLeft0~33_combout  & ( (!regval2_ID[2] & ((\ShiftLeft0~10_combout ))) # (regval2_ID[2] & (\ShiftLeft0~11_combout )) ) ) ) # ( !regval2_ID[3] & ( \ShiftLeft0~33_combout  & ( (!regval2_ID[2]) # 
// (\ShiftLeft0~9_combout ) ) ) ) # ( regval2_ID[3] & ( !\ShiftLeft0~33_combout  & ( (!regval2_ID[2] & ((\ShiftLeft0~10_combout ))) # (regval2_ID[2] & (\ShiftLeft0~11_combout )) ) ) ) # ( !regval2_ID[3] & ( !\ShiftLeft0~33_combout  & ( (\ShiftLeft0~9_combout 
//  & regval2_ID[2]) ) ) )

	.dataa(!\ShiftLeft0~11_combout ),
	.datab(!\ShiftLeft0~9_combout ),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftLeft0~10_combout ),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftLeft0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~44 .extended_lut = "off";
defparam \ShiftLeft0~44 .lut_mask = 64'h030305F5F3F305F5;
defparam \ShiftLeft0~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N12
cyclonev_lcell_comb \ShiftLeft0~32 (
// Equation(s):
// \ShiftLeft0~32_combout  = ( regval1_ID[16] & ( regval1_ID[14] & ( ((!regval2_ID[1] & (regval1_ID[17])) # (regval2_ID[1] & ((regval1_ID[15])))) # (regval2_ID[0]) ) ) ) # ( !regval1_ID[16] & ( regval1_ID[14] & ( (!regval2_ID[1] & (regval1_ID[17] & 
// (!regval2_ID[0]))) # (regval2_ID[1] & (((regval1_ID[15]) # (regval2_ID[0])))) ) ) ) # ( regval1_ID[16] & ( !regval1_ID[14] & ( (!regval2_ID[1] & (((regval2_ID[0])) # (regval1_ID[17]))) # (regval2_ID[1] & (((!regval2_ID[0] & regval1_ID[15])))) ) ) ) # ( 
// !regval1_ID[16] & ( !regval1_ID[14] & ( (!regval2_ID[0] & ((!regval2_ID[1] & (regval1_ID[17])) # (regval2_ID[1] & ((regval1_ID[15]))))) ) ) )

	.dataa(!regval1_ID[17]),
	.datab(!regval2_ID[1]),
	.datac(!regval2_ID[0]),
	.datad(!regval1_ID[15]),
	.datae(!regval1_ID[16]),
	.dataf(!regval1_ID[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~32 .extended_lut = "off";
defparam \ShiftLeft0~32 .lut_mask = 64'h40704C7C43734F7F;
defparam \ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N18
cyclonev_lcell_comb \aluout_EX_r[29]~198 (
// Equation(s):
// \aluout_EX_r[29]~198_combout  = ( regval1_ID[29] & ( regval1_ID[27] & ( (!regval2_ID[0]) # ((!regval2_ID[1] & (regval1_ID[28])) # (regval2_ID[1] & ((regval1_ID[26])))) ) ) ) # ( !regval1_ID[29] & ( regval1_ID[27] & ( (!regval2_ID[0] & (((regval2_ID[1])))) 
// # (regval2_ID[0] & ((!regval2_ID[1] & (regval1_ID[28])) # (regval2_ID[1] & ((regval1_ID[26]))))) ) ) ) # ( regval1_ID[29] & ( !regval1_ID[27] & ( (!regval2_ID[0] & (((!regval2_ID[1])))) # (regval2_ID[0] & ((!regval2_ID[1] & (regval1_ID[28])) # 
// (regval2_ID[1] & ((regval1_ID[26]))))) ) ) ) # ( !regval1_ID[29] & ( !regval1_ID[27] & ( (regval2_ID[0] & ((!regval2_ID[1] & (regval1_ID[28])) # (regval2_ID[1] & ((regval1_ID[26]))))) ) ) )

	.dataa(!regval1_ID[28]),
	.datab(!regval1_ID[26]),
	.datac(!regval2_ID[0]),
	.datad(!regval2_ID[1]),
	.datae(!regval1_ID[29]),
	.dataf(!regval1_ID[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~198 .extended_lut = "off";
defparam \aluout_EX_r[29]~198 .lut_mask = 64'h0503F50305F3F5F3;
defparam \aluout_EX_r[29]~198 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N42
cyclonev_lcell_comb \ShiftLeft0~30 (
// Equation(s):
// \ShiftLeft0~30_combout  = ( regval1_ID[23] & ( regval1_ID[22] & ( ((!regval2_ID[0] & ((regval1_ID[25]))) # (regval2_ID[0] & (regval1_ID[24]))) # (regval2_ID[1]) ) ) ) # ( !regval1_ID[23] & ( regval1_ID[22] & ( (!regval2_ID[0] & (((!regval2_ID[1] & 
// regval1_ID[25])))) # (regval2_ID[0] & (((regval2_ID[1])) # (regval1_ID[24]))) ) ) ) # ( regval1_ID[23] & ( !regval1_ID[22] & ( (!regval2_ID[0] & (((regval1_ID[25]) # (regval2_ID[1])))) # (regval2_ID[0] & (regval1_ID[24] & (!regval2_ID[1]))) ) ) ) # ( 
// !regval1_ID[23] & ( !regval1_ID[22] & ( (!regval2_ID[1] & ((!regval2_ID[0] & ((regval1_ID[25]))) # (regval2_ID[0] & (regval1_ID[24])))) ) ) )

	.dataa(!regval1_ID[24]),
	.datab(!regval2_ID[0]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[25]),
	.datae(!regval1_ID[23]),
	.dataf(!regval1_ID[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~30 .extended_lut = "off";
defparam \ShiftLeft0~30 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N42
cyclonev_lcell_comb \ShiftLeft0~31 (
// Equation(s):
// \ShiftLeft0~31_combout  = ( regval2_ID[0] & ( regval1_ID[21] & ( (!regval2_ID[1] & ((regval1_ID[20]))) # (regval2_ID[1] & (regval1_ID[18])) ) ) ) # ( !regval2_ID[0] & ( regval1_ID[21] & ( (!regval2_ID[1]) # (regval1_ID[19]) ) ) ) # ( regval2_ID[0] & ( 
// !regval1_ID[21] & ( (!regval2_ID[1] & ((regval1_ID[20]))) # (regval2_ID[1] & (regval1_ID[18])) ) ) ) # ( !regval2_ID[0] & ( !regval1_ID[21] & ( (regval2_ID[1] & regval1_ID[19]) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[19]),
	.datac(!regval1_ID[18]),
	.datad(!regval1_ID[20]),
	.datae(!regval2_ID[0]),
	.dataf(!regval1_ID[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~31 .extended_lut = "off";
defparam \ShiftLeft0~31 .lut_mask = 64'h111105AFBBBB05AF;
defparam \ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N24
cyclonev_lcell_comb \aluout_EX_r[29]~199 (
// Equation(s):
// \aluout_EX_r[29]~199_combout  = ( \ShiftLeft0~31_combout  & ( regval2_ID[3] & ( (!regval2_ID[2]) # (\ShiftLeft0~32_combout ) ) ) ) # ( !\ShiftLeft0~31_combout  & ( regval2_ID[3] & ( (\ShiftLeft0~32_combout  & regval2_ID[2]) ) ) ) # ( 
// \ShiftLeft0~31_combout  & ( !regval2_ID[3] & ( (!regval2_ID[2] & (\aluout_EX_r[29]~198_combout )) # (regval2_ID[2] & ((\ShiftLeft0~30_combout ))) ) ) ) # ( !\ShiftLeft0~31_combout  & ( !regval2_ID[3] & ( (!regval2_ID[2] & (\aluout_EX_r[29]~198_combout )) 
// # (regval2_ID[2] & ((\ShiftLeft0~30_combout ))) ) ) )

	.dataa(!\ShiftLeft0~32_combout ),
	.datab(!\aluout_EX_r[29]~198_combout ),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftLeft0~30_combout ),
	.datae(!\ShiftLeft0~31_combout ),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~199 .extended_lut = "off";
defparam \aluout_EX_r[29]~199 .lut_mask = 64'h303F303F0505F5F5;
defparam \aluout_EX_r[29]~199 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N15
cyclonev_lcell_comb \aluout_EX_r[29]~200 (
// Equation(s):
// \aluout_EX_r[29]~200_combout  = ( \ShiftLeft0~44_combout  & ( \aluout_EX_r[29]~199_combout  & ( (!op2_ID[0] & (regval1_ID[31])) # (op2_ID[0] & ((!\ShiftRight0~5_combout ))) ) ) ) # ( !\ShiftLeft0~44_combout  & ( \aluout_EX_r[29]~199_combout  & ( 
// (!op2_ID[0] & (regval1_ID[31])) # (op2_ID[0] & (((!regval2_ID[4] & !\ShiftRight0~5_combout )))) ) ) ) # ( \ShiftLeft0~44_combout  & ( !\aluout_EX_r[29]~199_combout  & ( (!op2_ID[0] & (regval1_ID[31])) # (op2_ID[0] & (((regval2_ID[4] & 
// !\ShiftRight0~5_combout )))) ) ) ) # ( !\ShiftLeft0~44_combout  & ( !\aluout_EX_r[29]~199_combout  & ( (!op2_ID[0] & regval1_ID[31]) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!regval1_ID[31]),
	.datac(!regval2_ID[4]),
	.datad(!\ShiftRight0~5_combout ),
	.datae(!\ShiftLeft0~44_combout ),
	.dataf(!\aluout_EX_r[29]~199_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~200 .extended_lut = "off";
defparam \aluout_EX_r[29]~200 .lut_mask = 64'h2222272272227722;
defparam \aluout_EX_r[29]~200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N51
cyclonev_lcell_comb \aluout_EX_r[29]~201 (
// Equation(s):
// \aluout_EX_r[29]~201_combout  = ( \ShiftRight0~46_combout  & ( \aluout_EX_r[29]~200_combout  & ( (\aluout_EX_r[30]~187_combout ) # (\aluout_EX_r[30]~191_combout ) ) ) ) # ( !\ShiftRight0~46_combout  & ( \aluout_EX_r[29]~200_combout  & ( 
// \aluout_EX_r[30]~191_combout  ) ) ) # ( \ShiftRight0~46_combout  & ( !\aluout_EX_r[29]~200_combout  & ( \aluout_EX_r[30]~187_combout  ) ) )

	.dataa(gnd),
	.datab(!\aluout_EX_r[30]~191_combout ),
	.datac(!\aluout_EX_r[30]~187_combout ),
	.datad(gnd),
	.datae(!\ShiftRight0~46_combout ),
	.dataf(!\aluout_EX_r[29]~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~201 .extended_lut = "off";
defparam \aluout_EX_r[29]~201 .lut_mask = 64'h00000F0F33333F3F;
defparam \aluout_EX_r[29]~201 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N24
cyclonev_lcell_comb \aluout_EX_r[29]~197 (
// Equation(s):
// \aluout_EX_r[29]~197_combout  = ( immval_ID[31] & ( !\Equal16~0_combout  $ (((!\aluout_EX_r[3]~15_combout ) # (regval1_ID[29]))) ) ) # ( !immval_ID[31] & ( (regval1_ID[29] & (!\aluout_EX_r[3]~15_combout  $ (!\Equal16~0_combout ))) ) )

	.dataa(!\aluout_EX_r[3]~15_combout ),
	.datab(gnd),
	.datac(!\Equal16~0_combout ),
	.datad(!regval1_ID[29]),
	.datae(gnd),
	.dataf(!immval_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~197 .extended_lut = "off";
defparam \aluout_EX_r[29]~197 .lut_mask = 64'h005A005A5A0F5A0F;
defparam \aluout_EX_r[29]~197 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N12
cyclonev_lcell_comb \aluout_EX_r[29]~276 (
// Equation(s):
// \aluout_EX_r[29]~276_combout  = ( \Add3~97_sumout  & ( \Add1~97_sumout  & ( ((!\Equal10~0_combout  & ((\aluout_EX_r[29]~197_combout ) # (\always4~0_combout )))) # (\aluout_EX_r[30]~182_combout ) ) ) ) # ( !\Add3~97_sumout  & ( \Add1~97_sumout  & ( 
// ((!\always4~0_combout  & (!\Equal10~0_combout  & \aluout_EX_r[29]~197_combout ))) # (\aluout_EX_r[30]~182_combout ) ) ) ) # ( \Add3~97_sumout  & ( !\Add1~97_sumout  & ( (!\Equal10~0_combout  & ((\aluout_EX_r[29]~197_combout ) # (\always4~0_combout ))) ) ) 
// ) # ( !\Add3~97_sumout  & ( !\Add1~97_sumout  & ( (!\always4~0_combout  & (!\Equal10~0_combout  & \aluout_EX_r[29]~197_combout )) ) ) )

	.dataa(!\aluout_EX_r[30]~182_combout ),
	.datab(!\always4~0_combout ),
	.datac(!\Equal10~0_combout ),
	.datad(!\aluout_EX_r[29]~197_combout ),
	.datae(!\Add3~97_sumout ),
	.dataf(!\Add1~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~276 .extended_lut = "off";
defparam \aluout_EX_r[29]~276 .lut_mask = 64'h00C030F055D575F5;
defparam \aluout_EX_r[29]~276 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N48
cyclonev_lcell_comb \aluout_EX_r[29]~194 (
// Equation(s):
// \aluout_EX_r[29]~194_combout  = ( regval1_ID[29] & ( regval2_ID[29] & ( (op2_ID[2] & (!\op2_ID[3]~DUPLICATE_q  & \op2_ID[5]~DUPLICATE_q )) ) ) ) # ( !regval1_ID[29] & ( regval2_ID[29] & ( (op2_ID[2] & (\op2_ID[5]~DUPLICATE_q  & (!\op2_ID[3]~DUPLICATE_q  $ 
// (!op2_ID[0])))) ) ) ) # ( regval1_ID[29] & ( !regval2_ID[29] & ( (op2_ID[2] & (\op2_ID[5]~DUPLICATE_q  & (!\op2_ID[3]~DUPLICATE_q  $ (!op2_ID[0])))) ) ) ) # ( !regval1_ID[29] & ( !regval2_ID[29] & ( (op2_ID[2] & (\op2_ID[3]~DUPLICATE_q  & 
// \op2_ID[5]~DUPLICATE_q )) ) ) )

	.dataa(!op2_ID[2]),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!op2_ID[0]),
	.datad(!\op2_ID[5]~DUPLICATE_q ),
	.datae(!regval1_ID[29]),
	.dataf(!regval2_ID[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~194 .extended_lut = "off";
defparam \aluout_EX_r[29]~194 .lut_mask = 64'h0011001400140044;
defparam \aluout_EX_r[29]~194 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N9
cyclonev_lcell_comb \aluout_EX_r[29]~279 (
// Equation(s):
// \aluout_EX_r[29]~279_combout  = ( !\aluout_EX_r[29]~194_combout  & ( !\aluout_EX_r[29]~276_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_EX_r[29]~276_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[29]~194_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~279 .extended_lut = "off";
defparam \aluout_EX_r[29]~279 .lut_mask = 64'hF0F0F0F000000000;
defparam \aluout_EX_r[29]~279 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N18
cyclonev_lcell_comb \aluout_EX_r[29]~277 (
// Equation(s):
// \aluout_EX_r[29]~277_combout  = ( !\aluout_EX_r[30]~181_combout  & ( ((!\always4~0_combout  & ((!\aluout_EX_r[29]~197_combout ))) # (\always4~0_combout  & (!\Add3~97_sumout ))) # (\Equal10~0_combout ) ) )

	.dataa(!\Equal10~0_combout ),
	.datab(!\always4~0_combout ),
	.datac(!\Add3~97_sumout ),
	.datad(!\aluout_EX_r[29]~197_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[30]~181_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~277 .extended_lut = "off";
defparam \aluout_EX_r[29]~277 .lut_mask = 64'hFD75FD7500000000;
defparam \aluout_EX_r[29]~277 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N54
cyclonev_lcell_comb \aluout_EX_r[29]~278 (
// Equation(s):
// \aluout_EX_r[29]~278_combout  = ( \aluout_EX_r[29]~276_combout  & ( !\aluout_EX_r[29]~277_combout  ) ) # ( !\aluout_EX_r[29]~276_combout  & ( (!\aluout_EX_r[29]~277_combout  & ((\aluout_EX_r[29]~194_combout ) # (\aluout_EX_r[30]~183_combout ))) ) )

	.dataa(gnd),
	.datab(!\aluout_EX_r[30]~183_combout ),
	.datac(!\aluout_EX_r[29]~277_combout ),
	.datad(!\aluout_EX_r[29]~194_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[29]~276_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~278 .extended_lut = "off";
defparam \aluout_EX_r[29]~278 .lut_mask = 64'h30F030F0F0F0F0F0;
defparam \aluout_EX_r[29]~278 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N30
cyclonev_lcell_comb \aluout_EX_r[29]~202 (
// Equation(s):
// \aluout_EX_r[29]~202_combout  = ( \aluout_EX_r[29]~278_combout  & ( \Add2~97_sumout  ) ) # ( !\aluout_EX_r[29]~278_combout  & ( \Add2~97_sumout  & ( ((\aluout_EX_r[29]~201_combout ) # (\aluout_EX_r[29]~195_combout )) # (\aluout_EX_r[29]~196_combout ) ) ) 
// ) # ( \aluout_EX_r[29]~278_combout  & ( !\Add2~97_sumout  & ( (((!\aluout_EX_r[29]~279_combout ) # (\aluout_EX_r[29]~201_combout )) # (\aluout_EX_r[29]~195_combout )) # (\aluout_EX_r[29]~196_combout ) ) ) ) # ( !\aluout_EX_r[29]~278_combout  & ( 
// !\Add2~97_sumout  & ( ((\aluout_EX_r[29]~201_combout ) # (\aluout_EX_r[29]~195_combout )) # (\aluout_EX_r[29]~196_combout ) ) ) )

	.dataa(!\aluout_EX_r[29]~196_combout ),
	.datab(!\aluout_EX_r[29]~195_combout ),
	.datac(!\aluout_EX_r[29]~201_combout ),
	.datad(!\aluout_EX_r[29]~279_combout ),
	.datae(!\aluout_EX_r[29]~278_combout ),
	.dataf(!\Add2~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~202 .extended_lut = "off";
defparam \aluout_EX_r[29]~202 .lut_mask = 64'h7F7FFF7F7F7FFFFF;
defparam \aluout_EX_r[29]~202 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N31
dffeas \aluout_EX[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[29]~202_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[29]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[29] .is_wysiwyg = "true";
defparam \aluout_EX[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[29]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X11_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[29]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N9
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|mux3|l1_w29_n0_mux_dataout~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|mux3|l1_w29_n0_mux_dataout~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|mux3|l1_w29_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|mux3|l1_w29_n0_mux_dataout~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|mux3|l1_w29_n0_mux_dataout~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \dmem_rtl_0|auto_generated|mux3|l1_w29_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N21
cyclonev_lcell_comb \dmem~30feeder (
// Equation(s):
// \dmem~30feeder_combout  = regval2_EX[29]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_EX[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~30feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~30feeder .extended_lut = "off";
defparam \dmem~30feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dmem~30feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N22
dffeas \dmem~30 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~30 .is_wysiwyg = "true";
defparam \dmem~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N12
cyclonev_lcell_comb \regval_MEM~25 (
// Equation(s):
// \regval_MEM~25_combout  = ( \dmem_rtl_0|auto_generated|mux3|l1_w29_n0_mux_dataout~0_combout  & ( \dmem~30_q  & ( ((!\regval_MEM[10]~4_combout  & ((aluout_EX[29]))) # (\regval_MEM[10]~4_combout  & (dmem_rtl_0_bypass[58]))) # (\regval_MEM[10]~5_combout ) ) 
// ) ) # ( !\dmem_rtl_0|auto_generated|mux3|l1_w29_n0_mux_dataout~0_combout  & ( \dmem~30_q  & ( (!\regval_MEM[10]~5_combout  & ((!\regval_MEM[10]~4_combout  & ((aluout_EX[29]))) # (\regval_MEM[10]~4_combout  & (dmem_rtl_0_bypass[58])))) # 
// (\regval_MEM[10]~5_combout  & (!\regval_MEM[10]~4_combout )) ) ) ) # ( \dmem_rtl_0|auto_generated|mux3|l1_w29_n0_mux_dataout~0_combout  & ( !\dmem~30_q  & ( (!\regval_MEM[10]~5_combout  & ((!\regval_MEM[10]~4_combout  & ((aluout_EX[29]))) # 
// (\regval_MEM[10]~4_combout  & (dmem_rtl_0_bypass[58])))) # (\regval_MEM[10]~5_combout  & (\regval_MEM[10]~4_combout )) ) ) ) # ( !\dmem_rtl_0|auto_generated|mux3|l1_w29_n0_mux_dataout~0_combout  & ( !\dmem~30_q  & ( (!\regval_MEM[10]~5_combout  & 
// ((!\regval_MEM[10]~4_combout  & ((aluout_EX[29]))) # (\regval_MEM[10]~4_combout  & (dmem_rtl_0_bypass[58])))) ) ) )

	.dataa(!\regval_MEM[10]~5_combout ),
	.datab(!\regval_MEM[10]~4_combout ),
	.datac(!dmem_rtl_0_bypass[58]),
	.datad(!aluout_EX[29]),
	.datae(!\dmem_rtl_0|auto_generated|mux3|l1_w29_n0_mux_dataout~0_combout ),
	.dataf(!\dmem~30_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~25 .extended_lut = "off";
defparam \regval_MEM~25 .lut_mask = 64'h028A139B46CE57DF;
defparam \regval_MEM~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N13
dffeas \regval_MEM[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[29] .is_wysiwyg = "true";
defparam \regval_MEM[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N51
cyclonev_lcell_comb \regs[13][29]~feeder (
// Equation(s):
// \regs[13][29]~feeder_combout  = ( regval_MEM[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][29]~feeder .extended_lut = "off";
defparam \regs[13][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N52
dffeas \regs[13][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][29] .is_wysiwyg = "true";
defparam \regs[13][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N6
cyclonev_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = ( \regs[5][29]~q  & ( \regs[1][29]~q  & ( (!\imem~14_combout ) # ((!\imem~13_combout  & ((\regs[9][29]~q ))) # (\imem~13_combout  & (\regs[13][29]~q ))) ) ) ) # ( !\regs[5][29]~q  & ( \regs[1][29]~q  & ( (!\imem~13_combout  & 
// (((!\imem~14_combout ) # (\regs[9][29]~q )))) # (\imem~13_combout  & (\regs[13][29]~q  & (\imem~14_combout ))) ) ) ) # ( \regs[5][29]~q  & ( !\regs[1][29]~q  & ( (!\imem~13_combout  & (((\imem~14_combout  & \regs[9][29]~q )))) # (\imem~13_combout  & 
// (((!\imem~14_combout )) # (\regs[13][29]~q ))) ) ) ) # ( !\regs[5][29]~q  & ( !\regs[1][29]~q  & ( (\imem~14_combout  & ((!\imem~13_combout  & ((\regs[9][29]~q ))) # (\imem~13_combout  & (\regs[13][29]~q )))) ) ) )

	.dataa(!\regs[13][29]~q ),
	.datab(!\imem~13_combout ),
	.datac(!\imem~14_combout ),
	.datad(!\regs[9][29]~q ),
	.datae(!\regs[5][29]~q ),
	.dataf(!\regs[1][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~1 .extended_lut = "off";
defparam \Mux2~1 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N18
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( \regs[4][29]~q  & ( \imem~14_combout  & ( (!\imem~13_combout  & (\regs[8][29]~q )) # (\imem~13_combout  & ((\regs[12][29]~q ))) ) ) ) # ( !\regs[4][29]~q  & ( \imem~14_combout  & ( (!\imem~13_combout  & (\regs[8][29]~q )) # 
// (\imem~13_combout  & ((\regs[12][29]~q ))) ) ) ) # ( \regs[4][29]~q  & ( !\imem~14_combout  & ( (\regs[0][29]~q ) # (\imem~13_combout ) ) ) ) # ( !\regs[4][29]~q  & ( !\imem~14_combout  & ( (!\imem~13_combout  & \regs[0][29]~q ) ) ) )

	.dataa(!\regs[8][29]~q ),
	.datab(!\imem~13_combout ),
	.datac(!\regs[12][29]~q ),
	.datad(!\regs[0][29]~q ),
	.datae(!\regs[4][29]~q ),
	.dataf(!\imem~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h00CC33FF47474747;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N18
cyclonev_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = ( \regs[14][29]~q  & ( \imem~13_combout  & ( (\imem~14_combout ) # (\regs[6][29]~q ) ) ) ) # ( !\regs[14][29]~q  & ( \imem~13_combout  & ( (\regs[6][29]~q  & !\imem~14_combout ) ) ) ) # ( \regs[14][29]~q  & ( !\imem~13_combout  & ( 
// (!\imem~14_combout  & (\regs[2][29]~q )) # (\imem~14_combout  & ((\regs[10][29]~q ))) ) ) ) # ( !\regs[14][29]~q  & ( !\imem~13_combout  & ( (!\imem~14_combout  & (\regs[2][29]~q )) # (\imem~14_combout  & ((\regs[10][29]~q ))) ) ) )

	.dataa(!\regs[6][29]~q ),
	.datab(!\regs[2][29]~q ),
	.datac(!\imem~14_combout ),
	.datad(!\regs[10][29]~q ),
	.datae(!\regs[14][29]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~2 .extended_lut = "off";
defparam \Mux2~2 .lut_mask = 64'h303F303F50505F5F;
defparam \Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N12
cyclonev_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = ( \regs[15][29]~q  & ( \imem~13_combout  & ( (\regs[7][29]~q ) # (\imem~14_combout ) ) ) ) # ( !\regs[15][29]~q  & ( \imem~13_combout  & ( (!\imem~14_combout  & \regs[7][29]~q ) ) ) ) # ( \regs[15][29]~q  & ( !\imem~13_combout  & ( 
// (!\imem~14_combout  & ((\regs[3][29]~q ))) # (\imem~14_combout  & (\regs[11][29]~q )) ) ) ) # ( !\regs[15][29]~q  & ( !\imem~13_combout  & ( (!\imem~14_combout  & ((\regs[3][29]~q ))) # (\imem~14_combout  & (\regs[11][29]~q )) ) ) )

	.dataa(!\regs[11][29]~q ),
	.datab(!\imem~14_combout ),
	.datac(!\regs[7][29]~q ),
	.datad(!\regs[3][29]~q ),
	.datae(!\regs[15][29]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~3 .extended_lut = "off";
defparam \Mux2~3 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N12
cyclonev_lcell_comb \Mux2~4 (
// Equation(s):
// \Mux2~4_combout  = ( \Mux2~2_combout  & ( \Mux2~3_combout  & ( ((!\imem~15_combout  & ((\Mux2~0_combout ))) # (\imem~15_combout  & (\Mux2~1_combout ))) # (\imem~16_combout ) ) ) ) # ( !\Mux2~2_combout  & ( \Mux2~3_combout  & ( (!\imem~16_combout  & 
// ((!\imem~15_combout  & ((\Mux2~0_combout ))) # (\imem~15_combout  & (\Mux2~1_combout )))) # (\imem~16_combout  & (((\imem~15_combout )))) ) ) ) # ( \Mux2~2_combout  & ( !\Mux2~3_combout  & ( (!\imem~16_combout  & ((!\imem~15_combout  & ((\Mux2~0_combout 
// ))) # (\imem~15_combout  & (\Mux2~1_combout )))) # (\imem~16_combout  & (((!\imem~15_combout )))) ) ) ) # ( !\Mux2~2_combout  & ( !\Mux2~3_combout  & ( (!\imem~16_combout  & ((!\imem~15_combout  & ((\Mux2~0_combout ))) # (\imem~15_combout  & 
// (\Mux2~1_combout )))) ) ) )

	.dataa(!\Mux2~1_combout ),
	.datab(!\imem~16_combout ),
	.datac(!\imem~15_combout ),
	.datad(!\Mux2~0_combout ),
	.datae(!\Mux2~2_combout ),
	.dataf(!\Mux2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~4 .extended_lut = "off";
defparam \Mux2~4 .lut_mask = 64'h04C434F407C737F7;
defparam \Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N13
dffeas \regval1_ID[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux2~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[29] .is_wysiwyg = "true";
defparam \regval1_ID[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N24
cyclonev_lcell_comb \ShiftRight0~28 (
// Equation(s):
// \ShiftRight0~28_combout  = ( regval1_ID[30] & ( regval2_ID[1] & ( (!regval2_ID[0]) # (regval1_ID[31]) ) ) ) # ( !regval1_ID[30] & ( regval2_ID[1] & ( (regval1_ID[31] & regval2_ID[0]) ) ) ) # ( regval1_ID[30] & ( !regval2_ID[1] & ( (!regval2_ID[0] & 
// (regval1_ID[28])) # (regval2_ID[0] & ((regval1_ID[29]))) ) ) ) # ( !regval1_ID[30] & ( !regval2_ID[1] & ( (!regval2_ID[0] & (regval1_ID[28])) # (regval2_ID[0] & ((regval1_ID[29]))) ) ) )

	.dataa(!regval1_ID[28]),
	.datab(!regval1_ID[29]),
	.datac(!regval1_ID[31]),
	.datad(!regval2_ID[0]),
	.datae(!regval1_ID[30]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~28 .extended_lut = "off";
defparam \ShiftRight0~28 .lut_mask = 64'h55335533000FFF0F;
defparam \ShiftRight0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N51
cyclonev_lcell_comb \ShiftRight0~47 (
// Equation(s):
// \ShiftRight0~47_combout  = ( regval2_ID[2] & ( regval1_ID[31] ) ) # ( !regval2_ID[2] & ( (!regval2_ID[3] & (\ShiftRight0~28_combout )) # (regval2_ID[3] & ((regval1_ID[31]))) ) )

	.dataa(!\ShiftRight0~28_combout ),
	.datab(!regval2_ID[3]),
	.datac(!regval1_ID[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~47 .extended_lut = "off";
defparam \ShiftRight0~47 .lut_mask = 64'h474747470F0F0F0F;
defparam \ShiftRight0~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N37
dffeas \regval1_ID[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux22~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[9] .is_wysiwyg = "true";
defparam \regval1_ID[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N54
cyclonev_lcell_comb \ShiftLeft0~37 (
// Equation(s):
// \ShiftLeft0~37_combout  = ( regval1_ID[11] & ( regval2_ID[1] & ( (!regval2_ID[0] & (regval1_ID[10])) # (regval2_ID[0] & ((regval1_ID[9]))) ) ) ) # ( !regval1_ID[11] & ( regval2_ID[1] & ( (!regval2_ID[0] & (regval1_ID[10])) # (regval2_ID[0] & 
// ((regval1_ID[9]))) ) ) ) # ( regval1_ID[11] & ( !regval2_ID[1] & ( (\regval1_ID[12]~DUPLICATE_q ) # (regval2_ID[0]) ) ) ) # ( !regval1_ID[11] & ( !regval2_ID[1] & ( (!regval2_ID[0] & \regval1_ID[12]~DUPLICATE_q ) ) ) )

	.dataa(!regval1_ID[10]),
	.datab(!regval1_ID[9]),
	.datac(!regval2_ID[0]),
	.datad(!\regval1_ID[12]~DUPLICATE_q ),
	.datae(!regval1_ID[11]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~37 .extended_lut = "off";
defparam \ShiftLeft0~37 .lut_mask = 64'h00F00FFF53535353;
defparam \ShiftLeft0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N54
cyclonev_lcell_comb \ShiftLeft0~13 (
// Equation(s):
// \ShiftLeft0~13_combout  = ( regval2_ID[1] & ( regval1_ID[5] & ( (regval2_ID[0]) # (regval1_ID[6]) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[5] & ( (!regval2_ID[0] & (regval1_ID[8])) # (regval2_ID[0] & ((regval1_ID[7]))) ) ) ) # ( regval2_ID[1] & ( 
// !regval1_ID[5] & ( (regval1_ID[6] & !regval2_ID[0]) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[5] & ( (!regval2_ID[0] & (regval1_ID[8])) # (regval2_ID[0] & ((regval1_ID[7]))) ) ) )

	.dataa(!regval1_ID[6]),
	.datab(!regval1_ID[8]),
	.datac(!regval2_ID[0]),
	.datad(!regval1_ID[7]),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~13 .extended_lut = "off";
defparam \ShiftLeft0~13 .lut_mask = 64'h303F5050303F5F5F;
defparam \ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N6
cyclonev_lcell_comb \ShiftLeft0~14 (
// Equation(s):
// \ShiftLeft0~14_combout  = ( regval2_ID[1] & ( regval1_ID[1] & ( (regval1_ID[2]) # (regval2_ID[0]) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[1] & ( (!regval2_ID[0] & (regval1_ID[4])) # (regval2_ID[0] & ((regval1_ID[3]))) ) ) ) # ( regval2_ID[1] & ( 
// !regval1_ID[1] & ( (!regval2_ID[0] & regval1_ID[2]) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[1] & ( (!regval2_ID[0] & (regval1_ID[4])) # (regval2_ID[0] & ((regval1_ID[3]))) ) ) )

	.dataa(!regval2_ID[0]),
	.datab(!regval1_ID[2]),
	.datac(!regval1_ID[4]),
	.datad(!regval1_ID[3]),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~14 .extended_lut = "off";
defparam \ShiftLeft0~14 .lut_mask = 64'h0A5F22220A5F7777;
defparam \ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N3
cyclonev_lcell_comb \ShiftLeft0~15 (
// Equation(s):
// \ShiftLeft0~15_combout  = ( !regval2_ID[0] & ( regval1_ID[0] & ( !regval2_ID[1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[1]),
	.datad(gnd),
	.datae(!regval2_ID[0]),
	.dataf(!regval1_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~15 .extended_lut = "off";
defparam \ShiftLeft0~15 .lut_mask = 64'h00000000F0F00000;
defparam \ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N42
cyclonev_lcell_comb \ShiftLeft0~45 (
// Equation(s):
// \ShiftLeft0~45_combout  = ( regval2_ID[2] & ( \ShiftLeft0~15_combout  & ( (\ShiftLeft0~13_combout ) # (regval2_ID[3]) ) ) ) # ( !regval2_ID[2] & ( \ShiftLeft0~15_combout  & ( (!regval2_ID[3] & (\ShiftLeft0~37_combout )) # (regval2_ID[3] & 
// ((\ShiftLeft0~14_combout ))) ) ) ) # ( regval2_ID[2] & ( !\ShiftLeft0~15_combout  & ( (!regval2_ID[3] & \ShiftLeft0~13_combout ) ) ) ) # ( !regval2_ID[2] & ( !\ShiftLeft0~15_combout  & ( (!regval2_ID[3] & (\ShiftLeft0~37_combout )) # (regval2_ID[3] & 
// ((\ShiftLeft0~14_combout ))) ) ) )

	.dataa(!regval2_ID[3]),
	.datab(!\ShiftLeft0~37_combout ),
	.datac(!\ShiftLeft0~13_combout ),
	.datad(!\ShiftLeft0~14_combout ),
	.datae(!regval2_ID[2]),
	.dataf(!\ShiftLeft0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~45 .extended_lut = "off";
defparam \ShiftLeft0~45 .lut_mask = 64'h22770A0A22775F5F;
defparam \ShiftLeft0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N18
cyclonev_lcell_comb \ShiftLeft0~34 (
// Equation(s):
// \ShiftLeft0~34_combout  = ( regval1_ID[22] & ( regval2_ID[1] & ( (!regval2_ID[0]) # (regval1_ID[21]) ) ) ) # ( !regval1_ID[22] & ( regval2_ID[1] & ( (regval2_ID[0] & regval1_ID[21]) ) ) ) # ( regval1_ID[22] & ( !regval2_ID[1] & ( (!regval2_ID[0] & 
// (regval1_ID[24])) # (regval2_ID[0] & ((regval1_ID[23]))) ) ) ) # ( !regval1_ID[22] & ( !regval2_ID[1] & ( (!regval2_ID[0] & (regval1_ID[24])) # (regval2_ID[0] & ((regval1_ID[23]))) ) ) )

	.dataa(!regval2_ID[0]),
	.datab(!regval1_ID[24]),
	.datac(!regval1_ID[23]),
	.datad(!regval1_ID[21]),
	.datae(!regval1_ID[22]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~34 .extended_lut = "off";
defparam \ShiftLeft0~34 .lut_mask = 64'h272727270055AAFF;
defparam \ShiftLeft0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N54
cyclonev_lcell_comb \aluout_EX_r[28]~207 (
// Equation(s):
// \aluout_EX_r[28]~207_combout  = ( regval1_ID[28] & ( regval2_ID[1] & ( (!regval2_ID[0] & (regval1_ID[26])) # (regval2_ID[0] & ((regval1_ID[25]))) ) ) ) # ( !regval1_ID[28] & ( regval2_ID[1] & ( (!regval2_ID[0] & (regval1_ID[26])) # (regval2_ID[0] & 
// ((regval1_ID[25]))) ) ) ) # ( regval1_ID[28] & ( !regval2_ID[1] & ( (!regval2_ID[0]) # (regval1_ID[27]) ) ) ) # ( !regval1_ID[28] & ( !regval2_ID[1] & ( (regval2_ID[0] & regval1_ID[27]) ) ) )

	.dataa(!regval2_ID[0]),
	.datab(!regval1_ID[26]),
	.datac(!regval1_ID[25]),
	.datad(!regval1_ID[27]),
	.datae(!regval1_ID[28]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~207 .extended_lut = "off";
defparam \aluout_EX_r[28]~207 .lut_mask = 64'h0055AAFF27272727;
defparam \aluout_EX_r[28]~207 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N24
cyclonev_lcell_comb \ShiftLeft0~35 (
// Equation(s):
// \ShiftLeft0~35_combout  = ( regval2_ID[0] & ( regval1_ID[18] & ( (!regval2_ID[1] & ((regval1_ID[19]))) # (regval2_ID[1] & (regval1_ID[17])) ) ) ) # ( !regval2_ID[0] & ( regval1_ID[18] & ( (regval1_ID[20]) # (regval2_ID[1]) ) ) ) # ( regval2_ID[0] & ( 
// !regval1_ID[18] & ( (!regval2_ID[1] & ((regval1_ID[19]))) # (regval2_ID[1] & (regval1_ID[17])) ) ) ) # ( !regval2_ID[0] & ( !regval1_ID[18] & ( (!regval2_ID[1] & regval1_ID[20]) ) ) )

	.dataa(!regval1_ID[17]),
	.datab(!regval1_ID[19]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[20]),
	.datae(!regval2_ID[0]),
	.dataf(!regval1_ID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~35 .extended_lut = "off";
defparam \ShiftLeft0~35 .lut_mask = 64'h00F035350FFF3535;
defparam \ShiftLeft0~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N18
cyclonev_lcell_comb \ShiftLeft0~36 (
// Equation(s):
// \ShiftLeft0~36_combout  = ( regval1_ID[16] & ( regval1_ID[14] & ( (!regval2_ID[0]) # ((!regval2_ID[1] & ((regval1_ID[15]))) # (regval2_ID[1] & (regval1_ID[13]))) ) ) ) # ( !regval1_ID[16] & ( regval1_ID[14] & ( (!regval2_ID[0] & (regval2_ID[1])) # 
// (regval2_ID[0] & ((!regval2_ID[1] & ((regval1_ID[15]))) # (regval2_ID[1] & (regval1_ID[13])))) ) ) ) # ( regval1_ID[16] & ( !regval1_ID[14] & ( (!regval2_ID[0] & (!regval2_ID[1])) # (regval2_ID[0] & ((!regval2_ID[1] & ((regval1_ID[15]))) # (regval2_ID[1] 
// & (regval1_ID[13])))) ) ) ) # ( !regval1_ID[16] & ( !regval1_ID[14] & ( (regval2_ID[0] & ((!regval2_ID[1] & ((regval1_ID[15]))) # (regval2_ID[1] & (regval1_ID[13])))) ) ) )

	.dataa(!regval2_ID[0]),
	.datab(!regval2_ID[1]),
	.datac(!regval1_ID[13]),
	.datad(!regval1_ID[15]),
	.datae(!regval1_ID[16]),
	.dataf(!regval1_ID[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~36 .extended_lut = "off";
defparam \ShiftLeft0~36 .lut_mask = 64'h014589CD2367ABEF;
defparam \ShiftLeft0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N18
cyclonev_lcell_comb \aluout_EX_r[28]~208 (
// Equation(s):
// \aluout_EX_r[28]~208_combout  = ( regval2_ID[3] & ( \ShiftLeft0~36_combout  & ( (regval2_ID[2]) # (\ShiftLeft0~35_combout ) ) ) ) # ( !regval2_ID[3] & ( \ShiftLeft0~36_combout  & ( (!regval2_ID[2] & ((\aluout_EX_r[28]~207_combout ))) # (regval2_ID[2] & 
// (\ShiftLeft0~34_combout )) ) ) ) # ( regval2_ID[3] & ( !\ShiftLeft0~36_combout  & ( (\ShiftLeft0~35_combout  & !regval2_ID[2]) ) ) ) # ( !regval2_ID[3] & ( !\ShiftLeft0~36_combout  & ( (!regval2_ID[2] & ((\aluout_EX_r[28]~207_combout ))) # (regval2_ID[2] 
// & (\ShiftLeft0~34_combout )) ) ) )

	.dataa(!\ShiftLeft0~34_combout ),
	.datab(!\aluout_EX_r[28]~207_combout ),
	.datac(!\ShiftLeft0~35_combout ),
	.datad(!regval2_ID[2]),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftLeft0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~208 .extended_lut = "off";
defparam \aluout_EX_r[28]~208 .lut_mask = 64'h33550F0033550FFF;
defparam \aluout_EX_r[28]~208 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N24
cyclonev_lcell_comb \aluout_EX_r[28]~209 (
// Equation(s):
// \aluout_EX_r[28]~209_combout  = ( \ShiftRight0~5_combout  & ( \aluout_EX_r[28]~208_combout  & ( (!op2_ID[0] & regval1_ID[31]) ) ) ) # ( !\ShiftRight0~5_combout  & ( \aluout_EX_r[28]~208_combout  & ( (!op2_ID[0] & (((regval1_ID[31])))) # (op2_ID[0] & 
// ((!regval2_ID[4]) # ((\ShiftLeft0~45_combout )))) ) ) ) # ( \ShiftRight0~5_combout  & ( !\aluout_EX_r[28]~208_combout  & ( (!op2_ID[0] & regval1_ID[31]) ) ) ) # ( !\ShiftRight0~5_combout  & ( !\aluout_EX_r[28]~208_combout  & ( (!op2_ID[0] & 
// (((regval1_ID[31])))) # (op2_ID[0] & (regval2_ID[4] & ((\ShiftLeft0~45_combout )))) ) ) )

	.dataa(!regval2_ID[4]),
	.datab(!op2_ID[0]),
	.datac(!regval1_ID[31]),
	.datad(!\ShiftLeft0~45_combout ),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\aluout_EX_r[28]~208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~209 .extended_lut = "off";
defparam \aluout_EX_r[28]~209 .lut_mask = 64'h0C1D0C0C2E3F0C0C;
defparam \aluout_EX_r[28]~209 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N48
cyclonev_lcell_comb \aluout_EX_r[28]~210 (
// Equation(s):
// \aluout_EX_r[28]~210_combout  = ( \aluout_EX_r[28]~209_combout  & ( ((\aluout_EX_r[30]~187_combout  & \ShiftRight0~47_combout )) # (\aluout_EX_r[30]~191_combout ) ) ) # ( !\aluout_EX_r[28]~209_combout  & ( (\aluout_EX_r[30]~187_combout  & 
// \ShiftRight0~47_combout ) ) )

	.dataa(gnd),
	.datab(!\aluout_EX_r[30]~187_combout ),
	.datac(!\aluout_EX_r[30]~191_combout ),
	.datad(!\ShiftRight0~47_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[28]~209_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~210 .extended_lut = "off";
defparam \aluout_EX_r[28]~210 .lut_mask = 64'h003300330F3F0F3F;
defparam \aluout_EX_r[28]~210 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N0
cyclonev_lcell_comb \aluout_EX_r[28]~203 (
// Equation(s):
// \aluout_EX_r[28]~203_combout  = ( op2_ID[2] & ( regval2_ID[28] & ( (\op2_ID[5]~DUPLICATE_q  & (!\op2_ID[3]~DUPLICATE_q  $ (((!op2_ID[0] & !regval1_ID[28]))))) ) ) ) # ( op2_ID[2] & ( !regval2_ID[28] & ( (\op2_ID[5]~DUPLICATE_q  & (!\op2_ID[3]~DUPLICATE_q  
// $ (((!op2_ID[0]) # (!regval1_ID[28]))))) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!\op2_ID[5]~DUPLICATE_q ),
	.datac(!\op2_ID[3]~DUPLICATE_q ),
	.datad(!regval1_ID[28]),
	.datae(!op2_ID[2]),
	.dataf(!regval2_ID[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~203 .extended_lut = "off";
defparam \aluout_EX_r[28]~203 .lut_mask = 64'h0000031200001230;
defparam \aluout_EX_r[28]~203 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N6
cyclonev_lcell_comb \aluout_EX_r[28]~206 (
// Equation(s):
// \aluout_EX_r[28]~206_combout  = ( \Equal16~0_combout  & ( (!immval_ID[31] & (!\aluout_EX_r[3]~15_combout  & regval1_ID[28])) # (immval_ID[31] & ((!\aluout_EX_r[3]~15_combout ) # (regval1_ID[28]))) ) ) # ( !\Equal16~0_combout  & ( 
// (\aluout_EX_r[3]~15_combout  & (!immval_ID[31] $ (!regval1_ID[28]))) ) )

	.dataa(gnd),
	.datab(!immval_ID[31]),
	.datac(!\aluout_EX_r[3]~15_combout ),
	.datad(!regval1_ID[28]),
	.datae(gnd),
	.dataf(!\Equal16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~206 .extended_lut = "off";
defparam \aluout_EX_r[28]~206 .lut_mask = 64'h030C030C30F330F3;
defparam \aluout_EX_r[28]~206 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N24
cyclonev_lcell_comb \aluout_EX_r[28]~280 (
// Equation(s):
// \aluout_EX_r[28]~280_combout  = ( \Add3~101_sumout  & ( \Add1~101_sumout  & ( ((!\Equal10~0_combout  & ((\aluout_EX_r[28]~206_combout ) # (\always4~0_combout )))) # (\aluout_EX_r[30]~182_combout ) ) ) ) # ( !\Add3~101_sumout  & ( \Add1~101_sumout  & ( 
// ((!\always4~0_combout  & (!\Equal10~0_combout  & \aluout_EX_r[28]~206_combout ))) # (\aluout_EX_r[30]~182_combout ) ) ) ) # ( \Add3~101_sumout  & ( !\Add1~101_sumout  & ( (!\Equal10~0_combout  & ((\aluout_EX_r[28]~206_combout ) # (\always4~0_combout ))) ) 
// ) ) # ( !\Add3~101_sumout  & ( !\Add1~101_sumout  & ( (!\always4~0_combout  & (!\Equal10~0_combout  & \aluout_EX_r[28]~206_combout )) ) ) )

	.dataa(!\aluout_EX_r[30]~182_combout ),
	.datab(!\always4~0_combout ),
	.datac(!\Equal10~0_combout ),
	.datad(!\aluout_EX_r[28]~206_combout ),
	.datae(!\Add3~101_sumout ),
	.dataf(!\Add1~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~280 .extended_lut = "off";
defparam \aluout_EX_r[28]~280 .lut_mask = 64'h00C030F055D575F5;
defparam \aluout_EX_r[28]~280 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N57
cyclonev_lcell_comb \aluout_EX_r[28]~283 (
// Equation(s):
// \aluout_EX_r[28]~283_combout  = (!\aluout_EX_r[28]~203_combout  & !\aluout_EX_r[28]~280_combout )

	.dataa(!\aluout_EX_r[28]~203_combout ),
	.datab(!\aluout_EX_r[28]~280_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~283 .extended_lut = "off";
defparam \aluout_EX_r[28]~283 .lut_mask = 64'h8888888888888888;
defparam \aluout_EX_r[28]~283 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N21
cyclonev_lcell_comb \aluout_EX_r[28]~281 (
// Equation(s):
// \aluout_EX_r[28]~281_combout  = ( !\aluout_EX_r[30]~181_combout  & ( ((!\always4~0_combout  & (!\aluout_EX_r[28]~206_combout )) # (\always4~0_combout  & ((!\Add3~101_sumout )))) # (\Equal10~0_combout ) ) )

	.dataa(!\Equal10~0_combout ),
	.datab(!\always4~0_combout ),
	.datac(!\aluout_EX_r[28]~206_combout ),
	.datad(!\Add3~101_sumout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[30]~181_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~281 .extended_lut = "off";
defparam \aluout_EX_r[28]~281 .lut_mask = 64'hF7D5F7D500000000;
defparam \aluout_EX_r[28]~281 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N54
cyclonev_lcell_comb \aluout_EX_r[28]~282 (
// Equation(s):
// \aluout_EX_r[28]~282_combout  = ( \aluout_EX_r[30]~183_combout  & ( !\aluout_EX_r[28]~281_combout  ) ) # ( !\aluout_EX_r[30]~183_combout  & ( (!\aluout_EX_r[28]~281_combout  & ((\aluout_EX_r[28]~280_combout ) # (\aluout_EX_r[28]~203_combout ))) ) )

	.dataa(!\aluout_EX_r[28]~203_combout ),
	.datab(!\aluout_EX_r[28]~280_combout ),
	.datac(!\aluout_EX_r[28]~281_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[30]~183_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~282 .extended_lut = "off";
defparam \aluout_EX_r[28]~282 .lut_mask = 64'h70707070F0F0F0F0;
defparam \aluout_EX_r[28]~282 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N36
cyclonev_lcell_comb \aluout_EX_r[28]~205 (
// Equation(s):
// \aluout_EX_r[28]~205_combout  = ( \aluout_EX_r[3]~1_combout  & ( (!\aluout_EX_r[3]~3_combout  & (\aluout_EX_r[30]~180_combout  & (!regval2_ID[28] $ (regval1_ID[28])))) ) )

	.dataa(!\aluout_EX_r[3]~3_combout ),
	.datab(!regval2_ID[28]),
	.datac(!\aluout_EX_r[30]~180_combout ),
	.datad(!regval1_ID[28]),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~205 .extended_lut = "off";
defparam \aluout_EX_r[28]~205 .lut_mask = 64'h0000000008020802;
defparam \aluout_EX_r[28]~205 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N39
cyclonev_lcell_comb \aluout_EX_r[28]~204 (
// Equation(s):
// \aluout_EX_r[28]~204_combout  = ( !\aluout_EX_r[3]~1_combout  & ( (\aluout_EX_r[3]~3_combout  & (\aluout_EX_r[30]~180_combout  & (!regval2_ID[28] $ (!regval1_ID[28])))) ) )

	.dataa(!\aluout_EX_r[3]~3_combout ),
	.datab(!regval2_ID[28]),
	.datac(!regval1_ID[28]),
	.datad(!\aluout_EX_r[30]~180_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~204 .extended_lut = "off";
defparam \aluout_EX_r[28]~204 .lut_mask = 64'h0014001400000000;
defparam \aluout_EX_r[28]~204 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N30
cyclonev_lcell_comb \aluout_EX_r[28]~211 (
// Equation(s):
// \aluout_EX_r[28]~211_combout  = ( \aluout_EX_r[28]~205_combout  & ( \aluout_EX_r[28]~204_combout  ) ) # ( !\aluout_EX_r[28]~205_combout  & ( \aluout_EX_r[28]~204_combout  ) ) # ( \aluout_EX_r[28]~205_combout  & ( !\aluout_EX_r[28]~204_combout  ) ) # ( 
// !\aluout_EX_r[28]~205_combout  & ( !\aluout_EX_r[28]~204_combout  & ( ((\aluout_EX_r[28]~282_combout  & ((!\aluout_EX_r[28]~283_combout ) # (\Add2~101_sumout )))) # (\aluout_EX_r[28]~210_combout ) ) ) )

	.dataa(!\aluout_EX_r[28]~210_combout ),
	.datab(!\aluout_EX_r[28]~283_combout ),
	.datac(!\aluout_EX_r[28]~282_combout ),
	.datad(!\Add2~101_sumout ),
	.datae(!\aluout_EX_r[28]~205_combout ),
	.dataf(!\aluout_EX_r[28]~204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~211 .extended_lut = "off";
defparam \aluout_EX_r[28]~211 .lut_mask = 64'h5D5FFFFFFFFFFFFF;
defparam \aluout_EX_r[28]~211 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N31
dffeas \aluout_EX[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[28]~211_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[28]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[28] .is_wysiwyg = "true";
defparam \aluout_EX[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N19
dffeas \dmem~29 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~29 .is_wysiwyg = "true";
defparam \dmem~29 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N48
cyclonev_lcell_comb \regval_MEM~26 (
// Equation(s):
// \regval_MEM~26_combout  = ( aluout_EX[28] & ( \dmem~29_q  & ( (!\regval_MEM[10]~4_combout ) # ((!\regval_MEM[10]~5_combout  & ((dmem_rtl_0_bypass[57]))) # (\regval_MEM[10]~5_combout  & (\dmem_rtl_0|auto_generated|mux3|l1_w28_n0_mux_dataout~0_combout ))) ) 
// ) ) # ( !aluout_EX[28] & ( \dmem~29_q  & ( (!\regval_MEM[10]~4_combout  & (((\regval_MEM[10]~5_combout )))) # (\regval_MEM[10]~4_combout  & ((!\regval_MEM[10]~5_combout  & ((dmem_rtl_0_bypass[57]))) # (\regval_MEM[10]~5_combout  & 
// (\dmem_rtl_0|auto_generated|mux3|l1_w28_n0_mux_dataout~0_combout )))) ) ) ) # ( aluout_EX[28] & ( !\dmem~29_q  & ( (!\regval_MEM[10]~4_combout  & (((!\regval_MEM[10]~5_combout )))) # (\regval_MEM[10]~4_combout  & ((!\regval_MEM[10]~5_combout  & 
// ((dmem_rtl_0_bypass[57]))) # (\regval_MEM[10]~5_combout  & (\dmem_rtl_0|auto_generated|mux3|l1_w28_n0_mux_dataout~0_combout )))) ) ) ) # ( !aluout_EX[28] & ( !\dmem~29_q  & ( (\regval_MEM[10]~4_combout  & ((!\regval_MEM[10]~5_combout  & 
// ((dmem_rtl_0_bypass[57]))) # (\regval_MEM[10]~5_combout  & (\dmem_rtl_0|auto_generated|mux3|l1_w28_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|mux3|l1_w28_n0_mux_dataout~0_combout ),
	.datab(!dmem_rtl_0_bypass[57]),
	.datac(!\regval_MEM[10]~4_combout ),
	.datad(!\regval_MEM[10]~5_combout ),
	.datae(!aluout_EX[28]),
	.dataf(!\dmem~29_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~26 .extended_lut = "off";
defparam \regval_MEM~26 .lut_mask = 64'h0305F30503F5F3F5;
defparam \regval_MEM~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N49
dffeas \regval_MEM[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[28] .is_wysiwyg = "true";
defparam \regval_MEM[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N42
cyclonev_lcell_comb \regs[13][28]~feeder (
// Equation(s):
// \regs[13][28]~feeder_combout  = ( regval_MEM[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][28]~feeder .extended_lut = "off";
defparam \regs[13][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N43
dffeas \regs[13][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][28] .is_wysiwyg = "true";
defparam \regs[13][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N48
cyclonev_lcell_comb \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = ( \regs[15][28]~q  & ( \regs[14][28]~q  & ( ((!\imem~15_combout  & ((\regs[12][28]~q ))) # (\imem~15_combout  & (\regs[13][28]~q ))) # (\imem~16_combout ) ) ) ) # ( !\regs[15][28]~q  & ( \regs[14][28]~q  & ( (!\imem~15_combout  & 
// (((\regs[12][28]~q ) # (\imem~16_combout )))) # (\imem~15_combout  & (\regs[13][28]~q  & (!\imem~16_combout ))) ) ) ) # ( \regs[15][28]~q  & ( !\regs[14][28]~q  & ( (!\imem~15_combout  & (((!\imem~16_combout  & \regs[12][28]~q )))) # (\imem~15_combout  & 
// (((\imem~16_combout )) # (\regs[13][28]~q ))) ) ) ) # ( !\regs[15][28]~q  & ( !\regs[14][28]~q  & ( (!\imem~16_combout  & ((!\imem~15_combout  & ((\regs[12][28]~q ))) # (\imem~15_combout  & (\regs[13][28]~q )))) ) ) )

	.dataa(!\imem~15_combout ),
	.datab(!\regs[13][28]~q ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[12][28]~q ),
	.datae(!\regs[15][28]~q ),
	.dataf(!\regs[14][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~3 .extended_lut = "off";
defparam \Mux3~3 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N0
cyclonev_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = ( \regs[11][28]~q  & ( \regs[8][28]~q  & ( (!\imem~16_combout  & (((!\imem~15_combout ) # (\regs[9][28]~q )))) # (\imem~16_combout  & (((\imem~15_combout )) # (\regs[10][28]~q ))) ) ) ) # ( !\regs[11][28]~q  & ( \regs[8][28]~q  & ( 
// (!\imem~16_combout  & (((!\imem~15_combout ) # (\regs[9][28]~q )))) # (\imem~16_combout  & (\regs[10][28]~q  & (!\imem~15_combout ))) ) ) ) # ( \regs[11][28]~q  & ( !\regs[8][28]~q  & ( (!\imem~16_combout  & (((\imem~15_combout  & \regs[9][28]~q )))) # 
// (\imem~16_combout  & (((\imem~15_combout )) # (\regs[10][28]~q ))) ) ) ) # ( !\regs[11][28]~q  & ( !\regs[8][28]~q  & ( (!\imem~16_combout  & (((\imem~15_combout  & \regs[9][28]~q )))) # (\imem~16_combout  & (\regs[10][28]~q  & (!\imem~15_combout ))) ) ) 
// )

	.dataa(!\imem~16_combout ),
	.datab(!\regs[10][28]~q ),
	.datac(!\imem~15_combout ),
	.datad(!\regs[9][28]~q ),
	.datae(!\regs[11][28]~q ),
	.dataf(!\regs[8][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~2 .extended_lut = "off";
defparam \Mux3~2 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N18
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( \regs[1][28]~q  & ( \regs[3][28]~q  & ( ((!\imem~16_combout  & ((\regs[0][28]~q ))) # (\imem~16_combout  & (\regs[2][28]~q ))) # (\imem~15_combout ) ) ) ) # ( !\regs[1][28]~q  & ( \regs[3][28]~q  & ( (!\imem~15_combout  & 
// ((!\imem~16_combout  & ((\regs[0][28]~q ))) # (\imem~16_combout  & (\regs[2][28]~q )))) # (\imem~15_combout  & (((\imem~16_combout )))) ) ) ) # ( \regs[1][28]~q  & ( !\regs[3][28]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & ((\regs[0][28]~q ))) # 
// (\imem~16_combout  & (\regs[2][28]~q )))) # (\imem~15_combout  & (((!\imem~16_combout )))) ) ) ) # ( !\regs[1][28]~q  & ( !\regs[3][28]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & ((\regs[0][28]~q ))) # (\imem~16_combout  & (\regs[2][28]~q )))) ) 
// ) )

	.dataa(!\regs[2][28]~q ),
	.datab(!\imem~15_combout ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[0][28]~q ),
	.datae(!\regs[1][28]~q ),
	.dataf(!\regs[3][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h04C434F407C737F7;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N48
cyclonev_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = ( \regs[5][28]~q  & ( \regs[4][28]~q  & ( (!\imem~16_combout ) # ((!\imem~15_combout  & ((\regs[6][28]~q ))) # (\imem~15_combout  & (\regs[7][28]~q ))) ) ) ) # ( !\regs[5][28]~q  & ( \regs[4][28]~q  & ( (!\imem~16_combout  & 
// (((!\imem~15_combout )))) # (\imem~16_combout  & ((!\imem~15_combout  & ((\regs[6][28]~q ))) # (\imem~15_combout  & (\regs[7][28]~q )))) ) ) ) # ( \regs[5][28]~q  & ( !\regs[4][28]~q  & ( (!\imem~16_combout  & (((\imem~15_combout )))) # (\imem~16_combout  
// & ((!\imem~15_combout  & ((\regs[6][28]~q ))) # (\imem~15_combout  & (\regs[7][28]~q )))) ) ) ) # ( !\regs[5][28]~q  & ( !\regs[4][28]~q  & ( (\imem~16_combout  & ((!\imem~15_combout  & ((\regs[6][28]~q ))) # (\imem~15_combout  & (\regs[7][28]~q )))) ) ) 
// )

	.dataa(!\imem~16_combout ),
	.datab(!\regs[7][28]~q ),
	.datac(!\regs[6][28]~q ),
	.datad(!\imem~15_combout ),
	.datae(!\regs[5][28]~q ),
	.dataf(!\regs[4][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~1 .extended_lut = "off";
defparam \Mux3~1 .lut_mask = 64'h051105BBAF11AFBB;
defparam \Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N0
cyclonev_lcell_comb \Mux3~4 (
// Equation(s):
// \Mux3~4_combout  = ( \Mux3~0_combout  & ( \Mux3~1_combout  & ( (!\imem~14_combout ) # ((!\imem~13_combout  & ((\Mux3~2_combout ))) # (\imem~13_combout  & (\Mux3~3_combout ))) ) ) ) # ( !\Mux3~0_combout  & ( \Mux3~1_combout  & ( (!\imem~13_combout  & 
// (((\imem~14_combout  & \Mux3~2_combout )))) # (\imem~13_combout  & (((!\imem~14_combout )) # (\Mux3~3_combout ))) ) ) ) # ( \Mux3~0_combout  & ( !\Mux3~1_combout  & ( (!\imem~13_combout  & (((!\imem~14_combout ) # (\Mux3~2_combout )))) # (\imem~13_combout 
//  & (\Mux3~3_combout  & (\imem~14_combout ))) ) ) ) # ( !\Mux3~0_combout  & ( !\Mux3~1_combout  & ( (\imem~14_combout  & ((!\imem~13_combout  & ((\Mux3~2_combout ))) # (\imem~13_combout  & (\Mux3~3_combout )))) ) ) )

	.dataa(!\Mux3~3_combout ),
	.datab(!\imem~13_combout ),
	.datac(!\imem~14_combout ),
	.datad(!\Mux3~2_combout ),
	.datae(!\Mux3~0_combout ),
	.dataf(!\Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~4 .extended_lut = "off";
defparam \Mux3~4 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N2
dffeas \regval1_ID[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux3~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[28] .is_wysiwyg = "true";
defparam \regval1_ID[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N18
cyclonev_lcell_comb \ShiftRight0~22 (
// Equation(s):
// \ShiftRight0~22_combout  = ( regval1_ID[25] & ( regval2_ID[1] & ( (!regval2_ID[0] & ((regval1_ID[27]))) # (regval2_ID[0] & (regval1_ID[28])) ) ) ) # ( !regval1_ID[25] & ( regval2_ID[1] & ( (!regval2_ID[0] & ((regval1_ID[27]))) # (regval2_ID[0] & 
// (regval1_ID[28])) ) ) ) # ( regval1_ID[25] & ( !regval2_ID[1] & ( (!regval2_ID[0]) # (regval1_ID[26]) ) ) ) # ( !regval1_ID[25] & ( !regval2_ID[1] & ( (regval1_ID[26] & regval2_ID[0]) ) ) )

	.dataa(!regval1_ID[28]),
	.datab(!regval1_ID[27]),
	.datac(!regval1_ID[26]),
	.datad(!regval2_ID[0]),
	.datae(!regval1_ID[25]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~22 .extended_lut = "off";
defparam \ShiftRight0~22 .lut_mask = 64'h000FFF0F33553355;
defparam \ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N9
cyclonev_lcell_comb \ShiftRight0~23 (
// Equation(s):
// \ShiftRight0~23_combout  = ( regval1_ID[31] & ( ((!regval2_ID[2] & (\ShiftRight0~22_combout )) # (regval2_ID[2] & ((\ShiftRight0~21_combout )))) # (regval2_ID[3]) ) ) # ( !regval1_ID[31] & ( (!regval2_ID[3] & ((!regval2_ID[2] & (\ShiftRight0~22_combout )) 
// # (regval2_ID[2] & ((\ShiftRight0~21_combout ))))) ) )

	.dataa(!regval2_ID[3]),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftRight0~22_combout ),
	.datad(!\ShiftRight0~21_combout ),
	.datae(gnd),
	.dataf(!regval1_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~23 .extended_lut = "off";
defparam \ShiftRight0~23 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \ShiftRight0~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N18
cyclonev_lcell_comb \aluout_EX_r[25]~111 (
// Equation(s):
// \aluout_EX_r[25]~111_combout  = ( \ShiftLeft0~31_combout  & ( regval2_ID[3] & ( (!regval2_ID[2] & (\ShiftLeft0~32_combout )) # (regval2_ID[2] & ((\ShiftLeft0~33_combout ))) ) ) ) # ( !\ShiftLeft0~31_combout  & ( regval2_ID[3] & ( (!regval2_ID[2] & 
// (\ShiftLeft0~32_combout )) # (regval2_ID[2] & ((\ShiftLeft0~33_combout ))) ) ) ) # ( \ShiftLeft0~31_combout  & ( !regval2_ID[3] & ( (\ShiftLeft0~30_combout ) # (regval2_ID[2]) ) ) ) # ( !\ShiftLeft0~31_combout  & ( !regval2_ID[3] & ( (!regval2_ID[2] & 
// \ShiftLeft0~30_combout ) ) ) )

	.dataa(!\ShiftLeft0~32_combout ),
	.datab(!\ShiftLeft0~33_combout ),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftLeft0~30_combout ),
	.datae(!\ShiftLeft0~31_combout ),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~111 .extended_lut = "off";
defparam \aluout_EX_r[25]~111 .lut_mask = 64'h00F00FFF53535353;
defparam \aluout_EX_r[25]~111 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N54
cyclonev_lcell_comb \aluout_EX_r[25]~112 (
// Equation(s):
// \aluout_EX_r[25]~112_combout  = ( op2_ID[0] & ( \ShiftLeft0~12_combout  & ( (!\aluout_EX[23]~3_combout ) # (\aluout_EX_r[25]~111_combout ) ) ) ) # ( !op2_ID[0] & ( \ShiftLeft0~12_combout  & ( (!\aluout_EX[23]~3_combout  & ((regval1_ID[31]))) # 
// (\aluout_EX[23]~3_combout  & (\ShiftRight0~23_combout )) ) ) ) # ( op2_ID[0] & ( !\ShiftLeft0~12_combout  & ( (\aluout_EX[23]~3_combout  & \aluout_EX_r[25]~111_combout ) ) ) ) # ( !op2_ID[0] & ( !\ShiftLeft0~12_combout  & ( (!\aluout_EX[23]~3_combout  & 
// ((regval1_ID[31]))) # (\aluout_EX[23]~3_combout  & (\ShiftRight0~23_combout )) ) ) )

	.dataa(!\aluout_EX[23]~3_combout ),
	.datab(!\ShiftRight0~23_combout ),
	.datac(!\aluout_EX_r[25]~111_combout ),
	.datad(!regval1_ID[31]),
	.datae(!op2_ID[0]),
	.dataf(!\ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~112 .extended_lut = "off";
defparam \aluout_EX_r[25]~112 .lut_mask = 64'h11BB050511BBAFAF;
defparam \aluout_EX_r[25]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N24
cyclonev_lcell_comb \aluout_EX_r[25]~271 (
// Equation(s):
// \aluout_EX_r[25]~271_combout  = ( \aluout_EX_r[25]~112_combout  & ( \Equal11~2_combout  & ( ((\aluout_EX_r[25]~110_combout  & \aluout_EX_r[23]~94_combout )) # (\aluout_EX_r[22]~92_combout ) ) ) ) # ( !\aluout_EX_r[25]~112_combout  & ( \Equal11~2_combout  
// & ( (!\aluout_EX_r[25]~110_combout  & (((\aluout_EX_r[22]~92_combout  & \aluout_EX[23]~1_combout )))) # (\aluout_EX_r[25]~110_combout  & (((\aluout_EX_r[22]~92_combout  & \aluout_EX[23]~1_combout )) # (\aluout_EX_r[23]~94_combout ))) ) ) ) # ( 
// \aluout_EX_r[25]~112_combout  & ( !\Equal11~2_combout  & ( (!\aluout_EX_r[25]~110_combout  & (((\aluout_EX_r[22]~92_combout  & !\aluout_EX[23]~1_combout )))) # (\aluout_EX_r[25]~110_combout  & (((\aluout_EX_r[22]~92_combout  & !\aluout_EX[23]~1_combout )) 
// # (\aluout_EX_r[23]~94_combout ))) ) ) ) # ( !\aluout_EX_r[25]~112_combout  & ( !\Equal11~2_combout  & ( (\aluout_EX_r[25]~110_combout  & \aluout_EX_r[23]~94_combout ) ) ) )

	.dataa(!\aluout_EX_r[25]~110_combout ),
	.datab(!\aluout_EX_r[23]~94_combout ),
	.datac(!\aluout_EX_r[22]~92_combout ),
	.datad(!\aluout_EX[23]~1_combout ),
	.datae(!\aluout_EX_r[25]~112_combout ),
	.dataf(!\Equal11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~271 .extended_lut = "off";
defparam \aluout_EX_r[25]~271 .lut_mask = 64'h11111F11111F1F1F;
defparam \aluout_EX_r[25]~271 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N30
cyclonev_lcell_comb \aluout_EX_r[25]~320 (
// Equation(s):
// \aluout_EX_r[25]~320_combout  = ( !\op2_ID[3]~DUPLICATE_q  & ( (((\aluout_EX_r[23]~93_combout  & (\Add1~49_sumout  & \aluout_EX_r[23]~94_combout ))) # (\aluout_EX_r[25]~271_combout )) # (\aluout_EX_r[25]~116_combout ) ) ) # ( \op2_ID[3]~DUPLICATE_q  & ( 
// (((\aluout_EX_r[23]~93_combout  & (\Add2~49_sumout  & \aluout_EX_r[23]~94_combout ))) # (\aluout_EX_r[25]~271_combout )) # (\aluout_EX_r[25]~116_combout ) ) )

	.dataa(!\aluout_EX_r[23]~93_combout ),
	.datab(!\aluout_EX_r[25]~116_combout ),
	.datac(!\Add2~49_sumout ),
	.datad(!\aluout_EX_r[23]~94_combout ),
	.datae(!\op2_ID[3]~DUPLICATE_q ),
	.dataf(!\aluout_EX_r[25]~271_combout ),
	.datag(!\Add1~49_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~320 .extended_lut = "on";
defparam \aluout_EX_r[25]~320 .lut_mask = 64'h33373337FFFFFFFF;
defparam \aluout_EX_r[25]~320 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N54
cyclonev_lcell_comb \aluout_EX[23]~6 (
// Equation(s):
// \aluout_EX[23]~6_combout  = ( op2_ID[2] & ( \op2_ID[5]~DUPLICATE_q  & ( (!op2_ID[4] & (!op2_ID[7] & !op2_ID[6])) ) ) ) # ( !op2_ID[2] & ( \op2_ID[5]~DUPLICATE_q  & ( (!op2_ID[7] & (!op2_ID[6] & ((!op2_ID[4]) # (!\op2_ID[3]~DUPLICATE_q )))) ) ) )

	.dataa(!op2_ID[4]),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!op2_ID[7]),
	.datad(!op2_ID[6]),
	.datae(!op2_ID[2]),
	.dataf(!\op2_ID[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[23]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[23]~6 .extended_lut = "off";
defparam \aluout_EX[23]~6 .lut_mask = 64'h00000000E000A000;
defparam \aluout_EX[23]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N0
cyclonev_lcell_comb \aluout_EX[23]~7 (
// Equation(s):
// \aluout_EX[23]~7_combout  = ( op2_ID[1] & ( op2_ID[4] & ( (\aluout_EX[23]~6_combout  & (!op2_ID[0] & op2_ID[2])) ) ) ) # ( !op2_ID[1] & ( op2_ID[4] & ( (\aluout_EX[23]~6_combout  & ((!op2_ID[0]) # ((!\ShiftRight0~5_combout ) # (op2_ID[2])))) ) ) ) # ( 
// op2_ID[1] & ( !op2_ID[4] & ( (\aluout_EX[23]~6_combout  & (!op2_ID[0] & op2_ID[2])) ) ) ) # ( !op2_ID[1] & ( !op2_ID[4] & ( (\aluout_EX[23]~6_combout  & ((!op2_ID[0]) # (op2_ID[2]))) ) ) )

	.dataa(!\aluout_EX[23]~6_combout ),
	.datab(!op2_ID[0]),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!op2_ID[2]),
	.datae(!op2_ID[1]),
	.dataf(!op2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[23]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[23]~7 .extended_lut = "off";
defparam \aluout_EX[23]~7 .lut_mask = 64'h4455004454550044;
defparam \aluout_EX[23]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N42
cyclonev_lcell_comb \aluout_EX[23]~8 (
// Equation(s):
// \aluout_EX[23]~8_combout  = ( \always4~0_combout  & ( \Equal10~0_combout  & ( !\aluout_EX[23]~7_combout  ) ) ) # ( !\always4~0_combout  & ( \Equal10~0_combout  & ( !\aluout_EX[23]~7_combout  ) ) ) # ( !\always4~0_combout  & ( !\Equal10~0_combout  & ( 
// (!\Equal16~1_combout ) # ((op1_ID[1] & op1_ID[0])) ) ) )

	.dataa(!op1_ID[1]),
	.datab(!\Equal16~1_combout ),
	.datac(!\aluout_EX[23]~7_combout ),
	.datad(!op1_ID[0]),
	.datae(!\always4~0_combout ),
	.dataf(!\Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[23]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[23]~8 .extended_lut = "off";
defparam \aluout_EX[23]~8 .lut_mask = 64'hCCDD0000F0F0F0F0;
defparam \aluout_EX[23]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N32
dffeas \aluout_EX[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[25]~320_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[23]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[25]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[25] .is_wysiwyg = "true";
defparam \aluout_EX[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N45
cyclonev_lcell_comb \dmem~26feeder (
// Equation(s):
// \dmem~26feeder_combout  = regval2_EX[25]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_EX[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~26feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~26feeder .extended_lut = "off";
defparam \dmem~26feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dmem~26feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N46
dffeas \dmem~26 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~26feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~26 .is_wysiwyg = "true";
defparam \dmem~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N59
dffeas \dmem_rtl_0_bypass[54] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[54]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N30
cyclonev_lcell_comb \regval_MEM~29 (
// Equation(s):
// \regval_MEM~29_combout  = ( \dmem~26_q  & ( dmem_rtl_0_bypass[54] & ( (!\regval_MEM[10]~5_combout  & (((aluout_EX[25])) # (\regval_MEM[10]~4_combout ))) # (\regval_MEM[10]~5_combout  & ((!\regval_MEM[10]~4_combout ) # 
// ((\dmem_rtl_0|auto_generated|mux3|l1_w25_n0_mux_dataout~0_combout )))) ) ) ) # ( !\dmem~26_q  & ( dmem_rtl_0_bypass[54] & ( (!\regval_MEM[10]~5_combout  & (((aluout_EX[25])) # (\regval_MEM[10]~4_combout ))) # (\regval_MEM[10]~5_combout  & 
// (\regval_MEM[10]~4_combout  & (\dmem_rtl_0|auto_generated|mux3|l1_w25_n0_mux_dataout~0_combout ))) ) ) ) # ( \dmem~26_q  & ( !dmem_rtl_0_bypass[54] & ( (!\regval_MEM[10]~5_combout  & (!\regval_MEM[10]~4_combout  & ((aluout_EX[25])))) # 
// (\regval_MEM[10]~5_combout  & ((!\regval_MEM[10]~4_combout ) # ((\dmem_rtl_0|auto_generated|mux3|l1_w25_n0_mux_dataout~0_combout )))) ) ) ) # ( !\dmem~26_q  & ( !dmem_rtl_0_bypass[54] & ( (!\regval_MEM[10]~5_combout  & (!\regval_MEM[10]~4_combout  & 
// ((aluout_EX[25])))) # (\regval_MEM[10]~5_combout  & (\regval_MEM[10]~4_combout  & (\dmem_rtl_0|auto_generated|mux3|l1_w25_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\regval_MEM[10]~5_combout ),
	.datab(!\regval_MEM[10]~4_combout ),
	.datac(!\dmem_rtl_0|auto_generated|mux3|l1_w25_n0_mux_dataout~0_combout ),
	.datad(!aluout_EX[25]),
	.datae(!\dmem~26_q ),
	.dataf(!dmem_rtl_0_bypass[54]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~29 .extended_lut = "off";
defparam \regval_MEM~29 .lut_mask = 64'h018945CD23AB67EF;
defparam \regval_MEM~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N31
dffeas \regval_MEM[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~29_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[25] .is_wysiwyg = "true";
defparam \regval_MEM[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N18
cyclonev_lcell_comb \regs[7][25]~feeder (
// Equation(s):
// \regs[7][25]~feeder_combout  = ( regval_MEM[25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][25]~feeder .extended_lut = "off";
defparam \regs[7][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N19
dffeas \regs[7][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[7][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][25] .is_wysiwyg = "true";
defparam \regs[7][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N42
cyclonev_lcell_comb \Mux38~3 (
// Equation(s):
// \Mux38~3_combout  = ( \regs[11][25]~q  & ( \regs[3][25]~q  & ( (!\imem~3_combout ) # ((!\imem~4_combout  & (\regs[7][25]~q )) # (\imem~4_combout  & ((\regs[15][25]~q )))) ) ) ) # ( !\regs[11][25]~q  & ( \regs[3][25]~q  & ( (!\imem~4_combout  & 
// (((!\imem~3_combout )) # (\regs[7][25]~q ))) # (\imem~4_combout  & (((\imem~3_combout  & \regs[15][25]~q )))) ) ) ) # ( \regs[11][25]~q  & ( !\regs[3][25]~q  & ( (!\imem~4_combout  & (\regs[7][25]~q  & (\imem~3_combout ))) # (\imem~4_combout  & 
// (((!\imem~3_combout ) # (\regs[15][25]~q )))) ) ) ) # ( !\regs[11][25]~q  & ( !\regs[3][25]~q  & ( (\imem~3_combout  & ((!\imem~4_combout  & (\regs[7][25]~q )) # (\imem~4_combout  & ((\regs[15][25]~q ))))) ) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\regs[7][25]~q ),
	.datac(!\imem~3_combout ),
	.datad(!\regs[15][25]~q ),
	.datae(!\regs[11][25]~q ),
	.dataf(!\regs[3][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~3 .extended_lut = "off";
defparam \Mux38~3 .lut_mask = 64'h02075257A2A7F2F7;
defparam \Mux38~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N42
cyclonev_lcell_comb \Mux38~1 (
// Equation(s):
// \Mux38~1_combout  = ( \regs[1][25]~q  & ( \regs[9][25]~q  & ( (!\imem~3_combout ) # ((!\imem~4_combout  & ((\regs[5][25]~q ))) # (\imem~4_combout  & (\regs[13][25]~q ))) ) ) ) # ( !\regs[1][25]~q  & ( \regs[9][25]~q  & ( (!\imem~3_combout  & 
// (((\imem~4_combout )))) # (\imem~3_combout  & ((!\imem~4_combout  & ((\regs[5][25]~q ))) # (\imem~4_combout  & (\regs[13][25]~q )))) ) ) ) # ( \regs[1][25]~q  & ( !\regs[9][25]~q  & ( (!\imem~3_combout  & (((!\imem~4_combout )))) # (\imem~3_combout  & 
// ((!\imem~4_combout  & ((\regs[5][25]~q ))) # (\imem~4_combout  & (\regs[13][25]~q )))) ) ) ) # ( !\regs[1][25]~q  & ( !\regs[9][25]~q  & ( (\imem~3_combout  & ((!\imem~4_combout  & ((\regs[5][25]~q ))) # (\imem~4_combout  & (\regs[13][25]~q )))) ) ) )

	.dataa(!\regs[13][25]~q ),
	.datab(!\imem~3_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\regs[5][25]~q ),
	.datae(!\regs[1][25]~q ),
	.dataf(!\regs[9][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~1 .extended_lut = "off";
defparam \Mux38~1 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \Mux38~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N36
cyclonev_lcell_comb \Mux38~0 (
// Equation(s):
// \Mux38~0_combout  = ( \regs[0][25]~q  & ( \imem~3_combout  & ( (!\imem~4_combout  & (\regs[4][25]~q )) # (\imem~4_combout  & ((\regs[12][25]~q ))) ) ) ) # ( !\regs[0][25]~q  & ( \imem~3_combout  & ( (!\imem~4_combout  & (\regs[4][25]~q )) # 
// (\imem~4_combout  & ((\regs[12][25]~q ))) ) ) ) # ( \regs[0][25]~q  & ( !\imem~3_combout  & ( (!\imem~4_combout ) # (\regs[8][25]~q ) ) ) ) # ( !\regs[0][25]~q  & ( !\imem~3_combout  & ( (\imem~4_combout  & \regs[8][25]~q ) ) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\regs[4][25]~q ),
	.datac(!\regs[8][25]~q ),
	.datad(!\regs[12][25]~q ),
	.datae(!\regs[0][25]~q ),
	.dataf(!\imem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~0 .extended_lut = "off";
defparam \Mux38~0 .lut_mask = 64'h0505AFAF22772277;
defparam \Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N36
cyclonev_lcell_comb \Mux38~2 (
// Equation(s):
// \Mux38~2_combout  = ( \regs[10][25]~q  & ( \regs[6][25]~q  & ( (!\imem~3_combout  & (((\imem~4_combout )) # (\regs[2][25]~q ))) # (\imem~3_combout  & (((!\imem~4_combout ) # (\regs[14][25]~q )))) ) ) ) # ( !\regs[10][25]~q  & ( \regs[6][25]~q  & ( 
// (!\imem~3_combout  & (\regs[2][25]~q  & (!\imem~4_combout ))) # (\imem~3_combout  & (((!\imem~4_combout ) # (\regs[14][25]~q )))) ) ) ) # ( \regs[10][25]~q  & ( !\regs[6][25]~q  & ( (!\imem~3_combout  & (((\imem~4_combout )) # (\regs[2][25]~q ))) # 
// (\imem~3_combout  & (((\imem~4_combout  & \regs[14][25]~q )))) ) ) ) # ( !\regs[10][25]~q  & ( !\regs[6][25]~q  & ( (!\imem~3_combout  & (\regs[2][25]~q  & (!\imem~4_combout ))) # (\imem~3_combout  & (((\imem~4_combout  & \regs[14][25]~q )))) ) ) )

	.dataa(!\imem~3_combout ),
	.datab(!\regs[2][25]~q ),
	.datac(!\imem~4_combout ),
	.datad(!\regs[14][25]~q ),
	.datae(!\regs[10][25]~q ),
	.dataf(!\regs[6][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~2 .extended_lut = "off";
defparam \Mux38~2 .lut_mask = 64'h20252A2F70757A7F;
defparam \Mux38~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N42
cyclonev_lcell_comb \Mux38~4 (
// Equation(s):
// \Mux38~4_combout  = ( \Mux38~0_combout  & ( \Mux38~2_combout  & ( (!\imem~1_combout ) # ((!\imem~2_combout  & ((\Mux38~1_combout ))) # (\imem~2_combout  & (\Mux38~3_combout ))) ) ) ) # ( !\Mux38~0_combout  & ( \Mux38~2_combout  & ( (!\imem~1_combout  & 
// (((\imem~2_combout )))) # (\imem~1_combout  & ((!\imem~2_combout  & ((\Mux38~1_combout ))) # (\imem~2_combout  & (\Mux38~3_combout )))) ) ) ) # ( \Mux38~0_combout  & ( !\Mux38~2_combout  & ( (!\imem~1_combout  & (((!\imem~2_combout )))) # (\imem~1_combout 
//  & ((!\imem~2_combout  & ((\Mux38~1_combout ))) # (\imem~2_combout  & (\Mux38~3_combout )))) ) ) ) # ( !\Mux38~0_combout  & ( !\Mux38~2_combout  & ( (\imem~1_combout  & ((!\imem~2_combout  & ((\Mux38~1_combout ))) # (\imem~2_combout  & (\Mux38~3_combout 
// )))) ) ) )

	.dataa(!\Mux38~3_combout ),
	.datab(!\Mux38~1_combout ),
	.datac(!\imem~1_combout ),
	.datad(!\imem~2_combout ),
	.datae(!\Mux38~0_combout ),
	.dataf(!\Mux38~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~4 .extended_lut = "off";
defparam \Mux38~4 .lut_mask = 64'h0305F30503F5F3F5;
defparam \Mux38~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N43
dffeas \regval2_ID[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux38~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[25] .is_wysiwyg = "true";
defparam \regval2_ID[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N42
cyclonev_lcell_comb \ShiftRight0~4 (
// Equation(s):
// \ShiftRight0~4_combout  = ( !regval2_ID[23] & ( !regval2_ID[21] & ( (!regval2_ID[25] & (!regval2_ID[24] & (!regval2_ID[20] & !regval2_ID[22]))) ) ) )

	.dataa(!regval2_ID[25]),
	.datab(!regval2_ID[24]),
	.datac(!regval2_ID[20]),
	.datad(!regval2_ID[22]),
	.datae(!regval2_ID[23]),
	.dataf(!regval2_ID[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~4 .extended_lut = "off";
defparam \ShiftRight0~4 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N0
cyclonev_lcell_comb \ShiftRight0~1 (
// Equation(s):
// \ShiftRight0~1_combout  = ( !regval2_ID[13] & ( !regval2_ID[9] & ( (!regval2_ID[8] & (!regval2_ID[12] & (!regval2_ID[10] & !regval2_ID[11]))) ) ) )

	.dataa(!regval2_ID[8]),
	.datab(!regval2_ID[12]),
	.datac(!regval2_ID[10]),
	.datad(!regval2_ID[11]),
	.datae(!regval2_ID[13]),
	.dataf(!regval2_ID[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~1 .extended_lut = "off";
defparam \ShiftRight0~1 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N36
cyclonev_lcell_comb \ShiftRight0~2 (
// Equation(s):
// \ShiftRight0~2_combout  = ( !regval2_ID[18] & ( !regval2_ID[16] & ( (!regval2_ID[17] & (!regval2_ID[15] & (!regval2_ID[14] & !regval2_ID[19]))) ) ) )

	.dataa(!regval2_ID[17]),
	.datab(!regval2_ID[15]),
	.datac(!regval2_ID[14]),
	.datad(!regval2_ID[19]),
	.datae(!regval2_ID[18]),
	.dataf(!regval2_ID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~2 .extended_lut = "off";
defparam \ShiftRight0~2 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N0
cyclonev_lcell_comb \ShiftRight0~5 (
// Equation(s):
// \ShiftRight0~5_combout  = ( \ShiftRight0~2_combout  & ( (!\ShiftRight0~3_combout ) # ((!\ShiftRight0~0_combout ) # ((!\ShiftRight0~4_combout ) # (!\ShiftRight0~1_combout ))) ) ) # ( !\ShiftRight0~2_combout  )

	.dataa(!\ShiftRight0~3_combout ),
	.datab(!\ShiftRight0~0_combout ),
	.datac(!\ShiftRight0~4_combout ),
	.datad(!\ShiftRight0~1_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~5 .extended_lut = "off";
defparam \ShiftRight0~5 .lut_mask = 64'hFFFFFFFFFFFEFFFE;
defparam \ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N42
cyclonev_lcell_comb \aluout_EX[23]~3 (
// Equation(s):
// \aluout_EX[23]~3_combout  = (!regval2_ID[4] & ((!\ShiftRight0~5_combout ) # (op2_ID[0])))

	.dataa(!\ShiftRight0~5_combout ),
	.datab(gnd),
	.datac(!op2_ID[0]),
	.datad(!regval2_ID[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[23]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[23]~3 .extended_lut = "off";
defparam \aluout_EX[23]~3 .lut_mask = 64'hAF00AF00AF00AF00;
defparam \aluout_EX[23]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N48
cyclonev_lcell_comb \ShiftRight0~27 (
// Equation(s):
// \ShiftRight0~27_combout  = ( regval1_ID[22] & ( regval2_ID[1] & ( (!regval2_ID[0] & ((regval1_ID[23]))) # (regval2_ID[0] & (regval1_ID[24])) ) ) ) # ( !regval1_ID[22] & ( regval2_ID[1] & ( (!regval2_ID[0] & ((regval1_ID[23]))) # (regval2_ID[0] & 
// (regval1_ID[24])) ) ) ) # ( regval1_ID[22] & ( !regval2_ID[1] & ( (regval1_ID[21]) # (regval2_ID[0]) ) ) ) # ( !regval1_ID[22] & ( !regval2_ID[1] & ( (!regval2_ID[0] & regval1_ID[21]) ) ) )

	.dataa(!regval2_ID[0]),
	.datab(!regval1_ID[24]),
	.datac(!regval1_ID[23]),
	.datad(!regval1_ID[21]),
	.datae(!regval1_ID[22]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~27 .extended_lut = "off";
defparam \ShiftRight0~27 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \ShiftRight0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N12
cyclonev_lcell_comb \ShiftRight0~26 (
// Equation(s):
// \ShiftRight0~26_combout  = ( regval2_ID[0] & ( regval2_ID[1] & ( regval1_ID[20] ) ) ) # ( !regval2_ID[0] & ( regval2_ID[1] & ( regval1_ID[19] ) ) ) # ( regval2_ID[0] & ( !regval2_ID[1] & ( regval1_ID[18] ) ) ) # ( !regval2_ID[0] & ( !regval2_ID[1] & ( 
// regval1_ID[17] ) ) )

	.dataa(!regval1_ID[17]),
	.datab(!regval1_ID[19]),
	.datac(!regval1_ID[18]),
	.datad(!regval1_ID[20]),
	.datae(!regval2_ID[0]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~26 .extended_lut = "off";
defparam \ShiftRight0~26 .lut_mask = 64'h55550F0F333300FF;
defparam \ShiftRight0~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N48
cyclonev_lcell_comb \ShiftRight0~43 (
// Equation(s):
// \ShiftRight0~43_combout  = ( \ShiftRight0~21_combout  & ( \ShiftRight0~26_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2]) # ((\ShiftRight0~27_combout )))) # (regval2_ID[3] & (((\ShiftRight0~22_combout )) # (regval2_ID[2]))) ) ) ) # ( 
// !\ShiftRight0~21_combout  & ( \ShiftRight0~26_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2]) # ((\ShiftRight0~27_combout )))) # (regval2_ID[3] & (!regval2_ID[2] & (\ShiftRight0~22_combout ))) ) ) ) # ( \ShiftRight0~21_combout  & ( 
// !\ShiftRight0~26_combout  & ( (!regval2_ID[3] & (regval2_ID[2] & ((\ShiftRight0~27_combout )))) # (regval2_ID[3] & (((\ShiftRight0~22_combout )) # (regval2_ID[2]))) ) ) ) # ( !\ShiftRight0~21_combout  & ( !\ShiftRight0~26_combout  & ( (!regval2_ID[3] & 
// (regval2_ID[2] & ((\ShiftRight0~27_combout )))) # (regval2_ID[3] & (!regval2_ID[2] & (\ShiftRight0~22_combout ))) ) ) )

	.dataa(!regval2_ID[3]),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftRight0~22_combout ),
	.datad(!\ShiftRight0~27_combout ),
	.datae(!\ShiftRight0~21_combout ),
	.dataf(!\ShiftRight0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~43 .extended_lut = "off";
defparam \ShiftRight0~43 .lut_mask = 64'h042615378CAE9DBF;
defparam \ShiftRight0~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N6
cyclonev_lcell_comb \aluout_EX_r[17]~150 (
// Equation(s):
// \aluout_EX_r[17]~150_combout  = ( \ShiftLeft0~32_combout  & ( \ShiftLeft0~10_combout  & ( (!regval2_ID[3] & (((!regval2_ID[2]) # (\ShiftLeft0~33_combout )))) # (regval2_ID[3] & (((regval2_ID[2])) # (\ShiftLeft0~9_combout ))) ) ) ) # ( 
// !\ShiftLeft0~32_combout  & ( \ShiftLeft0~10_combout  & ( (!regval2_ID[3] & (((regval2_ID[2] & \ShiftLeft0~33_combout )))) # (regval2_ID[3] & (((regval2_ID[2])) # (\ShiftLeft0~9_combout ))) ) ) ) # ( \ShiftLeft0~32_combout  & ( !\ShiftLeft0~10_combout  & ( 
// (!regval2_ID[3] & (((!regval2_ID[2]) # (\ShiftLeft0~33_combout )))) # (regval2_ID[3] & (\ShiftLeft0~9_combout  & (!regval2_ID[2]))) ) ) ) # ( !\ShiftLeft0~32_combout  & ( !\ShiftLeft0~10_combout  & ( (!regval2_ID[3] & (((regval2_ID[2] & 
// \ShiftLeft0~33_combout )))) # (regval2_ID[3] & (\ShiftLeft0~9_combout  & (!regval2_ID[2]))) ) ) )

	.dataa(!\ShiftLeft0~9_combout ),
	.datab(!regval2_ID[3]),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftLeft0~33_combout ),
	.datae(!\ShiftLeft0~32_combout ),
	.dataf(!\ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~150 .extended_lut = "off";
defparam \aluout_EX_r[17]~150 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \aluout_EX_r[17]~150 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N12
cyclonev_lcell_comb \aluout_EX_r[17]~151 (
// Equation(s):
// \aluout_EX_r[17]~151_combout  = ( \ShiftLeft0~38_combout  & ( regval1_ID[31] & ( (!\aluout_EX[23]~3_combout ) # ((!op2_ID[0] & (\ShiftRight0~43_combout )) # (op2_ID[0] & ((\aluout_EX_r[17]~150_combout )))) ) ) ) # ( !\ShiftLeft0~38_combout  & ( 
// regval1_ID[31] & ( (!\aluout_EX[23]~3_combout  & (((!op2_ID[0])))) # (\aluout_EX[23]~3_combout  & ((!op2_ID[0] & (\ShiftRight0~43_combout )) # (op2_ID[0] & ((\aluout_EX_r[17]~150_combout ))))) ) ) ) # ( \ShiftLeft0~38_combout  & ( !regval1_ID[31] & ( 
// (!\aluout_EX[23]~3_combout  & (((op2_ID[0])))) # (\aluout_EX[23]~3_combout  & ((!op2_ID[0] & (\ShiftRight0~43_combout )) # (op2_ID[0] & ((\aluout_EX_r[17]~150_combout ))))) ) ) ) # ( !\ShiftLeft0~38_combout  & ( !regval1_ID[31] & ( 
// (\aluout_EX[23]~3_combout  & ((!op2_ID[0] & (\ShiftRight0~43_combout )) # (op2_ID[0] & ((\aluout_EX_r[17]~150_combout ))))) ) ) )

	.dataa(!\aluout_EX[23]~3_combout ),
	.datab(!\ShiftRight0~43_combout ),
	.datac(!op2_ID[0]),
	.datad(!\aluout_EX_r[17]~150_combout ),
	.datae(!\ShiftLeft0~38_combout ),
	.dataf(!regval1_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~151 .extended_lut = "off";
defparam \aluout_EX_r[17]~151 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \aluout_EX_r[17]~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N51
cyclonev_lcell_comb \Add3~73 (
// Equation(s):
// \Add3~73_sumout  = SUM(( regval1_ID[17] ) + ( immval_ID[31] ) + ( \Add3~78  ))
// \Add3~74  = CARRY(( regval1_ID[17] ) + ( immval_ID[31] ) + ( \Add3~78  ))

	.dataa(!immval_ID[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval1_ID[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~73_sumout ),
	.cout(\Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \Add3~73 .extended_lut = "off";
defparam \Add3~73 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N33
cyclonev_lcell_comb \aluout_EX_r[17]~155 (
// Equation(s):
// \aluout_EX_r[17]~155_combout  = ( \Add3~73_sumout  & ( regval1_ID[17] & ( (!\Equal10~0_combout  & ((!\aluout_EX[23]~4_combout  & (!\aluout_EX[23]~5_combout )) # (\aluout_EX[23]~4_combout  & ((immval_ID[31]) # (\aluout_EX[23]~5_combout ))))) ) ) ) # ( 
// !\Add3~73_sumout  & ( regval1_ID[17] & ( (\aluout_EX[23]~4_combout  & (!\Equal10~0_combout  & ((immval_ID[31]) # (\aluout_EX[23]~5_combout )))) ) ) ) # ( \Add3~73_sumout  & ( !regval1_ID[17] & ( (!\Equal10~0_combout  & ((!\aluout_EX[23]~4_combout  & 
// (!\aluout_EX[23]~5_combout )) # (\aluout_EX[23]~4_combout  & (\aluout_EX[23]~5_combout  & immval_ID[31])))) ) ) ) # ( !\Add3~73_sumout  & ( !regval1_ID[17] & ( (\aluout_EX[23]~4_combout  & (\aluout_EX[23]~5_combout  & (immval_ID[31] & !\Equal10~0_combout 
// ))) ) ) )

	.dataa(!\aluout_EX[23]~4_combout ),
	.datab(!\aluout_EX[23]~5_combout ),
	.datac(!immval_ID[31]),
	.datad(!\Equal10~0_combout ),
	.datae(!\Add3~73_sumout ),
	.dataf(!regval1_ID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~155 .extended_lut = "off";
defparam \aluout_EX_r[17]~155 .lut_mask = 64'h0100890015009D00;
defparam \aluout_EX_r[17]~155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N36
cyclonev_lcell_comb \aluout_EX_r[17]~157 (
// Equation(s):
// \aluout_EX_r[17]~157_combout  = ( \aluout_EX_r[17]~151_combout  & ( \aluout_EX_r[17]~155_combout  ) ) # ( !\aluout_EX_r[17]~151_combout  & ( \aluout_EX_r[17]~155_combout  ) ) # ( \aluout_EX_r[17]~151_combout  & ( !\aluout_EX_r[17]~155_combout  & ( 
// (((\aluout_EX_r[17]~154_combout ) # (\aluout_EX_r[22]~124_combout )) # (\aluout_EX_r[17]~153_combout )) # (\aluout_EX_r[17]~156_combout ) ) ) ) # ( !\aluout_EX_r[17]~151_combout  & ( !\aluout_EX_r[17]~155_combout  & ( ((\aluout_EX_r[17]~154_combout ) # 
// (\aluout_EX_r[17]~153_combout )) # (\aluout_EX_r[17]~156_combout ) ) ) )

	.dataa(!\aluout_EX_r[17]~156_combout ),
	.datab(!\aluout_EX_r[17]~153_combout ),
	.datac(!\aluout_EX_r[22]~124_combout ),
	.datad(!\aluout_EX_r[17]~154_combout ),
	.datae(!\aluout_EX_r[17]~151_combout ),
	.dataf(!\aluout_EX_r[17]~155_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~157 .extended_lut = "off";
defparam \aluout_EX_r[17]~157 .lut_mask = 64'h77FF7FFFFFFFFFFF;
defparam \aluout_EX_r[17]~157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N37
dffeas \aluout_EX[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[17]~157_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[23]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[17]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[17] .is_wysiwyg = "true";
defparam \aluout_EX[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N8
dffeas \regval2_EX[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[17] .is_wysiwyg = "true";
defparam \regval2_EX[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N58
dffeas \dmem_rtl_0_bypass[46] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[17]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[17]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N24
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|mux3|l1_w17_n0_mux_dataout~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|mux3|l1_w17_n0_mux_dataout~0_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|mux3|l1_w17_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|mux3|l1_w17_n0_mux_dataout~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|mux3|l1_w17_n0_mux_dataout~0 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \dmem_rtl_0|auto_generated|mux3|l1_w17_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N19
dffeas \dmem~18 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~18 .is_wysiwyg = "true";
defparam \dmem~18 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N0
cyclonev_lcell_comb \regval_MEM~19 (
// Equation(s):
// \regval_MEM~19_combout  = ( \regval_MEM[10]~5_combout  & ( \dmem~18_q  & ( (!\regval_MEM[10]~4_combout ) # (\dmem_rtl_0|auto_generated|mux3|l1_w17_n0_mux_dataout~0_combout ) ) ) ) # ( !\regval_MEM[10]~5_combout  & ( \dmem~18_q  & ( 
// (!\regval_MEM[10]~4_combout  & (aluout_EX[17])) # (\regval_MEM[10]~4_combout  & ((dmem_rtl_0_bypass[46]))) ) ) ) # ( \regval_MEM[10]~5_combout  & ( !\dmem~18_q  & ( (\regval_MEM[10]~4_combout  & 
// \dmem_rtl_0|auto_generated|mux3|l1_w17_n0_mux_dataout~0_combout ) ) ) ) # ( !\regval_MEM[10]~5_combout  & ( !\dmem~18_q  & ( (!\regval_MEM[10]~4_combout  & (aluout_EX[17])) # (\regval_MEM[10]~4_combout  & ((dmem_rtl_0_bypass[46]))) ) ) )

	.dataa(!aluout_EX[17]),
	.datab(!\regval_MEM[10]~4_combout ),
	.datac(!dmem_rtl_0_bypass[46]),
	.datad(!\dmem_rtl_0|auto_generated|mux3|l1_w17_n0_mux_dataout~0_combout ),
	.datae(!\regval_MEM[10]~5_combout ),
	.dataf(!\dmem~18_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~19 .extended_lut = "off";
defparam \regval_MEM~19 .lut_mask = 64'h474700334747CCFF;
defparam \regval_MEM~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N1
dffeas \regval_MEM[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[17] .is_wysiwyg = "true";
defparam \regval_MEM[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N13
dffeas \regs[11][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][17] .is_wysiwyg = "true";
defparam \regs[11][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N4
dffeas \regs[3][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][17] .is_wysiwyg = "true";
defparam \regs[3][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N0
cyclonev_lcell_comb \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = ( \regs[15][17]~q  & ( \regs[7][17]~q  & ( ((!\imem~14_combout  & ((\regs[3][17]~q ))) # (\imem~14_combout  & (\regs[11][17]~q ))) # (\imem~13_combout ) ) ) ) # ( !\regs[15][17]~q  & ( \regs[7][17]~q  & ( (!\imem~13_combout  & 
// ((!\imem~14_combout  & ((\regs[3][17]~q ))) # (\imem~14_combout  & (\regs[11][17]~q )))) # (\imem~13_combout  & (((!\imem~14_combout )))) ) ) ) # ( \regs[15][17]~q  & ( !\regs[7][17]~q  & ( (!\imem~13_combout  & ((!\imem~14_combout  & ((\regs[3][17]~q ))) 
// # (\imem~14_combout  & (\regs[11][17]~q )))) # (\imem~13_combout  & (((\imem~14_combout )))) ) ) ) # ( !\regs[15][17]~q  & ( !\regs[7][17]~q  & ( (!\imem~13_combout  & ((!\imem~14_combout  & ((\regs[3][17]~q ))) # (\imem~14_combout  & (\regs[11][17]~q 
// )))) ) ) )

	.dataa(!\imem~13_combout ),
	.datab(!\regs[11][17]~q ),
	.datac(!\imem~14_combout ),
	.datad(!\regs[3][17]~q ),
	.datae(!\regs[15][17]~q ),
	.dataf(!\regs[7][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~3 .extended_lut = "off";
defparam \Mux14~3 .lut_mask = 64'h02A207A752F257F7;
defparam \Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N0
cyclonev_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = ( \regs[5][17]~q  & ( \regs[1][17]~q  & ( (!\imem~14_combout ) # ((!\imem~13_combout  & ((\regs[9][17]~q ))) # (\imem~13_combout  & (\regs[13][17]~q ))) ) ) ) # ( !\regs[5][17]~q  & ( \regs[1][17]~q  & ( (!\imem~14_combout  & 
// (((!\imem~13_combout )))) # (\imem~14_combout  & ((!\imem~13_combout  & ((\regs[9][17]~q ))) # (\imem~13_combout  & (\regs[13][17]~q )))) ) ) ) # ( \regs[5][17]~q  & ( !\regs[1][17]~q  & ( (!\imem~14_combout  & (((\imem~13_combout )))) # (\imem~14_combout 
//  & ((!\imem~13_combout  & ((\regs[9][17]~q ))) # (\imem~13_combout  & (\regs[13][17]~q )))) ) ) ) # ( !\regs[5][17]~q  & ( !\regs[1][17]~q  & ( (\imem~14_combout  & ((!\imem~13_combout  & ((\regs[9][17]~q ))) # (\imem~13_combout  & (\regs[13][17]~q )))) ) 
// ) )

	.dataa(!\regs[13][17]~q ),
	.datab(!\imem~14_combout ),
	.datac(!\imem~13_combout ),
	.datad(!\regs[9][17]~q ),
	.datae(!\regs[5][17]~q ),
	.dataf(!\regs[1][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~1 .extended_lut = "off";
defparam \Mux14~1 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N18
cyclonev_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = ( \regs[4][17]~q  & ( \regs[12][17]~q  & ( ((!\imem~14_combout  & ((\regs[0][17]~q ))) # (\imem~14_combout  & (\regs[8][17]~q ))) # (\imem~13_combout ) ) ) ) # ( !\regs[4][17]~q  & ( \regs[12][17]~q  & ( (!\imem~13_combout  & 
// ((!\imem~14_combout  & ((\regs[0][17]~q ))) # (\imem~14_combout  & (\regs[8][17]~q )))) # (\imem~13_combout  & (((\imem~14_combout )))) ) ) ) # ( \regs[4][17]~q  & ( !\regs[12][17]~q  & ( (!\imem~13_combout  & ((!\imem~14_combout  & ((\regs[0][17]~q ))) # 
// (\imem~14_combout  & (\regs[8][17]~q )))) # (\imem~13_combout  & (((!\imem~14_combout )))) ) ) ) # ( !\regs[4][17]~q  & ( !\regs[12][17]~q  & ( (!\imem~13_combout  & ((!\imem~14_combout  & ((\regs[0][17]~q ))) # (\imem~14_combout  & (\regs[8][17]~q )))) ) 
// ) )

	.dataa(!\imem~13_combout ),
	.datab(!\regs[8][17]~q ),
	.datac(!\imem~14_combout ),
	.datad(!\regs[0][17]~q ),
	.datae(!\regs[4][17]~q ),
	.dataf(!\regs[12][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~0 .extended_lut = "off";
defparam \Mux14~0 .lut_mask = 64'h02A252F207A757F7;
defparam \Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N54
cyclonev_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = ( \regs[14][17]~q  & ( \regs[10][17]~q  & ( ((!\imem~13_combout  & ((\regs[2][17]~q ))) # (\imem~13_combout  & (\regs[6][17]~q ))) # (\imem~14_combout ) ) ) ) # ( !\regs[14][17]~q  & ( \regs[10][17]~q  & ( (!\imem~13_combout  & 
// (((\regs[2][17]~q ) # (\imem~14_combout )))) # (\imem~13_combout  & (\regs[6][17]~q  & (!\imem~14_combout ))) ) ) ) # ( \regs[14][17]~q  & ( !\regs[10][17]~q  & ( (!\imem~13_combout  & (((!\imem~14_combout  & \regs[2][17]~q )))) # (\imem~13_combout  & 
// (((\imem~14_combout )) # (\regs[6][17]~q ))) ) ) ) # ( !\regs[14][17]~q  & ( !\regs[10][17]~q  & ( (!\imem~14_combout  & ((!\imem~13_combout  & ((\regs[2][17]~q ))) # (\imem~13_combout  & (\regs[6][17]~q )))) ) ) )

	.dataa(!\regs[6][17]~q ),
	.datab(!\imem~13_combout ),
	.datac(!\imem~14_combout ),
	.datad(!\regs[2][17]~q ),
	.datae(!\regs[14][17]~q ),
	.dataf(!\regs[10][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~2 .extended_lut = "off";
defparam \Mux14~2 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N42
cyclonev_lcell_comb \Mux14~4 (
// Equation(s):
// \Mux14~4_combout  = ( \imem~16_combout  & ( \Mux14~2_combout  & ( (!\imem~15_combout ) # (\Mux14~3_combout ) ) ) ) # ( !\imem~16_combout  & ( \Mux14~2_combout  & ( (!\imem~15_combout  & ((\Mux14~0_combout ))) # (\imem~15_combout  & (\Mux14~1_combout )) ) 
// ) ) # ( \imem~16_combout  & ( !\Mux14~2_combout  & ( (\Mux14~3_combout  & \imem~15_combout ) ) ) ) # ( !\imem~16_combout  & ( !\Mux14~2_combout  & ( (!\imem~15_combout  & ((\Mux14~0_combout ))) # (\imem~15_combout  & (\Mux14~1_combout )) ) ) )

	.dataa(!\Mux14~3_combout ),
	.datab(!\Mux14~1_combout ),
	.datac(!\imem~15_combout ),
	.datad(!\Mux14~0_combout ),
	.datae(!\imem~16_combout ),
	.dataf(!\Mux14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~4 .extended_lut = "off";
defparam \Mux14~4 .lut_mask = 64'h03F3050503F3F5F5;
defparam \Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N43
dffeas \regval1_ID[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux14~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[17] .is_wysiwyg = "true";
defparam \regval1_ID[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N0
cyclonev_lcell_comb \Equal11~4 (
// Equation(s):
// \Equal11~4_combout  = ( regval1_ID[18] & ( !regval2_ID[18] ) ) # ( !regval1_ID[18] & ( regval2_ID[18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval2_ID[18]),
	.datae(gnd),
	.dataf(!regval1_ID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal11~4 .extended_lut = "off";
defparam \Equal11~4 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \Equal11~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N33
cyclonev_lcell_comb \aluout_EX_r~147 (
// Equation(s):
// \aluout_EX_r~147_combout  = ( !immval_ID[31] & ( regval1_ID[18] ) ) # ( immval_ID[31] & ( !regval1_ID[18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!immval_ID[31]),
	.dataf(!regval1_ID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r~147 .extended_lut = "off";
defparam \aluout_EX_r~147 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \aluout_EX_r~147 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N6
cyclonev_lcell_comb \aluout_EX_r[18]~148 (
// Equation(s):
// \aluout_EX_r[18]~148_combout  = ( \Equal10~0_combout  & ( \aluout_EX_r~147_combout  & ( (!\aluout_EX_r[23]~99_combout ) # ((\aluout_EX[23]~2_combout  & (\aluout_EX[23]~1_combout  & !\Equal11~4_combout ))) ) ) ) # ( !\Equal10~0_combout  & ( 
// \aluout_EX_r~147_combout  & ( !\aluout_EX_r[23]~99_combout  ) ) ) # ( \Equal10~0_combout  & ( !\aluout_EX_r~147_combout  & ( (\aluout_EX[23]~2_combout  & (\aluout_EX[23]~1_combout  & !\Equal11~4_combout )) ) ) )

	.dataa(!\aluout_EX[23]~2_combout ),
	.datab(!\aluout_EX[23]~1_combout ),
	.datac(!\aluout_EX_r[23]~99_combout ),
	.datad(!\Equal11~4_combout ),
	.datae(!\Equal10~0_combout ),
	.dataf(!\aluout_EX_r~147_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~148 .extended_lut = "off";
defparam \aluout_EX_r[18]~148 .lut_mask = 64'h00001100F0F0F1F0;
defparam \aluout_EX_r[18]~148 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N39
cyclonev_lcell_comb \aluout_EX_r[18]~146 (
// Equation(s):
// \aluout_EX_r[18]~146_combout  = ( \Equal16~0_combout  & ( (!\always4~0_combout  & ((!immval_ID[31] & (op1_ID[0] & regval1_ID[18])) # (immval_ID[31] & ((regval1_ID[18]) # (op1_ID[0]))))) ) ) # ( !\Equal16~0_combout  & ( (!\always4~0_combout  & 
// ((regval1_ID[18]) # (immval_ID[31]))) ) )

	.dataa(!immval_ID[31]),
	.datab(!op1_ID[0]),
	.datac(!\always4~0_combout ),
	.datad(!regval1_ID[18]),
	.datae(gnd),
	.dataf(!\Equal16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~146 .extended_lut = "off";
defparam \aluout_EX_r[18]~146 .lut_mask = 64'h50F050F010701070;
defparam \aluout_EX_r[18]~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N54
cyclonev_lcell_comb \Add3~69 (
// Equation(s):
// \Add3~69_sumout  = SUM(( regval1_ID[18] ) + ( immval_ID[31] ) + ( \Add3~74  ))
// \Add3~70  = CARRY(( regval1_ID[18] ) + ( immval_ID[31] ) + ( \Add3~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!immval_ID[31]),
	.datad(!regval1_ID[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~69_sumout ),
	.cout(\Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \Add3~69 .extended_lut = "off";
defparam \Add3~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N12
cyclonev_lcell_comb \aluout_EX_r[18]~149 (
// Equation(s):
// \aluout_EX_r[18]~149_combout  = ( \Add3~69_sumout  & ( \aluout_EX[23]~5_combout  & ( ((\aluout_EX_r[18]~146_combout  & (\aluout_EX[23]~4_combout  & !\Equal10~0_combout ))) # (\aluout_EX_r[18]~148_combout ) ) ) ) # ( !\Add3~69_sumout  & ( 
// \aluout_EX[23]~5_combout  & ( ((\aluout_EX_r[18]~146_combout  & (\aluout_EX[23]~4_combout  & !\Equal10~0_combout ))) # (\aluout_EX_r[18]~148_combout ) ) ) ) # ( \Add3~69_sumout  & ( !\aluout_EX[23]~5_combout  & ( ((!\Equal10~0_combout  & 
// ((!\aluout_EX[23]~4_combout ) # (\aluout_EX_r[18]~146_combout )))) # (\aluout_EX_r[18]~148_combout ) ) ) ) # ( !\Add3~69_sumout  & ( !\aluout_EX[23]~5_combout  & ( ((\aluout_EX_r[18]~146_combout  & !\Equal10~0_combout )) # (\aluout_EX_r[18]~148_combout ) 
// ) ) )

	.dataa(!\aluout_EX_r[18]~148_combout ),
	.datab(!\aluout_EX_r[18]~146_combout ),
	.datac(!\aluout_EX[23]~4_combout ),
	.datad(!\Equal10~0_combout ),
	.datae(!\Add3~69_sumout ),
	.dataf(!\aluout_EX[23]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~149 .extended_lut = "off";
defparam \aluout_EX_r[18]~149 .lut_mask = 64'h7755F75557555755;
defparam \aluout_EX_r[18]~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N30
cyclonev_lcell_comb \aluout_EX_r[18]~144 (
// Equation(s):
// \aluout_EX_r[18]~144_combout  = ( \ShiftLeft0~28_combout  & ( \ShiftLeft0~5_combout  & ( (!regval2_ID[2]) # ((!regval2_ID[3] & ((\ShiftLeft0~29_combout ))) # (regval2_ID[3] & (\ShiftLeft0~6_combout ))) ) ) ) # ( !\ShiftLeft0~28_combout  & ( 
// \ShiftLeft0~5_combout  & ( (!regval2_ID[2] & (((regval2_ID[3])))) # (regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftLeft0~29_combout ))) # (regval2_ID[3] & (\ShiftLeft0~6_combout )))) ) ) ) # ( \ShiftLeft0~28_combout  & ( !\ShiftLeft0~5_combout  & ( 
// (!regval2_ID[2] & (((!regval2_ID[3])))) # (regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftLeft0~29_combout ))) # (regval2_ID[3] & (\ShiftLeft0~6_combout )))) ) ) ) # ( !\ShiftLeft0~28_combout  & ( !\ShiftLeft0~5_combout  & ( (regval2_ID[2] & ((!regval2_ID[3] 
// & ((\ShiftLeft0~29_combout ))) # (regval2_ID[3] & (\ShiftLeft0~6_combout )))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\ShiftLeft0~6_combout ),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftLeft0~29_combout ),
	.datae(!\ShiftLeft0~28_combout ),
	.dataf(!\ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~144 .extended_lut = "off";
defparam \aluout_EX_r[18]~144 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \aluout_EX_r[18]~144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N0
cyclonev_lcell_comb \ShiftRight0~15 (
// Equation(s):
// \ShiftRight0~15_combout  = ( regval1_ID[26] & ( regval2_ID[0] & ( (!regval2_ID[1] & (regval1_ID[27])) # (regval2_ID[1] & ((regval1_ID[29]))) ) ) ) # ( !regval1_ID[26] & ( regval2_ID[0] & ( (!regval2_ID[1] & (regval1_ID[27])) # (regval2_ID[1] & 
// ((regval1_ID[29]))) ) ) ) # ( regval1_ID[26] & ( !regval2_ID[0] & ( (!regval2_ID[1]) # (regval1_ID[28]) ) ) ) # ( !regval1_ID[26] & ( !regval2_ID[0] & ( (regval1_ID[28] & regval2_ID[1]) ) ) )

	.dataa(!regval1_ID[28]),
	.datab(!regval1_ID[27]),
	.datac(!regval1_ID[29]),
	.datad(!regval2_ID[1]),
	.datae(!regval1_ID[26]),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~15 .extended_lut = "off";
defparam \ShiftRight0~15 .lut_mask = 64'h0055FF55330F330F;
defparam \ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N12
cyclonev_lcell_comb \ShiftRight0~20 (
// Equation(s):
// \ShiftRight0~20_combout  = ( regval1_ID[22] & ( regval2_ID[0] & ( (!regval2_ID[1] & (regval1_ID[23])) # (regval2_ID[1] & ((regval1_ID[25]))) ) ) ) # ( !regval1_ID[22] & ( regval2_ID[0] & ( (!regval2_ID[1] & (regval1_ID[23])) # (regval2_ID[1] & 
// ((regval1_ID[25]))) ) ) ) # ( regval1_ID[22] & ( !regval2_ID[0] & ( (!regval2_ID[1]) # (regval1_ID[24]) ) ) ) # ( !regval1_ID[22] & ( !regval2_ID[0] & ( (regval1_ID[24] & regval2_ID[1]) ) ) )

	.dataa(!regval1_ID[24]),
	.datab(!regval1_ID[23]),
	.datac(!regval1_ID[25]),
	.datad(!regval2_ID[1]),
	.datae(!regval1_ID[22]),
	.dataf(!regval2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~20 .extended_lut = "off";
defparam \ShiftRight0~20 .lut_mask = 64'h0055FF55330F330F;
defparam \ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N42
cyclonev_lcell_comb \ShiftRight0~14 (
// Equation(s):
// \ShiftRight0~14_combout  = ( regval2_ID[1] & ( regval1_ID[31] ) ) # ( !regval2_ID[1] & ( (!regval2_ID[0] & (regval1_ID[30])) # (regval2_ID[0] & ((regval1_ID[31]))) ) )

	.dataa(!regval1_ID[30]),
	.datab(!regval2_ID[0]),
	.datac(gnd),
	.datad(!regval1_ID[31]),
	.datae(gnd),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~14 .extended_lut = "off";
defparam \ShiftRight0~14 .lut_mask = 64'h4477447700FF00FF;
defparam \ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N36
cyclonev_lcell_comb \ShiftRight0~19 (
// Equation(s):
// \ShiftRight0~19_combout  = ( regval2_ID[0] & ( regval1_ID[18] & ( (!regval2_ID[1] & (regval1_ID[19])) # (regval2_ID[1] & ((regval1_ID[21]))) ) ) ) # ( !regval2_ID[0] & ( regval1_ID[18] & ( (!regval2_ID[1]) # (regval1_ID[20]) ) ) ) # ( regval2_ID[0] & ( 
// !regval1_ID[18] & ( (!regval2_ID[1] & (regval1_ID[19])) # (regval2_ID[1] & ((regval1_ID[21]))) ) ) ) # ( !regval2_ID[0] & ( !regval1_ID[18] & ( (regval2_ID[1] & regval1_ID[20]) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[19]),
	.datac(!regval1_ID[21]),
	.datad(!regval1_ID[20]),
	.datae(!regval2_ID[0]),
	.dataf(!regval1_ID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~19 .extended_lut = "off";
defparam \ShiftRight0~19 .lut_mask = 64'h00552727AAFF2727;
defparam \ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N24
cyclonev_lcell_comb \ShiftRight0~42 (
// Equation(s):
// \ShiftRight0~42_combout  = ( \ShiftRight0~19_combout  & ( regval2_ID[2] & ( (!regval2_ID[3] & (\ShiftRight0~20_combout )) # (regval2_ID[3] & ((\ShiftRight0~14_combout ))) ) ) ) # ( !\ShiftRight0~19_combout  & ( regval2_ID[2] & ( (!regval2_ID[3] & 
// (\ShiftRight0~20_combout )) # (regval2_ID[3] & ((\ShiftRight0~14_combout ))) ) ) ) # ( \ShiftRight0~19_combout  & ( !regval2_ID[2] & ( (!regval2_ID[3]) # (\ShiftRight0~15_combout ) ) ) ) # ( !\ShiftRight0~19_combout  & ( !regval2_ID[2] & ( 
// (\ShiftRight0~15_combout  & regval2_ID[3]) ) ) )

	.dataa(!\ShiftRight0~15_combout ),
	.datab(!\ShiftRight0~20_combout ),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftRight0~14_combout ),
	.datae(!\ShiftRight0~19_combout ),
	.dataf(!regval2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~42 .extended_lut = "off";
defparam \ShiftRight0~42 .lut_mask = 64'h0505F5F5303F303F;
defparam \ShiftRight0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N21
cyclonev_lcell_comb \ShiftLeft0~21 (
// Equation(s):
// \ShiftLeft0~21_combout  = ( \ShiftLeft0~7_combout  & ( (!regval2_ID[2] & !regval2_ID[3]) ) )

	.dataa(!regval2_ID[2]),
	.datab(gnd),
	.datac(!regval2_ID[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~21 .extended_lut = "off";
defparam \ShiftLeft0~21 .lut_mask = 64'h00000000A0A0A0A0;
defparam \ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N12
cyclonev_lcell_comb \aluout_EX_r[18]~145 (
// Equation(s):
// \aluout_EX_r[18]~145_combout  = ( \ShiftLeft0~21_combout  & ( op2_ID[0] & ( (!\aluout_EX[23]~3_combout ) # (\aluout_EX_r[18]~144_combout ) ) ) ) # ( !\ShiftLeft0~21_combout  & ( op2_ID[0] & ( (\aluout_EX_r[18]~144_combout  & \aluout_EX[23]~3_combout ) ) ) 
// ) # ( \ShiftLeft0~21_combout  & ( !op2_ID[0] & ( (!\aluout_EX[23]~3_combout  & (regval1_ID[31])) # (\aluout_EX[23]~3_combout  & ((\ShiftRight0~42_combout ))) ) ) ) # ( !\ShiftLeft0~21_combout  & ( !op2_ID[0] & ( (!\aluout_EX[23]~3_combout  & 
// (regval1_ID[31])) # (\aluout_EX[23]~3_combout  & ((\ShiftRight0~42_combout ))) ) ) )

	.dataa(!\aluout_EX_r[18]~144_combout ),
	.datab(!regval1_ID[31]),
	.datac(!\aluout_EX[23]~3_combout ),
	.datad(!\ShiftRight0~42_combout ),
	.datae(!\ShiftLeft0~21_combout ),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~145 .extended_lut = "off";
defparam \aluout_EX_r[18]~145 .lut_mask = 64'h303F303F0505F5F5;
defparam \aluout_EX_r[18]~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N3
cyclonev_lcell_comb \aluout_EX_r[18]~143 (
// Equation(s):
// \aluout_EX_r[18]~143_combout  = ( op2_ID[0] & ( !\op2_ID[3]~DUPLICATE_q  $ (((!regval1_ID[18] & !regval2_ID[18]))) ) ) # ( !op2_ID[0] & ( (op2_ID[2] & (!\op2_ID[3]~DUPLICATE_q  $ (((!regval1_ID[18]) # (!regval2_ID[18]))))) ) )

	.dataa(!regval1_ID[18]),
	.datab(!op2_ID[2]),
	.datac(!\op2_ID[3]~DUPLICATE_q ),
	.datad(!regval2_ID[18]),
	.datae(gnd),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~143 .extended_lut = "off";
defparam \aluout_EX_r[18]~143 .lut_mask = 64'h031203125AF05AF0;
defparam \aluout_EX_r[18]~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N0
cyclonev_lcell_comb \aluout_EX_r[18]~265 (
// Equation(s):
// \aluout_EX_r[18]~265_combout  = ( \aluout_EX_r[22]~92_combout  & ( \aluout_EX[23]~1_combout  & ( ((\aluout_EX_r[23]~94_combout  & \aluout_EX_r[18]~143_combout )) # (\Equal11~4_combout ) ) ) ) # ( !\aluout_EX_r[22]~92_combout  & ( \aluout_EX[23]~1_combout  
// & ( (\aluout_EX_r[23]~94_combout  & \aluout_EX_r[18]~143_combout ) ) ) ) # ( \aluout_EX_r[22]~92_combout  & ( !\aluout_EX[23]~1_combout  & ( ((\aluout_EX_r[23]~94_combout  & \aluout_EX_r[18]~143_combout )) # (\aluout_EX_r[18]~145_combout ) ) ) ) # ( 
// !\aluout_EX_r[22]~92_combout  & ( !\aluout_EX[23]~1_combout  & ( (\aluout_EX_r[23]~94_combout  & \aluout_EX_r[18]~143_combout ) ) ) )

	.dataa(!\aluout_EX_r[18]~145_combout ),
	.datab(!\aluout_EX_r[23]~94_combout ),
	.datac(!\Equal11~4_combout ),
	.datad(!\aluout_EX_r[18]~143_combout ),
	.datae(!\aluout_EX_r[22]~92_combout ),
	.dataf(!\aluout_EX[23]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~265 .extended_lut = "off";
defparam \aluout_EX_r[18]~265 .lut_mask = 64'h0033557700330F3F;
defparam \aluout_EX_r[18]~265 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N54
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( regval2_ID[18] ) + ( regval1_ID[18] ) + ( \Add1~74  ))
// \Add1~70  = CARRY(( regval2_ID[18] ) + ( regval1_ID[18] ) + ( \Add1~74  ))

	.dataa(gnd),
	.datab(!regval1_ID[18]),
	.datac(!regval2_ID[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N0
cyclonev_lcell_comb \aluout_EX_r[18]~312 (
// Equation(s):
// \aluout_EX_r[18]~312_combout  = ( !\op2_ID[3]~DUPLICATE_q  & ( (((\aluout_EX_r[23]~93_combout  & (\aluout_EX_r[23]~94_combout  & \Add1~69_sumout ))) # (\aluout_EX_r[18]~265_combout )) # (\aluout_EX_r[18]~149_combout ) ) ) # ( \op2_ID[3]~DUPLICATE_q  & ( 
// (((\aluout_EX_r[23]~93_combout  & (\aluout_EX_r[23]~94_combout  & \Add2~69_sumout ))) # (\aluout_EX_r[18]~265_combout )) # (\aluout_EX_r[18]~149_combout ) ) )

	.dataa(!\aluout_EX_r[23]~93_combout ),
	.datab(!\aluout_EX_r[23]~94_combout ),
	.datac(!\Add2~69_sumout ),
	.datad(!\aluout_EX_r[18]~149_combout ),
	.datae(!\op2_ID[3]~DUPLICATE_q ),
	.dataf(!\aluout_EX_r[18]~265_combout ),
	.datag(!\Add1~69_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~312 .extended_lut = "on";
defparam \aluout_EX_r[18]~312 .lut_mask = 64'h01FF01FFFFFFFFFF;
defparam \aluout_EX_r[18]~312 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y9_N1
dffeas \aluout_EX[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[18]~312_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[23]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[18]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[18] .is_wysiwyg = "true";
defparam \aluout_EX[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[18]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[18]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N27
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|mux3|l1_w18_n0_mux_dataout~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|mux3|l1_w18_n0_mux_dataout~0_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|mux3|l1_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|mux3|l1_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|mux3|l1_w18_n0_mux_dataout~0 .lut_mask = 64'h00005555FFFF5555;
defparam \dmem_rtl_0|auto_generated|mux3|l1_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N28
dffeas \dmem_rtl_0_bypass[47] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[47]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N6
cyclonev_lcell_comb \regval_MEM~18 (
// Equation(s):
// \regval_MEM~18_combout  = ( \dmem_rtl_0|auto_generated|mux3|l1_w18_n0_mux_dataout~0_combout  & ( dmem_rtl_0_bypass[47] & ( ((!\regval_MEM[10]~5_combout  & ((aluout_EX[18]))) # (\regval_MEM[10]~5_combout  & (\dmem~19_q ))) # (\regval_MEM[10]~4_combout ) ) 
// ) ) # ( !\dmem_rtl_0|auto_generated|mux3|l1_w18_n0_mux_dataout~0_combout  & ( dmem_rtl_0_bypass[47] & ( (!\regval_MEM[10]~5_combout  & (((aluout_EX[18])) # (\regval_MEM[10]~4_combout ))) # (\regval_MEM[10]~5_combout  & (!\regval_MEM[10]~4_combout  & 
// (\dmem~19_q ))) ) ) ) # ( \dmem_rtl_0|auto_generated|mux3|l1_w18_n0_mux_dataout~0_combout  & ( !dmem_rtl_0_bypass[47] & ( (!\regval_MEM[10]~5_combout  & (!\regval_MEM[10]~4_combout  & ((aluout_EX[18])))) # (\regval_MEM[10]~5_combout  & (((\dmem~19_q )) # 
// (\regval_MEM[10]~4_combout ))) ) ) ) # ( !\dmem_rtl_0|auto_generated|mux3|l1_w18_n0_mux_dataout~0_combout  & ( !dmem_rtl_0_bypass[47] & ( (!\regval_MEM[10]~4_combout  & ((!\regval_MEM[10]~5_combout  & ((aluout_EX[18]))) # (\regval_MEM[10]~5_combout  & 
// (\dmem~19_q )))) ) ) )

	.dataa(!\regval_MEM[10]~5_combout ),
	.datab(!\regval_MEM[10]~4_combout ),
	.datac(!\dmem~19_q ),
	.datad(!aluout_EX[18]),
	.datae(!\dmem_rtl_0|auto_generated|mux3|l1_w18_n0_mux_dataout~0_combout ),
	.dataf(!dmem_rtl_0_bypass[47]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~18 .extended_lut = "off";
defparam \regval_MEM~18 .lut_mask = 64'h048C159D26AE37BF;
defparam \regval_MEM~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N7
dffeas \regval_MEM[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[18] .is_wysiwyg = "true";
defparam \regval_MEM[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N14
dffeas \regs[4][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][18] .is_wysiwyg = "true";
defparam \regs[4][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N18
cyclonev_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = ( \regs[5][18]~q  & ( \regs[7][18]~q  & ( ((!\imem~16_combout  & (\regs[4][18]~q )) # (\imem~16_combout  & ((\regs[6][18]~q )))) # (\imem~15_combout ) ) ) ) # ( !\regs[5][18]~q  & ( \regs[7][18]~q  & ( (!\imem~15_combout  & 
// ((!\imem~16_combout  & (\regs[4][18]~q )) # (\imem~16_combout  & ((\regs[6][18]~q ))))) # (\imem~15_combout  & (((\imem~16_combout )))) ) ) ) # ( \regs[5][18]~q  & ( !\regs[7][18]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & (\regs[4][18]~q )) # 
// (\imem~16_combout  & ((\regs[6][18]~q ))))) # (\imem~15_combout  & (((!\imem~16_combout )))) ) ) ) # ( !\regs[5][18]~q  & ( !\regs[7][18]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & (\regs[4][18]~q )) # (\imem~16_combout  & ((\regs[6][18]~q ))))) 
// ) ) )

	.dataa(!\imem~15_combout ),
	.datab(!\regs[4][18]~q ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[6][18]~q ),
	.datae(!\regs[5][18]~q ),
	.dataf(!\regs[7][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~1 .extended_lut = "off";
defparam \Mux13~1 .lut_mask = 64'h202A707A252F757F;
defparam \Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N42
cyclonev_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = ( \regs[11][18]~q  & ( \regs[10][18]~q  & ( ((!\imem~15_combout  & (\regs[8][18]~q )) # (\imem~15_combout  & ((\regs[9][18]~q )))) # (\imem~16_combout ) ) ) ) # ( !\regs[11][18]~q  & ( \regs[10][18]~q  & ( (!\imem~16_combout  & 
// ((!\imem~15_combout  & (\regs[8][18]~q )) # (\imem~15_combout  & ((\regs[9][18]~q ))))) # (\imem~16_combout  & (((!\imem~15_combout )))) ) ) ) # ( \regs[11][18]~q  & ( !\regs[10][18]~q  & ( (!\imem~16_combout  & ((!\imem~15_combout  & (\regs[8][18]~q )) # 
// (\imem~15_combout  & ((\regs[9][18]~q ))))) # (\imem~16_combout  & (((\imem~15_combout )))) ) ) ) # ( !\regs[11][18]~q  & ( !\regs[10][18]~q  & ( (!\imem~16_combout  & ((!\imem~15_combout  & (\regs[8][18]~q )) # (\imem~15_combout  & ((\regs[9][18]~q ))))) 
// ) ) )

	.dataa(!\regs[8][18]~q ),
	.datab(!\imem~16_combout ),
	.datac(!\regs[9][18]~q ),
	.datad(!\imem~15_combout ),
	.datae(!\regs[11][18]~q ),
	.dataf(!\regs[10][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~2 .extended_lut = "off";
defparam \Mux13~2 .lut_mask = 64'h440C443F770C773F;
defparam \Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N6
cyclonev_lcell_comb \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = ( \regs[15][18]~q  & ( \imem~15_combout  & ( (\regs[13][18]~q ) # (\imem~16_combout ) ) ) ) # ( !\regs[15][18]~q  & ( \imem~15_combout  & ( (!\imem~16_combout  & \regs[13][18]~q ) ) ) ) # ( \regs[15][18]~q  & ( !\imem~15_combout  & ( 
// (!\imem~16_combout  & ((\regs[12][18]~q ))) # (\imem~16_combout  & (\regs[14][18]~q )) ) ) ) # ( !\regs[15][18]~q  & ( !\imem~15_combout  & ( (!\imem~16_combout  & ((\regs[12][18]~q ))) # (\imem~16_combout  & (\regs[14][18]~q )) ) ) )

	.dataa(!\regs[14][18]~q ),
	.datab(!\imem~16_combout ),
	.datac(!\regs[12][18]~q ),
	.datad(!\regs[13][18]~q ),
	.datae(!\regs[15][18]~q ),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~3 .extended_lut = "off";
defparam \Mux13~3 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N12
cyclonev_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = ( \regs[1][18]~q  & ( \regs[0][18]~q  & ( (!\imem~16_combout ) # ((!\imem~15_combout  & ((\regs[2][18]~q ))) # (\imem~15_combout  & (\regs[3][18]~q ))) ) ) ) # ( !\regs[1][18]~q  & ( \regs[0][18]~q  & ( (!\imem~15_combout  & 
// (((!\imem~16_combout ) # (\regs[2][18]~q )))) # (\imem~15_combout  & (\regs[3][18]~q  & (\imem~16_combout ))) ) ) ) # ( \regs[1][18]~q  & ( !\regs[0][18]~q  & ( (!\imem~15_combout  & (((\imem~16_combout  & \regs[2][18]~q )))) # (\imem~15_combout  & 
// (((!\imem~16_combout )) # (\regs[3][18]~q ))) ) ) ) # ( !\regs[1][18]~q  & ( !\regs[0][18]~q  & ( (\imem~16_combout  & ((!\imem~15_combout  & ((\regs[2][18]~q ))) # (\imem~15_combout  & (\regs[3][18]~q )))) ) ) )

	.dataa(!\imem~15_combout ),
	.datab(!\regs[3][18]~q ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[2][18]~q ),
	.datae(!\regs[1][18]~q ),
	.dataf(!\regs[0][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~0 .extended_lut = "off";
defparam \Mux13~0 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N36
cyclonev_lcell_comb \Mux13~4 (
// Equation(s):
// \Mux13~4_combout  = ( \Mux13~0_combout  & ( \imem~14_combout  & ( (!\imem~13_combout  & (\Mux13~2_combout )) # (\imem~13_combout  & ((\Mux13~3_combout ))) ) ) ) # ( !\Mux13~0_combout  & ( \imem~14_combout  & ( (!\imem~13_combout  & (\Mux13~2_combout )) # 
// (\imem~13_combout  & ((\Mux13~3_combout ))) ) ) ) # ( \Mux13~0_combout  & ( !\imem~14_combout  & ( (!\imem~13_combout ) # (\Mux13~1_combout ) ) ) ) # ( !\Mux13~0_combout  & ( !\imem~14_combout  & ( (\Mux13~1_combout  & \imem~13_combout ) ) ) )

	.dataa(!\Mux13~1_combout ),
	.datab(!\imem~13_combout ),
	.datac(!\Mux13~2_combout ),
	.datad(!\Mux13~3_combout ),
	.datae(!\Mux13~0_combout ),
	.dataf(!\imem~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~4 .extended_lut = "off";
defparam \Mux13~4 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N37
dffeas \regval1_ID[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux13~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[18] .is_wysiwyg = "true";
defparam \regval1_ID[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N12
cyclonev_lcell_comb \aluout_EX_r[19]~294 (
// Equation(s):
// \aluout_EX_r[19]~294_combout  = ( \Add1~65_sumout  & ( (\aluout_EX_r[23]~94_combout  & \aluout_EX_r[23]~93_combout ) ) ) # ( !\Add1~65_sumout  & ( (op2_ID[3] & (\aluout_EX_r[23]~94_combout  & \aluout_EX_r[23]~93_combout )) ) )

	.dataa(gnd),
	.datab(!op2_ID[3]),
	.datac(!\aluout_EX_r[23]~94_combout ),
	.datad(!\aluout_EX_r[23]~93_combout ),
	.datae(gnd),
	.dataf(!\Add1~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~294 .extended_lut = "off";
defparam \aluout_EX_r[19]~294 .lut_mask = 64'h00030003000F000F;
defparam \aluout_EX_r[19]~294 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N57
cyclonev_lcell_comb \Add3~65 (
// Equation(s):
// \Add3~65_sumout  = SUM(( immval_ID[31] ) + ( regval1_ID[19] ) + ( \Add3~70  ))
// \Add3~66  = CARRY(( immval_ID[31] ) + ( regval1_ID[19] ) + ( \Add3~70  ))

	.dataa(!immval_ID[31]),
	.datab(gnd),
	.datac(!regval1_ID[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~65_sumout ),
	.cout(\Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \Add3~65 .extended_lut = "off";
defparam \Add3~65 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N18
cyclonev_lcell_comb \aluout_EX_r[19]~141 (
// Equation(s):
// \aluout_EX_r[19]~141_combout  = ( \Add3~65_sumout  & ( !\Equal10~0_combout  & ( (!\aluout_EX[23]~5_combout  & ((!\aluout_EX[23]~4_combout ) # ((regval1_ID[19] & immval_ID[31])))) # (\aluout_EX[23]~5_combout  & (\aluout_EX[23]~4_combout  & ((immval_ID[31]) 
// # (regval1_ID[19])))) ) ) ) # ( !\Add3~65_sumout  & ( !\Equal10~0_combout  & ( (\aluout_EX[23]~4_combout  & ((!regval1_ID[19] & (\aluout_EX[23]~5_combout  & immval_ID[31])) # (regval1_ID[19] & ((immval_ID[31]) # (\aluout_EX[23]~5_combout ))))) ) ) )

	.dataa(!regval1_ID[19]),
	.datab(!\aluout_EX[23]~5_combout ),
	.datac(!\aluout_EX[23]~4_combout ),
	.datad(!immval_ID[31]),
	.datae(!\Add3~65_sumout ),
	.dataf(!\Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~141 .extended_lut = "off";
defparam \aluout_EX_r[19]~141 .lut_mask = 64'h0107C1C700000000;
defparam \aluout_EX_r[19]~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N15
cyclonev_lcell_comb \aluout_EX_r[19]~140 (
// Equation(s):
// \aluout_EX_r[19]~140_combout  = ( regval1_ID[19] & ( (!op2_ID[0] & (op2_ID[2] & (!op2_ID[3] $ (!regval2_ID[19])))) # (op2_ID[0] & (!op2_ID[3])) ) ) # ( !regval1_ID[19] & ( (!op2_ID[0] & (op2_ID[3] & ((op2_ID[2])))) # (op2_ID[0] & (!op2_ID[3] $ 
// ((!regval2_ID[19])))) ) )

	.dataa(!op2_ID[0]),
	.datab(!op2_ID[3]),
	.datac(!regval2_ID[19]),
	.datad(!op2_ID[2]),
	.datae(gnd),
	.dataf(!regval1_ID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~140 .extended_lut = "off";
defparam \aluout_EX_r[19]~140 .lut_mask = 64'h14361436446C446C;
defparam \aluout_EX_r[19]~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N33
cyclonev_lcell_comb \ShiftLeft0~20 (
// Equation(s):
// \ShiftLeft0~20_combout  = ( \ShiftLeft0~0_combout  & ( (!regval2_ID[2] & !regval2_ID[3]) ) )

	.dataa(!regval2_ID[2]),
	.datab(gnd),
	.datac(!regval2_ID[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~20 .extended_lut = "off";
defparam \ShiftLeft0~20 .lut_mask = 64'h00000000A0A0A0A0;
defparam \ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N18
cyclonev_lcell_comb \ShiftRight0~11 (
// Equation(s):
// \ShiftRight0~11_combout  = ( regval2_ID[1] & ( regval1_ID[25] & ( (!regval2_ID[0]) # (regval1_ID[26]) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[25] & ( (!regval2_ID[0] & (regval1_ID[23])) # (regval2_ID[0] & ((regval1_ID[24]))) ) ) ) # ( regval2_ID[1] & ( 
// !regval1_ID[25] & ( (regval1_ID[26] & regval2_ID[0]) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[25] & ( (!regval2_ID[0] & (regval1_ID[23])) # (regval2_ID[0] & ((regval1_ID[24]))) ) ) )

	.dataa(!regval1_ID[26]),
	.datab(!regval1_ID[23]),
	.datac(!regval1_ID[24]),
	.datad(!regval2_ID[0]),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~11 .extended_lut = "off";
defparam \ShiftRight0~11 .lut_mask = 64'h330F0055330FFF55;
defparam \ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N6
cyclonev_lcell_comb \ShiftRight0~10 (
// Equation(s):
// \ShiftRight0~10_combout  = ( regval1_ID[27] & ( regval2_ID[1] & ( (!regval2_ID[0] & ((regval1_ID[29]))) # (regval2_ID[0] & (regval1_ID[30])) ) ) ) # ( !regval1_ID[27] & ( regval2_ID[1] & ( (!regval2_ID[0] & ((regval1_ID[29]))) # (regval2_ID[0] & 
// (regval1_ID[30])) ) ) ) # ( regval1_ID[27] & ( !regval2_ID[1] & ( (!regval2_ID[0]) # (regval1_ID[28]) ) ) ) # ( !regval1_ID[27] & ( !regval2_ID[1] & ( (regval1_ID[28] & regval2_ID[0]) ) ) )

	.dataa(!regval1_ID[30]),
	.datab(!regval1_ID[29]),
	.datac(!regval1_ID[28]),
	.datad(!regval2_ID[0]),
	.datae(!regval1_ID[27]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~10 .extended_lut = "off";
defparam \ShiftRight0~10 .lut_mask = 64'h000FFF0F33553355;
defparam \ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N0
cyclonev_lcell_comb \ShiftRight0~9 (
// Equation(s):
// \ShiftRight0~9_combout  = ( regval1_ID[22] & ( regval2_ID[1] & ( (regval2_ID[0]) # (regval1_ID[21]) ) ) ) # ( !regval1_ID[22] & ( regval2_ID[1] & ( (regval1_ID[21] & !regval2_ID[0]) ) ) ) # ( regval1_ID[22] & ( !regval2_ID[1] & ( (!regval2_ID[0] & 
// (regval1_ID[19])) # (regval2_ID[0] & ((regval1_ID[20]))) ) ) ) # ( !regval1_ID[22] & ( !regval2_ID[1] & ( (!regval2_ID[0] & (regval1_ID[19])) # (regval2_ID[0] & ((regval1_ID[20]))) ) ) )

	.dataa(!regval1_ID[21]),
	.datab(!regval1_ID[19]),
	.datac(!regval2_ID[0]),
	.datad(!regval1_ID[20]),
	.datae(!regval1_ID[22]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~9 .extended_lut = "off";
defparam \ShiftRight0~9 .lut_mask = 64'h303F303F50505F5F;
defparam \ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N36
cyclonev_lcell_comb \ShiftRight0~41 (
// Equation(s):
// \ShiftRight0~41_combout  = ( regval1_ID[31] & ( \ShiftRight0~9_combout  & ( (!regval2_ID[3] & (((!regval2_ID[2])) # (\ShiftRight0~11_combout ))) # (regval2_ID[3] & (((regval2_ID[2]) # (\ShiftRight0~10_combout )))) ) ) ) # ( !regval1_ID[31] & ( 
// \ShiftRight0~9_combout  & ( (!regval2_ID[3] & (((!regval2_ID[2])) # (\ShiftRight0~11_combout ))) # (regval2_ID[3] & (((\ShiftRight0~10_combout  & !regval2_ID[2])))) ) ) ) # ( regval1_ID[31] & ( !\ShiftRight0~9_combout  & ( (!regval2_ID[3] & 
// (\ShiftRight0~11_combout  & ((regval2_ID[2])))) # (regval2_ID[3] & (((regval2_ID[2]) # (\ShiftRight0~10_combout )))) ) ) ) # ( !regval1_ID[31] & ( !\ShiftRight0~9_combout  & ( (!regval2_ID[3] & (\ShiftRight0~11_combout  & ((regval2_ID[2])))) # 
// (regval2_ID[3] & (((\ShiftRight0~10_combout  & !regval2_ID[2])))) ) ) )

	.dataa(!\ShiftRight0~11_combout ),
	.datab(!\ShiftRight0~10_combout ),
	.datac(!regval2_ID[3]),
	.datad(!regval2_ID[2]),
	.datae(!regval1_ID[31]),
	.dataf(!\ShiftRight0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~41 .extended_lut = "off";
defparam \ShiftRight0~41 .lut_mask = 64'h0350035FF350F35F;
defparam \ShiftRight0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N42
cyclonev_lcell_comb \aluout_EX_r[19]~138 (
// Equation(s):
// \aluout_EX_r[19]~138_combout  = ( \ShiftLeft0~25_combout  & ( \ShiftLeft0~1_combout  & ( ((!regval2_ID[3] & (\ShiftLeft0~24_combout )) # (regval2_ID[3] & ((\ShiftLeft0~3_combout )))) # (regval2_ID[2]) ) ) ) # ( !\ShiftLeft0~25_combout  & ( 
// \ShiftLeft0~1_combout  & ( (!regval2_ID[2] & ((!regval2_ID[3] & (\ShiftLeft0~24_combout )) # (regval2_ID[3] & ((\ShiftLeft0~3_combout ))))) # (regval2_ID[2] & (((regval2_ID[3])))) ) ) ) # ( \ShiftLeft0~25_combout  & ( !\ShiftLeft0~1_combout  & ( 
// (!regval2_ID[2] & ((!regval2_ID[3] & (\ShiftLeft0~24_combout )) # (regval2_ID[3] & ((\ShiftLeft0~3_combout ))))) # (regval2_ID[2] & (((!regval2_ID[3])))) ) ) ) # ( !\ShiftLeft0~25_combout  & ( !\ShiftLeft0~1_combout  & ( (!regval2_ID[2] & ((!regval2_ID[3] 
// & (\ShiftLeft0~24_combout )) # (regval2_ID[3] & ((\ShiftLeft0~3_combout ))))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\ShiftLeft0~24_combout ),
	.datac(!\ShiftLeft0~3_combout ),
	.datad(!regval2_ID[3]),
	.datae(!\ShiftLeft0~25_combout ),
	.dataf(!\ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~138 .extended_lut = "off";
defparam \aluout_EX_r[19]~138 .lut_mask = 64'h220A770A225F775F;
defparam \aluout_EX_r[19]~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N18
cyclonev_lcell_comb \aluout_EX_r[19]~139 (
// Equation(s):
// \aluout_EX_r[19]~139_combout  = ( \aluout_EX[23]~3_combout  & ( \aluout_EX_r[19]~138_combout  & ( (\ShiftRight0~41_combout ) # (op2_ID[0]) ) ) ) # ( !\aluout_EX[23]~3_combout  & ( \aluout_EX_r[19]~138_combout  & ( (!op2_ID[0] & ((regval1_ID[31]))) # 
// (op2_ID[0] & (\ShiftLeft0~20_combout )) ) ) ) # ( \aluout_EX[23]~3_combout  & ( !\aluout_EX_r[19]~138_combout  & ( (!op2_ID[0] & \ShiftRight0~41_combout ) ) ) ) # ( !\aluout_EX[23]~3_combout  & ( !\aluout_EX_r[19]~138_combout  & ( (!op2_ID[0] & 
// ((regval1_ID[31]))) # (op2_ID[0] & (\ShiftLeft0~20_combout )) ) ) )

	.dataa(!\ShiftLeft0~20_combout ),
	.datab(!op2_ID[0]),
	.datac(!regval1_ID[31]),
	.datad(!\ShiftRight0~41_combout ),
	.datae(!\aluout_EX[23]~3_combout ),
	.dataf(!\aluout_EX_r[19]~138_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~139 .extended_lut = "off";
defparam \aluout_EX_r[19]~139 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \aluout_EX_r[19]~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N51
cyclonev_lcell_comb \aluout_EX_r[19]~293 (
// Equation(s):
// \aluout_EX_r[19]~293_combout  = ( \aluout_EX_r[19]~139_combout  & ( ((\aluout_EX_r[23]~94_combout  & \aluout_EX_r[19]~140_combout )) # (\aluout_EX_r[22]~124_combout ) ) ) # ( !\aluout_EX_r[19]~139_combout  & ( (\aluout_EX_r[23]~94_combout  & 
// \aluout_EX_r[19]~140_combout ) ) )

	.dataa(!\aluout_EX_r[23]~94_combout ),
	.datab(gnd),
	.datac(!\aluout_EX_r[19]~140_combout ),
	.datad(!\aluout_EX_r[22]~124_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[19]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~293 .extended_lut = "off";
defparam \aluout_EX_r[19]~293 .lut_mask = 64'h0505050505FF05FF;
defparam \aluout_EX_r[19]~293 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N0
cyclonev_lcell_comb \aluout_EX_r[19]~142 (
// Equation(s):
// \aluout_EX_r[19]~142_combout  = ( \Add2~65_sumout  & ( op2_ID[3] & ( (((\aluout_EX_r[19]~293_combout ) # (\aluout_EX_r[19]~141_combout )) # (\aluout_EX_r[19]~294_combout )) # (\aluout_EX_r[19]~295_combout ) ) ) ) # ( !\Add2~65_sumout  & ( op2_ID[3] & ( 
// ((\aluout_EX_r[19]~293_combout ) # (\aluout_EX_r[19]~141_combout )) # (\aluout_EX_r[19]~295_combout ) ) ) ) # ( \Add2~65_sumout  & ( !op2_ID[3] & ( (((\aluout_EX_r[19]~293_combout ) # (\aluout_EX_r[19]~141_combout )) # (\aluout_EX_r[19]~294_combout )) # 
// (\aluout_EX_r[19]~295_combout ) ) ) ) # ( !\Add2~65_sumout  & ( !op2_ID[3] & ( (((\aluout_EX_r[19]~293_combout ) # (\aluout_EX_r[19]~141_combout )) # (\aluout_EX_r[19]~294_combout )) # (\aluout_EX_r[19]~295_combout ) ) ) )

	.dataa(!\aluout_EX_r[19]~295_combout ),
	.datab(!\aluout_EX_r[19]~294_combout ),
	.datac(!\aluout_EX_r[19]~141_combout ),
	.datad(!\aluout_EX_r[19]~293_combout ),
	.datae(!\Add2~65_sumout ),
	.dataf(!op2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~142 .extended_lut = "off";
defparam \aluout_EX_r[19]~142 .lut_mask = 64'h7FFF7FFF5FFF7FFF;
defparam \aluout_EX_r[19]~142 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N2
dffeas \aluout_EX[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[19]~142_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[23]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[19]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[19] .is_wysiwyg = "true";
defparam \aluout_EX[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N35
dffeas \regval2_EX[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[19] .is_wysiwyg = "true";
defparam \regval2_EX[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y2_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[19]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[19]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N42
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|mux3|l1_w19_n0_mux_dataout~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|mux3|l1_w19_n0_mux_dataout~0_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|mux3|l1_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|mux3|l1_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|mux3|l1_w19_n0_mux_dataout~0 .lut_mask = 64'h00003333FFFF3333;
defparam \dmem_rtl_0|auto_generated|mux3|l1_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N48
cyclonev_lcell_comb \dmem~20feeder (
// Equation(s):
// \dmem~20feeder_combout  = regval2_EX[19]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_EX[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~20feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~20feeder .extended_lut = "off";
defparam \dmem~20feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dmem~20feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N49
dffeas \dmem~20 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~20feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~20 .is_wysiwyg = "true";
defparam \dmem~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N43
dffeas \dmem_rtl_0_bypass[48] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[48]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N30
cyclonev_lcell_comb \regval_MEM~17 (
// Equation(s):
// \regval_MEM~17_combout  = ( \dmem~20_q  & ( dmem_rtl_0_bypass[48] & ( (!\regval_MEM[10]~5_combout  & (((aluout_EX[19])) # (\regval_MEM[10]~4_combout ))) # (\regval_MEM[10]~5_combout  & ((!\regval_MEM[10]~4_combout ) # 
// ((\dmem_rtl_0|auto_generated|mux3|l1_w19_n0_mux_dataout~0_combout )))) ) ) ) # ( !\dmem~20_q  & ( dmem_rtl_0_bypass[48] & ( (!\regval_MEM[10]~5_combout  & (((aluout_EX[19])) # (\regval_MEM[10]~4_combout ))) # (\regval_MEM[10]~5_combout  & 
// (\regval_MEM[10]~4_combout  & ((\dmem_rtl_0|auto_generated|mux3|l1_w19_n0_mux_dataout~0_combout )))) ) ) ) # ( \dmem~20_q  & ( !dmem_rtl_0_bypass[48] & ( (!\regval_MEM[10]~5_combout  & (!\regval_MEM[10]~4_combout  & (aluout_EX[19]))) # 
// (\regval_MEM[10]~5_combout  & ((!\regval_MEM[10]~4_combout ) # ((\dmem_rtl_0|auto_generated|mux3|l1_w19_n0_mux_dataout~0_combout )))) ) ) ) # ( !\dmem~20_q  & ( !dmem_rtl_0_bypass[48] & ( (!\regval_MEM[10]~5_combout  & (!\regval_MEM[10]~4_combout  & 
// (aluout_EX[19]))) # (\regval_MEM[10]~5_combout  & (\regval_MEM[10]~4_combout  & ((\dmem_rtl_0|auto_generated|mux3|l1_w19_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\regval_MEM[10]~5_combout ),
	.datab(!\regval_MEM[10]~4_combout ),
	.datac(!aluout_EX[19]),
	.datad(!\dmem_rtl_0|auto_generated|mux3|l1_w19_n0_mux_dataout~0_combout ),
	.datae(!\dmem~20_q ),
	.dataf(!dmem_rtl_0_bypass[48]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~17 .extended_lut = "off";
defparam \regval_MEM~17 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \regval_MEM~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N31
dffeas \regval_MEM[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[19] .is_wysiwyg = "true";
defparam \regval_MEM[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y8_N0
cyclonev_lcell_comb \regs[13][19]~feeder (
// Equation(s):
// \regs[13][19]~feeder_combout  = ( regval_MEM[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][19]~feeder .extended_lut = "off";
defparam \regs[13][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y8_N1
dffeas \regs[13][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][19] .is_wysiwyg = "true";
defparam \regs[13][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N24
cyclonev_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = ( \regs[5][19]~q  & ( \regs[9][19]~q  & ( (!\imem~14_combout  & (((\regs[1][19]~q ) # (\imem~13_combout )))) # (\imem~14_combout  & (((!\imem~13_combout )) # (\regs[13][19]~q ))) ) ) ) # ( !\regs[5][19]~q  & ( \regs[9][19]~q  & ( 
// (!\imem~14_combout  & (((!\imem~13_combout  & \regs[1][19]~q )))) # (\imem~14_combout  & (((!\imem~13_combout )) # (\regs[13][19]~q ))) ) ) ) # ( \regs[5][19]~q  & ( !\regs[9][19]~q  & ( (!\imem~14_combout  & (((\regs[1][19]~q ) # (\imem~13_combout )))) # 
// (\imem~14_combout  & (\regs[13][19]~q  & (\imem~13_combout ))) ) ) ) # ( !\regs[5][19]~q  & ( !\regs[9][19]~q  & ( (!\imem~14_combout  & (((!\imem~13_combout  & \regs[1][19]~q )))) # (\imem~14_combout  & (\regs[13][19]~q  & (\imem~13_combout ))) ) ) )

	.dataa(!\regs[13][19]~q ),
	.datab(!\imem~14_combout ),
	.datac(!\imem~13_combout ),
	.datad(!\regs[1][19]~q ),
	.datae(!\regs[5][19]~q ),
	.dataf(!\regs[9][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~1 .extended_lut = "off";
defparam \Mux12~1 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N42
cyclonev_lcell_comb \Mux12~3 (
// Equation(s):
// \Mux12~3_combout  = ( \regs[15][19]~q  & ( \regs[3][19]~q  & ( (!\imem~13_combout  & (((!\imem~14_combout )) # (\regs[11][19]~q ))) # (\imem~13_combout  & (((\imem~14_combout ) # (\regs[7][19]~q )))) ) ) ) # ( !\regs[15][19]~q  & ( \regs[3][19]~q  & ( 
// (!\imem~13_combout  & (((!\imem~14_combout )) # (\regs[11][19]~q ))) # (\imem~13_combout  & (((\regs[7][19]~q  & !\imem~14_combout )))) ) ) ) # ( \regs[15][19]~q  & ( !\regs[3][19]~q  & ( (!\imem~13_combout  & (\regs[11][19]~q  & ((\imem~14_combout )))) # 
// (\imem~13_combout  & (((\imem~14_combout ) # (\regs[7][19]~q )))) ) ) ) # ( !\regs[15][19]~q  & ( !\regs[3][19]~q  & ( (!\imem~13_combout  & (\regs[11][19]~q  & ((\imem~14_combout )))) # (\imem~13_combout  & (((\regs[7][19]~q  & !\imem~14_combout )))) ) ) 
// )

	.dataa(!\regs[11][19]~q ),
	.datab(!\regs[7][19]~q ),
	.datac(!\imem~13_combout ),
	.datad(!\imem~14_combout ),
	.datae(!\regs[15][19]~q ),
	.dataf(!\regs[3][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~3 .extended_lut = "off";
defparam \Mux12~3 .lut_mask = 64'h0350035FF350F35F;
defparam \Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N12
cyclonev_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = ( \regs[14][19]~q  & ( \imem~14_combout  & ( (\imem~13_combout ) # (\regs[10][19]~q ) ) ) ) # ( !\regs[14][19]~q  & ( \imem~14_combout  & ( (\regs[10][19]~q  & !\imem~13_combout ) ) ) ) # ( \regs[14][19]~q  & ( !\imem~14_combout  & ( 
// (!\imem~13_combout  & ((\regs[2][19]~q ))) # (\imem~13_combout  & (\regs[6][19]~q )) ) ) ) # ( !\regs[14][19]~q  & ( !\imem~14_combout  & ( (!\imem~13_combout  & ((\regs[2][19]~q ))) # (\imem~13_combout  & (\regs[6][19]~q )) ) ) )

	.dataa(!\regs[10][19]~q ),
	.datab(!\imem~13_combout ),
	.datac(!\regs[6][19]~q ),
	.datad(!\regs[2][19]~q ),
	.datae(!\regs[14][19]~q ),
	.dataf(!\imem~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~2 .extended_lut = "off";
defparam \Mux12~2 .lut_mask = 64'h03CF03CF44447777;
defparam \Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N36
cyclonev_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = ( \regs[4][19]~q  & ( \regs[8][19]~q  & ( (!\imem~13_combout  & (((\regs[0][19]~q )) # (\imem~14_combout ))) # (\imem~13_combout  & ((!\imem~14_combout ) # ((\regs[12][19]~q )))) ) ) ) # ( !\regs[4][19]~q  & ( \regs[8][19]~q  & ( 
// (!\imem~13_combout  & (((\regs[0][19]~q )) # (\imem~14_combout ))) # (\imem~13_combout  & (\imem~14_combout  & ((\regs[12][19]~q )))) ) ) ) # ( \regs[4][19]~q  & ( !\regs[8][19]~q  & ( (!\imem~13_combout  & (!\imem~14_combout  & (\regs[0][19]~q ))) # 
// (\imem~13_combout  & ((!\imem~14_combout ) # ((\regs[12][19]~q )))) ) ) ) # ( !\regs[4][19]~q  & ( !\regs[8][19]~q  & ( (!\imem~13_combout  & (!\imem~14_combout  & (\regs[0][19]~q ))) # (\imem~13_combout  & (\imem~14_combout  & ((\regs[12][19]~q )))) ) ) 
// )

	.dataa(!\imem~13_combout ),
	.datab(!\imem~14_combout ),
	.datac(!\regs[0][19]~q ),
	.datad(!\regs[12][19]~q ),
	.datae(!\regs[4][19]~q ),
	.dataf(!\regs[8][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~0 .extended_lut = "off";
defparam \Mux12~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N36
cyclonev_lcell_comb \Mux12~4 (
// Equation(s):
// \Mux12~4_combout  = ( \imem~16_combout  & ( \Mux12~0_combout  & ( (!\imem~15_combout  & ((\Mux12~2_combout ))) # (\imem~15_combout  & (\Mux12~3_combout )) ) ) ) # ( !\imem~16_combout  & ( \Mux12~0_combout  & ( (!\imem~15_combout ) # (\Mux12~1_combout ) ) 
// ) ) # ( \imem~16_combout  & ( !\Mux12~0_combout  & ( (!\imem~15_combout  & ((\Mux12~2_combout ))) # (\imem~15_combout  & (\Mux12~3_combout )) ) ) ) # ( !\imem~16_combout  & ( !\Mux12~0_combout  & ( (\Mux12~1_combout  & \imem~15_combout ) ) ) )

	.dataa(!\Mux12~1_combout ),
	.datab(!\imem~15_combout ),
	.datac(!\Mux12~3_combout ),
	.datad(!\Mux12~2_combout ),
	.datae(!\imem~16_combout ),
	.dataf(!\Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~4 .extended_lut = "off";
defparam \Mux12~4 .lut_mask = 64'h111103CFDDDD03CF;
defparam \Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N37
dffeas \regval1_ID[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux12~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[19] .is_wysiwyg = "true";
defparam \regval1_ID[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N0
cyclonev_lcell_comb \Add3~61 (
// Equation(s):
// \Add3~61_sumout  = SUM(( regval1_ID[20] ) + ( immval_ID[31] ) + ( \Add3~66  ))
// \Add3~62  = CARRY(( regval1_ID[20] ) + ( immval_ID[31] ) + ( \Add3~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!immval_ID[31]),
	.datad(!regval1_ID[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~61_sumout ),
	.cout(\Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \Add3~61 .extended_lut = "off";
defparam \Add3~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N48
cyclonev_lcell_comb \aluout_EX_r[20]~136 (
// Equation(s):
// \aluout_EX_r[20]~136_combout  = ( regval1_ID[20] & ( \Add3~61_sumout  & ( (!\Equal10~0_combout  & ((!\aluout_EX[23]~4_combout  & ((!\aluout_EX[23]~5_combout ))) # (\aluout_EX[23]~4_combout  & ((\aluout_EX[23]~5_combout ) # (immval_ID[31]))))) ) ) ) # ( 
// !regval1_ID[20] & ( \Add3~61_sumout  & ( (!\Equal10~0_combout  & ((!\aluout_EX[23]~4_combout  & ((!\aluout_EX[23]~5_combout ))) # (\aluout_EX[23]~4_combout  & (immval_ID[31] & \aluout_EX[23]~5_combout )))) ) ) ) # ( regval1_ID[20] & ( !\Add3~61_sumout  & 
// ( (\aluout_EX[23]~4_combout  & (!\Equal10~0_combout  & ((\aluout_EX[23]~5_combout ) # (immval_ID[31])))) ) ) ) # ( !regval1_ID[20] & ( !\Add3~61_sumout  & ( (\aluout_EX[23]~4_combout  & (!\Equal10~0_combout  & (immval_ID[31] & \aluout_EX[23]~5_combout ))) 
// ) ) )

	.dataa(!\aluout_EX[23]~4_combout ),
	.datab(!\Equal10~0_combout ),
	.datac(!immval_ID[31]),
	.datad(!\aluout_EX[23]~5_combout ),
	.datae(!regval1_ID[20]),
	.dataf(!\Add3~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~136 .extended_lut = "off";
defparam \aluout_EX_r[20]~136 .lut_mask = 64'h0004044488048C44;
defparam \aluout_EX_r[20]~136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N48
cyclonev_lcell_comb \aluout_EX_r[20]~291 (
// Equation(s):
// \aluout_EX_r[20]~291_combout  = ( \Add1~61_sumout  & ( (\aluout_EX_r[23]~94_combout  & \aluout_EX_r[23]~93_combout ) ) ) # ( !\Add1~61_sumout  & ( (\aluout_EX_r[23]~94_combout  & (\aluout_EX_r[23]~93_combout  & \op2_ID[3]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\aluout_EX_r[23]~94_combout ),
	.datac(!\aluout_EX_r[23]~93_combout ),
	.datad(!\op2_ID[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~291 .extended_lut = "off";
defparam \aluout_EX_r[20]~291 .lut_mask = 64'h0003000303030303;
defparam \aluout_EX_r[20]~291 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N54
cyclonev_lcell_comb \aluout_EX_r[20]~292 (
// Equation(s):
// \aluout_EX_r[20]~292_combout  = ( \aluout_EX_r[23]~130_combout  & ( \aluout_EX_r[23]~99_combout  & ( !\aluout_EX[23]~2_combout  $ (!regval2_ID[20] $ (regval1_ID[20])) ) ) ) # ( \aluout_EX_r[23]~130_combout  & ( !\aluout_EX_r[23]~99_combout  & ( 
// (!regval1_ID[20] & ((!\aluout_EX[23]~2_combout  $ (!regval2_ID[20])) # (immval_ID[31]))) # (regval1_ID[20] & ((!immval_ID[31]) # (!\aluout_EX[23]~2_combout  $ (regval2_ID[20])))) ) ) ) # ( !\aluout_EX_r[23]~130_combout  & ( !\aluout_EX_r[23]~99_combout  & 
// ( !regval1_ID[20] $ (!immval_ID[31]) ) ) )

	.dataa(!\aluout_EX[23]~2_combout ),
	.datab(!regval2_ID[20]),
	.datac(!regval1_ID[20]),
	.datad(!immval_ID[31]),
	.datae(!\aluout_EX_r[23]~130_combout ),
	.dataf(!\aluout_EX_r[23]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~292 .extended_lut = "off";
defparam \aluout_EX_r[20]~292 .lut_mask = 64'h0FF06FF900006969;
defparam \aluout_EX_r[20]~292 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N0
cyclonev_lcell_comb \aluout_EX_r[20]~133 (
// Equation(s):
// \aluout_EX_r[20]~133_combout  = ( regval2_ID[2] & ( \ShiftLeft0~36_combout  & ( (!regval2_ID[3]) # (\ShiftLeft0~13_combout ) ) ) ) # ( !regval2_ID[2] & ( \ShiftLeft0~36_combout  & ( (!regval2_ID[3] & (\ShiftLeft0~35_combout )) # (regval2_ID[3] & 
// ((\ShiftLeft0~37_combout ))) ) ) ) # ( regval2_ID[2] & ( !\ShiftLeft0~36_combout  & ( (\ShiftLeft0~13_combout  & regval2_ID[3]) ) ) ) # ( !regval2_ID[2] & ( !\ShiftLeft0~36_combout  & ( (!regval2_ID[3] & (\ShiftLeft0~35_combout )) # (regval2_ID[3] & 
// ((\ShiftLeft0~37_combout ))) ) ) )

	.dataa(!\ShiftLeft0~13_combout ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~35_combout ),
	.datad(!\ShiftLeft0~37_combout ),
	.datae(!regval2_ID[2]),
	.dataf(!\ShiftLeft0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~133 .extended_lut = "off";
defparam \aluout_EX_r[20]~133 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \aluout_EX_r[20]~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N15
cyclonev_lcell_comb \ShiftLeft0~19 (
// Equation(s):
// \ShiftLeft0~19_combout  = ( !regval2_ID[3] & ( (!regval2_ID[2] & ((\ShiftLeft0~14_combout ))) # (regval2_ID[2] & (\ShiftLeft0~15_combout )) ) )

	.dataa(!\ShiftLeft0~15_combout ),
	.datab(!\ShiftLeft0~14_combout ),
	.datac(!regval2_ID[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~19 .extended_lut = "off";
defparam \ShiftLeft0~19 .lut_mask = 64'h3535353500000000;
defparam \ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N54
cyclonev_lcell_comb \ShiftRight0~34 (
// Equation(s):
// \ShiftRight0~34_combout  = ( regval1_ID[22] & ( regval2_ID[1] & ( (!regval2_ID[0]) # (regval1_ID[23]) ) ) ) # ( !regval1_ID[22] & ( regval2_ID[1] & ( (regval2_ID[0] & regval1_ID[23]) ) ) ) # ( regval1_ID[22] & ( !regval2_ID[1] & ( (!regval2_ID[0] & 
// (regval1_ID[20])) # (regval2_ID[0] & ((regval1_ID[21]))) ) ) ) # ( !regval1_ID[22] & ( !regval2_ID[1] & ( (!regval2_ID[0] & (regval1_ID[20])) # (regval2_ID[0] & ((regval1_ID[21]))) ) ) )

	.dataa(!regval2_ID[0]),
	.datab(!regval1_ID[20]),
	.datac(!regval1_ID[23]),
	.datad(!regval1_ID[21]),
	.datae(!regval1_ID[22]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~34 .extended_lut = "off";
defparam \ShiftRight0~34 .lut_mask = 64'h227722770505AFAF;
defparam \ShiftRight0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N54
cyclonev_lcell_comb \ShiftRight0~39 (
// Equation(s):
// \ShiftRight0~39_combout  = ( regval2_ID[3] & ( \ShiftRight0~34_combout  & ( (!regval2_ID[2] & ((\ShiftRight0~28_combout ))) # (regval2_ID[2] & (regval1_ID[31])) ) ) ) # ( !regval2_ID[3] & ( \ShiftRight0~34_combout  & ( (!regval2_ID[2]) # 
// (\ShiftRight0~29_combout ) ) ) ) # ( regval2_ID[3] & ( !\ShiftRight0~34_combout  & ( (!regval2_ID[2] & ((\ShiftRight0~28_combout ))) # (regval2_ID[2] & (regval1_ID[31])) ) ) ) # ( !regval2_ID[3] & ( !\ShiftRight0~34_combout  & ( (regval2_ID[2] & 
// \ShiftRight0~29_combout ) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\ShiftRight0~29_combout ),
	.datac(!regval1_ID[31]),
	.datad(!\ShiftRight0~28_combout ),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftRight0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~39 .extended_lut = "off";
defparam \ShiftRight0~39 .lut_mask = 64'h111105AFBBBB05AF;
defparam \ShiftRight0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N12
cyclonev_lcell_comb \aluout_EX_r[20]~134 (
// Equation(s):
// \aluout_EX_r[20]~134_combout  = ( \ShiftRight0~39_combout  & ( \aluout_EX[23]~3_combout  & ( (!op2_ID[0]) # (\aluout_EX_r[20]~133_combout ) ) ) ) # ( !\ShiftRight0~39_combout  & ( \aluout_EX[23]~3_combout  & ( (\aluout_EX_r[20]~133_combout  & op2_ID[0]) ) 
// ) ) # ( \ShiftRight0~39_combout  & ( !\aluout_EX[23]~3_combout  & ( (!op2_ID[0] & (regval1_ID[31])) # (op2_ID[0] & ((\ShiftLeft0~19_combout ))) ) ) ) # ( !\ShiftRight0~39_combout  & ( !\aluout_EX[23]~3_combout  & ( (!op2_ID[0] & (regval1_ID[31])) # 
// (op2_ID[0] & ((\ShiftLeft0~19_combout ))) ) ) )

	.dataa(!\aluout_EX_r[20]~133_combout ),
	.datab(!op2_ID[0]),
	.datac(!regval1_ID[31]),
	.datad(!\ShiftLeft0~19_combout ),
	.datae(!\ShiftRight0~39_combout ),
	.dataf(!\aluout_EX[23]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~134 .extended_lut = "off";
defparam \aluout_EX_r[20]~134 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \aluout_EX_r[20]~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N57
cyclonev_lcell_comb \aluout_EX_r[20]~135 (
// Equation(s):
// \aluout_EX_r[20]~135_combout  = ( op2_ID[2] & ( !\op2_ID[3]~DUPLICATE_q  $ (((!op2_ID[0] & ((!regval1_ID[20]) # (!regval2_ID[20]))) # (op2_ID[0] & (!regval1_ID[20] & !regval2_ID[20])))) ) ) # ( !op2_ID[2] & ( (op2_ID[0] & (!\op2_ID[3]~DUPLICATE_q  $ 
// (((!regval1_ID[20] & !regval2_ID[20]))))) ) )

	.dataa(!\op2_ID[3]~DUPLICATE_q ),
	.datab(!op2_ID[0]),
	.datac(!regval1_ID[20]),
	.datad(!regval2_ID[20]),
	.datae(gnd),
	.dataf(!op2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~135 .extended_lut = "off";
defparam \aluout_EX_r[20]~135 .lut_mask = 64'h12221222566A566A;
defparam \aluout_EX_r[20]~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N51
cyclonev_lcell_comb \aluout_EX_r[20]~290 (
// Equation(s):
// \aluout_EX_r[20]~290_combout  = ( \aluout_EX_r[20]~135_combout  & ( ((\aluout_EX_r[20]~134_combout  & \aluout_EX_r[22]~124_combout )) # (\aluout_EX_r[23]~94_combout ) ) ) # ( !\aluout_EX_r[20]~135_combout  & ( (\aluout_EX_r[20]~134_combout  & 
// \aluout_EX_r[22]~124_combout ) ) )

	.dataa(!\aluout_EX_r[20]~134_combout ),
	.datab(!\aluout_EX_r[23]~94_combout ),
	.datac(gnd),
	.datad(!\aluout_EX_r[22]~124_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[20]~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~290 .extended_lut = "off";
defparam \aluout_EX_r[20]~290 .lut_mask = 64'h0055005533773377;
defparam \aluout_EX_r[20]~290 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N36
cyclonev_lcell_comb \aluout_EX_r[20]~137 (
// Equation(s):
// \aluout_EX_r[20]~137_combout  = ( \aluout_EX_r[20]~292_combout  & ( \aluout_EX_r[20]~290_combout  ) ) # ( !\aluout_EX_r[20]~292_combout  & ( \aluout_EX_r[20]~290_combout  ) ) # ( \aluout_EX_r[20]~292_combout  & ( !\aluout_EX_r[20]~290_combout  ) ) # ( 
// !\aluout_EX_r[20]~292_combout  & ( !\aluout_EX_r[20]~290_combout  & ( ((\aluout_EX_r[20]~291_combout  & ((!\op2_ID[3]~DUPLICATE_q ) # (\Add2~61_sumout )))) # (\aluout_EX_r[20]~136_combout ) ) ) )

	.dataa(!\aluout_EX_r[20]~136_combout ),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!\aluout_EX_r[20]~291_combout ),
	.datad(!\Add2~61_sumout ),
	.datae(!\aluout_EX_r[20]~292_combout ),
	.dataf(!\aluout_EX_r[20]~290_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~137 .extended_lut = "off";
defparam \aluout_EX_r[20]~137 .lut_mask = 64'h5D5FFFFFFFFFFFFF;
defparam \aluout_EX_r[20]~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N37
dffeas \aluout_EX[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[20]~137_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[23]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[20]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[20] .is_wysiwyg = "true";
defparam \aluout_EX[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N35
dffeas \regval2_EX[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[20] .is_wysiwyg = "true";
defparam \regval2_EX[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N5
dffeas \dmem_rtl_0_bypass[49] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[49]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[20]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[20]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N42
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|mux3|l1_w20_n0_mux_dataout~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|mux3|l1_w20_n0_mux_dataout~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|mux3|l1_w20_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|mux3|l1_w20_n0_mux_dataout~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|mux3|l1_w20_n0_mux_dataout~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \dmem_rtl_0|auto_generated|mux3|l1_w20_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N50
dffeas \dmem~21 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~21 .is_wysiwyg = "true";
defparam \dmem~21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N54
cyclonev_lcell_comb \regval_MEM~34 (
// Equation(s):
// \regval_MEM~34_combout  = ( \dmem~21_q  & ( \regval_MEM[10]~5_combout  & ( (!\regval_MEM[10]~4_combout ) # (\dmem_rtl_0|auto_generated|mux3|l1_w20_n0_mux_dataout~0_combout ) ) ) ) # ( !\dmem~21_q  & ( \regval_MEM[10]~5_combout  & ( 
// (\regval_MEM[10]~4_combout  & \dmem_rtl_0|auto_generated|mux3|l1_w20_n0_mux_dataout~0_combout ) ) ) ) # ( \dmem~21_q  & ( !\regval_MEM[10]~5_combout  & ( (!\regval_MEM[10]~4_combout  & (aluout_EX[20])) # (\regval_MEM[10]~4_combout  & 
// ((dmem_rtl_0_bypass[49]))) ) ) ) # ( !\dmem~21_q  & ( !\regval_MEM[10]~5_combout  & ( (!\regval_MEM[10]~4_combout  & (aluout_EX[20])) # (\regval_MEM[10]~4_combout  & ((dmem_rtl_0_bypass[49]))) ) ) )

	.dataa(!\regval_MEM[10]~4_combout ),
	.datab(!aluout_EX[20]),
	.datac(!dmem_rtl_0_bypass[49]),
	.datad(!\dmem_rtl_0|auto_generated|mux3|l1_w20_n0_mux_dataout~0_combout ),
	.datae(!\dmem~21_q ),
	.dataf(!\regval_MEM[10]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~34 .extended_lut = "off";
defparam \regval_MEM~34 .lut_mask = 64'h272727270055AAFF;
defparam \regval_MEM~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N55
dffeas \regval_MEM[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~34_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[20] .is_wysiwyg = "true";
defparam \regval_MEM[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N59
dffeas \regs[9][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][20] .is_wysiwyg = "true";
defparam \regs[9][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N24
cyclonev_lcell_comb \Mux11~2 (
// Equation(s):
// \Mux11~2_combout  = ( \regs[11][20]~q  & ( \regs[8][20]~q  & ( (!\imem~16_combout  & (((!\imem~15_combout )) # (\regs[9][20]~q ))) # (\imem~16_combout  & (((\imem~15_combout ) # (\regs[10][20]~q )))) ) ) ) # ( !\regs[11][20]~q  & ( \regs[8][20]~q  & ( 
// (!\imem~16_combout  & (((!\imem~15_combout )) # (\regs[9][20]~q ))) # (\imem~16_combout  & (((\regs[10][20]~q  & !\imem~15_combout )))) ) ) ) # ( \regs[11][20]~q  & ( !\regs[8][20]~q  & ( (!\imem~16_combout  & (\regs[9][20]~q  & ((\imem~15_combout )))) # 
// (\imem~16_combout  & (((\imem~15_combout ) # (\regs[10][20]~q )))) ) ) ) # ( !\regs[11][20]~q  & ( !\regs[8][20]~q  & ( (!\imem~16_combout  & (\regs[9][20]~q  & ((\imem~15_combout )))) # (\imem~16_combout  & (((\regs[10][20]~q  & !\imem~15_combout )))) ) 
// ) )

	.dataa(!\regs[9][20]~q ),
	.datab(!\imem~16_combout ),
	.datac(!\regs[10][20]~q ),
	.datad(!\imem~15_combout ),
	.datae(!\regs[11][20]~q ),
	.dataf(!\regs[8][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~2 .extended_lut = "off";
defparam \Mux11~2 .lut_mask = 64'h03440377CF44CF77;
defparam \Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N48
cyclonev_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = ( \regs[5][20]~q  & ( \regs[7][20]~q  & ( ((!\imem~16_combout  & ((\regs[4][20]~q ))) # (\imem~16_combout  & (\regs[6][20]~q ))) # (\imem~15_combout ) ) ) ) # ( !\regs[5][20]~q  & ( \regs[7][20]~q  & ( (!\imem~16_combout  & 
// (!\imem~15_combout  & ((\regs[4][20]~q )))) # (\imem~16_combout  & (((\regs[6][20]~q )) # (\imem~15_combout ))) ) ) ) # ( \regs[5][20]~q  & ( !\regs[7][20]~q  & ( (!\imem~16_combout  & (((\regs[4][20]~q )) # (\imem~15_combout ))) # (\imem~16_combout  & 
// (!\imem~15_combout  & (\regs[6][20]~q ))) ) ) ) # ( !\regs[5][20]~q  & ( !\regs[7][20]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & ((\regs[4][20]~q ))) # (\imem~16_combout  & (\regs[6][20]~q )))) ) ) )

	.dataa(!\imem~16_combout ),
	.datab(!\imem~15_combout ),
	.datac(!\regs[6][20]~q ),
	.datad(!\regs[4][20]~q ),
	.datae(!\regs[5][20]~q ),
	.dataf(!\regs[7][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~1 .extended_lut = "off";
defparam \Mux11~1 .lut_mask = 64'h048C26AE159D37BF;
defparam \Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N30
cyclonev_lcell_comb \Mux11~3 (
// Equation(s):
// \Mux11~3_combout  = ( \regs[15][20]~q  & ( \imem~16_combout  & ( (\regs[14][20]~q ) # (\imem~15_combout ) ) ) ) # ( !\regs[15][20]~q  & ( \imem~16_combout  & ( (!\imem~15_combout  & \regs[14][20]~q ) ) ) ) # ( \regs[15][20]~q  & ( !\imem~16_combout  & ( 
// (!\imem~15_combout  & ((\regs[12][20]~q ))) # (\imem~15_combout  & (\regs[13][20]~q )) ) ) ) # ( !\regs[15][20]~q  & ( !\imem~16_combout  & ( (!\imem~15_combout  & ((\regs[12][20]~q ))) # (\imem~15_combout  & (\regs[13][20]~q )) ) ) )

	.dataa(!\regs[13][20]~q ),
	.datab(!\imem~15_combout ),
	.datac(!\regs[12][20]~q ),
	.datad(!\regs[14][20]~q ),
	.datae(!\regs[15][20]~q ),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~3 .extended_lut = "off";
defparam \Mux11~3 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N42
cyclonev_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = ( \regs[1][20]~q  & ( \regs[0][20]~q  & ( (!\imem~16_combout ) # ((!\imem~15_combout  & ((\regs[2][20]~q ))) # (\imem~15_combout  & (\regs[3][20]~q ))) ) ) ) # ( !\regs[1][20]~q  & ( \regs[0][20]~q  & ( (!\imem~16_combout  & 
// (((!\imem~15_combout )))) # (\imem~16_combout  & ((!\imem~15_combout  & ((\regs[2][20]~q ))) # (\imem~15_combout  & (\regs[3][20]~q )))) ) ) ) # ( \regs[1][20]~q  & ( !\regs[0][20]~q  & ( (!\imem~16_combout  & (((\imem~15_combout )))) # (\imem~16_combout  
// & ((!\imem~15_combout  & ((\regs[2][20]~q ))) # (\imem~15_combout  & (\regs[3][20]~q )))) ) ) ) # ( !\regs[1][20]~q  & ( !\regs[0][20]~q  & ( (\imem~16_combout  & ((!\imem~15_combout  & ((\regs[2][20]~q ))) # (\imem~15_combout  & (\regs[3][20]~q )))) ) ) 
// )

	.dataa(!\imem~16_combout ),
	.datab(!\regs[3][20]~q ),
	.datac(!\regs[2][20]~q ),
	.datad(!\imem~15_combout ),
	.datae(!\regs[1][20]~q ),
	.dataf(!\regs[0][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~0 .extended_lut = "off";
defparam \Mux11~0 .lut_mask = 64'h051105BBAF11AFBB;
defparam \Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N36
cyclonev_lcell_comb \Mux11~4 (
// Equation(s):
// \Mux11~4_combout  = ( \imem~14_combout  & ( \Mux11~0_combout  & ( (!\imem~13_combout  & (\Mux11~2_combout )) # (\imem~13_combout  & ((\Mux11~3_combout ))) ) ) ) # ( !\imem~14_combout  & ( \Mux11~0_combout  & ( (!\imem~13_combout ) # (\Mux11~1_combout ) ) 
// ) ) # ( \imem~14_combout  & ( !\Mux11~0_combout  & ( (!\imem~13_combout  & (\Mux11~2_combout )) # (\imem~13_combout  & ((\Mux11~3_combout ))) ) ) ) # ( !\imem~14_combout  & ( !\Mux11~0_combout  & ( (\imem~13_combout  & \Mux11~1_combout ) ) ) )

	.dataa(!\Mux11~2_combout ),
	.datab(!\imem~13_combout ),
	.datac(!\Mux11~1_combout ),
	.datad(!\Mux11~3_combout ),
	.datae(!\imem~14_combout ),
	.dataf(!\Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~4 .extended_lut = "off";
defparam \Mux11~4 .lut_mask = 64'h03034477CFCF4477;
defparam \Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N37
dffeas \regval1_ID[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux11~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[20] .is_wysiwyg = "true";
defparam \regval1_ID[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N3
cyclonev_lcell_comb \Add3~57 (
// Equation(s):
// \Add3~57_sumout  = SUM(( immval_ID[31] ) + ( regval1_ID[21] ) + ( \Add3~62  ))
// \Add3~58  = CARRY(( immval_ID[31] ) + ( regval1_ID[21] ) + ( \Add3~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[21]),
	.datad(!immval_ID[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~57_sumout ),
	.cout(\Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \Add3~57 .extended_lut = "off";
defparam \Add3~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N42
cyclonev_lcell_comb \aluout_EX_r[21]~129 (
// Equation(s):
// \aluout_EX_r[21]~129_combout  = ( \Add3~57_sumout  & ( \aluout_EX[23]~5_combout  & ( (\aluout_EX[23]~4_combout  & (!\Equal10~0_combout  & ((regval1_ID[21]) # (immval_ID[31])))) ) ) ) # ( !\Add3~57_sumout  & ( \aluout_EX[23]~5_combout  & ( 
// (\aluout_EX[23]~4_combout  & (!\Equal10~0_combout  & ((regval1_ID[21]) # (immval_ID[31])))) ) ) ) # ( \Add3~57_sumout  & ( !\aluout_EX[23]~5_combout  & ( (!\Equal10~0_combout  & ((!\aluout_EX[23]~4_combout ) # ((immval_ID[31] & regval1_ID[21])))) ) ) ) # 
// ( !\Add3~57_sumout  & ( !\aluout_EX[23]~5_combout  & ( (immval_ID[31] & (regval1_ID[21] & (\aluout_EX[23]~4_combout  & !\Equal10~0_combout ))) ) ) )

	.dataa(!immval_ID[31]),
	.datab(!regval1_ID[21]),
	.datac(!\aluout_EX[23]~4_combout ),
	.datad(!\Equal10~0_combout ),
	.datae(!\Add3~57_sumout ),
	.dataf(!\aluout_EX[23]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~129 .extended_lut = "off";
defparam \aluout_EX_r[21]~129 .lut_mask = 64'h0100F10007000700;
defparam \aluout_EX_r[21]~129 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N24
cyclonev_lcell_comb \ShiftRight0~37 (
// Equation(s):
// \ShiftRight0~37_combout  = ( \ShiftRight0~21_combout  & ( \ShiftRight0~27_combout  & ( (!regval2_ID[2]) # ((!regval2_ID[3] & (\ShiftRight0~22_combout )) # (regval2_ID[3] & ((regval1_ID[31])))) ) ) ) # ( !\ShiftRight0~21_combout  & ( 
// \ShiftRight0~27_combout  & ( (!regval2_ID[2] & (((!regval2_ID[3])))) # (regval2_ID[2] & ((!regval2_ID[3] & (\ShiftRight0~22_combout )) # (regval2_ID[3] & ((regval1_ID[31]))))) ) ) ) # ( \ShiftRight0~21_combout  & ( !\ShiftRight0~27_combout  & ( 
// (!regval2_ID[2] & (((regval2_ID[3])))) # (regval2_ID[2] & ((!regval2_ID[3] & (\ShiftRight0~22_combout )) # (regval2_ID[3] & ((regval1_ID[31]))))) ) ) ) # ( !\ShiftRight0~21_combout  & ( !\ShiftRight0~27_combout  & ( (regval2_ID[2] & ((!regval2_ID[3] & 
// (\ShiftRight0~22_combout )) # (regval2_ID[3] & ((regval1_ID[31]))))) ) ) )

	.dataa(!\ShiftRight0~22_combout ),
	.datab(!regval2_ID[2]),
	.datac(!regval1_ID[31]),
	.datad(!regval2_ID[3]),
	.datae(!\ShiftRight0~21_combout ),
	.dataf(!\ShiftRight0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~37 .extended_lut = "off";
defparam \ShiftRight0~37 .lut_mask = 64'h110311CFDD03DDCF;
defparam \ShiftRight0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N0
cyclonev_lcell_comb \aluout_EX_r[21]~125 (
// Equation(s):
// \aluout_EX_r[21]~125_combout  = ( \ShiftLeft0~32_combout  & ( regval2_ID[3] & ( (!regval2_ID[2] & ((\ShiftLeft0~33_combout ))) # (regval2_ID[2] & (\ShiftLeft0~9_combout )) ) ) ) # ( !\ShiftLeft0~32_combout  & ( regval2_ID[3] & ( (!regval2_ID[2] & 
// ((\ShiftLeft0~33_combout ))) # (regval2_ID[2] & (\ShiftLeft0~9_combout )) ) ) ) # ( \ShiftLeft0~32_combout  & ( !regval2_ID[3] & ( (\ShiftLeft0~31_combout ) # (regval2_ID[2]) ) ) ) # ( !\ShiftLeft0~32_combout  & ( !regval2_ID[3] & ( (!regval2_ID[2] & 
// \ShiftLeft0~31_combout ) ) ) )

	.dataa(!\ShiftLeft0~9_combout ),
	.datab(!\ShiftLeft0~33_combout ),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftLeft0~31_combout ),
	.datae(!\ShiftLeft0~32_combout ),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~125 .extended_lut = "off";
defparam \aluout_EX_r[21]~125 .lut_mask = 64'h00F00FFF35353535;
defparam \aluout_EX_r[21]~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N6
cyclonev_lcell_comb \ShiftLeft0~18 (
// Equation(s):
// \ShiftLeft0~18_combout  = ( \ShiftLeft0~10_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2]) # (\ShiftLeft0~11_combout ))) ) ) # ( !\ShiftLeft0~10_combout  & ( (!regval2_ID[3] & (regval2_ID[2] & \ShiftLeft0~11_combout )) ) )

	.dataa(!regval2_ID[3]),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~18 .extended_lut = "off";
defparam \ShiftLeft0~18 .lut_mask = 64'h020202028A8A8A8A;
defparam \ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N12
cyclonev_lcell_comb \aluout_EX_r[21]~126 (
// Equation(s):
// \aluout_EX_r[21]~126_combout  = ( op2_ID[0] & ( \ShiftLeft0~18_combout  & ( (!\aluout_EX[23]~3_combout ) # (\aluout_EX_r[21]~125_combout ) ) ) ) # ( !op2_ID[0] & ( \ShiftLeft0~18_combout  & ( (!\aluout_EX[23]~3_combout  & ((regval1_ID[31]))) # 
// (\aluout_EX[23]~3_combout  & (\ShiftRight0~37_combout )) ) ) ) # ( op2_ID[0] & ( !\ShiftLeft0~18_combout  & ( (\aluout_EX[23]~3_combout  & \aluout_EX_r[21]~125_combout ) ) ) ) # ( !op2_ID[0] & ( !\ShiftLeft0~18_combout  & ( (!\aluout_EX[23]~3_combout  & 
// ((regval1_ID[31]))) # (\aluout_EX[23]~3_combout  & (\ShiftRight0~37_combout )) ) ) )

	.dataa(!\ShiftRight0~37_combout ),
	.datab(!\aluout_EX[23]~3_combout ),
	.datac(!regval1_ID[31]),
	.datad(!\aluout_EX_r[21]~125_combout ),
	.datae(!op2_ID[0]),
	.dataf(!\ShiftLeft0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~126 .extended_lut = "off";
defparam \aluout_EX_r[21]~126 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \aluout_EX_r[21]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N15
cyclonev_lcell_comb \aluout_EX_r[21]~127 (
// Equation(s):
// \aluout_EX_r[21]~127_combout  = ( regval2_ID[21] & ( op2_ID[2] & ( !\op2_ID[3]~DUPLICATE_q  $ (((!op2_ID[0] & !regval1_ID[21]))) ) ) ) # ( !regval2_ID[21] & ( op2_ID[2] & ( !\op2_ID[3]~DUPLICATE_q  $ (((!op2_ID[0]) # (!regval1_ID[21]))) ) ) ) # ( 
// regval2_ID[21] & ( !op2_ID[2] & ( (!\op2_ID[3]~DUPLICATE_q  & op2_ID[0]) ) ) ) # ( !regval2_ID[21] & ( !op2_ID[2] & ( (op2_ID[0] & (!\op2_ID[3]~DUPLICATE_q  $ (!regval1_ID[21]))) ) ) )

	.dataa(!\op2_ID[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!op2_ID[0]),
	.datad(!regval1_ID[21]),
	.datae(!regval2_ID[21]),
	.dataf(!op2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~127 .extended_lut = "off";
defparam \aluout_EX_r[21]~127 .lut_mask = 64'h050A0A0A555A5AAA;
defparam \aluout_EX_r[21]~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N42
cyclonev_lcell_comb \aluout_EX_r[21]~287 (
// Equation(s):
// \aluout_EX_r[21]~287_combout  = ( \aluout_EX_r[21]~127_combout  & ( ((\aluout_EX_r[22]~124_combout  & \aluout_EX_r[21]~126_combout )) # (\aluout_EX_r[23]~94_combout ) ) ) # ( !\aluout_EX_r[21]~127_combout  & ( (\aluout_EX_r[22]~124_combout  & 
// \aluout_EX_r[21]~126_combout ) ) )

	.dataa(gnd),
	.datab(!\aluout_EX_r[23]~94_combout ),
	.datac(!\aluout_EX_r[22]~124_combout ),
	.datad(!\aluout_EX_r[21]~126_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[21]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~287 .extended_lut = "off";
defparam \aluout_EX_r[21]~287 .lut_mask = 64'h000F000F333F333F;
defparam \aluout_EX_r[21]~287 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N54
cyclonev_lcell_comb \aluout_EX_r[21]~289 (
// Equation(s):
// \aluout_EX_r[21]~289_combout  = ( \op2_ID[3]~DUPLICATE_q  & ( !\aluout_EX_r[21]~287_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\op2_ID[3]~DUPLICATE_q ),
	.dataf(!\aluout_EX_r[21]~287_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~289 .extended_lut = "off";
defparam \aluout_EX_r[21]~289 .lut_mask = 64'h0000FFFF00000000;
defparam \aluout_EX_r[21]~289 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N45
cyclonev_lcell_comb \aluout_EX_r[21]~288 (
// Equation(s):
// \aluout_EX_r[21]~288_combout  = ( !\aluout_EX_r[21]~287_combout  & ( (!\aluout_EX_r[23]~94_combout ) # ((!\aluout_EX_r[23]~93_combout ) # ((!\op2_ID[3]~DUPLICATE_q  & !\Add1~57_sumout ))) ) )

	.dataa(!\op2_ID[3]~DUPLICATE_q ),
	.datab(!\aluout_EX_r[23]~94_combout ),
	.datac(!\Add1~57_sumout ),
	.datad(!\aluout_EX_r[23]~93_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[21]~287_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~288 .extended_lut = "off";
defparam \aluout_EX_r[21]~288 .lut_mask = 64'hFFECFFEC00000000;
defparam \aluout_EX_r[21]~288 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N21
cyclonev_lcell_comb \aluout_EX_r[21]~131 (
// Equation(s):
// \aluout_EX_r[21]~131_combout  = ( \aluout_EX_r[23]~130_combout  & ( !\aluout_EX[23]~2_combout  $ (!regval1_ID[21] $ (regval2_ID[21])) ) )

	.dataa(!\aluout_EX[23]~2_combout ),
	.datab(!regval1_ID[21]),
	.datac(!regval2_ID[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[23]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~131 .extended_lut = "off";
defparam \aluout_EX_r[21]~131 .lut_mask = 64'h0000000069696969;
defparam \aluout_EX_r[21]~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N18
cyclonev_lcell_comb \aluout_EX_r[21]~128 (
// Equation(s):
// \aluout_EX_r[21]~128_combout  = ( !\aluout_EX_r[23]~99_combout  & ( !regval1_ID[21] $ (!immval_ID[31]) ) )

	.dataa(gnd),
	.datab(!regval1_ID[21]),
	.datac(gnd),
	.datad(!immval_ID[31]),
	.datae(gnd),
	.dataf(!\aluout_EX_r[23]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~128 .extended_lut = "off";
defparam \aluout_EX_r[21]~128 .lut_mask = 64'h33CC33CC00000000;
defparam \aluout_EX_r[21]~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N30
cyclonev_lcell_comb \aluout_EX_r[21]~132 (
// Equation(s):
// \aluout_EX_r[21]~132_combout  = ( \aluout_EX_r[21]~131_combout  & ( \aluout_EX_r[21]~128_combout  ) ) # ( !\aluout_EX_r[21]~131_combout  & ( \aluout_EX_r[21]~128_combout  ) ) # ( \aluout_EX_r[21]~131_combout  & ( !\aluout_EX_r[21]~128_combout  ) ) # ( 
// !\aluout_EX_r[21]~131_combout  & ( !\aluout_EX_r[21]~128_combout  & ( ((!\aluout_EX_r[21]~288_combout  & ((!\aluout_EX_r[21]~289_combout ) # (\Add2~57_sumout )))) # (\aluout_EX_r[21]~129_combout ) ) ) )

	.dataa(!\aluout_EX_r[21]~129_combout ),
	.datab(!\Add2~57_sumout ),
	.datac(!\aluout_EX_r[21]~289_combout ),
	.datad(!\aluout_EX_r[21]~288_combout ),
	.datae(!\aluout_EX_r[21]~131_combout ),
	.dataf(!\aluout_EX_r[21]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~132 .extended_lut = "off";
defparam \aluout_EX_r[21]~132 .lut_mask = 64'hF755FFFFFFFFFFFF;
defparam \aluout_EX_r[21]~132 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N31
dffeas \aluout_EX[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[21]~132_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[23]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[21]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[21] .is_wysiwyg = "true";
defparam \aluout_EX[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[50]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[50]~feeder_combout  = ( regval2_EX[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[50]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N13
dffeas \dmem_rtl_0_bypass[50] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[50]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N25
dffeas \dmem~22 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~22 .is_wysiwyg = "true";
defparam \dmem~22 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N54
cyclonev_lcell_comb \regval_MEM~33 (
// Equation(s):
// \regval_MEM~33_combout  = ( dmem_rtl_0_bypass[50] & ( \dmem~22_q  & ( (!\regval_MEM[10]~5_combout  & (((aluout_EX[21]) # (\regval_MEM[10]~4_combout )))) # (\regval_MEM[10]~5_combout  & (((!\regval_MEM[10]~4_combout )) # 
// (\dmem_rtl_0|auto_generated|mux3|l1_w21_n0_mux_dataout~0_combout ))) ) ) ) # ( !dmem_rtl_0_bypass[50] & ( \dmem~22_q  & ( (!\regval_MEM[10]~5_combout  & (((!\regval_MEM[10]~4_combout  & aluout_EX[21])))) # (\regval_MEM[10]~5_combout  & 
// (((!\regval_MEM[10]~4_combout )) # (\dmem_rtl_0|auto_generated|mux3|l1_w21_n0_mux_dataout~0_combout ))) ) ) ) # ( dmem_rtl_0_bypass[50] & ( !\dmem~22_q  & ( (!\regval_MEM[10]~5_combout  & (((aluout_EX[21]) # (\regval_MEM[10]~4_combout )))) # 
// (\regval_MEM[10]~5_combout  & (\dmem_rtl_0|auto_generated|mux3|l1_w21_n0_mux_dataout~0_combout  & (\regval_MEM[10]~4_combout ))) ) ) ) # ( !dmem_rtl_0_bypass[50] & ( !\dmem~22_q  & ( (!\regval_MEM[10]~5_combout  & (((!\regval_MEM[10]~4_combout  & 
// aluout_EX[21])))) # (\regval_MEM[10]~5_combout  & (\dmem_rtl_0|auto_generated|mux3|l1_w21_n0_mux_dataout~0_combout  & (\regval_MEM[10]~4_combout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|mux3|l1_w21_n0_mux_dataout~0_combout ),
	.datab(!\regval_MEM[10]~5_combout ),
	.datac(!\regval_MEM[10]~4_combout ),
	.datad(!aluout_EX[21]),
	.datae(!dmem_rtl_0_bypass[50]),
	.dataf(!\dmem~22_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~33 .extended_lut = "off";
defparam \regval_MEM~33 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \regval_MEM~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N55
dffeas \regval_MEM[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~33_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[21] .is_wysiwyg = "true";
defparam \regval_MEM[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N43
dffeas \regs[9][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][21] .is_wysiwyg = "true";
defparam \regs[9][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N18
cyclonev_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = ( \regs[5][21]~q  & ( \regs[13][21]~q  & ( ((!\imem~14_combout  & ((\regs[1][21]~q ))) # (\imem~14_combout  & (\regs[9][21]~q ))) # (\imem~13_combout ) ) ) ) # ( !\regs[5][21]~q  & ( \regs[13][21]~q  & ( (!\imem~14_combout  & 
// (((!\imem~13_combout  & \regs[1][21]~q )))) # (\imem~14_combout  & (((\imem~13_combout )) # (\regs[9][21]~q ))) ) ) ) # ( \regs[5][21]~q  & ( !\regs[13][21]~q  & ( (!\imem~14_combout  & (((\regs[1][21]~q ) # (\imem~13_combout )))) # (\imem~14_combout  & 
// (\regs[9][21]~q  & (!\imem~13_combout ))) ) ) ) # ( !\regs[5][21]~q  & ( !\regs[13][21]~q  & ( (!\imem~13_combout  & ((!\imem~14_combout  & ((\regs[1][21]~q ))) # (\imem~14_combout  & (\regs[9][21]~q )))) ) ) )

	.dataa(!\regs[9][21]~q ),
	.datab(!\imem~14_combout ),
	.datac(!\imem~13_combout ),
	.datad(!\regs[1][21]~q ),
	.datae(!\regs[5][21]~q ),
	.dataf(!\regs[13][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~1 .extended_lut = "off";
defparam \Mux10~1 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N36
cyclonev_lcell_comb \Mux10~3 (
// Equation(s):
// \Mux10~3_combout  = ( \regs[15][21]~q  & ( \imem~13_combout  & ( (\imem~14_combout ) # (\regs[7][21]~q ) ) ) ) # ( !\regs[15][21]~q  & ( \imem~13_combout  & ( (\regs[7][21]~q  & !\imem~14_combout ) ) ) ) # ( \regs[15][21]~q  & ( !\imem~13_combout  & ( 
// (!\imem~14_combout  & (\regs[3][21]~q )) # (\imem~14_combout  & ((\regs[11][21]~q ))) ) ) ) # ( !\regs[15][21]~q  & ( !\imem~13_combout  & ( (!\imem~14_combout  & (\regs[3][21]~q )) # (\imem~14_combout  & ((\regs[11][21]~q ))) ) ) )

	.dataa(!\regs[3][21]~q ),
	.datab(!\regs[11][21]~q ),
	.datac(!\regs[7][21]~q ),
	.datad(!\imem~14_combout ),
	.datae(!\regs[15][21]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~3 .extended_lut = "off";
defparam \Mux10~3 .lut_mask = 64'h553355330F000FFF;
defparam \Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N42
cyclonev_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = ( \regs[4][21]~q  & ( \regs[12][21]~q  & ( ((!\imem~14_combout  & (\regs[0][21]~q )) # (\imem~14_combout  & ((\regs[8][21]~q )))) # (\imem~13_combout ) ) ) ) # ( !\regs[4][21]~q  & ( \regs[12][21]~q  & ( (!\imem~14_combout  & 
// (\regs[0][21]~q  & (!\imem~13_combout ))) # (\imem~14_combout  & (((\regs[8][21]~q ) # (\imem~13_combout )))) ) ) ) # ( \regs[4][21]~q  & ( !\regs[12][21]~q  & ( (!\imem~14_combout  & (((\imem~13_combout )) # (\regs[0][21]~q ))) # (\imem~14_combout  & 
// (((!\imem~13_combout  & \regs[8][21]~q )))) ) ) ) # ( !\regs[4][21]~q  & ( !\regs[12][21]~q  & ( (!\imem~13_combout  & ((!\imem~14_combout  & (\regs[0][21]~q )) # (\imem~14_combout  & ((\regs[8][21]~q ))))) ) ) )

	.dataa(!\imem~14_combout ),
	.datab(!\regs[0][21]~q ),
	.datac(!\imem~13_combout ),
	.datad(!\regs[8][21]~q ),
	.datae(!\regs[4][21]~q ),
	.dataf(!\regs[12][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~0 .extended_lut = "off";
defparam \Mux10~0 .lut_mask = 64'h20702A7A25752F7F;
defparam \Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N48
cyclonev_lcell_comb \Mux10~2 (
// Equation(s):
// \Mux10~2_combout  = ( \regs[14][21]~q  & ( \regs[10][21]~q  & ( ((!\imem~13_combout  & (\regs[2][21]~q )) # (\imem~13_combout  & ((\regs[6][21]~q )))) # (\imem~14_combout ) ) ) ) # ( !\regs[14][21]~q  & ( \regs[10][21]~q  & ( (!\imem~14_combout  & 
// ((!\imem~13_combout  & (\regs[2][21]~q )) # (\imem~13_combout  & ((\regs[6][21]~q ))))) # (\imem~14_combout  & (((!\imem~13_combout )))) ) ) ) # ( \regs[14][21]~q  & ( !\regs[10][21]~q  & ( (!\imem~14_combout  & ((!\imem~13_combout  & (\regs[2][21]~q )) # 
// (\imem~13_combout  & ((\regs[6][21]~q ))))) # (\imem~14_combout  & (((\imem~13_combout )))) ) ) ) # ( !\regs[14][21]~q  & ( !\regs[10][21]~q  & ( (!\imem~14_combout  & ((!\imem~13_combout  & (\regs[2][21]~q )) # (\imem~13_combout  & ((\regs[6][21]~q ))))) 
// ) ) )

	.dataa(!\regs[2][21]~q ),
	.datab(!\regs[6][21]~q ),
	.datac(!\imem~14_combout ),
	.datad(!\imem~13_combout ),
	.datae(!\regs[14][21]~q ),
	.dataf(!\regs[10][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~2 .extended_lut = "off";
defparam \Mux10~2 .lut_mask = 64'h5030503F5F305F3F;
defparam \Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N12
cyclonev_lcell_comb \Mux10~4 (
// Equation(s):
// \Mux10~4_combout  = ( \imem~16_combout  & ( \Mux10~2_combout  & ( (!\imem~15_combout ) # (\Mux10~3_combout ) ) ) ) # ( !\imem~16_combout  & ( \Mux10~2_combout  & ( (!\imem~15_combout  & ((\Mux10~0_combout ))) # (\imem~15_combout  & (\Mux10~1_combout )) ) 
// ) ) # ( \imem~16_combout  & ( !\Mux10~2_combout  & ( (\imem~15_combout  & \Mux10~3_combout ) ) ) ) # ( !\imem~16_combout  & ( !\Mux10~2_combout  & ( (!\imem~15_combout  & ((\Mux10~0_combout ))) # (\imem~15_combout  & (\Mux10~1_combout )) ) ) )

	.dataa(!\Mux10~1_combout ),
	.datab(!\imem~15_combout ),
	.datac(!\Mux10~3_combout ),
	.datad(!\Mux10~0_combout ),
	.datae(!\imem~16_combout ),
	.dataf(!\Mux10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~4 .extended_lut = "off";
defparam \Mux10~4 .lut_mask = 64'h11DD030311DDCFCF;
defparam \Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N13
dffeas \regval1_ID[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux10~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[21] .is_wysiwyg = "true";
defparam \regval1_ID[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N6
cyclonev_lcell_comb \Add3~85 (
// Equation(s):
// \Add3~85_sumout  = SUM(( immval_ID[31] ) + ( regval1_ID[22] ) + ( \Add3~58  ))
// \Add3~86  = CARRY(( immval_ID[31] ) + ( regval1_ID[22] ) + ( \Add3~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[22]),
	.datad(!immval_ID[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~85_sumout ),
	.cout(\Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \Add3~85 .extended_lut = "off";
defparam \Add3~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N51
cyclonev_lcell_comb \aluout_EX_r[22]~174 (
// Equation(s):
// \aluout_EX_r[22]~174_combout  = ( regval1_ID[22] & ( \Add3~85_sumout  & ( (!\Equal10~0_combout  & ((!\aluout_EX[23]~4_combout  & (!\aluout_EX[23]~5_combout )) # (\aluout_EX[23]~4_combout  & ((immval_ID[31]) # (\aluout_EX[23]~5_combout ))))) ) ) ) # ( 
// !regval1_ID[22] & ( \Add3~85_sumout  & ( (!\Equal10~0_combout  & ((!\aluout_EX[23]~4_combout  & (!\aluout_EX[23]~5_combout )) # (\aluout_EX[23]~4_combout  & (\aluout_EX[23]~5_combout  & immval_ID[31])))) ) ) ) # ( regval1_ID[22] & ( !\Add3~85_sumout  & ( 
// (\aluout_EX[23]~4_combout  & (!\Equal10~0_combout  & ((immval_ID[31]) # (\aluout_EX[23]~5_combout )))) ) ) ) # ( !regval1_ID[22] & ( !\Add3~85_sumout  & ( (\aluout_EX[23]~4_combout  & (!\Equal10~0_combout  & (\aluout_EX[23]~5_combout  & immval_ID[31]))) ) 
// ) )

	.dataa(!\aluout_EX[23]~4_combout ),
	.datab(!\Equal10~0_combout ),
	.datac(!\aluout_EX[23]~5_combout ),
	.datad(!immval_ID[31]),
	.datae(!regval1_ID[22]),
	.dataf(!\Add3~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~174 .extended_lut = "off";
defparam \aluout_EX_r[22]~174 .lut_mask = 64'h00040444808484C4;
defparam \aluout_EX_r[22]~174 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N6
cyclonev_lcell_comb \aluout_EX_r[22]~175 (
// Equation(s):
// \aluout_EX_r[22]~175_combout  = ( \aluout_EX_r[23]~130_combout  & ( !regval1_ID[22] $ (!regval2_ID[22] $ (\aluout_EX[23]~2_combout )) ) )

	.dataa(!regval1_ID[22]),
	.datab(!regval2_ID[22]),
	.datac(!\aluout_EX[23]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[23]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~175 .extended_lut = "off";
defparam \aluout_EX_r[22]~175 .lut_mask = 64'h0000000069696969;
defparam \aluout_EX_r[22]~175 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N39
cyclonev_lcell_comb \ShiftLeft0~17 (
// Equation(s):
// \ShiftLeft0~17_combout  = ( \ShiftLeft0~6_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2]) # (\ShiftLeft0~7_combout ))) ) ) # ( !\ShiftLeft0~6_combout  & ( (!regval2_ID[3] & (regval2_ID[2] & \ShiftLeft0~7_combout )) ) )

	.dataa(!regval2_ID[3]),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~17 .extended_lut = "off";
defparam \ShiftLeft0~17 .lut_mask = 64'h020202028A8A8A8A;
defparam \ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N6
cyclonev_lcell_comb \aluout_EX_r[22]~170 (
// Equation(s):
// \aluout_EX_r[22]~170_combout  = ( \ShiftLeft0~27_combout  & ( regval2_ID[3] & ( (!regval2_ID[2] & ((\ShiftLeft0~29_combout ))) # (regval2_ID[2] & (\ShiftLeft0~5_combout )) ) ) ) # ( !\ShiftLeft0~27_combout  & ( regval2_ID[3] & ( (!regval2_ID[2] & 
// ((\ShiftLeft0~29_combout ))) # (regval2_ID[2] & (\ShiftLeft0~5_combout )) ) ) ) # ( \ShiftLeft0~27_combout  & ( !regval2_ID[3] & ( (!regval2_ID[2]) # (\ShiftLeft0~28_combout ) ) ) ) # ( !\ShiftLeft0~27_combout  & ( !regval2_ID[3] & ( (regval2_ID[2] & 
// \ShiftLeft0~28_combout ) ) ) )

	.dataa(!\ShiftLeft0~5_combout ),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~28_combout ),
	.datad(!\ShiftLeft0~29_combout ),
	.datae(!\ShiftLeft0~27_combout ),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~170 .extended_lut = "off";
defparam \aluout_EX_r[22]~170 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \aluout_EX_r[22]~170 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N48
cyclonev_lcell_comb \ShiftRight0~35 (
// Equation(s):
// \ShiftRight0~35_combout  = ( \ShiftRight0~15_combout  & ( regval1_ID[31] & ( ((!regval2_ID[3] & (\ShiftRight0~20_combout )) # (regval2_ID[3] & ((\ShiftRight0~14_combout )))) # (regval2_ID[2]) ) ) ) # ( !\ShiftRight0~15_combout  & ( regval1_ID[31] & ( 
// (!regval2_ID[3] & (\ShiftRight0~20_combout  & ((!regval2_ID[2])))) # (regval2_ID[3] & (((regval2_ID[2]) # (\ShiftRight0~14_combout )))) ) ) ) # ( \ShiftRight0~15_combout  & ( !regval1_ID[31] & ( (!regval2_ID[3] & (((regval2_ID[2])) # 
// (\ShiftRight0~20_combout ))) # (regval2_ID[3] & (((\ShiftRight0~14_combout  & !regval2_ID[2])))) ) ) ) # ( !\ShiftRight0~15_combout  & ( !regval1_ID[31] & ( (!regval2_ID[2] & ((!regval2_ID[3] & (\ShiftRight0~20_combout )) # (regval2_ID[3] & 
// ((\ShiftRight0~14_combout ))))) ) ) )

	.dataa(!regval2_ID[3]),
	.datab(!\ShiftRight0~20_combout ),
	.datac(!\ShiftRight0~14_combout ),
	.datad(!regval2_ID[2]),
	.datae(!\ShiftRight0~15_combout ),
	.dataf(!regval1_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~35 .extended_lut = "off";
defparam \ShiftRight0~35 .lut_mask = 64'h270027AA275527FF;
defparam \ShiftRight0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N42
cyclonev_lcell_comb \aluout_EX_r[22]~171 (
// Equation(s):
// \aluout_EX_r[22]~171_combout  = ( \aluout_EX_r[22]~170_combout  & ( \ShiftRight0~35_combout  & ( ((!op2_ID[0] & (regval1_ID[31])) # (op2_ID[0] & ((\ShiftLeft0~17_combout )))) # (\aluout_EX[23]~3_combout ) ) ) ) # ( !\aluout_EX_r[22]~170_combout  & ( 
// \ShiftRight0~35_combout  & ( (!op2_ID[0] & (((\aluout_EX[23]~3_combout )) # (regval1_ID[31]))) # (op2_ID[0] & (((\ShiftLeft0~17_combout  & !\aluout_EX[23]~3_combout )))) ) ) ) # ( \aluout_EX_r[22]~170_combout  & ( !\ShiftRight0~35_combout  & ( (!op2_ID[0] 
// & (regval1_ID[31] & ((!\aluout_EX[23]~3_combout )))) # (op2_ID[0] & (((\aluout_EX[23]~3_combout ) # (\ShiftLeft0~17_combout )))) ) ) ) # ( !\aluout_EX_r[22]~170_combout  & ( !\ShiftRight0~35_combout  & ( (!\aluout_EX[23]~3_combout  & ((!op2_ID[0] & 
// (regval1_ID[31])) # (op2_ID[0] & ((\ShiftLeft0~17_combout ))))) ) ) )

	.dataa(!regval1_ID[31]),
	.datab(!\ShiftLeft0~17_combout ),
	.datac(!op2_ID[0]),
	.datad(!\aluout_EX[23]~3_combout ),
	.datae(!\aluout_EX_r[22]~170_combout ),
	.dataf(!\ShiftRight0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~171 .extended_lut = "off";
defparam \aluout_EX_r[22]~171 .lut_mask = 64'h5300530F53F053FF;
defparam \aluout_EX_r[22]~171 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N9
cyclonev_lcell_comb \aluout_EX_r[22]~172 (
// Equation(s):
// \aluout_EX_r[22]~172_combout  = ( op2_ID[0] & ( !\op2_ID[3]~DUPLICATE_q  $ (((!regval1_ID[22] & !regval2_ID[22]))) ) ) # ( !op2_ID[0] & ( (op2_ID[2] & (!\op2_ID[3]~DUPLICATE_q  $ (((!regval1_ID[22]) # (!regval2_ID[22]))))) ) )

	.dataa(!regval1_ID[22]),
	.datab(!regval2_ID[22]),
	.datac(!\op2_ID[3]~DUPLICATE_q ),
	.datad(!op2_ID[2]),
	.datae(gnd),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~172 .extended_lut = "off";
defparam \aluout_EX_r[22]~172 .lut_mask = 64'h001E001E78787878;
defparam \aluout_EX_r[22]~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N54
cyclonev_lcell_comb \aluout_EX_r[22]~284 (
// Equation(s):
// \aluout_EX_r[22]~284_combout  = ( \aluout_EX_r[22]~172_combout  & ( ((\aluout_EX_r[22]~171_combout  & \aluout_EX_r[22]~124_combout )) # (\aluout_EX_r[23]~94_combout ) ) ) # ( !\aluout_EX_r[22]~172_combout  & ( (\aluout_EX_r[22]~171_combout  & 
// \aluout_EX_r[22]~124_combout ) ) )

	.dataa(!\aluout_EX_r[23]~94_combout ),
	.datab(gnd),
	.datac(!\aluout_EX_r[22]~171_combout ),
	.datad(!\aluout_EX_r[22]~124_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[22]~172_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~284 .extended_lut = "off";
defparam \aluout_EX_r[22]~284 .lut_mask = 64'h000F000F555F555F;
defparam \aluout_EX_r[22]~284 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N12
cyclonev_lcell_comb \aluout_EX_r[22]~286 (
// Equation(s):
// \aluout_EX_r[22]~286_combout  = (\op2_ID[3]~DUPLICATE_q  & !\aluout_EX_r[22]~284_combout )

	.dataa(gnd),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\aluout_EX_r[22]~284_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~286 .extended_lut = "off";
defparam \aluout_EX_r[22]~286 .lut_mask = 64'h3300330033003300;
defparam \aluout_EX_r[22]~286 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N57
cyclonev_lcell_comb \aluout_EX_r[22]~285 (
// Equation(s):
// \aluout_EX_r[22]~285_combout  = ( \aluout_EX_r[23]~93_combout  & ( (!\aluout_EX_r[22]~284_combout  & ((!\aluout_EX_r[23]~94_combout ) # ((!\Add1~85_sumout  & !\op2_ID[3]~DUPLICATE_q )))) ) ) # ( !\aluout_EX_r[23]~93_combout  & ( 
// !\aluout_EX_r[22]~284_combout  ) )

	.dataa(!\aluout_EX_r[23]~94_combout ),
	.datab(!\Add1~85_sumout ),
	.datac(!\aluout_EX_r[22]~284_combout ),
	.datad(!\op2_ID[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[23]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~285 .extended_lut = "off";
defparam \aluout_EX_r[22]~285 .lut_mask = 64'hF0F0F0F0E0A0E0A0;
defparam \aluout_EX_r[22]~285 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N15
cyclonev_lcell_comb \aluout_EX_r[22]~173 (
// Equation(s):
// \aluout_EX_r[22]~173_combout  = ( immval_ID[31] & ( (!regval1_ID[22] & !\aluout_EX_r[23]~99_combout ) ) ) # ( !immval_ID[31] & ( (regval1_ID[22] & !\aluout_EX_r[23]~99_combout ) ) )

	.dataa(!regval1_ID[22]),
	.datab(gnd),
	.datac(!\aluout_EX_r[23]~99_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!immval_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~173 .extended_lut = "off";
defparam \aluout_EX_r[22]~173 .lut_mask = 64'h50505050A0A0A0A0;
defparam \aluout_EX_r[22]~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N36
cyclonev_lcell_comb \aluout_EX_r[22]~176 (
// Equation(s):
// \aluout_EX_r[22]~176_combout  = ( \aluout_EX_r[22]~285_combout  & ( \aluout_EX_r[22]~173_combout  ) ) # ( !\aluout_EX_r[22]~285_combout  & ( \aluout_EX_r[22]~173_combout  ) ) # ( \aluout_EX_r[22]~285_combout  & ( !\aluout_EX_r[22]~173_combout  & ( 
// (\aluout_EX_r[22]~175_combout ) # (\aluout_EX_r[22]~174_combout ) ) ) ) # ( !\aluout_EX_r[22]~285_combout  & ( !\aluout_EX_r[22]~173_combout  & ( (((!\aluout_EX_r[22]~286_combout ) # (\Add2~85_sumout )) # (\aluout_EX_r[22]~175_combout )) # 
// (\aluout_EX_r[22]~174_combout ) ) ) )

	.dataa(!\aluout_EX_r[22]~174_combout ),
	.datab(!\aluout_EX_r[22]~175_combout ),
	.datac(!\Add2~85_sumout ),
	.datad(!\aluout_EX_r[22]~286_combout ),
	.datae(!\aluout_EX_r[22]~285_combout ),
	.dataf(!\aluout_EX_r[22]~173_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~176 .extended_lut = "off";
defparam \aluout_EX_r[22]~176 .lut_mask = 64'hFF7F7777FFFFFFFF;
defparam \aluout_EX_r[22]~176 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N38
dffeas \aluout_EX[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[22]~176_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[23]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[22]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[22] .is_wysiwyg = "true";
defparam \aluout_EX[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N11
dffeas \regval2_EX[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[22] .is_wysiwyg = "true";
defparam \regval2_EX[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[22]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X3_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[22]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N36
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|mux3|l1_w22_n0_mux_dataout~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|mux3|l1_w22_n0_mux_dataout~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|address_reg_b [0] ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|mux3|l1_w22_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|mux3|l1_w22_n0_mux_dataout~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|mux3|l1_w22_n0_mux_dataout~0 .lut_mask = 64'h0000FFFF33333333;
defparam \dmem_rtl_0|auto_generated|mux3|l1_w22_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N17
dffeas \dmem~23 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~23 .is_wysiwyg = "true";
defparam \dmem~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N26
dffeas \dmem_rtl_0_bypass[51] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[51]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N36
cyclonev_lcell_comb \regval_MEM~32 (
// Equation(s):
// \regval_MEM~32_combout  = ( \regval_MEM[10]~5_combout  & ( dmem_rtl_0_bypass[51] & ( (!\regval_MEM[10]~4_combout  & ((\dmem~23_q ))) # (\regval_MEM[10]~4_combout  & (\dmem_rtl_0|auto_generated|mux3|l1_w22_n0_mux_dataout~0_combout )) ) ) ) # ( 
// !\regval_MEM[10]~5_combout  & ( dmem_rtl_0_bypass[51] & ( (\regval_MEM[10]~4_combout ) # (aluout_EX[22]) ) ) ) # ( \regval_MEM[10]~5_combout  & ( !dmem_rtl_0_bypass[51] & ( (!\regval_MEM[10]~4_combout  & ((\dmem~23_q ))) # (\regval_MEM[10]~4_combout  & 
// (\dmem_rtl_0|auto_generated|mux3|l1_w22_n0_mux_dataout~0_combout )) ) ) ) # ( !\regval_MEM[10]~5_combout  & ( !dmem_rtl_0_bypass[51] & ( (aluout_EX[22] & !\regval_MEM[10]~4_combout ) ) ) )

	.dataa(!aluout_EX[22]),
	.datab(!\dmem_rtl_0|auto_generated|mux3|l1_w22_n0_mux_dataout~0_combout ),
	.datac(!\regval_MEM[10]~4_combout ),
	.datad(!\dmem~23_q ),
	.datae(!\regval_MEM[10]~5_combout ),
	.dataf(!dmem_rtl_0_bypass[51]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~32 .extended_lut = "off";
defparam \regval_MEM~32 .lut_mask = 64'h505003F35F5F03F3;
defparam \regval_MEM~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N37
dffeas \regval_MEM[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~32_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[22] .is_wysiwyg = "true";
defparam \regval_MEM[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N55
dffeas \regs[11][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][22] .is_wysiwyg = "true";
defparam \regs[11][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N18
cyclonev_lcell_comb \Mux41~2 (
// Equation(s):
// \Mux41~2_combout  = ( \regs[10][22]~q  & ( \imem~2_combout  & ( (!\imem~1_combout ) # (\regs[11][22]~q ) ) ) ) # ( !\regs[10][22]~q  & ( \imem~2_combout  & ( (\imem~1_combout  & \regs[11][22]~q ) ) ) ) # ( \regs[10][22]~q  & ( !\imem~2_combout  & ( 
// (!\imem~1_combout  & ((\regs[8][22]~q ))) # (\imem~1_combout  & (\regs[9][22]~q )) ) ) ) # ( !\regs[10][22]~q  & ( !\imem~2_combout  & ( (!\imem~1_combout  & ((\regs[8][22]~q ))) # (\imem~1_combout  & (\regs[9][22]~q )) ) ) )

	.dataa(!\imem~1_combout ),
	.datab(!\regs[11][22]~q ),
	.datac(!\regs[9][22]~q ),
	.datad(!\regs[8][22]~q ),
	.datae(!\regs[10][22]~q ),
	.dataf(!\imem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~2 .extended_lut = "off";
defparam \Mux41~2 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \Mux41~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N18
cyclonev_lcell_comb \Mux41~1 (
// Equation(s):
// \Mux41~1_combout  = ( \regs[4][22]~q  & ( \regs[7][22]~q  & ( (!\imem~2_combout  & (((!\imem~1_combout ) # (\regs[5][22]~q )))) # (\imem~2_combout  & (((\imem~1_combout )) # (\regs[6][22]~q ))) ) ) ) # ( !\regs[4][22]~q  & ( \regs[7][22]~q  & ( 
// (!\imem~2_combout  & (((\regs[5][22]~q  & \imem~1_combout )))) # (\imem~2_combout  & (((\imem~1_combout )) # (\regs[6][22]~q ))) ) ) ) # ( \regs[4][22]~q  & ( !\regs[7][22]~q  & ( (!\imem~2_combout  & (((!\imem~1_combout ) # (\regs[5][22]~q )))) # 
// (\imem~2_combout  & (\regs[6][22]~q  & ((!\imem~1_combout )))) ) ) ) # ( !\regs[4][22]~q  & ( !\regs[7][22]~q  & ( (!\imem~2_combout  & (((\regs[5][22]~q  & \imem~1_combout )))) # (\imem~2_combout  & (\regs[6][22]~q  & ((!\imem~1_combout )))) ) ) )

	.dataa(!\regs[6][22]~q ),
	.datab(!\regs[5][22]~q ),
	.datac(!\imem~2_combout ),
	.datad(!\imem~1_combout ),
	.datae(!\regs[4][22]~q ),
	.dataf(!\regs[7][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~1 .extended_lut = "off";
defparam \Mux41~1 .lut_mask = 64'h0530F530053FF53F;
defparam \Mux41~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N18
cyclonev_lcell_comb \Mux41~3 (
// Equation(s):
// \Mux41~3_combout  = ( \regs[14][22]~q  & ( \imem~2_combout  & ( (!\imem~1_combout ) # (\regs[15][22]~q ) ) ) ) # ( !\regs[14][22]~q  & ( \imem~2_combout  & ( (\imem~1_combout  & \regs[15][22]~q ) ) ) ) # ( \regs[14][22]~q  & ( !\imem~2_combout  & ( 
// (!\imem~1_combout  & ((\regs[12][22]~q ))) # (\imem~1_combout  & (\regs[13][22]~q )) ) ) ) # ( !\regs[14][22]~q  & ( !\imem~2_combout  & ( (!\imem~1_combout  & ((\regs[12][22]~q ))) # (\imem~1_combout  & (\regs[13][22]~q )) ) ) )

	.dataa(!\imem~1_combout ),
	.datab(!\regs[13][22]~q ),
	.datac(!\regs[12][22]~q ),
	.datad(!\regs[15][22]~q ),
	.datae(!\regs[14][22]~q ),
	.dataf(!\imem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~3 .extended_lut = "off";
defparam \Mux41~3 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \Mux41~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N48
cyclonev_lcell_comb \Mux41~0 (
// Equation(s):
// \Mux41~0_combout  = ( \regs[0][22]~q  & ( \regs[3][22]~q  & ( (!\imem~1_combout  & (((!\imem~2_combout ) # (\regs[2][22]~q )))) # (\imem~1_combout  & (((\imem~2_combout )) # (\regs[1][22]~q ))) ) ) ) # ( !\regs[0][22]~q  & ( \regs[3][22]~q  & ( 
// (!\imem~1_combout  & (((\imem~2_combout  & \regs[2][22]~q )))) # (\imem~1_combout  & (((\imem~2_combout )) # (\regs[1][22]~q ))) ) ) ) # ( \regs[0][22]~q  & ( !\regs[3][22]~q  & ( (!\imem~1_combout  & (((!\imem~2_combout ) # (\regs[2][22]~q )))) # 
// (\imem~1_combout  & (\regs[1][22]~q  & (!\imem~2_combout ))) ) ) ) # ( !\regs[0][22]~q  & ( !\regs[3][22]~q  & ( (!\imem~1_combout  & (((\imem~2_combout  & \regs[2][22]~q )))) # (\imem~1_combout  & (\regs[1][22]~q  & (!\imem~2_combout ))) ) ) )

	.dataa(!\regs[1][22]~q ),
	.datab(!\imem~1_combout ),
	.datac(!\imem~2_combout ),
	.datad(!\regs[2][22]~q ),
	.datae(!\regs[0][22]~q ),
	.dataf(!\regs[3][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~0 .extended_lut = "off";
defparam \Mux41~0 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \Mux41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N33
cyclonev_lcell_comb \Mux41~4 (
// Equation(s):
// \Mux41~4_combout  = ( \Mux41~3_combout  & ( \Mux41~0_combout  & ( (!\imem~3_combout  & (((!\imem~4_combout )) # (\Mux41~2_combout ))) # (\imem~3_combout  & (((\Mux41~1_combout ) # (\imem~4_combout )))) ) ) ) # ( !\Mux41~3_combout  & ( \Mux41~0_combout  & 
// ( (!\imem~3_combout  & (((!\imem~4_combout )) # (\Mux41~2_combout ))) # (\imem~3_combout  & (((!\imem~4_combout  & \Mux41~1_combout )))) ) ) ) # ( \Mux41~3_combout  & ( !\Mux41~0_combout  & ( (!\imem~3_combout  & (\Mux41~2_combout  & (\imem~4_combout ))) 
// # (\imem~3_combout  & (((\Mux41~1_combout ) # (\imem~4_combout )))) ) ) ) # ( !\Mux41~3_combout  & ( !\Mux41~0_combout  & ( (!\imem~3_combout  & (\Mux41~2_combout  & (\imem~4_combout ))) # (\imem~3_combout  & (((!\imem~4_combout  & \Mux41~1_combout )))) ) 
// ) )

	.dataa(!\imem~3_combout ),
	.datab(!\Mux41~2_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\Mux41~1_combout ),
	.datae(!\Mux41~3_combout ),
	.dataf(!\Mux41~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~4 .extended_lut = "off";
defparam \Mux41~4 .lut_mask = 64'h02520757A2F2A7F7;
defparam \Mux41~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N34
dffeas \regval2_ID[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux41~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[22] .is_wysiwyg = "true";
defparam \regval2_ID[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N9
cyclonev_lcell_comb \Add3~81 (
// Equation(s):
// \Add3~81_sumout  = SUM(( immval_ID[31] ) + ( regval1_ID[23] ) + ( \Add3~86  ))
// \Add3~82  = CARRY(( immval_ID[31] ) + ( regval1_ID[23] ) + ( \Add3~86  ))

	.dataa(!regval1_ID[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(!immval_ID[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~81_sumout ),
	.cout(\Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \Add3~81 .extended_lut = "off";
defparam \Add3~81 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N18
cyclonev_lcell_comb \aluout_EX_r~167 (
// Equation(s):
// \aluout_EX_r~167_combout  = !immval_ID[31] $ (!regval1_ID[23])

	.dataa(gnd),
	.datab(!immval_ID[31]),
	.datac(!regval1_ID[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r~167 .extended_lut = "off";
defparam \aluout_EX_r~167 .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \aluout_EX_r~167 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N51
cyclonev_lcell_comb \Equal11~6 (
// Equation(s):
// \Equal11~6_combout  = ( regval2_ID[23] & ( !regval1_ID[23] ) ) # ( !regval2_ID[23] & ( regval1_ID[23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal11~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal11~6 .extended_lut = "off";
defparam \Equal11~6 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Equal11~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N24
cyclonev_lcell_comb \aluout_EX_r[23]~168 (
// Equation(s):
// \aluout_EX_r[23]~168_combout  = ( \aluout_EX_r~167_combout  & ( \Equal11~6_combout  & ( !\aluout_EX_r[23]~99_combout  ) ) ) # ( \aluout_EX_r~167_combout  & ( !\Equal11~6_combout  & ( (!\aluout_EX_r[23]~99_combout ) # ((\Equal10~0_combout  & 
// (\aluout_EX[23]~2_combout  & \aluout_EX[23]~1_combout ))) ) ) ) # ( !\aluout_EX_r~167_combout  & ( !\Equal11~6_combout  & ( (\Equal10~0_combout  & (\aluout_EX[23]~2_combout  & \aluout_EX[23]~1_combout )) ) ) )

	.dataa(!\Equal10~0_combout ),
	.datab(!\aluout_EX_r[23]~99_combout ),
	.datac(!\aluout_EX[23]~2_combout ),
	.datad(!\aluout_EX[23]~1_combout ),
	.datae(!\aluout_EX_r~167_combout ),
	.dataf(!\Equal11~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~168 .extended_lut = "off";
defparam \aluout_EX_r[23]~168 .lut_mask = 64'h0005CCCD0000CCCC;
defparam \aluout_EX_r[23]~168 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N36
cyclonev_lcell_comb \aluout_EX_r[23]~166 (
// Equation(s):
// \aluout_EX_r[23]~166_combout  = ( regval1_ID[23] & ( (!\always4~0_combout  & (((!\Equal16~0_combout ) # (op1_ID[0])) # (immval_ID[31]))) ) ) # ( !regval1_ID[23] & ( (immval_ID[31] & (!\always4~0_combout  & ((!\Equal16~0_combout ) # (op1_ID[0])))) ) )

	.dataa(!immval_ID[31]),
	.datab(!op1_ID[0]),
	.datac(!\Equal16~0_combout ),
	.datad(!\always4~0_combout ),
	.datae(gnd),
	.dataf(!regval1_ID[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~166 .extended_lut = "off";
defparam \aluout_EX_r[23]~166 .lut_mask = 64'h51005100F700F700;
defparam \aluout_EX_r[23]~166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N30
cyclonev_lcell_comb \aluout_EX_r[23]~169 (
// Equation(s):
// \aluout_EX_r[23]~169_combout  = ( \aluout_EX_r[23]~168_combout  & ( \aluout_EX_r[23]~166_combout  ) ) # ( !\aluout_EX_r[23]~168_combout  & ( \aluout_EX_r[23]~166_combout  & ( (!\Equal10~0_combout  & ((!\aluout_EX[23]~5_combout ) # 
// (\aluout_EX[23]~4_combout ))) ) ) ) # ( \aluout_EX_r[23]~168_combout  & ( !\aluout_EX_r[23]~166_combout  ) ) # ( !\aluout_EX_r[23]~168_combout  & ( !\aluout_EX_r[23]~166_combout  & ( (!\Equal10~0_combout  & (\Add3~81_sumout  & (!\aluout_EX[23]~5_combout  
// & !\aluout_EX[23]~4_combout ))) ) ) )

	.dataa(!\Equal10~0_combout ),
	.datab(!\Add3~81_sumout ),
	.datac(!\aluout_EX[23]~5_combout ),
	.datad(!\aluout_EX[23]~4_combout ),
	.datae(!\aluout_EX_r[23]~168_combout ),
	.dataf(!\aluout_EX_r[23]~166_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~169 .extended_lut = "off";
defparam \aluout_EX_r[23]~169 .lut_mask = 64'h2000FFFFA0AAFFFF;
defparam \aluout_EX_r[23]~169 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N48
cyclonev_lcell_comb \aluout_EX_r[23]~163 (
// Equation(s):
// \aluout_EX_r[23]~163_combout  = ( regval2_ID[23] & ( (!op2_ID[0] & (op2_ID[2] & (!regval1_ID[23] $ (!op2_ID[3])))) # (op2_ID[0] & (((!op2_ID[3])))) ) ) # ( !regval2_ID[23] & ( (!op2_ID[0] & (op2_ID[2] & ((op2_ID[3])))) # (op2_ID[0] & ((!regval1_ID[23] $ 
// (!op2_ID[3])))) ) )

	.dataa(!op2_ID[2]),
	.datab(!regval1_ID[23]),
	.datac(!op2_ID[0]),
	.datad(!op2_ID[3]),
	.datae(gnd),
	.dataf(!regval2_ID[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~163 .extended_lut = "off";
defparam \aluout_EX_r[23]~163 .lut_mask = 64'h035C035C1F401F40;
defparam \aluout_EX_r[23]~163 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N54
cyclonev_lcell_comb \ShiftRight0~12 (
// Equation(s):
// \ShiftRight0~12_combout  = ( \ShiftRight0~10_combout  & ( (!regval2_ID[3] & (((\ShiftRight0~11_combout )) # (regval2_ID[2]))) # (regval2_ID[3] & (((regval1_ID[31])))) ) ) # ( !\ShiftRight0~10_combout  & ( (!regval2_ID[3] & (!regval2_ID[2] & 
// (\ShiftRight0~11_combout ))) # (regval2_ID[3] & (((regval1_ID[31])))) ) )

	.dataa(!regval2_ID[3]),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftRight0~11_combout ),
	.datad(!regval1_ID[31]),
	.datae(gnd),
	.dataf(!\ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~12 .extended_lut = "off";
defparam \ShiftRight0~12 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N24
cyclonev_lcell_comb \aluout_EX_r[23]~164 (
// Equation(s):
// \aluout_EX_r[23]~164_combout  = ( \ShiftLeft0~25_combout  & ( \ShiftLeft0~3_combout  & ( ((!regval2_ID[2] & ((\ShiftLeft0~23_combout ))) # (regval2_ID[2] & (\ShiftLeft0~24_combout ))) # (regval2_ID[3]) ) ) ) # ( !\ShiftLeft0~25_combout  & ( 
// \ShiftLeft0~3_combout  & ( (!regval2_ID[2] & (((\ShiftLeft0~23_combout  & !regval2_ID[3])))) # (regval2_ID[2] & (((regval2_ID[3])) # (\ShiftLeft0~24_combout ))) ) ) ) # ( \ShiftLeft0~25_combout  & ( !\ShiftLeft0~3_combout  & ( (!regval2_ID[2] & 
// (((regval2_ID[3]) # (\ShiftLeft0~23_combout )))) # (regval2_ID[2] & (\ShiftLeft0~24_combout  & ((!regval2_ID[3])))) ) ) ) # ( !\ShiftLeft0~25_combout  & ( !\ShiftLeft0~3_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2] & ((\ShiftLeft0~23_combout ))) # 
// (regval2_ID[2] & (\ShiftLeft0~24_combout )))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\ShiftLeft0~24_combout ),
	.datac(!\ShiftLeft0~23_combout ),
	.datad(!regval2_ID[3]),
	.datae(!\ShiftLeft0~25_combout ),
	.dataf(!\ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~164 .extended_lut = "off";
defparam \aluout_EX_r[23]~164 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \aluout_EX_r[23]~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N0
cyclonev_lcell_comb \aluout_EX_r[23]~165 (
// Equation(s):
// \aluout_EX_r[23]~165_combout  = ( \aluout_EX[23]~3_combout  & ( \aluout_EX_r[23]~164_combout  & ( (op2_ID[0]) # (\ShiftRight0~12_combout ) ) ) ) # ( !\aluout_EX[23]~3_combout  & ( \aluout_EX_r[23]~164_combout  & ( (!op2_ID[0] & (regval1_ID[31])) # 
// (op2_ID[0] & ((\ShiftLeft0~2_combout ))) ) ) ) # ( \aluout_EX[23]~3_combout  & ( !\aluout_EX_r[23]~164_combout  & ( (\ShiftRight0~12_combout  & !op2_ID[0]) ) ) ) # ( !\aluout_EX[23]~3_combout  & ( !\aluout_EX_r[23]~164_combout  & ( (!op2_ID[0] & 
// (regval1_ID[31])) # (op2_ID[0] & ((\ShiftLeft0~2_combout ))) ) ) )

	.dataa(!\ShiftRight0~12_combout ),
	.datab(!op2_ID[0]),
	.datac(!regval1_ID[31]),
	.datad(!\ShiftLeft0~2_combout ),
	.datae(!\aluout_EX[23]~3_combout ),
	.dataf(!\aluout_EX_r[23]~164_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~165 .extended_lut = "off";
defparam \aluout_EX_r[23]~165 .lut_mask = 64'h0C3F44440C3F7777;
defparam \aluout_EX_r[23]~165 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N18
cyclonev_lcell_comb \aluout_EX_r[23]~264 (
// Equation(s):
// \aluout_EX_r[23]~264_combout  = ( \aluout_EX_r[22]~92_combout  & ( \aluout_EX[23]~1_combout  & ( ((\aluout_EX_r[23]~163_combout  & \aluout_EX_r[23]~94_combout )) # (\Equal11~6_combout ) ) ) ) # ( !\aluout_EX_r[22]~92_combout  & ( \aluout_EX[23]~1_combout  
// & ( (\aluout_EX_r[23]~163_combout  & \aluout_EX_r[23]~94_combout ) ) ) ) # ( \aluout_EX_r[22]~92_combout  & ( !\aluout_EX[23]~1_combout  & ( ((\aluout_EX_r[23]~163_combout  & \aluout_EX_r[23]~94_combout )) # (\aluout_EX_r[23]~165_combout ) ) ) ) # ( 
// !\aluout_EX_r[22]~92_combout  & ( !\aluout_EX[23]~1_combout  & ( (\aluout_EX_r[23]~163_combout  & \aluout_EX_r[23]~94_combout ) ) ) )

	.dataa(!\aluout_EX_r[23]~163_combout ),
	.datab(!\aluout_EX_r[23]~165_combout ),
	.datac(!\aluout_EX_r[23]~94_combout ),
	.datad(!\Equal11~6_combout ),
	.datae(!\aluout_EX_r[22]~92_combout ),
	.dataf(!\aluout_EX[23]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~264 .extended_lut = "off";
defparam \aluout_EX_r[23]~264 .lut_mask = 64'h05053737050505FF;
defparam \aluout_EX_r[23]~264 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N0
cyclonev_lcell_comb \aluout_EX_r[23]~308 (
// Equation(s):
// \aluout_EX_r[23]~308_combout  = ( !\op2_ID[3]~DUPLICATE_q  & ( (((\aluout_EX_r[23]~94_combout  & (\aluout_EX_r[23]~93_combout  & \Add1~81_sumout ))) # (\aluout_EX_r[23]~264_combout )) # (\aluout_EX_r[23]~169_combout ) ) ) # ( \op2_ID[3]~DUPLICATE_q  & ( 
// (((\aluout_EX_r[23]~94_combout  & (\aluout_EX_r[23]~93_combout  & \Add2~81_sumout ))) # (\aluout_EX_r[23]~264_combout )) # (\aluout_EX_r[23]~169_combout ) ) )

	.dataa(!\aluout_EX_r[23]~94_combout ),
	.datab(!\aluout_EX_r[23]~93_combout ),
	.datac(!\Add2~81_sumout ),
	.datad(!\aluout_EX_r[23]~169_combout ),
	.datae(!\op2_ID[3]~DUPLICATE_q ),
	.dataf(!\aluout_EX_r[23]~264_combout ),
	.datag(!\Add1~81_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~308 .extended_lut = "on";
defparam \aluout_EX_r[23]~308 .lut_mask = 64'h01FF01FFFFFFFFFF;
defparam \aluout_EX_r[23]~308 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N1
dffeas \aluout_EX[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[23]~308_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[23]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[23]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[23] .is_wysiwyg = "true";
defparam \aluout_EX[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N30
cyclonev_lcell_comb \regval_MEM~31 (
// Equation(s):
// \regval_MEM~31_combout  = ( dmem_rtl_0_bypass[52] & ( aluout_EX[23] & ( (!\regval_MEM[10]~5_combout ) # ((!\regval_MEM[10]~4_combout  & ((\dmem~24_q ))) # (\regval_MEM[10]~4_combout  & (\dmem_rtl_0|auto_generated|mux3|l1_w23_n0_mux_dataout~0_combout ))) ) 
// ) ) # ( !dmem_rtl_0_bypass[52] & ( aluout_EX[23] & ( (!\regval_MEM[10]~5_combout  & (((!\regval_MEM[10]~4_combout )))) # (\regval_MEM[10]~5_combout  & ((!\regval_MEM[10]~4_combout  & ((\dmem~24_q ))) # (\regval_MEM[10]~4_combout  & 
// (\dmem_rtl_0|auto_generated|mux3|l1_w23_n0_mux_dataout~0_combout )))) ) ) ) # ( dmem_rtl_0_bypass[52] & ( !aluout_EX[23] & ( (!\regval_MEM[10]~5_combout  & (((\regval_MEM[10]~4_combout )))) # (\regval_MEM[10]~5_combout  & ((!\regval_MEM[10]~4_combout  & 
// ((\dmem~24_q ))) # (\regval_MEM[10]~4_combout  & (\dmem_rtl_0|auto_generated|mux3|l1_w23_n0_mux_dataout~0_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[52] & ( !aluout_EX[23] & ( (\regval_MEM[10]~5_combout  & ((!\regval_MEM[10]~4_combout  & ((\dmem~24_q ))) # 
// (\regval_MEM[10]~4_combout  & (\dmem_rtl_0|auto_generated|mux3|l1_w23_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|mux3|l1_w23_n0_mux_dataout~0_combout ),
	.datab(!\regval_MEM[10]~5_combout ),
	.datac(!\regval_MEM[10]~4_combout ),
	.datad(!\dmem~24_q ),
	.datae(!dmem_rtl_0_bypass[52]),
	.dataf(!aluout_EX[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~31 .extended_lut = "off";
defparam \regval_MEM~31 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \regval_MEM~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N31
dffeas \regval_MEM[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[23] .is_wysiwyg = "true";
defparam \regval_MEM[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N50
dffeas \regs[0][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][23] .is_wysiwyg = "true";
defparam \regs[0][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N24
cyclonev_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = ( \regs[4][23]~q  & ( \regs[8][23]~q  & ( (!\imem~13_combout  & (((\imem~14_combout )) # (\regs[0][23]~q ))) # (\imem~13_combout  & (((!\imem~14_combout ) # (\regs[12][23]~q )))) ) ) ) # ( !\regs[4][23]~q  & ( \regs[8][23]~q  & ( 
// (!\imem~13_combout  & (((\imem~14_combout )) # (\regs[0][23]~q ))) # (\imem~13_combout  & (((\imem~14_combout  & \regs[12][23]~q )))) ) ) ) # ( \regs[4][23]~q  & ( !\regs[8][23]~q  & ( (!\imem~13_combout  & (\regs[0][23]~q  & (!\imem~14_combout ))) # 
// (\imem~13_combout  & (((!\imem~14_combout ) # (\regs[12][23]~q )))) ) ) ) # ( !\regs[4][23]~q  & ( !\regs[8][23]~q  & ( (!\imem~13_combout  & (\regs[0][23]~q  & (!\imem~14_combout ))) # (\imem~13_combout  & (((\imem~14_combout  & \regs[12][23]~q )))) ) ) 
// )

	.dataa(!\regs[0][23]~q ),
	.datab(!\imem~13_combout ),
	.datac(!\imem~14_combout ),
	.datad(!\regs[12][23]~q ),
	.datae(!\regs[4][23]~q ),
	.dataf(!\regs[8][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~0 .extended_lut = "off";
defparam \Mux8~0 .lut_mask = 64'h404370734C4F7C7F;
defparam \Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N0
cyclonev_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = ( \regs[5][23]~q  & ( \regs[9][23]~q  & ( (!\imem~14_combout  & (((\regs[1][23]~q ) # (\imem~13_combout )))) # (\imem~14_combout  & (((!\imem~13_combout )) # (\regs[13][23]~q ))) ) ) ) # ( !\regs[5][23]~q  & ( \regs[9][23]~q  & ( 
// (!\imem~14_combout  & (((!\imem~13_combout  & \regs[1][23]~q )))) # (\imem~14_combout  & (((!\imem~13_combout )) # (\regs[13][23]~q ))) ) ) ) # ( \regs[5][23]~q  & ( !\regs[9][23]~q  & ( (!\imem~14_combout  & (((\regs[1][23]~q ) # (\imem~13_combout )))) # 
// (\imem~14_combout  & (\regs[13][23]~q  & (\imem~13_combout ))) ) ) ) # ( !\regs[5][23]~q  & ( !\regs[9][23]~q  & ( (!\imem~14_combout  & (((!\imem~13_combout  & \regs[1][23]~q )))) # (\imem~14_combout  & (\regs[13][23]~q  & (\imem~13_combout ))) ) ) )

	.dataa(!\regs[13][23]~q ),
	.datab(!\imem~14_combout ),
	.datac(!\imem~13_combout ),
	.datad(!\regs[1][23]~q ),
	.datae(!\regs[5][23]~q ),
	.dataf(!\regs[9][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~1 .extended_lut = "off";
defparam \Mux8~1 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N24
cyclonev_lcell_comb \Mux8~3 (
// Equation(s):
// \Mux8~3_combout  = ( \regs[15][23]~q  & ( \regs[11][23]~q  & ( ((!\imem~13_combout  & ((\regs[3][23]~q ))) # (\imem~13_combout  & (\regs[7][23]~q ))) # (\imem~14_combout ) ) ) ) # ( !\regs[15][23]~q  & ( \regs[11][23]~q  & ( (!\imem~14_combout  & 
// ((!\imem~13_combout  & ((\regs[3][23]~q ))) # (\imem~13_combout  & (\regs[7][23]~q )))) # (\imem~14_combout  & (((!\imem~13_combout )))) ) ) ) # ( \regs[15][23]~q  & ( !\regs[11][23]~q  & ( (!\imem~14_combout  & ((!\imem~13_combout  & ((\regs[3][23]~q ))) 
// # (\imem~13_combout  & (\regs[7][23]~q )))) # (\imem~14_combout  & (((\imem~13_combout )))) ) ) ) # ( !\regs[15][23]~q  & ( !\regs[11][23]~q  & ( (!\imem~14_combout  & ((!\imem~13_combout  & ((\regs[3][23]~q ))) # (\imem~13_combout  & (\regs[7][23]~q )))) 
// ) ) )

	.dataa(!\regs[7][23]~q ),
	.datab(!\imem~14_combout ),
	.datac(!\regs[3][23]~q ),
	.datad(!\imem~13_combout ),
	.datae(!\regs[15][23]~q ),
	.dataf(!\regs[11][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~3 .extended_lut = "off";
defparam \Mux8~3 .lut_mask = 64'h0C440C773F443F77;
defparam \Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N24
cyclonev_lcell_comb \Mux8~2 (
// Equation(s):
// \Mux8~2_combout  = ( \regs[14][23]~q  & ( \imem~13_combout  & ( (\imem~14_combout ) # (\regs[6][23]~q ) ) ) ) # ( !\regs[14][23]~q  & ( \imem~13_combout  & ( (\regs[6][23]~q  & !\imem~14_combout ) ) ) ) # ( \regs[14][23]~q  & ( !\imem~13_combout  & ( 
// (!\imem~14_combout  & ((\regs[2][23]~q ))) # (\imem~14_combout  & (\regs[10][23]~q )) ) ) ) # ( !\regs[14][23]~q  & ( !\imem~13_combout  & ( (!\imem~14_combout  & ((\regs[2][23]~q ))) # (\imem~14_combout  & (\regs[10][23]~q )) ) ) )

	.dataa(!\regs[10][23]~q ),
	.datab(!\regs[2][23]~q ),
	.datac(!\regs[6][23]~q ),
	.datad(!\imem~14_combout ),
	.datae(!\regs[14][23]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~2 .extended_lut = "off";
defparam \Mux8~2 .lut_mask = 64'h335533550F000FFF;
defparam \Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N9
cyclonev_lcell_comb \Mux8~4 (
// Equation(s):
// \Mux8~4_combout  = ( \Mux8~3_combout  & ( \Mux8~2_combout  & ( ((!\imem~15_combout  & (\Mux8~0_combout )) # (\imem~15_combout  & ((\Mux8~1_combout )))) # (\imem~16_combout ) ) ) ) # ( !\Mux8~3_combout  & ( \Mux8~2_combout  & ( (!\imem~16_combout  & 
// ((!\imem~15_combout  & (\Mux8~0_combout )) # (\imem~15_combout  & ((\Mux8~1_combout ))))) # (\imem~16_combout  & (((!\imem~15_combout )))) ) ) ) # ( \Mux8~3_combout  & ( !\Mux8~2_combout  & ( (!\imem~16_combout  & ((!\imem~15_combout  & (\Mux8~0_combout 
// )) # (\imem~15_combout  & ((\Mux8~1_combout ))))) # (\imem~16_combout  & (((\imem~15_combout )))) ) ) ) # ( !\Mux8~3_combout  & ( !\Mux8~2_combout  & ( (!\imem~16_combout  & ((!\imem~15_combout  & (\Mux8~0_combout )) # (\imem~15_combout  & 
// ((\Mux8~1_combout ))))) ) ) )

	.dataa(!\imem~16_combout ),
	.datab(!\Mux8~0_combout ),
	.datac(!\imem~15_combout ),
	.datad(!\Mux8~1_combout ),
	.datae(!\Mux8~3_combout ),
	.dataf(!\Mux8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~4 .extended_lut = "off";
defparam \Mux8~4 .lut_mask = 64'h202A252F707A757F;
defparam \Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N10
dffeas \regval1_ID[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux8~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[23] .is_wysiwyg = "true";
defparam \regval1_ID[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N21
cyclonev_lcell_comb \aluout_EX_r~121 (
// Equation(s):
// \aluout_EX_r~121_combout  = !immval_ID[31] $ (!regval1_ID[24])

	.dataa(gnd),
	.datab(!immval_ID[31]),
	.datac(!regval1_ID[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r~121 .extended_lut = "off";
defparam \aluout_EX_r~121 .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \aluout_EX_r~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N36
cyclonev_lcell_comb \Equal11~3 (
// Equation(s):
// \Equal11~3_combout  = ( regval1_ID[24] & ( !regval2_ID[24] ) ) # ( !regval1_ID[24] & ( regval2_ID[24] ) )

	.dataa(gnd),
	.datab(!regval2_ID[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_ID[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal11~3 .extended_lut = "off";
defparam \Equal11~3 .lut_mask = 64'h33333333CCCCCCCC;
defparam \Equal11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N27
cyclonev_lcell_comb \aluout_EX_r[24]~122 (
// Equation(s):
// \aluout_EX_r[24]~122_combout  = ( \aluout_EX_r~121_combout  & ( \Equal11~3_combout  & ( !\aluout_EX_r[23]~99_combout  ) ) ) # ( \aluout_EX_r~121_combout  & ( !\Equal11~3_combout  & ( (!\aluout_EX_r[23]~99_combout ) # ((\Equal10~0_combout  & 
// (\aluout_EX[23]~1_combout  & \aluout_EX[23]~2_combout ))) ) ) ) # ( !\aluout_EX_r~121_combout  & ( !\Equal11~3_combout  & ( (\Equal10~0_combout  & (\aluout_EX[23]~1_combout  & \aluout_EX[23]~2_combout )) ) ) )

	.dataa(!\Equal10~0_combout ),
	.datab(!\aluout_EX_r[23]~99_combout ),
	.datac(!\aluout_EX[23]~1_combout ),
	.datad(!\aluout_EX[23]~2_combout ),
	.datae(!\aluout_EX_r~121_combout ),
	.dataf(!\Equal11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~122 .extended_lut = "off";
defparam \aluout_EX_r[24]~122 .lut_mask = 64'h0005CCCD0000CCCC;
defparam \aluout_EX_r[24]~122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N21
cyclonev_lcell_comb \aluout_EX_r[24]~120 (
// Equation(s):
// \aluout_EX_r[24]~120_combout  = ( regval1_ID[24] & ( (!\always4~0_combout  & ((!\Equal16~0_combout ) # ((op1_ID[0]) # (immval_ID[31])))) ) ) # ( !regval1_ID[24] & ( (immval_ID[31] & (!\always4~0_combout  & ((!\Equal16~0_combout ) # (op1_ID[0])))) ) )

	.dataa(!\Equal16~0_combout ),
	.datab(!immval_ID[31]),
	.datac(!op1_ID[0]),
	.datad(!\always4~0_combout ),
	.datae(gnd),
	.dataf(!regval1_ID[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~120 .extended_lut = "off";
defparam \aluout_EX_r[24]~120 .lut_mask = 64'h23002300BF00BF00;
defparam \aluout_EX_r[24]~120 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N36
cyclonev_lcell_comb \aluout_EX_r[24]~123 (
// Equation(s):
// \aluout_EX_r[24]~123_combout  = ( \aluout_EX[23]~5_combout  & ( \aluout_EX_r[24]~120_combout  & ( ((!\Equal10~0_combout  & \aluout_EX[23]~4_combout )) # (\aluout_EX_r[24]~122_combout ) ) ) ) # ( !\aluout_EX[23]~5_combout  & ( \aluout_EX_r[24]~120_combout  
// & ( (!\Equal10~0_combout ) # (\aluout_EX_r[24]~122_combout ) ) ) ) # ( \aluout_EX[23]~5_combout  & ( !\aluout_EX_r[24]~120_combout  & ( \aluout_EX_r[24]~122_combout  ) ) ) # ( !\aluout_EX[23]~5_combout  & ( !\aluout_EX_r[24]~120_combout  & ( 
// ((\Add3~53_sumout  & (!\Equal10~0_combout  & !\aluout_EX[23]~4_combout ))) # (\aluout_EX_r[24]~122_combout ) ) ) )

	.dataa(!\Add3~53_sumout ),
	.datab(!\Equal10~0_combout ),
	.datac(!\aluout_EX[23]~4_combout ),
	.datad(!\aluout_EX_r[24]~122_combout ),
	.datae(!\aluout_EX[23]~5_combout ),
	.dataf(!\aluout_EX_r[24]~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~123 .extended_lut = "off";
defparam \aluout_EX_r[24]~123 .lut_mask = 64'h40FF00FFCCFF0CFF;
defparam \aluout_EX_r[24]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N39
cyclonev_lcell_comb \ShiftRight0~30 (
// Equation(s):
// \ShiftRight0~30_combout  = ( \ShiftRight0~28_combout  & ( (!regval2_ID[3] & (((\ShiftRight0~29_combout )) # (regval2_ID[2]))) # (regval2_ID[3] & (((regval1_ID[31])))) ) ) # ( !\ShiftRight0~28_combout  & ( (!regval2_ID[3] & (!regval2_ID[2] & 
// (\ShiftRight0~29_combout ))) # (regval2_ID[3] & (((regval1_ID[31])))) ) )

	.dataa(!regval2_ID[2]),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftRight0~29_combout ),
	.datad(!regval1_ID[31]),
	.datae(gnd),
	.dataf(!\ShiftRight0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~30 .extended_lut = "off";
defparam \ShiftRight0~30 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \ShiftRight0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N12
cyclonev_lcell_comb \ShiftLeft0~16 (
// Equation(s):
// \ShiftLeft0~16_combout  = ( \ShiftLeft0~13_combout  & ( (!regval2_ID[3] & (((!regval2_ID[2]) # (\ShiftLeft0~14_combout )))) # (regval2_ID[3] & (\ShiftLeft0~15_combout  & ((!regval2_ID[2])))) ) ) # ( !\ShiftLeft0~13_combout  & ( (!regval2_ID[3] & 
// (((\ShiftLeft0~14_combout  & regval2_ID[2])))) # (regval2_ID[3] & (\ShiftLeft0~15_combout  & ((!regval2_ID[2])))) ) )

	.dataa(!\ShiftLeft0~15_combout ),
	.datab(!\ShiftLeft0~14_combout ),
	.datac(!regval2_ID[3]),
	.datad(!regval2_ID[2]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~16 .extended_lut = "off";
defparam \ShiftLeft0~16 .lut_mask = 64'h05300530F530F530;
defparam \ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N48
cyclonev_lcell_comb \aluout_EX_r[24]~118 (
// Equation(s):
// \aluout_EX_r[24]~118_combout  = ( regval2_ID[2] & ( \ShiftLeft0~36_combout  & ( (!regval2_ID[3] & (\ShiftLeft0~35_combout )) # (regval2_ID[3] & ((\ShiftLeft0~37_combout ))) ) ) ) # ( !regval2_ID[2] & ( \ShiftLeft0~36_combout  & ( (regval2_ID[3]) # 
// (\ShiftLeft0~34_combout ) ) ) ) # ( regval2_ID[2] & ( !\ShiftLeft0~36_combout  & ( (!regval2_ID[3] & (\ShiftLeft0~35_combout )) # (regval2_ID[3] & ((\ShiftLeft0~37_combout ))) ) ) ) # ( !regval2_ID[2] & ( !\ShiftLeft0~36_combout  & ( 
// (\ShiftLeft0~34_combout  & !regval2_ID[3]) ) ) )

	.dataa(!\ShiftLeft0~34_combout ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~35_combout ),
	.datad(!\ShiftLeft0~37_combout ),
	.datae(!regval2_ID[2]),
	.dataf(!\ShiftLeft0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~118 .extended_lut = "off";
defparam \aluout_EX_r[24]~118 .lut_mask = 64'h44440C3F77770C3F;
defparam \aluout_EX_r[24]~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N54
cyclonev_lcell_comb \aluout_EX_r[24]~119 (
// Equation(s):
// \aluout_EX_r[24]~119_combout  = ( op2_ID[0] & ( \aluout_EX_r[24]~118_combout  & ( (\ShiftLeft0~16_combout ) # (\aluout_EX[23]~3_combout ) ) ) ) # ( !op2_ID[0] & ( \aluout_EX_r[24]~118_combout  & ( (!\aluout_EX[23]~3_combout  & ((regval1_ID[31]))) # 
// (\aluout_EX[23]~3_combout  & (\ShiftRight0~30_combout )) ) ) ) # ( op2_ID[0] & ( !\aluout_EX_r[24]~118_combout  & ( (!\aluout_EX[23]~3_combout  & \ShiftLeft0~16_combout ) ) ) ) # ( !op2_ID[0] & ( !\aluout_EX_r[24]~118_combout  & ( 
// (!\aluout_EX[23]~3_combout  & ((regval1_ID[31]))) # (\aluout_EX[23]~3_combout  & (\ShiftRight0~30_combout )) ) ) )

	.dataa(!\aluout_EX[23]~3_combout ),
	.datab(!\ShiftRight0~30_combout ),
	.datac(!regval1_ID[31]),
	.datad(!\ShiftLeft0~16_combout ),
	.datae(!op2_ID[0]),
	.dataf(!\aluout_EX_r[24]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~119 .extended_lut = "off";
defparam \aluout_EX_r[24]~119 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \aluout_EX_r[24]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N45
cyclonev_lcell_comb \aluout_EX_r[24]~117 (
// Equation(s):
// \aluout_EX_r[24]~117_combout  = ( regval2_ID[24] & ( (!op2_ID[0] & (op2_ID[2] & (!\op2_ID[3]~DUPLICATE_q  $ (!regval1_ID[24])))) # (op2_ID[0] & (!\op2_ID[3]~DUPLICATE_q )) ) ) # ( !regval2_ID[24] & ( (!op2_ID[0] & (\op2_ID[3]~DUPLICATE_q  & 
// ((op2_ID[2])))) # (op2_ID[0] & (!\op2_ID[3]~DUPLICATE_q  $ ((!regval1_ID[24])))) ) )

	.dataa(!op2_ID[0]),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!regval1_ID[24]),
	.datad(!op2_ID[2]),
	.datae(gnd),
	.dataf(!regval2_ID[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~117 .extended_lut = "off";
defparam \aluout_EX_r[24]~117 .lut_mask = 64'h14361436446C446C;
defparam \aluout_EX_r[24]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N48
cyclonev_lcell_comb \aluout_EX_r[24]~272 (
// Equation(s):
// \aluout_EX_r[24]~272_combout  = ( \aluout_EX[23]~1_combout  & ( \Equal11~3_combout  & ( ((\aluout_EX_r[23]~94_combout  & \aluout_EX_r[24]~117_combout )) # (\aluout_EX_r[22]~92_combout ) ) ) ) # ( !\aluout_EX[23]~1_combout  & ( \Equal11~3_combout  & ( 
// (!\aluout_EX_r[24]~119_combout  & (((\aluout_EX_r[23]~94_combout  & \aluout_EX_r[24]~117_combout )))) # (\aluout_EX_r[24]~119_combout  & (((\aluout_EX_r[23]~94_combout  & \aluout_EX_r[24]~117_combout )) # (\aluout_EX_r[22]~92_combout ))) ) ) ) # ( 
// \aluout_EX[23]~1_combout  & ( !\Equal11~3_combout  & ( (\aluout_EX_r[23]~94_combout  & \aluout_EX_r[24]~117_combout ) ) ) ) # ( !\aluout_EX[23]~1_combout  & ( !\Equal11~3_combout  & ( (!\aluout_EX_r[24]~119_combout  & (((\aluout_EX_r[23]~94_combout  & 
// \aluout_EX_r[24]~117_combout )))) # (\aluout_EX_r[24]~119_combout  & (((\aluout_EX_r[23]~94_combout  & \aluout_EX_r[24]~117_combout )) # (\aluout_EX_r[22]~92_combout ))) ) ) )

	.dataa(!\aluout_EX_r[24]~119_combout ),
	.datab(!\aluout_EX_r[22]~92_combout ),
	.datac(!\aluout_EX_r[23]~94_combout ),
	.datad(!\aluout_EX_r[24]~117_combout ),
	.datae(!\aluout_EX[23]~1_combout ),
	.dataf(!\Equal11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~272 .extended_lut = "off";
defparam \aluout_EX_r[24]~272 .lut_mask = 64'h111F000F111F333F;
defparam \aluout_EX_r[24]~272 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N6
cyclonev_lcell_comb \aluout_EX_r[24]~316 (
// Equation(s):
// \aluout_EX_r[24]~316_combout  = ( !\op2_ID[3]~DUPLICATE_q  & ( (((\aluout_EX_r[23]~93_combout  & (\Add1~53_sumout  & \aluout_EX_r[23]~94_combout ))) # (\aluout_EX_r[24]~272_combout )) # (\aluout_EX_r[24]~123_combout ) ) ) # ( \op2_ID[3]~DUPLICATE_q  & ( 
// (((\aluout_EX_r[23]~93_combout  & (\Add2~53_sumout  & \aluout_EX_r[23]~94_combout ))) # (\aluout_EX_r[24]~272_combout )) # (\aluout_EX_r[24]~123_combout ) ) )

	.dataa(!\aluout_EX_r[23]~93_combout ),
	.datab(!\aluout_EX_r[24]~123_combout ),
	.datac(!\Add2~53_sumout ),
	.datad(!\aluout_EX_r[23]~94_combout ),
	.datae(!\op2_ID[3]~DUPLICATE_q ),
	.dataf(!\aluout_EX_r[24]~272_combout ),
	.datag(!\Add1~53_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~316 .extended_lut = "on";
defparam \aluout_EX_r[24]~316 .lut_mask = 64'h33373337FFFFFFFF;
defparam \aluout_EX_r[24]~316 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N7
dffeas \aluout_EX[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[24]~316_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[23]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[24]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[24] .is_wysiwyg = "true";
defparam \aluout_EX[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N53
dffeas \regval2_EX[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[24] .is_wysiwyg = "true";
defparam \regval2_EX[24] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[24]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X3_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[24]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N54
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|mux3|l1_w24_n0_mux_dataout~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|mux3|l1_w24_n0_mux_dataout~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( 
// \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|mux3|l1_w24_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|mux3|l1_w24_n0_mux_dataout~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|mux3|l1_w24_n0_mux_dataout~0 .lut_mask = 64'h333333330000FFFF;
defparam \dmem_rtl_0|auto_generated|mux3|l1_w24_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N28
dffeas \dmem~25 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~25 .is_wysiwyg = "true";
defparam \dmem~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N47
dffeas \dmem_rtl_0_bypass[53] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[53]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N48
cyclonev_lcell_comb \regval_MEM~30 (
// Equation(s):
// \regval_MEM~30_combout  = ( \dmem~25_q  & ( dmem_rtl_0_bypass[53] & ( (!\regval_MEM[10]~4_combout  & (((aluout_EX[24])) # (\regval_MEM[10]~5_combout ))) # (\regval_MEM[10]~4_combout  & ((!\regval_MEM[10]~5_combout ) # 
// ((\dmem_rtl_0|auto_generated|mux3|l1_w24_n0_mux_dataout~0_combout )))) ) ) ) # ( !\dmem~25_q  & ( dmem_rtl_0_bypass[53] & ( (!\regval_MEM[10]~4_combout  & (!\regval_MEM[10]~5_combout  & (aluout_EX[24]))) # (\regval_MEM[10]~4_combout  & 
// ((!\regval_MEM[10]~5_combout ) # ((\dmem_rtl_0|auto_generated|mux3|l1_w24_n0_mux_dataout~0_combout )))) ) ) ) # ( \dmem~25_q  & ( !dmem_rtl_0_bypass[53] & ( (!\regval_MEM[10]~4_combout  & (((aluout_EX[24])) # (\regval_MEM[10]~5_combout ))) # 
// (\regval_MEM[10]~4_combout  & (\regval_MEM[10]~5_combout  & ((\dmem_rtl_0|auto_generated|mux3|l1_w24_n0_mux_dataout~0_combout )))) ) ) ) # ( !\dmem~25_q  & ( !dmem_rtl_0_bypass[53] & ( (!\regval_MEM[10]~4_combout  & (!\regval_MEM[10]~5_combout  & 
// (aluout_EX[24]))) # (\regval_MEM[10]~4_combout  & (\regval_MEM[10]~5_combout  & ((\dmem_rtl_0|auto_generated|mux3|l1_w24_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\regval_MEM[10]~4_combout ),
	.datab(!\regval_MEM[10]~5_combout ),
	.datac(!aluout_EX[24]),
	.datad(!\dmem_rtl_0|auto_generated|mux3|l1_w24_n0_mux_dataout~0_combout ),
	.datae(!\dmem~25_q ),
	.dataf(!dmem_rtl_0_bypass[53]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~30 .extended_lut = "off";
defparam \regval_MEM~30 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \regval_MEM~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N49
dffeas \regval_MEM[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[24] .is_wysiwyg = "true";
defparam \regval_MEM[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N38
dffeas \regs[0][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][24] .is_wysiwyg = "true";
defparam \regs[0][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N12
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \regs[1][24]~q  & ( \regs[3][24]~q  & ( ((!\imem~16_combout  & (\regs[0][24]~q )) # (\imem~16_combout  & ((\regs[2][24]~q )))) # (\imem~15_combout ) ) ) ) # ( !\regs[1][24]~q  & ( \regs[3][24]~q  & ( (!\imem~15_combout  & 
// ((!\imem~16_combout  & (\regs[0][24]~q )) # (\imem~16_combout  & ((\regs[2][24]~q ))))) # (\imem~15_combout  & (((\imem~16_combout )))) ) ) ) # ( \regs[1][24]~q  & ( !\regs[3][24]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & (\regs[0][24]~q )) # 
// (\imem~16_combout  & ((\regs[2][24]~q ))))) # (\imem~15_combout  & (((!\imem~16_combout )))) ) ) ) # ( !\regs[1][24]~q  & ( !\regs[3][24]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & (\regs[0][24]~q )) # (\imem~16_combout  & ((\regs[2][24]~q ))))) 
// ) ) )

	.dataa(!\regs[0][24]~q ),
	.datab(!\imem~15_combout ),
	.datac(!\regs[2][24]~q ),
	.datad(!\imem~16_combout ),
	.datae(!\regs[1][24]~q ),
	.dataf(!\regs[3][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h440C770C443F773F;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N6
cyclonev_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = ( \regs[5][24]~q  & ( \regs[4][24]~q  & ( (!\imem~16_combout ) # ((!\imem~15_combout  & (\regs[6][24]~q )) # (\imem~15_combout  & ((\regs[7][24]~q )))) ) ) ) # ( !\regs[5][24]~q  & ( \regs[4][24]~q  & ( (!\imem~15_combout  & 
// (((!\imem~16_combout )) # (\regs[6][24]~q ))) # (\imem~15_combout  & (((\imem~16_combout  & \regs[7][24]~q )))) ) ) ) # ( \regs[5][24]~q  & ( !\regs[4][24]~q  & ( (!\imem~15_combout  & (\regs[6][24]~q  & (\imem~16_combout ))) # (\imem~15_combout  & 
// (((!\imem~16_combout ) # (\regs[7][24]~q )))) ) ) ) # ( !\regs[5][24]~q  & ( !\regs[4][24]~q  & ( (\imem~16_combout  & ((!\imem~15_combout  & (\regs[6][24]~q )) # (\imem~15_combout  & ((\regs[7][24]~q ))))) ) ) )

	.dataa(!\regs[6][24]~q ),
	.datab(!\imem~15_combout ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[7][24]~q ),
	.datae(!\regs[5][24]~q ),
	.dataf(!\regs[4][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~1 .extended_lut = "off";
defparam \Mux7~1 .lut_mask = 64'h04073437C4C7F4F7;
defparam \Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N42
cyclonev_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = ( \regs[15][24]~q  & ( \imem~15_combout  & ( (\regs[13][24]~q ) # (\imem~16_combout ) ) ) ) # ( !\regs[15][24]~q  & ( \imem~15_combout  & ( (!\imem~16_combout  & \regs[13][24]~q ) ) ) ) # ( \regs[15][24]~q  & ( !\imem~15_combout  & ( 
// (!\imem~16_combout  & (\regs[12][24]~q )) # (\imem~16_combout  & ((\regs[14][24]~q ))) ) ) ) # ( !\regs[15][24]~q  & ( !\imem~15_combout  & ( (!\imem~16_combout  & (\regs[12][24]~q )) # (\imem~16_combout  & ((\regs[14][24]~q ))) ) ) )

	.dataa(!\regs[12][24]~q ),
	.datab(!\regs[14][24]~q ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[13][24]~q ),
	.datae(!\regs[15][24]~q ),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~3 .extended_lut = "off";
defparam \Mux7~3 .lut_mask = 64'h5353535300F00FFF;
defparam \Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N21
cyclonev_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = ( \regs[11][24]~q  & ( \imem~16_combout  & ( (\regs[10][24]~q ) # (\imem~15_combout ) ) ) ) # ( !\regs[11][24]~q  & ( \imem~16_combout  & ( (!\imem~15_combout  & \regs[10][24]~q ) ) ) ) # ( \regs[11][24]~q  & ( !\imem~16_combout  & ( 
// (!\imem~15_combout  & (\regs[8][24]~q )) # (\imem~15_combout  & ((\regs[9][24]~q ))) ) ) ) # ( !\regs[11][24]~q  & ( !\imem~16_combout  & ( (!\imem~15_combout  & (\regs[8][24]~q )) # (\imem~15_combout  & ((\regs[9][24]~q ))) ) ) )

	.dataa(!\regs[8][24]~q ),
	.datab(!\regs[9][24]~q ),
	.datac(!\imem~15_combout ),
	.datad(!\regs[10][24]~q ),
	.datae(!\regs[11][24]~q ),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~2 .extended_lut = "off";
defparam \Mux7~2 .lut_mask = 64'h5353535300F00FFF;
defparam \Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N6
cyclonev_lcell_comb \Mux7~4 (
// Equation(s):
// \Mux7~4_combout  = ( \Mux7~3_combout  & ( \Mux7~2_combout  & ( ((!\imem~13_combout  & (\Mux7~0_combout )) # (\imem~13_combout  & ((\Mux7~1_combout )))) # (\imem~14_combout ) ) ) ) # ( !\Mux7~3_combout  & ( \Mux7~2_combout  & ( (!\imem~14_combout  & 
// ((!\imem~13_combout  & (\Mux7~0_combout )) # (\imem~13_combout  & ((\Mux7~1_combout ))))) # (\imem~14_combout  & (((!\imem~13_combout )))) ) ) ) # ( \Mux7~3_combout  & ( !\Mux7~2_combout  & ( (!\imem~14_combout  & ((!\imem~13_combout  & (\Mux7~0_combout 
// )) # (\imem~13_combout  & ((\Mux7~1_combout ))))) # (\imem~14_combout  & (((\imem~13_combout )))) ) ) ) # ( !\Mux7~3_combout  & ( !\Mux7~2_combout  & ( (!\imem~14_combout  & ((!\imem~13_combout  & (\Mux7~0_combout )) # (\imem~13_combout  & 
// ((\Mux7~1_combout ))))) ) ) )

	.dataa(!\imem~14_combout ),
	.datab(!\Mux7~0_combout ),
	.datac(!\imem~13_combout ),
	.datad(!\Mux7~1_combout ),
	.datae(!\Mux7~3_combout ),
	.dataf(!\Mux7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~4 .extended_lut = "off";
defparam \Mux7~4 .lut_mask = 64'h202A252F707A757F;
defparam \Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N7
dffeas \regval1_ID[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux7~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[24] .is_wysiwyg = "true";
defparam \regval1_ID[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N30
cyclonev_lcell_comb \ShiftRight0~29 (
// Equation(s):
// \ShiftRight0~29_combout  = ( regval1_ID[25] & ( regval2_ID[1] & ( (!regval2_ID[0] & ((regval1_ID[26]))) # (regval2_ID[0] & (regval1_ID[27])) ) ) ) # ( !regval1_ID[25] & ( regval2_ID[1] & ( (!regval2_ID[0] & ((regval1_ID[26]))) # (regval2_ID[0] & 
// (regval1_ID[27])) ) ) ) # ( regval1_ID[25] & ( !regval2_ID[1] & ( (regval2_ID[0]) # (regval1_ID[24]) ) ) ) # ( !regval1_ID[25] & ( !regval2_ID[1] & ( (regval1_ID[24] & !regval2_ID[0]) ) ) )

	.dataa(!regval1_ID[24]),
	.datab(!regval1_ID[27]),
	.datac(!regval1_ID[26]),
	.datad(!regval2_ID[0]),
	.datae(!regval1_ID[25]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~29 .extended_lut = "off";
defparam \ShiftRight0~29 .lut_mask = 64'h550055FF0F330F33;
defparam \ShiftRight0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N48
cyclonev_lcell_comb \ShiftRight0~33 (
// Equation(s):
// \ShiftRight0~33_combout  = ( regval1_ID[16] & ( regval1_ID[18] & ( (!regval2_ID[0]) # ((!regval2_ID[1] & ((regval1_ID[17]))) # (regval2_ID[1] & (regval1_ID[19]))) ) ) ) # ( !regval1_ID[16] & ( regval1_ID[18] & ( (!regval2_ID[0] & (((regval2_ID[1])))) # 
// (regval2_ID[0] & ((!regval2_ID[1] & ((regval1_ID[17]))) # (regval2_ID[1] & (regval1_ID[19])))) ) ) ) # ( regval1_ID[16] & ( !regval1_ID[18] & ( (!regval2_ID[0] & (((!regval2_ID[1])))) # (regval2_ID[0] & ((!regval2_ID[1] & ((regval1_ID[17]))) # 
// (regval2_ID[1] & (regval1_ID[19])))) ) ) ) # ( !regval1_ID[16] & ( !regval1_ID[18] & ( (regval2_ID[0] & ((!regval2_ID[1] & ((regval1_ID[17]))) # (regval2_ID[1] & (regval1_ID[19])))) ) ) )

	.dataa(!regval2_ID[0]),
	.datab(!regval1_ID[19]),
	.datac(!regval1_ID[17]),
	.datad(!regval2_ID[1]),
	.datae(!regval1_ID[16]),
	.dataf(!regval1_ID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~33 .extended_lut = "off";
defparam \ShiftRight0~33 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \ShiftRight0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N48
cyclonev_lcell_comb \ShiftRight0~44 (
// Equation(s):
// \ShiftRight0~44_combout  = ( \ShiftRight0~33_combout  & ( \ShiftRight0~34_combout  & ( (!regval2_ID[3]) # ((!regval2_ID[2] & (\ShiftRight0~29_combout )) # (regval2_ID[2] & ((\ShiftRight0~28_combout )))) ) ) ) # ( !\ShiftRight0~33_combout  & ( 
// \ShiftRight0~34_combout  & ( (!regval2_ID[2] & (\ShiftRight0~29_combout  & (regval2_ID[3]))) # (regval2_ID[2] & (((!regval2_ID[3]) # (\ShiftRight0~28_combout )))) ) ) ) # ( \ShiftRight0~33_combout  & ( !\ShiftRight0~34_combout  & ( (!regval2_ID[2] & 
// (((!regval2_ID[3])) # (\ShiftRight0~29_combout ))) # (regval2_ID[2] & (((regval2_ID[3] & \ShiftRight0~28_combout )))) ) ) ) # ( !\ShiftRight0~33_combout  & ( !\ShiftRight0~34_combout  & ( (regval2_ID[3] & ((!regval2_ID[2] & (\ShiftRight0~29_combout )) # 
// (regval2_ID[2] & ((\ShiftRight0~28_combout ))))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\ShiftRight0~29_combout ),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftRight0~28_combout ),
	.datae(!\ShiftRight0~33_combout ),
	.dataf(!\ShiftRight0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~44 .extended_lut = "off";
defparam \ShiftRight0~44 .lut_mask = 64'h0207A2A75257F2F7;
defparam \ShiftRight0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N36
cyclonev_lcell_comb \aluout_EX_r[16]~158 (
// Equation(s):
// \aluout_EX_r[16]~158_combout  = ( regval2_ID[2] & ( regval2_ID[3] & ( \ShiftLeft0~14_combout  ) ) ) # ( !regval2_ID[2] & ( regval2_ID[3] & ( \ShiftLeft0~13_combout  ) ) ) # ( regval2_ID[2] & ( !regval2_ID[3] & ( \ShiftLeft0~37_combout  ) ) ) # ( 
// !regval2_ID[2] & ( !regval2_ID[3] & ( \ShiftLeft0~36_combout  ) ) )

	.dataa(!\ShiftLeft0~36_combout ),
	.datab(!\ShiftLeft0~37_combout ),
	.datac(!\ShiftLeft0~13_combout ),
	.datad(!\ShiftLeft0~14_combout ),
	.datae(!regval2_ID[2]),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~158 .extended_lut = "off";
defparam \aluout_EX_r[16]~158 .lut_mask = 64'h555533330F0F00FF;
defparam \aluout_EX_r[16]~158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N6
cyclonev_lcell_comb \aluout_EX_r[16]~159 (
// Equation(s):
// \aluout_EX_r[16]~159_combout  = ( \aluout_EX_r[16]~158_combout  & ( regval1_ID[31] & ( (!op2_ID[0] & (((!\aluout_EX[23]~3_combout ) # (\ShiftRight0~44_combout )))) # (op2_ID[0] & (((\aluout_EX[23]~3_combout )) # (\ShiftLeft0~39_combout ))) ) ) ) # ( 
// !\aluout_EX_r[16]~158_combout  & ( regval1_ID[31] & ( (!op2_ID[0] & (((!\aluout_EX[23]~3_combout ) # (\ShiftRight0~44_combout )))) # (op2_ID[0] & (\ShiftLeft0~39_combout  & ((!\aluout_EX[23]~3_combout )))) ) ) ) # ( \aluout_EX_r[16]~158_combout  & ( 
// !regval1_ID[31] & ( (!op2_ID[0] & (((\ShiftRight0~44_combout  & \aluout_EX[23]~3_combout )))) # (op2_ID[0] & (((\aluout_EX[23]~3_combout )) # (\ShiftLeft0~39_combout ))) ) ) ) # ( !\aluout_EX_r[16]~158_combout  & ( !regval1_ID[31] & ( (!op2_ID[0] & 
// (((\ShiftRight0~44_combout  & \aluout_EX[23]~3_combout )))) # (op2_ID[0] & (\ShiftLeft0~39_combout  & ((!\aluout_EX[23]~3_combout )))) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!\ShiftLeft0~39_combout ),
	.datac(!\ShiftRight0~44_combout ),
	.datad(!\aluout_EX[23]~3_combout ),
	.datae(!\aluout_EX_r[16]~158_combout ),
	.dataf(!regval1_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~159 .extended_lut = "off";
defparam \aluout_EX_r[16]~159 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \aluout_EX_r[16]~159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N6
cyclonev_lcell_comb \aluout_EX_r[16]~267 (
// Equation(s):
// \aluout_EX_r[16]~267_combout  = ( \aluout_EX_r[23]~93_combout  & ( \aluout_EX_r[16]~159_combout  & ( ((!\op2_ID[3]~DUPLICATE_q  & (\Add1~77_sumout  & \aluout_EX_r[23]~94_combout ))) # (\aluout_EX_r[22]~124_combout ) ) ) ) # ( !\aluout_EX_r[23]~93_combout  
// & ( \aluout_EX_r[16]~159_combout  & ( \aluout_EX_r[22]~124_combout  ) ) ) # ( \aluout_EX_r[23]~93_combout  & ( !\aluout_EX_r[16]~159_combout  & ( (!\op2_ID[3]~DUPLICATE_q  & (\Add1~77_sumout  & \aluout_EX_r[23]~94_combout )) ) ) )

	.dataa(!\aluout_EX_r[22]~124_combout ),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!\Add1~77_sumout ),
	.datad(!\aluout_EX_r[23]~94_combout ),
	.datae(!\aluout_EX_r[23]~93_combout ),
	.dataf(!\aluout_EX_r[16]~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~267 .extended_lut = "off";
defparam \aluout_EX_r[16]~267 .lut_mask = 64'h0000000C5555555D;
defparam \aluout_EX_r[16]~267 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N27
cyclonev_lcell_comb \aluout_EX_r[16]~268 (
// Equation(s):
// \aluout_EX_r[16]~268_combout  = ( \aluout_EX_r[16]~160_combout  & ( \aluout_EX_r[23]~94_combout  ) ) # ( !\aluout_EX_r[16]~160_combout  & ( (\aluout_EX_r[23]~94_combout  & (\op2_ID[3]~DUPLICATE_q  & \aluout_EX_r[23]~93_combout )) ) )

	.dataa(gnd),
	.datab(!\aluout_EX_r[23]~94_combout ),
	.datac(!\op2_ID[3]~DUPLICATE_q ),
	.datad(!\aluout_EX_r[23]~93_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[16]~160_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~268 .extended_lut = "off";
defparam \aluout_EX_r[16]~268 .lut_mask = 64'h0003000333333333;
defparam \aluout_EX_r[16]~268 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N21
cyclonev_lcell_comb \Equal11~5 (
// Equation(s):
// \Equal11~5_combout  = ( regval2_ID[16] & ( !regval1_ID[16] ) ) # ( !regval2_ID[16] & ( regval1_ID[16] ) )

	.dataa(!regval1_ID[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal11~5 .extended_lut = "off";
defparam \Equal11~5 .lut_mask = 64'h55555555AAAAAAAA;
defparam \Equal11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N24
cyclonev_lcell_comb \aluout_EX_r[16]~161 (
// Equation(s):
// \aluout_EX_r[16]~161_combout  = ( \aluout_EX_r[23]~130_combout  & ( !\aluout_EX[23]~2_combout  $ (!\Equal11~5_combout ) ) )

	.dataa(!\aluout_EX[23]~2_combout ),
	.datab(gnd),
	.datac(!\Equal11~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[23]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~161 .extended_lut = "off";
defparam \aluout_EX_r[16]~161 .lut_mask = 64'h000000005A5A5A5A;
defparam \aluout_EX_r[16]~161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N12
cyclonev_lcell_comb \aluout_EX_r[16]~162 (
// Equation(s):
// \aluout_EX_r[16]~162_combout  = ( \aluout_EX_r[16]~268_combout  & ( \aluout_EX_r[16]~161_combout  ) ) # ( !\aluout_EX_r[16]~268_combout  & ( \aluout_EX_r[16]~161_combout  ) ) # ( \aluout_EX_r[16]~268_combout  & ( !\aluout_EX_r[16]~161_combout  & ( 
// (((\aluout_EX_r[16]~267_combout ) # (\Add2~77_sumout )) # (\aluout_EX_r[16]~160_combout )) # (\aluout_EX_r[16]~266_combout ) ) ) ) # ( !\aluout_EX_r[16]~268_combout  & ( !\aluout_EX_r[16]~161_combout  & ( (\aluout_EX_r[16]~267_combout ) # 
// (\aluout_EX_r[16]~266_combout ) ) ) )

	.dataa(!\aluout_EX_r[16]~266_combout ),
	.datab(!\aluout_EX_r[16]~160_combout ),
	.datac(!\Add2~77_sumout ),
	.datad(!\aluout_EX_r[16]~267_combout ),
	.datae(!\aluout_EX_r[16]~268_combout ),
	.dataf(!\aluout_EX_r[16]~161_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~162 .extended_lut = "off";
defparam \aluout_EX_r[16]~162 .lut_mask = 64'h55FF7FFFFFFFFFFF;
defparam \aluout_EX_r[16]~162 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N13
dffeas \aluout_EX[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[16]~162_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[23]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[16]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[16] .is_wysiwyg = "true";
defparam \aluout_EX[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N29
dffeas \regval2_EX[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[16] .is_wysiwyg = "true";
defparam \regval2_EX[16] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[16]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y1_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[16]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N18
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|mux3|l1_w16_n0_mux_dataout~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|mux3|l1_w16_n0_mux_dataout~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|mux3|l1_w16_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|mux3|l1_w16_n0_mux_dataout~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|mux3|l1_w16_n0_mux_dataout~0 .lut_mask = 64'h03030303F3F3F3F3;
defparam \dmem_rtl_0|auto_generated|mux3|l1_w16_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[45]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[45]~feeder_combout  = ( regval2_EX[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[45]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[45]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[45]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[45]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N34
dffeas \dmem_rtl_0_bypass[45] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N51
cyclonev_lcell_comb \dmem~17feeder (
// Equation(s):
// \dmem~17feeder_combout  = regval2_EX[16]

	.dataa(!regval2_EX[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~17feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~17feeder .extended_lut = "off";
defparam \dmem~17feeder .lut_mask = 64'h5555555555555555;
defparam \dmem~17feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N52
dffeas \dmem~17 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~17 .is_wysiwyg = "true";
defparam \dmem~17 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N6
cyclonev_lcell_comb \regval_MEM~20 (
// Equation(s):
// \regval_MEM~20_combout  = ( \regval_MEM[10]~5_combout  & ( \dmem~17_q  & ( (!\regval_MEM[10]~4_combout ) # (\dmem_rtl_0|auto_generated|mux3|l1_w16_n0_mux_dataout~0_combout ) ) ) ) # ( !\regval_MEM[10]~5_combout  & ( \dmem~17_q  & ( 
// (!\regval_MEM[10]~4_combout  & (aluout_EX[16])) # (\regval_MEM[10]~4_combout  & ((dmem_rtl_0_bypass[45]))) ) ) ) # ( \regval_MEM[10]~5_combout  & ( !\dmem~17_q  & ( (\regval_MEM[10]~4_combout  & 
// \dmem_rtl_0|auto_generated|mux3|l1_w16_n0_mux_dataout~0_combout ) ) ) ) # ( !\regval_MEM[10]~5_combout  & ( !\dmem~17_q  & ( (!\regval_MEM[10]~4_combout  & (aluout_EX[16])) # (\regval_MEM[10]~4_combout  & ((dmem_rtl_0_bypass[45]))) ) ) )

	.dataa(!\regval_MEM[10]~4_combout ),
	.datab(!aluout_EX[16]),
	.datac(!\dmem_rtl_0|auto_generated|mux3|l1_w16_n0_mux_dataout~0_combout ),
	.datad(!dmem_rtl_0_bypass[45]),
	.datae(!\regval_MEM[10]~5_combout ),
	.dataf(!\dmem~17_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~20 .extended_lut = "off";
defparam \regval_MEM~20 .lut_mask = 64'h227705052277AFAF;
defparam \regval_MEM~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N7
dffeas \regval_MEM[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[16] .is_wysiwyg = "true";
defparam \regval_MEM[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N49
dffeas \regs[10][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][16] .is_wysiwyg = "true";
defparam \regs[10][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N18
cyclonev_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = ( \regs[11][16]~q  & ( \regs[8][16]~q  & ( (!\imem~16_combout  & (((!\imem~15_combout ) # (\regs[9][16]~q )))) # (\imem~16_combout  & (((\imem~15_combout )) # (\regs[10][16]~q ))) ) ) ) # ( !\regs[11][16]~q  & ( \regs[8][16]~q  & ( 
// (!\imem~16_combout  & (((!\imem~15_combout ) # (\regs[9][16]~q )))) # (\imem~16_combout  & (\regs[10][16]~q  & ((!\imem~15_combout )))) ) ) ) # ( \regs[11][16]~q  & ( !\regs[8][16]~q  & ( (!\imem~16_combout  & (((\regs[9][16]~q  & \imem~15_combout )))) # 
// (\imem~16_combout  & (((\imem~15_combout )) # (\regs[10][16]~q ))) ) ) ) # ( !\regs[11][16]~q  & ( !\regs[8][16]~q  & ( (!\imem~16_combout  & (((\regs[9][16]~q  & \imem~15_combout )))) # (\imem~16_combout  & (\regs[10][16]~q  & ((!\imem~15_combout )))) ) 
// ) )

	.dataa(!\regs[10][16]~q ),
	.datab(!\imem~16_combout ),
	.datac(!\regs[9][16]~q ),
	.datad(!\imem~15_combout ),
	.datae(!\regs[11][16]~q ),
	.dataf(!\regs[8][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~2 .extended_lut = "off";
defparam \Mux15~2 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N54
cyclonev_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = ( \regs[5][16]~q  & ( \regs[7][16]~q  & ( ((!\imem~16_combout  & (\regs[4][16]~q )) # (\imem~16_combout  & ((\regs[6][16]~q )))) # (\imem~15_combout ) ) ) ) # ( !\regs[5][16]~q  & ( \regs[7][16]~q  & ( (!\imem~15_combout  & 
// ((!\imem~16_combout  & (\regs[4][16]~q )) # (\imem~16_combout  & ((\regs[6][16]~q ))))) # (\imem~15_combout  & (((\imem~16_combout )))) ) ) ) # ( \regs[5][16]~q  & ( !\regs[7][16]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & (\regs[4][16]~q )) # 
// (\imem~16_combout  & ((\regs[6][16]~q ))))) # (\imem~15_combout  & (((!\imem~16_combout )))) ) ) ) # ( !\regs[5][16]~q  & ( !\regs[7][16]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & (\regs[4][16]~q )) # (\imem~16_combout  & ((\regs[6][16]~q ))))) 
// ) ) )

	.dataa(!\regs[4][16]~q ),
	.datab(!\imem~15_combout ),
	.datac(!\regs[6][16]~q ),
	.datad(!\imem~16_combout ),
	.datae(!\regs[5][16]~q ),
	.dataf(!\regs[7][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~1 .extended_lut = "off";
defparam \Mux15~1 .lut_mask = 64'h440C770C443F773F;
defparam \Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N48
cyclonev_lcell_comb \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = ( \regs[15][16]~q  & ( \regs[12][16]~q  & ( (!\imem~16_combout  & (((!\imem~15_combout )) # (\regs[13][16]~q ))) # (\imem~16_combout  & (((\regs[14][16]~q ) # (\imem~15_combout )))) ) ) ) # ( !\regs[15][16]~q  & ( \regs[12][16]~q  & ( 
// (!\imem~16_combout  & (((!\imem~15_combout )) # (\regs[13][16]~q ))) # (\imem~16_combout  & (((!\imem~15_combout  & \regs[14][16]~q )))) ) ) ) # ( \regs[15][16]~q  & ( !\regs[12][16]~q  & ( (!\imem~16_combout  & (\regs[13][16]~q  & (\imem~15_combout ))) # 
// (\imem~16_combout  & (((\regs[14][16]~q ) # (\imem~15_combout )))) ) ) ) # ( !\regs[15][16]~q  & ( !\regs[12][16]~q  & ( (!\imem~16_combout  & (\regs[13][16]~q  & (\imem~15_combout ))) # (\imem~16_combout  & (((!\imem~15_combout  & \regs[14][16]~q )))) ) 
// ) )

	.dataa(!\regs[13][16]~q ),
	.datab(!\imem~16_combout ),
	.datac(!\imem~15_combout ),
	.datad(!\regs[14][16]~q ),
	.datae(!\regs[15][16]~q ),
	.dataf(!\regs[12][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~3 .extended_lut = "off";
defparam \Mux15~3 .lut_mask = 64'h04340737C4F4C7F7;
defparam \Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N6
cyclonev_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = ( \regs[1][16]~q  & ( \imem~16_combout  & ( (!\imem~15_combout  & (\regs[2][16]~q )) # (\imem~15_combout  & ((\regs[3][16]~q ))) ) ) ) # ( !\regs[1][16]~q  & ( \imem~16_combout  & ( (!\imem~15_combout  & (\regs[2][16]~q )) # 
// (\imem~15_combout  & ((\regs[3][16]~q ))) ) ) ) # ( \regs[1][16]~q  & ( !\imem~16_combout  & ( (\regs[0][16]~q ) # (\imem~15_combout ) ) ) ) # ( !\regs[1][16]~q  & ( !\imem~16_combout  & ( (!\imem~15_combout  & \regs[0][16]~q ) ) ) )

	.dataa(!\imem~15_combout ),
	.datab(!\regs[0][16]~q ),
	.datac(!\regs[2][16]~q ),
	.datad(!\regs[3][16]~q ),
	.datae(!\regs[1][16]~q ),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~0 .extended_lut = "off";
defparam \Mux15~0 .lut_mask = 64'h222277770A5F0A5F;
defparam \Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N30
cyclonev_lcell_comb \Mux15~4 (
// Equation(s):
// \Mux15~4_combout  = ( \imem~14_combout  & ( \Mux15~0_combout  & ( (!\imem~13_combout  & (\Mux15~2_combout )) # (\imem~13_combout  & ((\Mux15~3_combout ))) ) ) ) # ( !\imem~14_combout  & ( \Mux15~0_combout  & ( (!\imem~13_combout ) # (\Mux15~1_combout ) ) 
// ) ) # ( \imem~14_combout  & ( !\Mux15~0_combout  & ( (!\imem~13_combout  & (\Mux15~2_combout )) # (\imem~13_combout  & ((\Mux15~3_combout ))) ) ) ) # ( !\imem~14_combout  & ( !\Mux15~0_combout  & ( (\imem~13_combout  & \Mux15~1_combout ) ) ) )

	.dataa(!\Mux15~2_combout ),
	.datab(!\imem~13_combout ),
	.datac(!\Mux15~1_combout ),
	.datad(!\Mux15~3_combout ),
	.datae(!\imem~14_combout ),
	.dataf(!\Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~4 .extended_lut = "off";
defparam \Mux15~4 .lut_mask = 64'h03034477CFCF4477;
defparam \Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N31
dffeas \regval1_ID[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux15~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[16] .is_wysiwyg = "true";
defparam \regval1_ID[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N42
cyclonev_lcell_comb \ShiftRight0~25 (
// Equation(s):
// \ShiftRight0~25_combout  = ( regval1_ID[16] & ( regval1_ID[14] & ( ((!regval2_ID[1] & (regval1_ID[13])) # (regval2_ID[1] & ((regval1_ID[15])))) # (regval2_ID[0]) ) ) ) # ( !regval1_ID[16] & ( regval1_ID[14] & ( (!regval2_ID[0] & ((!regval2_ID[1] & 
// (regval1_ID[13])) # (regval2_ID[1] & ((regval1_ID[15]))))) # (regval2_ID[0] & (!regval2_ID[1])) ) ) ) # ( regval1_ID[16] & ( !regval1_ID[14] & ( (!regval2_ID[0] & ((!regval2_ID[1] & (regval1_ID[13])) # (regval2_ID[1] & ((regval1_ID[15]))))) # 
// (regval2_ID[0] & (regval2_ID[1])) ) ) ) # ( !regval1_ID[16] & ( !regval1_ID[14] & ( (!regval2_ID[0] & ((!regval2_ID[1] & (regval1_ID[13])) # (regval2_ID[1] & ((regval1_ID[15]))))) ) ) )

	.dataa(!regval2_ID[0]),
	.datab(!regval2_ID[1]),
	.datac(!regval1_ID[13]),
	.datad(!regval1_ID[15]),
	.datae(!regval1_ID[16]),
	.dataf(!regval1_ID[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~25 .extended_lut = "off";
defparam \ShiftRight0~25 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \ShiftRight0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N36
cyclonev_lcell_comb \ShiftRight0~24 (
// Equation(s):
// \ShiftRight0~24_combout  = ( regval1_ID[9] & ( regval1_ID[10] & ( (!regval2_ID[1]) # ((!regval2_ID[0] & (regval1_ID[11])) # (regval2_ID[0] & ((\regval1_ID[12]~DUPLICATE_q )))) ) ) ) # ( !regval1_ID[9] & ( regval1_ID[10] & ( (!regval2_ID[1] & 
// (((regval2_ID[0])))) # (regval2_ID[1] & ((!regval2_ID[0] & (regval1_ID[11])) # (regval2_ID[0] & ((\regval1_ID[12]~DUPLICATE_q ))))) ) ) ) # ( regval1_ID[9] & ( !regval1_ID[10] & ( (!regval2_ID[1] & (((!regval2_ID[0])))) # (regval2_ID[1] & ((!regval2_ID[0] 
// & (regval1_ID[11])) # (regval2_ID[0] & ((\regval1_ID[12]~DUPLICATE_q ))))) ) ) ) # ( !regval1_ID[9] & ( !regval1_ID[10] & ( (regval2_ID[1] & ((!regval2_ID[0] & (regval1_ID[11])) # (regval2_ID[0] & ((\regval1_ID[12]~DUPLICATE_q ))))) ) ) )

	.dataa(!regval1_ID[11]),
	.datab(!regval2_ID[1]),
	.datac(!regval2_ID[0]),
	.datad(!\regval1_ID[12]~DUPLICATE_q ),
	.datae(!regval1_ID[9]),
	.dataf(!regval1_ID[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~24 .extended_lut = "off";
defparam \ShiftRight0~24 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \ShiftRight0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N54
cyclonev_lcell_comb \ShiftRight0~50 (
// Equation(s):
// \ShiftRight0~50_combout  = ( regval2_ID[3] & ( \ShiftRight0~24_combout  & ( (!regval2_ID[2]) # (\ShiftRight0~25_combout ) ) ) ) # ( !regval2_ID[3] & ( \ShiftRight0~24_combout  & ( (!regval2_ID[2] & ((\ShiftRight0~49_combout ))) # (regval2_ID[2] & 
// (\ShiftRight0~38_combout )) ) ) ) # ( regval2_ID[3] & ( !\ShiftRight0~24_combout  & ( (regval2_ID[2] & \ShiftRight0~25_combout ) ) ) ) # ( !regval2_ID[3] & ( !\ShiftRight0~24_combout  & ( (!regval2_ID[2] & ((\ShiftRight0~49_combout ))) # (regval2_ID[2] & 
// (\ShiftRight0~38_combout )) ) ) )

	.dataa(!\ShiftRight0~38_combout ),
	.datab(!\ShiftRight0~49_combout ),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftRight0~25_combout ),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftRight0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~50 .extended_lut = "off";
defparam \ShiftRight0~50 .lut_mask = 64'h3535000F3535F0FF;
defparam \ShiftRight0~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N18
cyclonev_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = ( \aluout_EX[29]~0_combout  & ( op2_ID[0] & ( \ShiftLeft0~38_combout  ) ) ) # ( \aluout_EX[29]~0_combout  & ( !op2_ID[0] & ( \ShiftRight0~50_combout  ) ) )

	.dataa(gnd),
	.datab(!\ShiftLeft0~38_combout ),
	.datac(gnd),
	.datad(!\ShiftRight0~50_combout ),
	.datae(!\aluout_EX[29]~0_combout ),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~0 .extended_lut = "off";
defparam \Selector30~0 .lut_mask = 64'h000000FF00003333;
defparam \Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N39
cyclonev_lcell_comb \aluout_EX_r[1]~240 (
// Equation(s):
// \aluout_EX_r[1]~240_combout  = ( \Equal16~1_combout  & ( (!immval_ID[1] & (regval1_ID[1] & (!op1_ID[1] $ (!op1_ID[0])))) # (immval_ID[1] & (!op1_ID[1] $ (((!op1_ID[0] & !regval1_ID[1]))))) ) )

	.dataa(!op1_ID[1]),
	.datab(!op1_ID[0]),
	.datac(!immval_ID[1]),
	.datad(!regval1_ID[1]),
	.datae(gnd),
	.dataf(!\Equal16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[1]~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[1]~240 .extended_lut = "off";
defparam \aluout_EX_r[1]~240 .lut_mask = 64'h00000000066A066A;
defparam \aluout_EX_r[1]~240 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N24
cyclonev_lcell_comb \aluout_EX_r[1]~241 (
// Equation(s):
// \aluout_EX_r[1]~241_combout  = ( \Add3~121_sumout  & ( \aluout_EX_r[1]~240_combout  & ( !\Equal10~0_combout  ) ) ) # ( !\Add3~121_sumout  & ( \aluout_EX_r[1]~240_combout  & ( (!\Equal10~0_combout  & !\always4~0_combout ) ) ) ) # ( \Add3~121_sumout  & ( 
// !\aluout_EX_r[1]~240_combout  & ( (!\Equal10~0_combout  & \always4~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Equal10~0_combout ),
	.datac(!\always4~0_combout ),
	.datad(gnd),
	.datae(!\Add3~121_sumout ),
	.dataf(!\aluout_EX_r[1]~240_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[1]~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[1]~241 .extended_lut = "off";
defparam \aluout_EX_r[1]~241 .lut_mask = 64'h00000C0CC0C0CCCC;
defparam \aluout_EX_r[1]~241 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N33
cyclonev_lcell_comb \Selector30~1 (
// Equation(s):
// \Selector30~1_combout  = ( \ShiftRight0~5_combout  & ( \ShiftRight0~43_combout  & ( (!op2_ID[0] & regval1_ID[31]) ) ) ) # ( !\ShiftRight0~5_combout  & ( \ShiftRight0~43_combout  & ( (!op2_ID[0] & regval2_ID[4]) ) ) ) # ( \ShiftRight0~5_combout  & ( 
// !\ShiftRight0~43_combout  & ( (!op2_ID[0] & regval1_ID[31]) ) ) )

	.dataa(gnd),
	.datab(!op2_ID[0]),
	.datac(!regval1_ID[31]),
	.datad(!regval2_ID[4]),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\ShiftRight0~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~1 .extended_lut = "off";
defparam \Selector30~1 .lut_mask = 64'h00000C0C00CC0C0C;
defparam \Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N24
cyclonev_lcell_comb \aluout_EX_r[1]~242 (
// Equation(s):
// \aluout_EX_r[1]~242_combout  = ( \aluout_EX_r[1]~241_combout  & ( \Selector30~1_combout  ) ) # ( !\aluout_EX_r[1]~241_combout  & ( \Selector30~1_combout  & ( (\aluout_EX_r[1]~177_combout  & ((\Selector16~1_combout ) # (\Selector30~2_combout ))) ) ) ) # ( 
// \aluout_EX_r[1]~241_combout  & ( !\Selector30~1_combout  ) ) # ( !\aluout_EX_r[1]~241_combout  & ( !\Selector30~1_combout  & ( (\aluout_EX_r[1]~177_combout  & (((\Selector30~0_combout  & \Selector16~1_combout )) # (\Selector30~2_combout ))) ) ) )

	.dataa(!\aluout_EX_r[1]~177_combout ),
	.datab(!\Selector30~2_combout ),
	.datac(!\Selector30~0_combout ),
	.datad(!\Selector16~1_combout ),
	.datae(!\aluout_EX_r[1]~241_combout ),
	.dataf(!\Selector30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[1]~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[1]~242 .extended_lut = "off";
defparam \aluout_EX_r[1]~242 .lut_mask = 64'h1115FFFF1155FFFF;
defparam \aluout_EX_r[1]~242 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N25
dffeas \aluout_EX[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[1]~242_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[1]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[1] .is_wysiwyg = "true";
defparam \aluout_EX[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[1]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[1]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N33
cyclonev_lcell_comb \regval_MEM~1 (
// Equation(s):
// \regval_MEM~1_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (!\dmem~41_combout  & ((!\Equal18~6_combout ) # (!aluout_EX[7]))) ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b 
// [0] & ( \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (!\dmem~41_combout  & (\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ((!\Equal18~6_combout ) # (!aluout_EX[7])))) ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (!\dmem~41_combout  & (\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ((!\Equal18~6_combout ) # (!aluout_EX[7])))) ) ) )

	.dataa(!\dmem~41_combout ),
	.datab(!\Equal18~6_combout ),
	.datac(!aluout_EX[7]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~1 .extended_lut = "off";
defparam \regval_MEM~1 .lut_mask = 64'h00A8000000A8A8A8;
defparam \regval_MEM~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y10_N11
dffeas \dmem_rtl_0_bypass[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N9
cyclonev_lcell_comb \regval_MEM~2 (
// Equation(s):
// \regval_MEM~2_combout  = ( dmem_rtl_0_bypass[30] & ( \dmem~41_combout  & ( (!\Equal18~6_combout ) # ((!aluout_EX[7]) # (!\KEY[1]~input_o )) ) ) ) # ( !dmem_rtl_0_bypass[30] & ( \dmem~41_combout  & ( (\Equal18~6_combout  & (aluout_EX[7] & !\KEY[1]~input_o 
// )) ) ) ) # ( dmem_rtl_0_bypass[30] & ( !\dmem~41_combout  & ( (\Equal18~6_combout  & (aluout_EX[7] & !\KEY[1]~input_o )) ) ) ) # ( !dmem_rtl_0_bypass[30] & ( !\dmem~41_combout  & ( (\Equal18~6_combout  & (aluout_EX[7] & !\KEY[1]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\Equal18~6_combout ),
	.datac(!aluout_EX[7]),
	.datad(!\KEY[1]~input_o ),
	.datae(!dmem_rtl_0_bypass[30]),
	.dataf(!\dmem~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~2 .extended_lut = "off";
defparam \regval_MEM~2 .lut_mask = 64'h030003000300FFFC;
defparam \regval_MEM~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N29
dffeas \dmem~2 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~2 .is_wysiwyg = "true";
defparam \dmem~2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N0
cyclonev_lcell_comb \regval_MEM~3 (
// Equation(s):
// \regval_MEM~3_combout  = ( ctrlsig_EX[2] & ( \dmem~2_q  & ( ((\regval_MEM~2_combout ) # (\regval_MEM~1_combout )) # (\regval_MEM[3]~0_combout ) ) ) ) # ( !ctrlsig_EX[2] & ( \dmem~2_q  & ( aluout_EX[1] ) ) ) # ( ctrlsig_EX[2] & ( !\dmem~2_q  & ( 
// (!\regval_MEM[3]~0_combout  & ((\regval_MEM~2_combout ) # (\regval_MEM~1_combout ))) ) ) ) # ( !ctrlsig_EX[2] & ( !\dmem~2_q  & ( aluout_EX[1] ) ) )

	.dataa(!\regval_MEM[3]~0_combout ),
	.datab(!aluout_EX[1]),
	.datac(!\regval_MEM~1_combout ),
	.datad(!\regval_MEM~2_combout ),
	.datae(!ctrlsig_EX[2]),
	.dataf(!\dmem~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~3 .extended_lut = "off";
defparam \regval_MEM~3 .lut_mask = 64'h33330AAA33335FFF;
defparam \regval_MEM~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N1
dffeas \regval_MEM[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[1] .is_wysiwyg = "true";
defparam \regval_MEM[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y9_N4
dffeas \regs[3][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][1] .is_wysiwyg = "true";
defparam \regs[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N10
dffeas \regs[2][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][1] .is_wysiwyg = "true";
defparam \regs[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N32
dffeas \regs[0][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][1] .is_wysiwyg = "true";
defparam \regs[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N37
dffeas \regs[1][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][1] .is_wysiwyg = "true";
defparam \regs[1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N36
cyclonev_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = ( \regs[1][1]~q  & ( \imem~15_combout  & ( (!\imem~16_combout ) # (\regs[3][1]~q ) ) ) ) # ( !\regs[1][1]~q  & ( \imem~15_combout  & ( (\regs[3][1]~q  & \imem~16_combout ) ) ) ) # ( \regs[1][1]~q  & ( !\imem~15_combout  & ( 
// (!\imem~16_combout  & ((\regs[0][1]~q ))) # (\imem~16_combout  & (\regs[2][1]~q )) ) ) ) # ( !\regs[1][1]~q  & ( !\imem~15_combout  & ( (!\imem~16_combout  & ((\regs[0][1]~q ))) # (\imem~16_combout  & (\regs[2][1]~q )) ) ) )

	.dataa(!\regs[3][1]~q ),
	.datab(!\imem~16_combout ),
	.datac(!\regs[2][1]~q ),
	.datad(!\regs[0][1]~q ),
	.datae(!\regs[1][1]~q ),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~0 .extended_lut = "off";
defparam \Mux30~0 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N30
cyclonev_lcell_comb \regs[6][1]~feeder (
// Equation(s):
// \regs[6][1]~feeder_combout  = ( regval_MEM[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][1]~feeder .extended_lut = "off";
defparam \regs[6][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N32
dffeas \regs[6][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][1] .is_wysiwyg = "true";
defparam \regs[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N55
dffeas \regs[7][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][1] .is_wysiwyg = "true";
defparam \regs[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N50
dffeas \regs[5][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][1] .is_wysiwyg = "true";
defparam \regs[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N43
dffeas \regs[4][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][1] .is_wysiwyg = "true";
defparam \regs[4][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N48
cyclonev_lcell_comb \Mux30~1 (
// Equation(s):
// \Mux30~1_combout  = ( \regs[5][1]~q  & ( \regs[4][1]~q  & ( (!\imem~16_combout ) # ((!\imem~15_combout  & (\regs[6][1]~q )) # (\imem~15_combout  & ((\regs[7][1]~q )))) ) ) ) # ( !\regs[5][1]~q  & ( \regs[4][1]~q  & ( (!\imem~15_combout  & 
// (((!\imem~16_combout )) # (\regs[6][1]~q ))) # (\imem~15_combout  & (((\imem~16_combout  & \regs[7][1]~q )))) ) ) ) # ( \regs[5][1]~q  & ( !\regs[4][1]~q  & ( (!\imem~15_combout  & (\regs[6][1]~q  & (\imem~16_combout ))) # (\imem~15_combout  & 
// (((!\imem~16_combout ) # (\regs[7][1]~q )))) ) ) ) # ( !\regs[5][1]~q  & ( !\regs[4][1]~q  & ( (\imem~16_combout  & ((!\imem~15_combout  & (\regs[6][1]~q )) # (\imem~15_combout  & ((\regs[7][1]~q ))))) ) ) )

	.dataa(!\regs[6][1]~q ),
	.datab(!\imem~15_combout ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[7][1]~q ),
	.datae(!\regs[5][1]~q ),
	.dataf(!\regs[4][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~1 .extended_lut = "off";
defparam \Mux30~1 .lut_mask = 64'h04073437C4C7F4F7;
defparam \Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N20
dffeas \regs[14][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][1] .is_wysiwyg = "true";
defparam \regs[14][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N9
cyclonev_lcell_comb \regs[13][1]~feeder (
// Equation(s):
// \regs[13][1]~feeder_combout  = ( regval_MEM[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][1]~feeder .extended_lut = "off";
defparam \regs[13][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N10
dffeas \regs[13][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][1] .is_wysiwyg = "true";
defparam \regs[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N25
dffeas \regs[15][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][1] .is_wysiwyg = "true";
defparam \regs[15][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N33
cyclonev_lcell_comb \regs[12][1]~feeder (
// Equation(s):
// \regs[12][1]~feeder_combout  = ( regval_MEM[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][1]~feeder .extended_lut = "off";
defparam \regs[12][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N34
dffeas \regs[12][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][1] .is_wysiwyg = "true";
defparam \regs[12][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N24
cyclonev_lcell_comb \Mux30~3 (
// Equation(s):
// \Mux30~3_combout  = ( \regs[15][1]~q  & ( \regs[12][1]~q  & ( (!\imem~16_combout  & (((!\imem~15_combout ) # (\regs[13][1]~q )))) # (\imem~16_combout  & (((\imem~15_combout )) # (\regs[14][1]~q ))) ) ) ) # ( !\regs[15][1]~q  & ( \regs[12][1]~q  & ( 
// (!\imem~16_combout  & (((!\imem~15_combout ) # (\regs[13][1]~q )))) # (\imem~16_combout  & (\regs[14][1]~q  & (!\imem~15_combout ))) ) ) ) # ( \regs[15][1]~q  & ( !\regs[12][1]~q  & ( (!\imem~16_combout  & (((\imem~15_combout  & \regs[13][1]~q )))) # 
// (\imem~16_combout  & (((\imem~15_combout )) # (\regs[14][1]~q ))) ) ) ) # ( !\regs[15][1]~q  & ( !\regs[12][1]~q  & ( (!\imem~16_combout  & (((\imem~15_combout  & \regs[13][1]~q )))) # (\imem~16_combout  & (\regs[14][1]~q  & (!\imem~15_combout ))) ) ) )

	.dataa(!\regs[14][1]~q ),
	.datab(!\imem~16_combout ),
	.datac(!\imem~15_combout ),
	.datad(!\regs[13][1]~q ),
	.datae(!\regs[15][1]~q ),
	.dataf(!\regs[12][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~3 .extended_lut = "off";
defparam \Mux30~3 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N3
cyclonev_lcell_comb \regs[9][1]~feeder (
// Equation(s):
// \regs[9][1]~feeder_combout  = ( regval_MEM[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][1]~feeder .extended_lut = "off";
defparam \regs[9][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y7_N4
dffeas \regs[9][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][1] .is_wysiwyg = "true";
defparam \regs[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y8_N11
dffeas \regs[8][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][1] .is_wysiwyg = "true";
defparam \regs[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N32
dffeas \regs[10][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][1] .is_wysiwyg = "true";
defparam \regs[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N8
dffeas \regs[11][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][1] .is_wysiwyg = "true";
defparam \regs[11][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N6
cyclonev_lcell_comb \Mux30~2 (
// Equation(s):
// \Mux30~2_combout  = ( \regs[11][1]~q  & ( \imem~15_combout  & ( (\regs[9][1]~q ) # (\imem~16_combout ) ) ) ) # ( !\regs[11][1]~q  & ( \imem~15_combout  & ( (!\imem~16_combout  & \regs[9][1]~q ) ) ) ) # ( \regs[11][1]~q  & ( !\imem~15_combout  & ( 
// (!\imem~16_combout  & (\regs[8][1]~q )) # (\imem~16_combout  & ((\regs[10][1]~q ))) ) ) ) # ( !\regs[11][1]~q  & ( !\imem~15_combout  & ( (!\imem~16_combout  & (\regs[8][1]~q )) # (\imem~16_combout  & ((\regs[10][1]~q ))) ) ) )

	.dataa(!\imem~16_combout ),
	.datab(!\regs[9][1]~q ),
	.datac(!\regs[8][1]~q ),
	.datad(!\regs[10][1]~q ),
	.datae(!\regs[11][1]~q ),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~2 .extended_lut = "off";
defparam \Mux30~2 .lut_mask = 64'h0A5F0A5F22227777;
defparam \Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N12
cyclonev_lcell_comb \Mux30~4 (
// Equation(s):
// \Mux30~4_combout  = ( \imem~14_combout  & ( \Mux30~2_combout  & ( (!\imem~13_combout ) # (\Mux30~3_combout ) ) ) ) # ( !\imem~14_combout  & ( \Mux30~2_combout  & ( (!\imem~13_combout  & (\Mux30~0_combout )) # (\imem~13_combout  & ((\Mux30~1_combout ))) ) 
// ) ) # ( \imem~14_combout  & ( !\Mux30~2_combout  & ( (\imem~13_combout  & \Mux30~3_combout ) ) ) ) # ( !\imem~14_combout  & ( !\Mux30~2_combout  & ( (!\imem~13_combout  & (\Mux30~0_combout )) # (\imem~13_combout  & ((\Mux30~1_combout ))) ) ) )

	.dataa(!\Mux30~0_combout ),
	.datab(!\imem~13_combout ),
	.datac(!\Mux30~1_combout ),
	.datad(!\Mux30~3_combout ),
	.datae(!\imem~14_combout ),
	.dataf(!\Mux30~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~4 .extended_lut = "off";
defparam \Mux30~4 .lut_mask = 64'h474700334747CCFF;
defparam \Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N13
dffeas \regval1_ID[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux30~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[1] .is_wysiwyg = "true";
defparam \regval1_ID[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N6
cyclonev_lcell_comb \ShiftLeft0~0 (
// Equation(s):
// \ShiftLeft0~0_combout  = ( regval2_ID[0] & ( regval1_ID[1] & ( (!regval2_ID[1] & (regval1_ID[2])) # (regval2_ID[1] & ((regval1_ID[0]))) ) ) ) # ( !regval2_ID[0] & ( regval1_ID[1] & ( (regval2_ID[1]) # (regval1_ID[3]) ) ) ) # ( regval2_ID[0] & ( 
// !regval1_ID[1] & ( (!regval2_ID[1] & (regval1_ID[2])) # (regval2_ID[1] & ((regval1_ID[0]))) ) ) ) # ( !regval2_ID[0] & ( !regval1_ID[1] & ( (regval1_ID[3] & !regval2_ID[1]) ) ) )

	.dataa(!regval1_ID[2]),
	.datab(!regval1_ID[3]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[0]),
	.datae(!regval2_ID[0]),
	.dataf(!regval1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~0 .extended_lut = "off";
defparam \ShiftLeft0~0 .lut_mask = 64'h3030505F3F3F505F;
defparam \ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N30
cyclonev_lcell_comb \ShiftLeft0~4 (
// Equation(s):
// \ShiftLeft0~4_combout  = ( \ShiftLeft0~1_combout  & ( (!regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftLeft0~3_combout ))) # (regval2_ID[3] & (\ShiftLeft0~0_combout )))) # (regval2_ID[2] & (((!regval2_ID[3])))) ) ) # ( !\ShiftLeft0~1_combout  & ( 
// (!regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftLeft0~3_combout ))) # (regval2_ID[3] & (\ShiftLeft0~0_combout )))) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\ShiftLeft0~0_combout ),
	.datac(!\ShiftLeft0~3_combout ),
	.datad(!regval2_ID[3]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~4 .extended_lut = "off";
defparam \ShiftLeft0~4 .lut_mask = 64'h0A220A225F225F22;
defparam \ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N45
cyclonev_lcell_comb \ShiftRight0~13 (
// Equation(s):
// \ShiftRight0~13_combout  = ( regval2_ID[2] & ( regval1_ID[31] ) ) # ( !regval2_ID[2] & ( (!regval2_ID[3] & (\ShiftRight0~10_combout )) # (regval2_ID[3] & ((regval1_ID[31]))) ) )

	.dataa(gnd),
	.datab(!\ShiftRight0~10_combout ),
	.datac(!regval1_ID[31]),
	.datad(!regval2_ID[3]),
	.datae(gnd),
	.dataf(!regval2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~13 .extended_lut = "off";
defparam \ShiftRight0~13 .lut_mask = 64'h330F330F0F0F0F0F;
defparam \ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N36
cyclonev_lcell_comb \aluout_EX_r[27]~96 (
// Equation(s):
// \aluout_EX_r[27]~96_combout  = ( \ShiftLeft0~22_combout  & ( \ShiftLeft0~23_combout  & ( (!regval2_ID[3]) # ((!regval2_ID[2] & ((\ShiftLeft0~24_combout ))) # (regval2_ID[2] & (\ShiftLeft0~25_combout ))) ) ) ) # ( !\ShiftLeft0~22_combout  & ( 
// \ShiftLeft0~23_combout  & ( (!regval2_ID[2] & (regval2_ID[3] & ((\ShiftLeft0~24_combout )))) # (regval2_ID[2] & ((!regval2_ID[3]) # ((\ShiftLeft0~25_combout )))) ) ) ) # ( \ShiftLeft0~22_combout  & ( !\ShiftLeft0~23_combout  & ( (!regval2_ID[2] & 
// ((!regval2_ID[3]) # ((\ShiftLeft0~24_combout )))) # (regval2_ID[2] & (regval2_ID[3] & (\ShiftLeft0~25_combout ))) ) ) ) # ( !\ShiftLeft0~22_combout  & ( !\ShiftLeft0~23_combout  & ( (regval2_ID[3] & ((!regval2_ID[2] & ((\ShiftLeft0~24_combout ))) # 
// (regval2_ID[2] & (\ShiftLeft0~25_combout )))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~25_combout ),
	.datad(!\ShiftLeft0~24_combout ),
	.datae(!\ShiftLeft0~22_combout ),
	.dataf(!\ShiftLeft0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~96 .extended_lut = "off";
defparam \aluout_EX_r[27]~96 .lut_mask = 64'h012389AB4567CDEF;
defparam \aluout_EX_r[27]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N54
cyclonev_lcell_comb \aluout_EX_r[27]~97 (
// Equation(s):
// \aluout_EX_r[27]~97_combout  = ( op2_ID[0] & ( regval1_ID[31] & ( (!\aluout_EX[23]~3_combout  & (\ShiftLeft0~4_combout )) # (\aluout_EX[23]~3_combout  & ((\aluout_EX_r[27]~96_combout ))) ) ) ) # ( !op2_ID[0] & ( regval1_ID[31] & ( 
// (!\aluout_EX[23]~3_combout ) # (\ShiftRight0~13_combout ) ) ) ) # ( op2_ID[0] & ( !regval1_ID[31] & ( (!\aluout_EX[23]~3_combout  & (\ShiftLeft0~4_combout )) # (\aluout_EX[23]~3_combout  & ((\aluout_EX_r[27]~96_combout ))) ) ) ) # ( !op2_ID[0] & ( 
// !regval1_ID[31] & ( (\ShiftRight0~13_combout  & \aluout_EX[23]~3_combout ) ) ) )

	.dataa(!\ShiftLeft0~4_combout ),
	.datab(!\ShiftRight0~13_combout ),
	.datac(!\aluout_EX_r[27]~96_combout ),
	.datad(!\aluout_EX[23]~3_combout ),
	.datae(!op2_ID[0]),
	.dataf(!regval1_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~97 .extended_lut = "off";
defparam \aluout_EX_r[27]~97 .lut_mask = 64'h0033550FFF33550F;
defparam \aluout_EX_r[27]~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N12
cyclonev_lcell_comb \aluout_EX_r[27]~269 (
// Equation(s):
// \aluout_EX_r[27]~269_combout  = ( \aluout_EX_r[22]~92_combout  & ( \aluout_EX_r[27]~97_combout  & ( (!\aluout_EX[23]~1_combout ) # (((\aluout_EX_r[27]~95_combout  & \aluout_EX_r[23]~94_combout )) # (\Equal11~0_combout )) ) ) ) # ( 
// !\aluout_EX_r[22]~92_combout  & ( \aluout_EX_r[27]~97_combout  & ( (\aluout_EX_r[27]~95_combout  & \aluout_EX_r[23]~94_combout ) ) ) ) # ( \aluout_EX_r[22]~92_combout  & ( !\aluout_EX_r[27]~97_combout  & ( (!\aluout_EX_r[27]~95_combout  & 
// (((\aluout_EX[23]~1_combout  & \Equal11~0_combout )))) # (\aluout_EX_r[27]~95_combout  & (((\aluout_EX[23]~1_combout  & \Equal11~0_combout )) # (\aluout_EX_r[23]~94_combout ))) ) ) ) # ( !\aluout_EX_r[22]~92_combout  & ( !\aluout_EX_r[27]~97_combout  & ( 
// (\aluout_EX_r[27]~95_combout  & \aluout_EX_r[23]~94_combout ) ) ) )

	.dataa(!\aluout_EX_r[27]~95_combout ),
	.datab(!\aluout_EX_r[23]~94_combout ),
	.datac(!\aluout_EX[23]~1_combout ),
	.datad(!\Equal11~0_combout ),
	.datae(!\aluout_EX_r[22]~92_combout ),
	.dataf(!\aluout_EX_r[27]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~269 .extended_lut = "off";
defparam \aluout_EX_r[27]~269 .lut_mask = 64'h1111111F1111F1FF;
defparam \aluout_EX_r[27]~269 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N45
cyclonev_lcell_comb \aluout_EX_r~100 (
// Equation(s):
// \aluout_EX_r~100_combout  = ( immval_ID[31] & ( !regval1_ID[27] ) ) # ( !immval_ID[31] & ( regval1_ID[27] ) )

	.dataa(!regval1_ID[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!immval_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r~100 .extended_lut = "off";
defparam \aluout_EX_r~100 .lut_mask = 64'h55555555AAAAAAAA;
defparam \aluout_EX_r~100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N24
cyclonev_lcell_comb \aluout_EX_r[27]~101 (
// Equation(s):
// \aluout_EX_r[27]~101_combout  = ( \Equal10~0_combout  & ( \Equal11~0_combout  & ( (!\aluout_EX_r[23]~99_combout  & \aluout_EX_r~100_combout ) ) ) ) # ( !\Equal10~0_combout  & ( \Equal11~0_combout  & ( (!\aluout_EX_r[23]~99_combout  & 
// \aluout_EX_r~100_combout ) ) ) ) # ( \Equal10~0_combout  & ( !\Equal11~0_combout  & ( (!\aluout_EX[23]~2_combout  & (!\aluout_EX_r[23]~99_combout  & ((\aluout_EX_r~100_combout )))) # (\aluout_EX[23]~2_combout  & (((!\aluout_EX_r[23]~99_combout  & 
// \aluout_EX_r~100_combout )) # (\aluout_EX[23]~1_combout ))) ) ) ) # ( !\Equal10~0_combout  & ( !\Equal11~0_combout  & ( (!\aluout_EX_r[23]~99_combout  & \aluout_EX_r~100_combout ) ) ) )

	.dataa(!\aluout_EX[23]~2_combout ),
	.datab(!\aluout_EX_r[23]~99_combout ),
	.datac(!\aluout_EX[23]~1_combout ),
	.datad(!\aluout_EX_r~100_combout ),
	.datae(!\Equal10~0_combout ),
	.dataf(!\Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~101 .extended_lut = "off";
defparam \aluout_EX_r[27]~101 .lut_mask = 64'h00CC05CD00CC00CC;
defparam \aluout_EX_r[27]~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N9
cyclonev_lcell_comb \aluout_EX_r[27]~98 (
// Equation(s):
// \aluout_EX_r[27]~98_combout  = ( op1_ID[0] & ( (!\always4~0_combout  & ((regval1_ID[27]) # (immval_ID[31]))) ) ) # ( !op1_ID[0] & ( (!\always4~0_combout  & ((!\Equal16~0_combout  & ((regval1_ID[27]) # (immval_ID[31]))) # (\Equal16~0_combout  & 
// (immval_ID[31] & regval1_ID[27])))) ) )

	.dataa(!\Equal16~0_combout ),
	.datab(!immval_ID[31]),
	.datac(!regval1_ID[27]),
	.datad(!\always4~0_combout ),
	.datae(gnd),
	.dataf(!op1_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~98 .extended_lut = "off";
defparam \aluout_EX_r[27]~98 .lut_mask = 64'h2B002B003F003F00;
defparam \aluout_EX_r[27]~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N30
cyclonev_lcell_comb \aluout_EX_r[27]~102 (
// Equation(s):
// \aluout_EX_r[27]~102_combout  = ( \Add3~41_sumout  & ( \aluout_EX_r[27]~98_combout  & ( ((!\Equal10~0_combout  & ((!\aluout_EX[23]~5_combout ) # (\aluout_EX[23]~4_combout )))) # (\aluout_EX_r[27]~101_combout ) ) ) ) # ( !\Add3~41_sumout  & ( 
// \aluout_EX_r[27]~98_combout  & ( ((!\Equal10~0_combout  & ((!\aluout_EX[23]~5_combout ) # (\aluout_EX[23]~4_combout )))) # (\aluout_EX_r[27]~101_combout ) ) ) ) # ( \Add3~41_sumout  & ( !\aluout_EX_r[27]~98_combout  & ( ((!\Equal10~0_combout  & 
// (!\aluout_EX[23]~4_combout  & !\aluout_EX[23]~5_combout ))) # (\aluout_EX_r[27]~101_combout ) ) ) ) # ( !\Add3~41_sumout  & ( !\aluout_EX_r[27]~98_combout  & ( \aluout_EX_r[27]~101_combout  ) ) )

	.dataa(!\aluout_EX_r[27]~101_combout ),
	.datab(!\Equal10~0_combout ),
	.datac(!\aluout_EX[23]~4_combout ),
	.datad(!\aluout_EX[23]~5_combout ),
	.datae(!\Add3~41_sumout ),
	.dataf(!\aluout_EX_r[27]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~102 .extended_lut = "off";
defparam \aluout_EX_r[27]~102 .lut_mask = 64'h5555D555DD5DDD5D;
defparam \aluout_EX_r[27]~102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N0
cyclonev_lcell_comb \aluout_EX_r[27]~328 (
// Equation(s):
// \aluout_EX_r[27]~328_combout  = ( !\op2_ID[3]~DUPLICATE_q  & ( (((\aluout_EX_r[23]~93_combout  & (\Add1~41_sumout  & \aluout_EX_r[23]~94_combout ))) # (\aluout_EX_r[27]~102_combout )) # (\aluout_EX_r[27]~269_combout ) ) ) # ( \op2_ID[3]~DUPLICATE_q  & ( 
// (((\aluout_EX_r[23]~93_combout  & (\Add2~41_sumout  & \aluout_EX_r[23]~94_combout ))) # (\aluout_EX_r[27]~102_combout )) # (\aluout_EX_r[27]~269_combout ) ) )

	.dataa(!\aluout_EX_r[23]~93_combout ),
	.datab(!\aluout_EX_r[27]~269_combout ),
	.datac(!\Add2~41_sumout ),
	.datad(!\aluout_EX_r[23]~94_combout ),
	.datae(!\op2_ID[3]~DUPLICATE_q ),
	.dataf(!\aluout_EX_r[27]~102_combout ),
	.datag(!\Add1~41_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~328 .extended_lut = "on";
defparam \aluout_EX_r[27]~328 .lut_mask = 64'h33373337FFFFFFFF;
defparam \aluout_EX_r[27]~328 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N1
dffeas \aluout_EX[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[27]~328_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[23]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[27]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[27] .is_wysiwyg = "true";
defparam \aluout_EX[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N18
cyclonev_lcell_comb \ShiftLeft0~8 (
// Equation(s):
// \ShiftLeft0~8_combout  = ( \ShiftLeft0~5_combout  & ( (!regval2_ID[2] & (((!regval2_ID[3])) # (\ShiftLeft0~7_combout ))) # (regval2_ID[2] & (((\ShiftLeft0~6_combout  & !regval2_ID[3])))) ) ) # ( !\ShiftLeft0~5_combout  & ( (!regval2_ID[2] & 
// (\ShiftLeft0~7_combout  & ((regval2_ID[3])))) # (regval2_ID[2] & (((\ShiftLeft0~6_combout  & !regval2_ID[3])))) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\ShiftLeft0~7_combout ),
	.datac(!\ShiftLeft0~6_combout ),
	.datad(!regval2_ID[3]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~8 .extended_lut = "off";
defparam \ShiftLeft0~8 .lut_mask = 64'h05220522AF22AF22;
defparam \ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N36
cyclonev_lcell_comb \ShiftRight0~16 (
// Equation(s):
// \ShiftRight0~16_combout  = ( \ShiftRight0~14_combout  & ( (!regval2_ID[3] & (((\ShiftRight0~15_combout )) # (regval2_ID[2]))) # (regval2_ID[3] & (((regval1_ID[31])))) ) ) # ( !\ShiftRight0~14_combout  & ( (!regval2_ID[3] & (!regval2_ID[2] & 
// ((\ShiftRight0~15_combout )))) # (regval2_ID[3] & (((regval1_ID[31])))) ) )

	.dataa(!regval2_ID[3]),
	.datab(!regval2_ID[2]),
	.datac(!regval1_ID[31]),
	.datad(!\ShiftRight0~15_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~16 .extended_lut = "off";
defparam \ShiftRight0~16 .lut_mask = 64'h058D058D27AF27AF;
defparam \ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N36
cyclonev_lcell_comb \aluout_EX_r[26]~104 (
// Equation(s):
// \aluout_EX_r[26]~104_combout  = ( regval2_ID[2] & ( \ShiftLeft0~26_combout  & ( (!regval2_ID[3] & (\ShiftLeft0~27_combout )) # (regval2_ID[3] & ((\ShiftLeft0~29_combout ))) ) ) ) # ( !regval2_ID[2] & ( \ShiftLeft0~26_combout  & ( (!regval2_ID[3]) # 
// (\ShiftLeft0~28_combout ) ) ) ) # ( regval2_ID[2] & ( !\ShiftLeft0~26_combout  & ( (!regval2_ID[3] & (\ShiftLeft0~27_combout )) # (regval2_ID[3] & ((\ShiftLeft0~29_combout ))) ) ) ) # ( !regval2_ID[2] & ( !\ShiftLeft0~26_combout  & ( (regval2_ID[3] & 
// \ShiftLeft0~28_combout ) ) ) )

	.dataa(!\ShiftLeft0~27_combout ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~29_combout ),
	.datad(!\ShiftLeft0~28_combout ),
	.datae(!regval2_ID[2]),
	.dataf(!\ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~104 .extended_lut = "off";
defparam \aluout_EX_r[26]~104 .lut_mask = 64'h00334747CCFF4747;
defparam \aluout_EX_r[26]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N0
cyclonev_lcell_comb \aluout_EX_r[26]~105 (
// Equation(s):
// \aluout_EX_r[26]~105_combout  = ( \ShiftRight0~16_combout  & ( \aluout_EX_r[26]~104_combout  & ( ((!op2_ID[0] & ((regval1_ID[31]))) # (op2_ID[0] & (\ShiftLeft0~8_combout ))) # (\aluout_EX[23]~3_combout ) ) ) ) # ( !\ShiftRight0~16_combout  & ( 
// \aluout_EX_r[26]~104_combout  & ( (!op2_ID[0] & (((regval1_ID[31] & !\aluout_EX[23]~3_combout )))) # (op2_ID[0] & (((\aluout_EX[23]~3_combout )) # (\ShiftLeft0~8_combout ))) ) ) ) # ( \ShiftRight0~16_combout  & ( !\aluout_EX_r[26]~104_combout  & ( 
// (!op2_ID[0] & (((\aluout_EX[23]~3_combout ) # (regval1_ID[31])))) # (op2_ID[0] & (\ShiftLeft0~8_combout  & ((!\aluout_EX[23]~3_combout )))) ) ) ) # ( !\ShiftRight0~16_combout  & ( !\aluout_EX_r[26]~104_combout  & ( (!\aluout_EX[23]~3_combout  & 
// ((!op2_ID[0] & ((regval1_ID[31]))) # (op2_ID[0] & (\ShiftLeft0~8_combout )))) ) ) )

	.dataa(!\ShiftLeft0~8_combout ),
	.datab(!regval1_ID[31]),
	.datac(!op2_ID[0]),
	.datad(!\aluout_EX[23]~3_combout ),
	.datae(!\ShiftRight0~16_combout ),
	.dataf(!\aluout_EX_r[26]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~105 .extended_lut = "off";
defparam \aluout_EX_r[26]~105 .lut_mask = 64'h350035F0350F35FF;
defparam \aluout_EX_r[26]~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N1
dffeas \regval2_ID[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux37~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[26]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N12
cyclonev_lcell_comb \Equal11~1 (
// Equation(s):
// \Equal11~1_combout  = ( regval1_ID[26] & ( !\regval2_ID[26]~DUPLICATE_q  ) ) # ( !regval1_ID[26] & ( \regval2_ID[26]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_ID[26]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_ID[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal11~1 .extended_lut = "off";
defparam \Equal11~1 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Equal11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N15
cyclonev_lcell_comb \aluout_EX_r[26]~103 (
// Equation(s):
// \aluout_EX_r[26]~103_combout  = ( \op2_ID[3]~DUPLICATE_q  & ( (!op2_ID[0] & (op2_ID[2] & ((!\regval2_ID[26]~DUPLICATE_q ) # (!regval1_ID[26])))) # (op2_ID[0] & (!\regval2_ID[26]~DUPLICATE_q  & (!regval1_ID[26]))) ) ) # ( !\op2_ID[3]~DUPLICATE_q  & ( 
// (!\regval2_ID[26]~DUPLICATE_q  & (regval1_ID[26] & (op2_ID[0]))) # (\regval2_ID[26]~DUPLICATE_q  & (((regval1_ID[26] & op2_ID[2])) # (op2_ID[0]))) ) )

	.dataa(!\regval2_ID[26]~DUPLICATE_q ),
	.datab(!regval1_ID[26]),
	.datac(!op2_ID[0]),
	.datad(!op2_ID[2]),
	.datae(gnd),
	.dataf(!\op2_ID[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~103 .extended_lut = "off";
defparam \aluout_EX_r[26]~103 .lut_mask = 64'h0717071708E808E8;
defparam \aluout_EX_r[26]~103 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N54
cyclonev_lcell_comb \aluout_EX_r[26]~270 (
// Equation(s):
// \aluout_EX_r[26]~270_combout  = ( \aluout_EX_r[23]~94_combout  & ( \aluout_EX_r[26]~103_combout  ) ) # ( !\aluout_EX_r[23]~94_combout  & ( \aluout_EX_r[26]~103_combout  & ( (\aluout_EX_r[22]~92_combout  & ((!\aluout_EX[23]~1_combout  & 
// (\aluout_EX_r[26]~105_combout )) # (\aluout_EX[23]~1_combout  & ((\Equal11~1_combout ))))) ) ) ) # ( \aluout_EX_r[23]~94_combout  & ( !\aluout_EX_r[26]~103_combout  & ( (\aluout_EX_r[22]~92_combout  & ((!\aluout_EX[23]~1_combout  & 
// (\aluout_EX_r[26]~105_combout )) # (\aluout_EX[23]~1_combout  & ((\Equal11~1_combout ))))) ) ) ) # ( !\aluout_EX_r[23]~94_combout  & ( !\aluout_EX_r[26]~103_combout  & ( (\aluout_EX_r[22]~92_combout  & ((!\aluout_EX[23]~1_combout  & 
// (\aluout_EX_r[26]~105_combout )) # (\aluout_EX[23]~1_combout  & ((\Equal11~1_combout ))))) ) ) )

	.dataa(!\aluout_EX_r[26]~105_combout ),
	.datab(!\Equal11~1_combout ),
	.datac(!\aluout_EX_r[22]~92_combout ),
	.datad(!\aluout_EX[23]~1_combout ),
	.datae(!\aluout_EX_r[23]~94_combout ),
	.dataf(!\aluout_EX_r[26]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~270 .extended_lut = "off";
defparam \aluout_EX_r[26]~270 .lut_mask = 64'h050305030503FFFF;
defparam \aluout_EX_r[26]~270 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N48
cyclonev_lcell_comb \aluout_EX_r~107 (
// Equation(s):
// \aluout_EX_r~107_combout  = ( immval_ID[31] & ( !regval1_ID[26] ) ) # ( !immval_ID[31] & ( regval1_ID[26] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[26]),
	.datad(gnd),
	.datae(!immval_ID[31]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r~107 .extended_lut = "off";
defparam \aluout_EX_r~107 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \aluout_EX_r~107 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N24
cyclonev_lcell_comb \aluout_EX_r[26]~108 (
// Equation(s):
// \aluout_EX_r[26]~108_combout  = ( \Equal10~0_combout  & ( \aluout_EX_r~107_combout  & ( (!\aluout_EX_r[23]~99_combout ) # ((\aluout_EX[23]~2_combout  & (\aluout_EX[23]~1_combout  & !\Equal11~1_combout ))) ) ) ) # ( !\Equal10~0_combout  & ( 
// \aluout_EX_r~107_combout  & ( !\aluout_EX_r[23]~99_combout  ) ) ) # ( \Equal10~0_combout  & ( !\aluout_EX_r~107_combout  & ( (\aluout_EX[23]~2_combout  & (\aluout_EX[23]~1_combout  & !\Equal11~1_combout )) ) ) )

	.dataa(!\aluout_EX[23]~2_combout ),
	.datab(!\aluout_EX[23]~1_combout ),
	.datac(!\aluout_EX_r[23]~99_combout ),
	.datad(!\Equal11~1_combout ),
	.datae(!\Equal10~0_combout ),
	.dataf(!\aluout_EX_r~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~108 .extended_lut = "off";
defparam \aluout_EX_r[26]~108 .lut_mask = 64'h00001100F0F0F1F0;
defparam \aluout_EX_r[26]~108 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N18
cyclonev_lcell_comb \aluout_EX_r[26]~106 (
// Equation(s):
// \aluout_EX_r[26]~106_combout  = ( op1_ID[0] & ( (!\always4~0_combout  & ((regval1_ID[26]) # (immval_ID[31]))) ) ) # ( !op1_ID[0] & ( (!\always4~0_combout  & ((!\Equal16~0_combout  & ((regval1_ID[26]) # (immval_ID[31]))) # (\Equal16~0_combout  & 
// (immval_ID[31] & regval1_ID[26])))) ) )

	.dataa(!\Equal16~0_combout ),
	.datab(!immval_ID[31]),
	.datac(!regval1_ID[26]),
	.datad(!\always4~0_combout ),
	.datae(gnd),
	.dataf(!op1_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~106 .extended_lut = "off";
defparam \aluout_EX_r[26]~106 .lut_mask = 64'h2B002B003F003F00;
defparam \aluout_EX_r[26]~106 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N54
cyclonev_lcell_comb \aluout_EX_r[26]~109 (
// Equation(s):
// \aluout_EX_r[26]~109_combout  = ( \aluout_EX[23]~5_combout  & ( \Add3~45_sumout  & ( ((!\Equal10~0_combout  & (\aluout_EX[23]~4_combout  & \aluout_EX_r[26]~106_combout ))) # (\aluout_EX_r[26]~108_combout ) ) ) ) # ( !\aluout_EX[23]~5_combout  & ( 
// \Add3~45_sumout  & ( ((!\Equal10~0_combout  & ((!\aluout_EX[23]~4_combout ) # (\aluout_EX_r[26]~106_combout )))) # (\aluout_EX_r[26]~108_combout ) ) ) ) # ( \aluout_EX[23]~5_combout  & ( !\Add3~45_sumout  & ( ((!\Equal10~0_combout  & 
// (\aluout_EX[23]~4_combout  & \aluout_EX_r[26]~106_combout ))) # (\aluout_EX_r[26]~108_combout ) ) ) ) # ( !\aluout_EX[23]~5_combout  & ( !\Add3~45_sumout  & ( ((!\Equal10~0_combout  & \aluout_EX_r[26]~106_combout )) # (\aluout_EX_r[26]~108_combout ) ) ) )

	.dataa(!\aluout_EX_r[26]~108_combout ),
	.datab(!\Equal10~0_combout ),
	.datac(!\aluout_EX[23]~4_combout ),
	.datad(!\aluout_EX_r[26]~106_combout ),
	.datae(!\aluout_EX[23]~5_combout ),
	.dataf(!\Add3~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~109 .extended_lut = "off";
defparam \aluout_EX_r[26]~109 .lut_mask = 64'h55DD555DD5DD555D;
defparam \aluout_EX_r[26]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N30
cyclonev_lcell_comb \aluout_EX_r[26]~324 (
// Equation(s):
// \aluout_EX_r[26]~324_combout  = ( !\op2_ID[3]~DUPLICATE_q  & ( (((\aluout_EX_r[23]~93_combout  & (\Add1~45_sumout  & \aluout_EX_r[23]~94_combout ))) # (\aluout_EX_r[26]~109_combout )) # (\aluout_EX_r[26]~270_combout ) ) ) # ( \op2_ID[3]~DUPLICATE_q  & ( 
// (((\aluout_EX_r[23]~93_combout  & (\Add2~45_sumout  & \aluout_EX_r[23]~94_combout ))) # (\aluout_EX_r[26]~109_combout )) # (\aluout_EX_r[26]~270_combout ) ) )

	.dataa(!\aluout_EX_r[26]~270_combout ),
	.datab(!\aluout_EX_r[23]~93_combout ),
	.datac(!\Add2~45_sumout ),
	.datad(!\aluout_EX_r[23]~94_combout ),
	.datae(!\op2_ID[3]~DUPLICATE_q ),
	.dataf(!\aluout_EX_r[26]~109_combout ),
	.datag(!\Add1~45_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~324 .extended_lut = "on";
defparam \aluout_EX_r[26]~324 .lut_mask = 64'h55575557FFFFFFFF;
defparam \aluout_EX_r[26]~324 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y8_N31
dffeas \aluout_EX[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[26]~324_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[23]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[26]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[26] .is_wysiwyg = "true";
defparam \aluout_EX[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N3
cyclonev_lcell_comb \Equal18~0 (
// Equation(s):
// \Equal18~0_combout  = ( aluout_EX[25] & ( (aluout_EX[27] & (aluout_EX[26] & aluout_EX[24])) ) )

	.dataa(!aluout_EX[27]),
	.datab(gnd),
	.datac(!aluout_EX[26]),
	.datad(!aluout_EX[24]),
	.datae(gnd),
	.dataf(!aluout_EX[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal18~0 .extended_lut = "off";
defparam \Equal18~0 .lut_mask = 64'h0000000000050005;
defparam \Equal18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N9
cyclonev_lcell_comb \Equal18~2 (
// Equation(s):
// \Equal18~2_combout  = ( aluout_EX[30] & ( aluout_EX[15] & ( (aluout_EX[28] & (aluout_EX[14] & (aluout_EX[29] & aluout_EX[31]))) ) ) )

	.dataa(!aluout_EX[28]),
	.datab(!aluout_EX[14]),
	.datac(!aluout_EX[29]),
	.datad(!aluout_EX[31]),
	.datae(!aluout_EX[30]),
	.dataf(!aluout_EX[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal18~2 .extended_lut = "off";
defparam \Equal18~2 .lut_mask = 64'h0000000000000001;
defparam \Equal18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N0
cyclonev_lcell_comb \Equal18~3 (
// Equation(s):
// \Equal18~3_combout  = ( !aluout_EX[1] & ( (aluout_EX[12] & (!aluout_EX[0] & aluout_EX[13])) ) )

	.dataa(gnd),
	.datab(!aluout_EX[12]),
	.datac(!aluout_EX[0]),
	.datad(!aluout_EX[13]),
	.datae(gnd),
	.dataf(!aluout_EX[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal18~3 .extended_lut = "off";
defparam \Equal18~3 .lut_mask = 64'h0030003000000000;
defparam \Equal18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N27
cyclonev_lcell_comb \Equal18~4 (
// Equation(s):
// \Equal18~4_combout  = ( aluout_EX[23] & ( (aluout_EX[22] & (\Equal18~2_combout  & \Equal18~3_combout )) ) )

	.dataa(!aluout_EX[22]),
	.datab(gnd),
	.datac(!\Equal18~2_combout ),
	.datad(!\Equal18~3_combout ),
	.datae(gnd),
	.dataf(!aluout_EX[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal18~4 .extended_lut = "off";
defparam \Equal18~4 .lut_mask = 64'h0000000000050005;
defparam \Equal18~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N33
cyclonev_lcell_comb \Equal18~1 (
// Equation(s):
// \Equal18~1_combout  = ( aluout_EX[18] & ( aluout_EX[21] & ( (aluout_EX[17] & (aluout_EX[16] & (aluout_EX[20] & aluout_EX[19]))) ) ) )

	.dataa(!aluout_EX[17]),
	.datab(!aluout_EX[16]),
	.datac(!aluout_EX[20]),
	.datad(!aluout_EX[19]),
	.datae(!aluout_EX[18]),
	.dataf(!aluout_EX[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal18~1 .extended_lut = "off";
defparam \Equal18~1 .lut_mask = 64'h0000000000000001;
defparam \Equal18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N3
cyclonev_lcell_comb \dmem~33 (
// Equation(s):
// \dmem~33_combout  = ( !aluout_EX[6] & ( !\aluout_EX[9]~DUPLICATE_q  & ( (!\aluout_EX[10]~DUPLICATE_q  & (!aluout_EX[8] & (!aluout_EX[5] & !aluout_EX[11]))) ) ) )

	.dataa(!\aluout_EX[10]~DUPLICATE_q ),
	.datab(!aluout_EX[8]),
	.datac(!aluout_EX[5]),
	.datad(!aluout_EX[11]),
	.datae(!aluout_EX[6]),
	.dataf(!\aluout_EX[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~33 .extended_lut = "off";
defparam \dmem~33 .lut_mask = 64'h8000000000000000;
defparam \dmem~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N24
cyclonev_lcell_comb \dmem~35 (
// Equation(s):
// \dmem~35_combout  = ( \dmem~33_combout  & ( \dmem~34_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem~34_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~35 .extended_lut = "off";
defparam \dmem~35 .lut_mask = 64'h000000000F0F0F0F;
defparam \dmem~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N6
cyclonev_lcell_comb \regval_MEM[10]~7 (
// Equation(s):
// \regval_MEM[10]~7_combout  = ( ctrlsig_EX[2] & ( \dmem~35_combout  & ( (\Equal18~0_combout  & (aluout_EX[7] & (\Equal18~4_combout  & \Equal18~1_combout ))) ) ) )

	.dataa(!\Equal18~0_combout ),
	.datab(!aluout_EX[7]),
	.datac(!\Equal18~4_combout ),
	.datad(!\Equal18~1_combout ),
	.datae(!ctrlsig_EX[2]),
	.dataf(!\dmem~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM[10]~7 .extended_lut = "off";
defparam \regval_MEM[10]~7 .lut_mask = 64'h0000000000000001;
defparam \regval_MEM[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N13
dffeas \regval_MEM[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[12] .is_wysiwyg = "true";
defparam \regval_MEM[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N21
cyclonev_lcell_comb \regs[13][12]~feeder (
// Equation(s):
// \regs[13][12]~feeder_combout  = ( regval_MEM[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][12]~feeder .extended_lut = "off";
defparam \regs[13][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N22
dffeas \regs[13][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][12] .is_wysiwyg = "true";
defparam \regs[13][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N24
cyclonev_lcell_comb \Mux19~3 (
// Equation(s):
// \Mux19~3_combout  = ( \regs[15][12]~q  & ( \regs[12][12]~q  & ( (!\imem~16_combout  & (((!\imem~15_combout )) # (\regs[13][12]~q ))) # (\imem~16_combout  & (((\regs[14][12]~q ) # (\imem~15_combout )))) ) ) ) # ( !\regs[15][12]~q  & ( \regs[12][12]~q  & ( 
// (!\imem~16_combout  & (((!\imem~15_combout )) # (\regs[13][12]~q ))) # (\imem~16_combout  & (((!\imem~15_combout  & \regs[14][12]~q )))) ) ) ) # ( \regs[15][12]~q  & ( !\regs[12][12]~q  & ( (!\imem~16_combout  & (\regs[13][12]~q  & (\imem~15_combout ))) # 
// (\imem~16_combout  & (((\regs[14][12]~q ) # (\imem~15_combout )))) ) ) ) # ( !\regs[15][12]~q  & ( !\regs[12][12]~q  & ( (!\imem~16_combout  & (\regs[13][12]~q  & (\imem~15_combout ))) # (\imem~16_combout  & (((!\imem~15_combout  & \regs[14][12]~q )))) ) 
// ) )

	.dataa(!\regs[13][12]~q ),
	.datab(!\imem~16_combout ),
	.datac(!\imem~15_combout ),
	.datad(!\regs[14][12]~q ),
	.datae(!\regs[15][12]~q ),
	.dataf(!\regs[12][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~3 .extended_lut = "off";
defparam \Mux19~3 .lut_mask = 64'h04340737C4F4C7F7;
defparam \Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N6
cyclonev_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = ( \regs[1][12]~q  & ( \regs[0][12]~q  & ( (!\imem~16_combout ) # ((!\imem~15_combout  & ((\regs[2][12]~q ))) # (\imem~15_combout  & (\regs[3][12]~q ))) ) ) ) # ( !\regs[1][12]~q  & ( \regs[0][12]~q  & ( (!\imem~16_combout  & 
// (((!\imem~15_combout )))) # (\imem~16_combout  & ((!\imem~15_combout  & ((\regs[2][12]~q ))) # (\imem~15_combout  & (\regs[3][12]~q )))) ) ) ) # ( \regs[1][12]~q  & ( !\regs[0][12]~q  & ( (!\imem~16_combout  & (((\imem~15_combout )))) # (\imem~16_combout  
// & ((!\imem~15_combout  & ((\regs[2][12]~q ))) # (\imem~15_combout  & (\regs[3][12]~q )))) ) ) ) # ( !\regs[1][12]~q  & ( !\regs[0][12]~q  & ( (\imem~16_combout  & ((!\imem~15_combout  & ((\regs[2][12]~q ))) # (\imem~15_combout  & (\regs[3][12]~q )))) ) ) 
// )

	.dataa(!\regs[3][12]~q ),
	.datab(!\imem~16_combout ),
	.datac(!\regs[2][12]~q ),
	.datad(!\imem~15_combout ),
	.datae(!\regs[1][12]~q ),
	.dataf(!\regs[0][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~0 .extended_lut = "off";
defparam \Mux19~0 .lut_mask = 64'h031103DDCF11CFDD;
defparam \Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N12
cyclonev_lcell_comb \Mux19~2 (
// Equation(s):
// \Mux19~2_combout  = ( \regs[11][12]~q  & ( \imem~15_combout  & ( (\regs[9][12]~q ) # (\imem~16_combout ) ) ) ) # ( !\regs[11][12]~q  & ( \imem~15_combout  & ( (!\imem~16_combout  & \regs[9][12]~q ) ) ) ) # ( \regs[11][12]~q  & ( !\imem~15_combout  & ( 
// (!\imem~16_combout  & (\regs[8][12]~q )) # (\imem~16_combout  & ((\regs[10][12]~q ))) ) ) ) # ( !\regs[11][12]~q  & ( !\imem~15_combout  & ( (!\imem~16_combout  & (\regs[8][12]~q )) # (\imem~16_combout  & ((\regs[10][12]~q ))) ) ) )

	.dataa(!\imem~16_combout ),
	.datab(!\regs[8][12]~q ),
	.datac(!\regs[10][12]~q ),
	.datad(!\regs[9][12]~q ),
	.datae(!\regs[11][12]~q ),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~2 .extended_lut = "off";
defparam \Mux19~2 .lut_mask = 64'h2727272700AA55FF;
defparam \Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N6
cyclonev_lcell_comb \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = ( \regs[5][12]~q  & ( \imem~15_combout  & ( (!\imem~16_combout ) # (\regs[7][12]~q ) ) ) ) # ( !\regs[5][12]~q  & ( \imem~15_combout  & ( (\regs[7][12]~q  & \imem~16_combout ) ) ) ) # ( \regs[5][12]~q  & ( !\imem~15_combout  & ( 
// (!\imem~16_combout  & ((\regs[4][12]~q ))) # (\imem~16_combout  & (\regs[6][12]~q )) ) ) ) # ( !\regs[5][12]~q  & ( !\imem~15_combout  & ( (!\imem~16_combout  & ((\regs[4][12]~q ))) # (\imem~16_combout  & (\regs[6][12]~q )) ) ) )

	.dataa(!\regs[7][12]~q ),
	.datab(!\regs[6][12]~q ),
	.datac(!\regs[4][12]~q ),
	.datad(!\imem~16_combout ),
	.datae(!\regs[5][12]~q ),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~1 .extended_lut = "off";
defparam \Mux19~1 .lut_mask = 64'h0F330F330055FF55;
defparam \Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N36
cyclonev_lcell_comb \Mux19~4 (
// Equation(s):
// \Mux19~4_combout  = ( \imem~13_combout  & ( \Mux19~1_combout  & ( (!\imem~14_combout ) # (\Mux19~3_combout ) ) ) ) # ( !\imem~13_combout  & ( \Mux19~1_combout  & ( (!\imem~14_combout  & (\Mux19~0_combout )) # (\imem~14_combout  & ((\Mux19~2_combout ))) ) 
// ) ) # ( \imem~13_combout  & ( !\Mux19~1_combout  & ( (\Mux19~3_combout  & \imem~14_combout ) ) ) ) # ( !\imem~13_combout  & ( !\Mux19~1_combout  & ( (!\imem~14_combout  & (\Mux19~0_combout )) # (\imem~14_combout  & ((\Mux19~2_combout ))) ) ) )

	.dataa(!\Mux19~3_combout ),
	.datab(!\Mux19~0_combout ),
	.datac(!\Mux19~2_combout ),
	.datad(!\imem~14_combout ),
	.datae(!\imem~13_combout ),
	.dataf(!\Mux19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~4 .extended_lut = "off";
defparam \Mux19~4 .lut_mask = 64'h330F0055330FFF55;
defparam \Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N38
dffeas \regval1_ID[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux19~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[12] .is_wysiwyg = "true";
defparam \regval1_ID[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N54
cyclonev_lcell_comb \aluout_EX_r[12]~254 (
// Equation(s):
// \aluout_EX_r[12]~254_combout  = ( \aluout_EX_r[3]~4_combout  & ( (regval1_ID[12] & regval2_ID[12]) ) ) # ( !\aluout_EX_r[3]~4_combout  & ( (!regval1_ID[12] & !regval2_ID[12]) ) )

	.dataa(!regval1_ID[12]),
	.datab(gnd),
	.datac(!regval2_ID[12]),
	.datad(gnd),
	.datae(!\aluout_EX_r[3]~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~254 .extended_lut = "off";
defparam \aluout_EX_r[12]~254 .lut_mask = 64'hA0A00505A0A00505;
defparam \aluout_EX_r[12]~254 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N54
cyclonev_lcell_comb \aluout_EX_r[12]~234 (
// Equation(s):
// \aluout_EX_r[12]~234_combout  = ( \Add2~117_sumout  & ( \Add1~117_sumout  & ( (!\aluout_EX_r[3]~4_combout  & (((!\aluout_EX_r[12]~254_combout )))) # (\aluout_EX_r[3]~4_combout  & ((!op2_ID[2]) # (!\op2_ID[3]~DUPLICATE_q  $ (!\aluout_EX_r[12]~254_combout 
// )))) ) ) ) # ( !\Add2~117_sumout  & ( \Add1~117_sumout  & ( (!\aluout_EX_r[3]~4_combout  & (((!\aluout_EX_r[12]~254_combout )))) # (\aluout_EX_r[3]~4_combout  & (!\op2_ID[3]~DUPLICATE_q  $ (((op2_ID[2] & !\aluout_EX_r[12]~254_combout ))))) ) ) ) # ( 
// \Add2~117_sumout  & ( !\Add1~117_sumout  & ( (!\aluout_EX_r[3]~4_combout  & (((!\aluout_EX_r[12]~254_combout )))) # (\aluout_EX_r[3]~4_combout  & (!\op2_ID[3]~DUPLICATE_q  $ (((!op2_ID[2]) # (!\aluout_EX_r[12]~254_combout ))))) ) ) ) # ( !\Add2~117_sumout 
//  & ( !\Add1~117_sumout  & ( (!\aluout_EX_r[3]~4_combout  & (((!\aluout_EX_r[12]~254_combout )))) # (\aluout_EX_r[3]~4_combout  & (op2_ID[2] & (!\op2_ID[3]~DUPLICATE_q  $ (!\aluout_EX_r[12]~254_combout )))) ) ) )

	.dataa(!op2_ID[2]),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!\aluout_EX_r[3]~4_combout ),
	.datad(!\aluout_EX_r[12]~254_combout ),
	.datae(!\Add2~117_sumout ),
	.dataf(!\Add1~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~234 .extended_lut = "off";
defparam \aluout_EX_r[12]~234 .lut_mask = 64'hF104F306F90CFB0E;
defparam \aluout_EX_r[12]~234 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N48
cyclonev_lcell_comb \aluout_EX_r[30]~229 (
// Equation(s):
// \aluout_EX_r[30]~229_combout  = ( op2_ID[2] & ( (op2_ID[0] & (\op2_ID[5]~DUPLICATE_q  & \op2_ID[3]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!op2_ID[0]),
	.datac(!\op2_ID[5]~DUPLICATE_q ),
	.datad(!\op2_ID[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!op2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~229 .extended_lut = "off";
defparam \aluout_EX_r[30]~229 .lut_mask = 64'h0000000000030003;
defparam \aluout_EX_r[30]~229 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N57
cyclonev_lcell_comb \aluout_EX_r[12]~236 (
// Equation(s):
// \aluout_EX_r[12]~236_combout  = ( \regval1_ID[12]~DUPLICATE_q  & ( regval2_ID[12] & ( (\aluout_EX_r[3]~1_combout  & (!\aluout_EX_r[3]~3_combout  & !\aluout_EX_r[3]~9_combout )) ) ) ) # ( !\regval1_ID[12]~DUPLICATE_q  & ( regval2_ID[12] & ( 
// (!\aluout_EX_r[3]~1_combout  & (\aluout_EX_r[3]~3_combout  & !\aluout_EX_r[3]~9_combout )) ) ) ) # ( \regval1_ID[12]~DUPLICATE_q  & ( !regval2_ID[12] & ( (!\aluout_EX_r[3]~1_combout  & (\aluout_EX_r[3]~3_combout  & !\aluout_EX_r[3]~9_combout )) ) ) ) # ( 
// !\regval1_ID[12]~DUPLICATE_q  & ( !regval2_ID[12] & ( (!\aluout_EX_r[3]~3_combout  & (!\aluout_EX_r[3]~9_combout  & ((\aluout_EX_r[30]~229_combout ) # (\aluout_EX_r[3]~1_combout )))) ) ) )

	.dataa(!\aluout_EX_r[3]~1_combout ),
	.datab(!\aluout_EX_r[3]~3_combout ),
	.datac(!\aluout_EX_r[3]~9_combout ),
	.datad(!\aluout_EX_r[30]~229_combout ),
	.datae(!\regval1_ID[12]~DUPLICATE_q ),
	.dataf(!regval2_ID[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~236 .extended_lut = "off";
defparam \aluout_EX_r[12]~236 .lut_mask = 64'h40C0202020204040;
defparam \aluout_EX_r[12]~236 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N36
cyclonev_lcell_comb \aluout_EX_r[14]~19 (
// Equation(s):
// \aluout_EX_r[14]~19_combout  = ( !\aluout_EX_r[3]~3_combout  & ( \aluout_EX_r[3]~0_combout  & ( (!\aluout_EX_r[3]~1_combout  & ((!\op2_ID[4]~DUPLICATE_q ) # ((op2_ID[0] & \aluout_EX[29]~0_combout )))) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!\aluout_EX[29]~0_combout ),
	.datac(!\aluout_EX_r[3]~1_combout ),
	.datad(!\op2_ID[4]~DUPLICATE_q ),
	.datae(!\aluout_EX_r[3]~3_combout ),
	.dataf(!\aluout_EX_r[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~19 .extended_lut = "off";
defparam \aluout_EX_r[14]~19 .lut_mask = 64'h00000000F0100000;
defparam \aluout_EX_r[14]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N54
cyclonev_lcell_comb \aluout_EX_r[13]~227 (
// Equation(s):
// \aluout_EX_r[13]~227_combout  = (\aluout_EX_r[3]~5_combout  & \aluout_EX_r[14]~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_EX_r[3]~5_combout ),
	.datad(!\aluout_EX_r[14]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~227 .extended_lut = "off";
defparam \aluout_EX_r[13]~227 .lut_mask = 64'h000F000F000F000F;
defparam \aluout_EX_r[13]~227 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N18
cyclonev_lcell_comb \ShiftRight0~32 (
// Equation(s):
// \ShiftRight0~32_combout  = ( regval1_ID[14] & ( regval1_ID[15] & ( ((!regval2_ID[0] & ((\regval1_ID[12]~DUPLICATE_q ))) # (regval2_ID[0] & (regval1_ID[13]))) # (regval2_ID[1]) ) ) ) # ( !regval1_ID[14] & ( regval1_ID[15] & ( (!regval2_ID[0] & 
// (((!regval2_ID[1] & \regval1_ID[12]~DUPLICATE_q )))) # (regval2_ID[0] & (((regval2_ID[1])) # (regval1_ID[13]))) ) ) ) # ( regval1_ID[14] & ( !regval1_ID[15] & ( (!regval2_ID[0] & (((\regval1_ID[12]~DUPLICATE_q ) # (regval2_ID[1])))) # (regval2_ID[0] & 
// (regval1_ID[13] & (!regval2_ID[1]))) ) ) ) # ( !regval1_ID[14] & ( !regval1_ID[15] & ( (!regval2_ID[1] & ((!regval2_ID[0] & ((\regval1_ID[12]~DUPLICATE_q ))) # (regval2_ID[0] & (regval1_ID[13])))) ) ) )

	.dataa(!regval1_ID[13]),
	.datab(!regval2_ID[0]),
	.datac(!regval2_ID[1]),
	.datad(!\regval1_ID[12]~DUPLICATE_q ),
	.datae(!regval1_ID[14]),
	.dataf(!regval1_ID[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~32 .extended_lut = "off";
defparam \ShiftRight0~32 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \ShiftRight0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N54
cyclonev_lcell_comb \aluout_EX_r[12]~235 (
// Equation(s):
// \aluout_EX_r[12]~235_combout  = ( \ShiftRight0~29_combout  & ( \ShiftRight0~33_combout  & ( ((!regval2_ID[3] & ((\ShiftRight0~32_combout ))) # (regval2_ID[3] & (\ShiftRight0~34_combout ))) # (regval2_ID[2]) ) ) ) # ( !\ShiftRight0~29_combout  & ( 
// \ShiftRight0~33_combout  & ( (!regval2_ID[3] & (((regval2_ID[2]) # (\ShiftRight0~32_combout )))) # (regval2_ID[3] & (\ShiftRight0~34_combout  & ((!regval2_ID[2])))) ) ) ) # ( \ShiftRight0~29_combout  & ( !\ShiftRight0~33_combout  & ( (!regval2_ID[3] & 
// (((\ShiftRight0~32_combout  & !regval2_ID[2])))) # (regval2_ID[3] & (((regval2_ID[2])) # (\ShiftRight0~34_combout ))) ) ) ) # ( !\ShiftRight0~29_combout  & ( !\ShiftRight0~33_combout  & ( (!regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftRight0~32_combout ))) 
// # (regval2_ID[3] & (\ShiftRight0~34_combout )))) ) ) )

	.dataa(!\ShiftRight0~34_combout ),
	.datab(!\ShiftRight0~32_combout ),
	.datac(!regval2_ID[3]),
	.datad(!regval2_ID[2]),
	.datae(!\ShiftRight0~29_combout ),
	.dataf(!\ShiftRight0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~235 .extended_lut = "off";
defparam \aluout_EX_r[12]~235 .lut_mask = 64'h3500350F35F035FF;
defparam \aluout_EX_r[12]~235 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N30
cyclonev_lcell_comb \aluout_EX_r[12]~296 (
// Equation(s):
// \aluout_EX_r[12]~296_combout  = ( !\ShiftRight0~5_combout  & ( (\aluout_EX_r[3]~9_combout  & ((!regval2_ID[4] & (((\aluout_EX_r[12]~235_combout )))) # (regval2_ID[4] & (!op2_ID[0] & ((\ShiftRight0~47_combout )))))) ) ) # ( \ShiftRight0~5_combout  & ( 
// (!op2_ID[0] & (((regval1_ID[31] & ((\aluout_EX_r[3]~9_combout )))))) ) )

	.dataa(!op2_ID[0]),
	.datab(!\aluout_EX_r[12]~235_combout ),
	.datac(!regval1_ID[31]),
	.datad(!\ShiftRight0~47_combout ),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\aluout_EX_r[3]~9_combout ),
	.datag(!regval2_ID[4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~296 .extended_lut = "on";
defparam \aluout_EX_r[12]~296 .lut_mask = 64'h00000000303A0A0A;
defparam \aluout_EX_r[12]~296 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N54
cyclonev_lcell_comb \aluout_EX_r[14]~14 (
// Equation(s):
// \aluout_EX_r[14]~14_combout  = ( \aluout_EX_r[3]~0_combout  & ( (op2_ID[0] & (\aluout_EX[29]~0_combout  & (\Equal10~0_combout  & op2_ID[4]))) ) )

	.dataa(!op2_ID[0]),
	.datab(!\aluout_EX[29]~0_combout ),
	.datac(!\Equal10~0_combout ),
	.datad(!op2_ID[4]),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~14 .extended_lut = "off";
defparam \aluout_EX_r[14]~14 .lut_mask = 64'h0000000000010001;
defparam \aluout_EX_r[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N48
cyclonev_lcell_comb \aluout_EX_r[12]~237 (
// Equation(s):
// \aluout_EX_r[12]~237_combout  = ( immval_ID[12] & ( !\Equal16~0_combout  $ (((!\aluout_EX_r[3]~15_combout ) # (\regval1_ID[12]~DUPLICATE_q ))) ) ) # ( !immval_ID[12] & ( (\regval1_ID[12]~DUPLICATE_q  & (!\Equal16~0_combout  $ (!\aluout_EX_r[3]~15_combout 
// ))) ) )

	.dataa(!\Equal16~0_combout ),
	.datab(!\aluout_EX_r[3]~15_combout ),
	.datac(!\regval1_ID[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!immval_ID[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~237 .extended_lut = "off";
defparam \aluout_EX_r[12]~237 .lut_mask = 64'h0606060665656565;
defparam \aluout_EX_r[12]~237 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N42
cyclonev_lcell_comb \aluout_EX_r[12]~238 (
// Equation(s):
// \aluout_EX_r[12]~238_combout  = ( \ShiftLeft0~45_combout  & ( \aluout_EX_r[12]~237_combout  & ( ((!\Equal10~0_combout  & ((!\always4~0_combout ) # (\Add3~117_sumout )))) # (\aluout_EX_r[14]~14_combout ) ) ) ) # ( !\ShiftLeft0~45_combout  & ( 
// \aluout_EX_r[12]~237_combout  & ( (!\Equal10~0_combout  & ((!\always4~0_combout ) # (\Add3~117_sumout ))) ) ) ) # ( \ShiftLeft0~45_combout  & ( !\aluout_EX_r[12]~237_combout  & ( ((\Add3~117_sumout  & (\always4~0_combout  & !\Equal10~0_combout ))) # 
// (\aluout_EX_r[14]~14_combout ) ) ) ) # ( !\ShiftLeft0~45_combout  & ( !\aluout_EX_r[12]~237_combout  & ( (\Add3~117_sumout  & (\always4~0_combout  & !\Equal10~0_combout )) ) ) )

	.dataa(!\Add3~117_sumout ),
	.datab(!\aluout_EX_r[14]~14_combout ),
	.datac(!\always4~0_combout ),
	.datad(!\Equal10~0_combout ),
	.datae(!\ShiftLeft0~45_combout ),
	.dataf(!\aluout_EX_r[12]~237_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~238 .extended_lut = "off";
defparam \aluout_EX_r[12]~238 .lut_mask = 64'h05003733F500F733;
defparam \aluout_EX_r[12]~238 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N15
cyclonev_lcell_comb \aluout_EX_r[12]~239 (
// Equation(s):
// \aluout_EX_r[12]~239_combout  = ( \aluout_EX_r[12]~296_combout  & ( \aluout_EX_r[12]~238_combout  ) ) # ( !\aluout_EX_r[12]~296_combout  & ( \aluout_EX_r[12]~238_combout  ) ) # ( \aluout_EX_r[12]~296_combout  & ( !\aluout_EX_r[12]~238_combout  & ( 
// \aluout_EX_r[14]~8_combout  ) ) ) # ( !\aluout_EX_r[12]~296_combout  & ( !\aluout_EX_r[12]~238_combout  & ( (\aluout_EX_r[14]~8_combout  & (((\aluout_EX_r[12]~234_combout  & \aluout_EX_r[13]~227_combout )) # (\aluout_EX_r[12]~236_combout ))) ) ) )

	.dataa(!\aluout_EX_r[14]~8_combout ),
	.datab(!\aluout_EX_r[12]~234_combout ),
	.datac(!\aluout_EX_r[12]~236_combout ),
	.datad(!\aluout_EX_r[13]~227_combout ),
	.datae(!\aluout_EX_r[12]~296_combout ),
	.dataf(!\aluout_EX_r[12]~238_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~239 .extended_lut = "off";
defparam \aluout_EX_r[12]~239 .lut_mask = 64'h05155555FFFFFFFF;
defparam \aluout_EX_r[12]~239 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N44
dffeas \aluout_EX[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[12]~239_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[12]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[12] .is_wysiwyg = "true";
defparam \aluout_EX[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[11]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[11]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N39
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|mux3|l1_w11_n0_mux_dataout~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|mux3|l1_w11_n0_mux_dataout~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|mux3|l1_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|mux3|l1_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|mux3|l1_w11_n0_mux_dataout~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \dmem_rtl_0|auto_generated|mux3|l1_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N5
dffeas \dmem_rtl_0_bypass[40] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N24
cyclonev_lcell_comb \dmem~12feeder (
// Equation(s):
// \dmem~12feeder_combout  = ( regval2_EX[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~12feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~12feeder .extended_lut = "off";
defparam \dmem~12feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem~12feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N25
dffeas \dmem~12 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~12feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~12 .is_wysiwyg = "true";
defparam \dmem~12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N42
cyclonev_lcell_comb \regval_MEM~13 (
// Equation(s):
// \regval_MEM~13_combout  = ( dmem_rtl_0_bypass[40] & ( \dmem~12_q  & ( (!\regval_MEM[10]~4_combout  & (((\regval_MEM[10]~5_combout )) # (aluout_EX[11]))) # (\regval_MEM[10]~4_combout  & (((!\regval_MEM[10]~5_combout ) # 
// (\dmem_rtl_0|auto_generated|mux3|l1_w11_n0_mux_dataout~0_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[40] & ( \dmem~12_q  & ( (!\regval_MEM[10]~4_combout  & (((\regval_MEM[10]~5_combout )) # (aluout_EX[11]))) # (\regval_MEM[10]~4_combout  & 
// (((\dmem_rtl_0|auto_generated|mux3|l1_w11_n0_mux_dataout~0_combout  & \regval_MEM[10]~5_combout )))) ) ) ) # ( dmem_rtl_0_bypass[40] & ( !\dmem~12_q  & ( (!\regval_MEM[10]~4_combout  & (aluout_EX[11] & ((!\regval_MEM[10]~5_combout )))) # 
// (\regval_MEM[10]~4_combout  & (((!\regval_MEM[10]~5_combout ) # (\dmem_rtl_0|auto_generated|mux3|l1_w11_n0_mux_dataout~0_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[40] & ( !\dmem~12_q  & ( (!\regval_MEM[10]~4_combout  & (aluout_EX[11] & 
// ((!\regval_MEM[10]~5_combout )))) # (\regval_MEM[10]~4_combout  & (((\dmem_rtl_0|auto_generated|mux3|l1_w11_n0_mux_dataout~0_combout  & \regval_MEM[10]~5_combout )))) ) ) )

	.dataa(!aluout_EX[11]),
	.datab(!\dmem_rtl_0|auto_generated|mux3|l1_w11_n0_mux_dataout~0_combout ),
	.datac(!\regval_MEM[10]~4_combout ),
	.datad(!\regval_MEM[10]~5_combout ),
	.datae(!dmem_rtl_0_bypass[40]),
	.dataf(!\dmem~12_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~13 .extended_lut = "off";
defparam \regval_MEM~13 .lut_mask = 64'h50035F0350F35FF3;
defparam \regval_MEM~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N43
dffeas \regval_MEM[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[11] .is_wysiwyg = "true";
defparam \regval_MEM[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N22
dffeas \regs[9][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][11] .is_wysiwyg = "true";
defparam \regs[9][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N48
cyclonev_lcell_comb \Mux20~1 (
// Equation(s):
// \Mux20~1_combout  = ( \regs[5][11]~q  & ( \regs[1][11]~q  & ( (!\imem~14_combout ) # ((!\imem~13_combout  & (\regs[9][11]~q )) # (\imem~13_combout  & ((\regs[13][11]~q )))) ) ) ) # ( !\regs[5][11]~q  & ( \regs[1][11]~q  & ( (!\imem~13_combout  & 
// (((!\imem~14_combout )) # (\regs[9][11]~q ))) # (\imem~13_combout  & (((\regs[13][11]~q  & \imem~14_combout )))) ) ) ) # ( \regs[5][11]~q  & ( !\regs[1][11]~q  & ( (!\imem~13_combout  & (\regs[9][11]~q  & ((\imem~14_combout )))) # (\imem~13_combout  & 
// (((!\imem~14_combout ) # (\regs[13][11]~q )))) ) ) ) # ( !\regs[5][11]~q  & ( !\regs[1][11]~q  & ( (\imem~14_combout  & ((!\imem~13_combout  & (\regs[9][11]~q )) # (\imem~13_combout  & ((\regs[13][11]~q ))))) ) ) )

	.dataa(!\imem~13_combout ),
	.datab(!\regs[9][11]~q ),
	.datac(!\regs[13][11]~q ),
	.datad(!\imem~14_combout ),
	.datae(!\regs[5][11]~q ),
	.dataf(!\regs[1][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~1 .extended_lut = "off";
defparam \Mux20~1 .lut_mask = 64'h00275527AA27FF27;
defparam \Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N6
cyclonev_lcell_comb \Mux20~2 (
// Equation(s):
// \Mux20~2_combout  = ( \regs[14][11]~q  & ( \regs[6][11]~q  & ( ((!\imem~14_combout  & ((\regs[2][11]~q ))) # (\imem~14_combout  & (\regs[10][11]~q ))) # (\imem~13_combout ) ) ) ) # ( !\regs[14][11]~q  & ( \regs[6][11]~q  & ( (!\imem~13_combout  & 
// ((!\imem~14_combout  & ((\regs[2][11]~q ))) # (\imem~14_combout  & (\regs[10][11]~q )))) # (\imem~13_combout  & (((!\imem~14_combout )))) ) ) ) # ( \regs[14][11]~q  & ( !\regs[6][11]~q  & ( (!\imem~13_combout  & ((!\imem~14_combout  & ((\regs[2][11]~q ))) 
// # (\imem~14_combout  & (\regs[10][11]~q )))) # (\imem~13_combout  & (((\imem~14_combout )))) ) ) ) # ( !\regs[14][11]~q  & ( !\regs[6][11]~q  & ( (!\imem~13_combout  & ((!\imem~14_combout  & ((\regs[2][11]~q ))) # (\imem~14_combout  & (\regs[10][11]~q 
// )))) ) ) )

	.dataa(!\imem~13_combout ),
	.datab(!\regs[10][11]~q ),
	.datac(!\regs[2][11]~q ),
	.datad(!\imem~14_combout ),
	.datae(!\regs[14][11]~q ),
	.dataf(!\regs[6][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~2 .extended_lut = "off";
defparam \Mux20~2 .lut_mask = 64'h0A220A775F225F77;
defparam \Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N36
cyclonev_lcell_comb \Mux20~3 (
// Equation(s):
// \Mux20~3_combout  = ( \regs[15][11]~q  & ( \imem~13_combout  & ( (\regs[7][11]~q ) # (\imem~14_combout ) ) ) ) # ( !\regs[15][11]~q  & ( \imem~13_combout  & ( (!\imem~14_combout  & \regs[7][11]~q ) ) ) ) # ( \regs[15][11]~q  & ( !\imem~13_combout  & ( 
// (!\imem~14_combout  & ((\regs[3][11]~q ))) # (\imem~14_combout  & (\regs[11][11]~q )) ) ) ) # ( !\regs[15][11]~q  & ( !\imem~13_combout  & ( (!\imem~14_combout  & ((\regs[3][11]~q ))) # (\imem~14_combout  & (\regs[11][11]~q )) ) ) )

	.dataa(!\regs[11][11]~q ),
	.datab(!\regs[3][11]~q ),
	.datac(!\imem~14_combout ),
	.datad(!\regs[7][11]~q ),
	.datae(!\regs[15][11]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~3 .extended_lut = "off";
defparam \Mux20~3 .lut_mask = 64'h3535353500F00FFF;
defparam \Mux20~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N6
cyclonev_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = ( \regs[4][11]~q  & ( \regs[12][11]~q  & ( ((!\imem~14_combout  & ((\regs[0][11]~q ))) # (\imem~14_combout  & (\regs[8][11]~q ))) # (\imem~13_combout ) ) ) ) # ( !\regs[4][11]~q  & ( \regs[12][11]~q  & ( (!\imem~14_combout  & 
// (!\imem~13_combout  & ((\regs[0][11]~q )))) # (\imem~14_combout  & (((\regs[8][11]~q )) # (\imem~13_combout ))) ) ) ) # ( \regs[4][11]~q  & ( !\regs[12][11]~q  & ( (!\imem~14_combout  & (((\regs[0][11]~q )) # (\imem~13_combout ))) # (\imem~14_combout  & 
// (!\imem~13_combout  & (\regs[8][11]~q ))) ) ) ) # ( !\regs[4][11]~q  & ( !\regs[12][11]~q  & ( (!\imem~13_combout  & ((!\imem~14_combout  & ((\regs[0][11]~q ))) # (\imem~14_combout  & (\regs[8][11]~q )))) ) ) )

	.dataa(!\imem~14_combout ),
	.datab(!\imem~13_combout ),
	.datac(!\regs[8][11]~q ),
	.datad(!\regs[0][11]~q ),
	.datae(!\regs[4][11]~q ),
	.dataf(!\regs[12][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~0 .extended_lut = "off";
defparam \Mux20~0 .lut_mask = 64'h048C26AE159D37BF;
defparam \Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N12
cyclonev_lcell_comb \Mux20~4 (
// Equation(s):
// \Mux20~4_combout  = ( \imem~15_combout  & ( \imem~16_combout  & ( \Mux20~3_combout  ) ) ) # ( !\imem~15_combout  & ( \imem~16_combout  & ( \Mux20~2_combout  ) ) ) # ( \imem~15_combout  & ( !\imem~16_combout  & ( \Mux20~1_combout  ) ) ) # ( 
// !\imem~15_combout  & ( !\imem~16_combout  & ( \Mux20~0_combout  ) ) )

	.dataa(!\Mux20~1_combout ),
	.datab(!\Mux20~2_combout ),
	.datac(!\Mux20~3_combout ),
	.datad(!\Mux20~0_combout ),
	.datae(!\imem~15_combout ),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~4 .extended_lut = "off";
defparam \Mux20~4 .lut_mask = 64'h00FF555533330F0F;
defparam \Mux20~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N13
dffeas \regval1_ID[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux20~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[11] .is_wysiwyg = "true";
defparam \regval1_ID[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N42
cyclonev_lcell_comb \aluout_EX_r[11]~27 (
// Equation(s):
// \aluout_EX_r[11]~27_combout  = ( immval_ID[11] & ( !\Equal16~0_combout  $ (((!\aluout_EX_r[3]~15_combout ) # (regval1_ID[11]))) ) ) # ( !immval_ID[11] & ( (regval1_ID[11] & (!\Equal16~0_combout  $ (!\aluout_EX_r[3]~15_combout ))) ) )

	.dataa(!\Equal16~0_combout ),
	.datab(!\aluout_EX_r[3]~15_combout ),
	.datac(!regval1_ID[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!immval_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~27 .extended_lut = "off";
defparam \aluout_EX_r[11]~27 .lut_mask = 64'h0606060665656565;
defparam \aluout_EX_r[11]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N18
cyclonev_lcell_comb \aluout_EX_r[11]~28 (
// Equation(s):
// \aluout_EX_r[11]~28_combout  = ( \always4~0_combout  & ( \aluout_EX_r[11]~27_combout  & ( (!\Add3~5_sumout  & (\aluout_EX_r[14]~14_combout  & (\ShiftLeft0~4_combout ))) # (\Add3~5_sumout  & ((!\Equal10~0_combout ) # ((\aluout_EX_r[14]~14_combout  & 
// \ShiftLeft0~4_combout )))) ) ) ) # ( !\always4~0_combout  & ( \aluout_EX_r[11]~27_combout  & ( (!\Equal10~0_combout ) # ((\aluout_EX_r[14]~14_combout  & \ShiftLeft0~4_combout )) ) ) ) # ( \always4~0_combout  & ( !\aluout_EX_r[11]~27_combout  & ( 
// (!\Add3~5_sumout  & (\aluout_EX_r[14]~14_combout  & (\ShiftLeft0~4_combout ))) # (\Add3~5_sumout  & ((!\Equal10~0_combout ) # ((\aluout_EX_r[14]~14_combout  & \ShiftLeft0~4_combout )))) ) ) ) # ( !\always4~0_combout  & ( !\aluout_EX_r[11]~27_combout  & ( 
// (\aluout_EX_r[14]~14_combout  & \ShiftLeft0~4_combout ) ) ) )

	.dataa(!\Add3~5_sumout ),
	.datab(!\aluout_EX_r[14]~14_combout ),
	.datac(!\ShiftLeft0~4_combout ),
	.datad(!\Equal10~0_combout ),
	.datae(!\always4~0_combout ),
	.dataf(!\aluout_EX_r[11]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~28 .extended_lut = "off";
defparam \aluout_EX_r[11]~28 .lut_mask = 64'h03035703FF035703;
defparam \aluout_EX_r[11]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N6
cyclonev_lcell_comb \ShiftRight0~8 (
// Equation(s):
// \ShiftRight0~8_combout  = ( regval1_ID[17] & ( regval1_ID[18] & ( ((!regval2_ID[0] & (regval1_ID[15])) # (regval2_ID[0] & ((regval1_ID[16])))) # (regval2_ID[1]) ) ) ) # ( !regval1_ID[17] & ( regval1_ID[18] & ( (!regval2_ID[0] & (regval1_ID[15] & 
// (!regval2_ID[1]))) # (regval2_ID[0] & (((regval1_ID[16]) # (regval2_ID[1])))) ) ) ) # ( regval1_ID[17] & ( !regval1_ID[18] & ( (!regval2_ID[0] & (((regval2_ID[1])) # (regval1_ID[15]))) # (regval2_ID[0] & (((!regval2_ID[1] & regval1_ID[16])))) ) ) ) # ( 
// !regval1_ID[17] & ( !regval1_ID[18] & ( (!regval2_ID[1] & ((!regval2_ID[0] & (regval1_ID[15])) # (regval2_ID[0] & ((regval1_ID[16]))))) ) ) )

	.dataa(!regval1_ID[15]),
	.datab(!regval2_ID[0]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[16]),
	.datae(!regval1_ID[17]),
	.dataf(!regval1_ID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~8 .extended_lut = "off";
defparam \ShiftRight0~8 .lut_mask = 64'h40704C7C43734F7F;
defparam \ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N0
cyclonev_lcell_comb \ShiftRight0~7 (
// Equation(s):
// \ShiftRight0~7_combout  = ( regval1_ID[13] & ( regval1_ID[11] & ( (!regval2_ID[0]) # ((!regval2_ID[1] & ((\regval1_ID[12]~DUPLICATE_q ))) # (regval2_ID[1] & (regval1_ID[14]))) ) ) ) # ( !regval1_ID[13] & ( regval1_ID[11] & ( (!regval2_ID[0] & 
// (((!regval2_ID[1])))) # (regval2_ID[0] & ((!regval2_ID[1] & ((\regval1_ID[12]~DUPLICATE_q ))) # (regval2_ID[1] & (regval1_ID[14])))) ) ) ) # ( regval1_ID[13] & ( !regval1_ID[11] & ( (!regval2_ID[0] & (((regval2_ID[1])))) # (regval2_ID[0] & 
// ((!regval2_ID[1] & ((\regval1_ID[12]~DUPLICATE_q ))) # (regval2_ID[1] & (regval1_ID[14])))) ) ) ) # ( !regval1_ID[13] & ( !regval1_ID[11] & ( (regval2_ID[0] & ((!regval2_ID[1] & ((\regval1_ID[12]~DUPLICATE_q ))) # (regval2_ID[1] & (regval1_ID[14])))) ) ) 
// )

	.dataa(!regval1_ID[14]),
	.datab(!regval2_ID[0]),
	.datac(!regval2_ID[1]),
	.datad(!\regval1_ID[12]~DUPLICATE_q ),
	.datae(!regval1_ID[13]),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~7 .extended_lut = "off";
defparam \ShiftRight0~7 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N30
cyclonev_lcell_comb \aluout_EX_r[11]~24 (
// Equation(s):
// \aluout_EX_r[11]~24_combout  = ( \ShiftRight0~7_combout  & ( \ShiftRight0~9_combout  & ( (!regval2_ID[2]) # ((!regval2_ID[3] & ((\ShiftRight0~8_combout ))) # (regval2_ID[3] & (\ShiftRight0~11_combout ))) ) ) ) # ( !\ShiftRight0~7_combout  & ( 
// \ShiftRight0~9_combout  & ( (!regval2_ID[2] & (((regval2_ID[3])))) # (regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftRight0~8_combout ))) # (regval2_ID[3] & (\ShiftRight0~11_combout )))) ) ) ) # ( \ShiftRight0~7_combout  & ( !\ShiftRight0~9_combout  & ( 
// (!regval2_ID[2] & (((!regval2_ID[3])))) # (regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftRight0~8_combout ))) # (regval2_ID[3] & (\ShiftRight0~11_combout )))) ) ) ) # ( !\ShiftRight0~7_combout  & ( !\ShiftRight0~9_combout  & ( (regval2_ID[2] & 
// ((!regval2_ID[3] & ((\ShiftRight0~8_combout ))) # (regval2_ID[3] & (\ShiftRight0~11_combout )))) ) ) )

	.dataa(!\ShiftRight0~11_combout ),
	.datab(!regval2_ID[2]),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftRight0~8_combout ),
	.datae(!\ShiftRight0~7_combout ),
	.dataf(!\ShiftRight0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~24 .extended_lut = "off";
defparam \aluout_EX_r[11]~24 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \aluout_EX_r[11]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N21
cyclonev_lcell_comb \aluout_EX_r[11]~25 (
// Equation(s):
// \aluout_EX_r[11]~25_combout  = ( \ShiftRight0~13_combout  & ( \aluout_EX_r[11]~24_combout  & ( (!op2_ID[0] & (((!\ShiftRight0~5_combout )) # (regval1_ID[31]))) # (op2_ID[0] & (((!regval2_ID[4] & !\ShiftRight0~5_combout )))) ) ) ) # ( 
// !\ShiftRight0~13_combout  & ( \aluout_EX_r[11]~24_combout  & ( (!\ShiftRight0~5_combout  & (((!regval2_ID[4])))) # (\ShiftRight0~5_combout  & (!op2_ID[0] & (regval1_ID[31]))) ) ) ) # ( \ShiftRight0~13_combout  & ( !\aluout_EX_r[11]~24_combout  & ( 
// (!op2_ID[0] & ((!\ShiftRight0~5_combout  & ((regval2_ID[4]))) # (\ShiftRight0~5_combout  & (regval1_ID[31])))) ) ) ) # ( !\ShiftRight0~13_combout  & ( !\aluout_EX_r[11]~24_combout  & ( (!op2_ID[0] & (regval1_ID[31] & \ShiftRight0~5_combout )) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!regval1_ID[31]),
	.datac(!regval2_ID[4]),
	.datad(!\ShiftRight0~5_combout ),
	.datae(!\ShiftRight0~13_combout ),
	.dataf(!\aluout_EX_r[11]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~25 .extended_lut = "off";
defparam \aluout_EX_r[11]~25 .lut_mask = 64'h00220A22F022FA22;
defparam \aluout_EX_r[11]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N6
cyclonev_lcell_comb \aluout_EX_r[11]~26 (
// Equation(s):
// \aluout_EX_r[11]~26_combout  = ( \aluout_EX_r[3]~9_combout  & ( \aluout_EX_r[11]~25_combout  ) ) # ( !\aluout_EX_r[3]~9_combout  & ( \aluout_EX_r[11]~25_combout  & ( (!\aluout_EX_r[3]~1_combout  & (\aluout_EX_r[3]~3_combout  & (!regval1_ID[11] $ 
// (!regval2_ID[11])))) # (\aluout_EX_r[3]~1_combout  & (!\aluout_EX_r[3]~3_combout  & (!regval1_ID[11] $ (regval2_ID[11])))) ) ) ) # ( !\aluout_EX_r[3]~9_combout  & ( !\aluout_EX_r[11]~25_combout  & ( (!\aluout_EX_r[3]~1_combout  & 
// (\aluout_EX_r[3]~3_combout  & (!regval1_ID[11] $ (!regval2_ID[11])))) # (\aluout_EX_r[3]~1_combout  & (!\aluout_EX_r[3]~3_combout  & (!regval1_ID[11] $ (regval2_ID[11])))) ) ) )

	.dataa(!regval1_ID[11]),
	.datab(!regval2_ID[11]),
	.datac(!\aluout_EX_r[3]~1_combout ),
	.datad(!\aluout_EX_r[3]~3_combout ),
	.datae(!\aluout_EX_r[3]~9_combout ),
	.dataf(!\aluout_EX_r[11]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~26 .extended_lut = "off";
defparam \aluout_EX_r[11]~26 .lut_mask = 64'h096000000960FFFF;
defparam \aluout_EX_r[11]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N3
cyclonev_lcell_comb \aluout_EX_r[11]~23 (
// Equation(s):
// \aluout_EX_r[11]~23_combout  = ( regval1_ID[11] & ( (\aluout_EX_r[3]~5_combout  & !\aluout_EX_r[3]~4_combout ) ) ) # ( !regval1_ID[11] & ( (!\aluout_EX_r[3]~5_combout  & (\aluout_EX_r[3]~4_combout  & !regval2_ID[11])) # (\aluout_EX_r[3]~5_combout  & 
// (!\aluout_EX_r[3]~4_combout  & regval2_ID[11])) ) )

	.dataa(gnd),
	.datab(!\aluout_EX_r[3]~5_combout ),
	.datac(!\aluout_EX_r[3]~4_combout ),
	.datad(!regval2_ID[11]),
	.datae(gnd),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~23 .extended_lut = "off";
defparam \aluout_EX_r[11]~23 .lut_mask = 64'h0C300C3030303030;
defparam \aluout_EX_r[11]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N9
cyclonev_lcell_comb \aluout_EX_r[11]~21 (
// Equation(s):
// \aluout_EX_r[11]~21_combout  = ( regval2_ID[11] & ( regval1_ID[11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~21 .extended_lut = "off";
defparam \aluout_EX_r[11]~21 .lut_mask = 64'h000000000F0F0F0F;
defparam \aluout_EX_r[11]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N24
cyclonev_lcell_comb \aluout_EX_r[11]~22 (
// Equation(s):
// \aluout_EX_r[11]~22_combout  = ( \Add1~5_sumout  & ( op2_ID[2] & ( (\aluout_EX_r[30]~20_combout  & (!\aluout_EX_r[11]~21_combout  $ (!\op2_ID[3]~DUPLICATE_q ))) ) ) ) # ( !\Add1~5_sumout  & ( op2_ID[2] & ( (\aluout_EX_r[30]~20_combout  & 
// (!\aluout_EX_r[11]~21_combout  $ (!\op2_ID[3]~DUPLICATE_q ))) ) ) ) # ( \Add1~5_sumout  & ( !op2_ID[2] & ( (\aluout_EX_r[30]~20_combout  & ((!\op2_ID[3]~DUPLICATE_q ) # (\Add2~5_sumout ))) ) ) ) # ( !\Add1~5_sumout  & ( !op2_ID[2] & ( 
// (\aluout_EX_r[30]~20_combout  & (\op2_ID[3]~DUPLICATE_q  & \Add2~5_sumout )) ) ) )

	.dataa(!\aluout_EX_r[30]~20_combout ),
	.datab(!\aluout_EX_r[11]~21_combout ),
	.datac(!\op2_ID[3]~DUPLICATE_q ),
	.datad(!\Add2~5_sumout ),
	.datae(!\Add1~5_sumout ),
	.dataf(!op2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~22 .extended_lut = "off";
defparam \aluout_EX_r[11]~22 .lut_mask = 64'h0005505514141414;
defparam \aluout_EX_r[11]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N33
cyclonev_lcell_comb \aluout_EX_r[11]~29 (
// Equation(s):
// \aluout_EX_r[11]~29_combout  = ( \aluout_EX_r[11]~23_combout  & ( \aluout_EX_r[11]~22_combout  & ( ((\aluout_EX_r[14]~8_combout  & ((\aluout_EX_r[14]~19_combout ) # (\aluout_EX_r[11]~26_combout )))) # (\aluout_EX_r[11]~28_combout ) ) ) ) # ( 
// !\aluout_EX_r[11]~23_combout  & ( \aluout_EX_r[11]~22_combout  & ( ((\aluout_EX_r[14]~8_combout  & ((\aluout_EX_r[14]~19_combout ) # (\aluout_EX_r[11]~26_combout )))) # (\aluout_EX_r[11]~28_combout ) ) ) ) # ( \aluout_EX_r[11]~23_combout  & ( 
// !\aluout_EX_r[11]~22_combout  & ( ((\aluout_EX_r[14]~8_combout  & ((\aluout_EX_r[14]~19_combout ) # (\aluout_EX_r[11]~26_combout )))) # (\aluout_EX_r[11]~28_combout ) ) ) ) # ( !\aluout_EX_r[11]~23_combout  & ( !\aluout_EX_r[11]~22_combout  & ( 
// ((\aluout_EX_r[11]~26_combout  & \aluout_EX_r[14]~8_combout )) # (\aluout_EX_r[11]~28_combout ) ) ) )

	.dataa(!\aluout_EX_r[11]~28_combout ),
	.datab(!\aluout_EX_r[11]~26_combout ),
	.datac(!\aluout_EX_r[14]~8_combout ),
	.datad(!\aluout_EX_r[14]~19_combout ),
	.datae(!\aluout_EX_r[11]~23_combout ),
	.dataf(!\aluout_EX_r[11]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~29 .extended_lut = "off";
defparam \aluout_EX_r[11]~29 .lut_mask = 64'h5757575F575F575F;
defparam \aluout_EX_r[11]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N33
cyclonev_lcell_comb \aluout_EX[11]~feeder (
// Equation(s):
// \aluout_EX[11]~feeder_combout  = ( \aluout_EX_r[11]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[11]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[11]~feeder .extended_lut = "off";
defparam \aluout_EX[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_EX[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N34
dffeas \aluout_EX[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[11]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[11] .is_wysiwyg = "true";
defparam \aluout_EX[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[10]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[10]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N0
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|mux3|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|mux3|l1_w10_n0_mux_dataout~0_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( 
// \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|mux3|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|mux3|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|mux3|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h333333330F0F0F0F;
defparam \dmem_rtl_0|auto_generated|mux3|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N19
dffeas \dmem~11 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~11 .is_wysiwyg = "true";
defparam \dmem~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N48
cyclonev_lcell_comb \regval_MEM~14 (
// Equation(s):
// \regval_MEM~14_combout  = ( \regval_MEM[10]~5_combout  & ( \dmem~11_q  & ( (!\regval_MEM[10]~4_combout ) # (\dmem_rtl_0|auto_generated|mux3|l1_w10_n0_mux_dataout~0_combout ) ) ) ) # ( !\regval_MEM[10]~5_combout  & ( \dmem~11_q  & ( 
// (!\regval_MEM[10]~4_combout  & (\aluout_EX[10]~DUPLICATE_q )) # (\regval_MEM[10]~4_combout  & ((dmem_rtl_0_bypass[39]))) ) ) ) # ( \regval_MEM[10]~5_combout  & ( !\dmem~11_q  & ( (\regval_MEM[10]~4_combout  & 
// \dmem_rtl_0|auto_generated|mux3|l1_w10_n0_mux_dataout~0_combout ) ) ) ) # ( !\regval_MEM[10]~5_combout  & ( !\dmem~11_q  & ( (!\regval_MEM[10]~4_combout  & (\aluout_EX[10]~DUPLICATE_q )) # (\regval_MEM[10]~4_combout  & ((dmem_rtl_0_bypass[39]))) ) ) )

	.dataa(!\aluout_EX[10]~DUPLICATE_q ),
	.datab(!dmem_rtl_0_bypass[39]),
	.datac(!\regval_MEM[10]~4_combout ),
	.datad(!\dmem_rtl_0|auto_generated|mux3|l1_w10_n0_mux_dataout~0_combout ),
	.datae(!\regval_MEM[10]~5_combout ),
	.dataf(!\dmem~11_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~14 .extended_lut = "off";
defparam \regval_MEM~14 .lut_mask = 64'h5353000F5353F0FF;
defparam \regval_MEM~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N49
dffeas \regval_MEM[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[10] .is_wysiwyg = "true";
defparam \regval_MEM[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N31
dffeas \regs[14][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][10] .is_wysiwyg = "true";
defparam \regs[14][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N36
cyclonev_lcell_comb \Mux21~3 (
// Equation(s):
// \Mux21~3_combout  = ( \regs[15][10]~q  & ( \imem~16_combout  & ( (\imem~15_combout ) # (\regs[14][10]~q ) ) ) ) # ( !\regs[15][10]~q  & ( \imem~16_combout  & ( (\regs[14][10]~q  & !\imem~15_combout ) ) ) ) # ( \regs[15][10]~q  & ( !\imem~16_combout  & ( 
// (!\imem~15_combout  & ((\regs[12][10]~q ))) # (\imem~15_combout  & (\regs[13][10]~q )) ) ) ) # ( !\regs[15][10]~q  & ( !\imem~16_combout  & ( (!\imem~15_combout  & ((\regs[12][10]~q ))) # (\imem~15_combout  & (\regs[13][10]~q )) ) ) )

	.dataa(!\regs[14][10]~q ),
	.datab(!\regs[13][10]~q ),
	.datac(!\imem~15_combout ),
	.datad(!\regs[12][10]~q ),
	.datae(!\regs[15][10]~q ),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~3 .extended_lut = "off";
defparam \Mux21~3 .lut_mask = 64'h03F303F350505F5F;
defparam \Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N30
cyclonev_lcell_comb \Mux21~2 (
// Equation(s):
// \Mux21~2_combout  = ( \regs[11][10]~q  & ( \regs[10][10]~q  & ( ((!\imem~15_combout  & ((\regs[8][10]~q ))) # (\imem~15_combout  & (\regs[9][10]~q ))) # (\imem~16_combout ) ) ) ) # ( !\regs[11][10]~q  & ( \regs[10][10]~q  & ( (!\imem~16_combout  & 
// ((!\imem~15_combout  & ((\regs[8][10]~q ))) # (\imem~15_combout  & (\regs[9][10]~q )))) # (\imem~16_combout  & (((!\imem~15_combout )))) ) ) ) # ( \regs[11][10]~q  & ( !\regs[10][10]~q  & ( (!\imem~16_combout  & ((!\imem~15_combout  & ((\regs[8][10]~q ))) 
// # (\imem~15_combout  & (\regs[9][10]~q )))) # (\imem~16_combout  & (((\imem~15_combout )))) ) ) ) # ( !\regs[11][10]~q  & ( !\regs[10][10]~q  & ( (!\imem~16_combout  & ((!\imem~15_combout  & ((\regs[8][10]~q ))) # (\imem~15_combout  & (\regs[9][10]~q )))) 
// ) ) )

	.dataa(!\regs[9][10]~q ),
	.datab(!\imem~16_combout ),
	.datac(!\regs[8][10]~q ),
	.datad(!\imem~15_combout ),
	.datae(!\regs[11][10]~q ),
	.dataf(!\regs[10][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~2 .extended_lut = "off";
defparam \Mux21~2 .lut_mask = 64'h0C440C773F443F77;
defparam \Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N12
cyclonev_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = ( \regs[1][10]~q  & ( \regs[3][10]~q  & ( ((!\imem~16_combout  & ((\regs[0][10]~q ))) # (\imem~16_combout  & (\regs[2][10]~q ))) # (\imem~15_combout ) ) ) ) # ( !\regs[1][10]~q  & ( \regs[3][10]~q  & ( (!\imem~15_combout  & 
// ((!\imem~16_combout  & ((\regs[0][10]~q ))) # (\imem~16_combout  & (\regs[2][10]~q )))) # (\imem~15_combout  & (\imem~16_combout )) ) ) ) # ( \regs[1][10]~q  & ( !\regs[3][10]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & ((\regs[0][10]~q ))) # 
// (\imem~16_combout  & (\regs[2][10]~q )))) # (\imem~15_combout  & (!\imem~16_combout )) ) ) ) # ( !\regs[1][10]~q  & ( !\regs[3][10]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & ((\regs[0][10]~q ))) # (\imem~16_combout  & (\regs[2][10]~q )))) ) ) )

	.dataa(!\imem~15_combout ),
	.datab(!\imem~16_combout ),
	.datac(!\regs[2][10]~q ),
	.datad(!\regs[0][10]~q ),
	.datae(!\regs[1][10]~q ),
	.dataf(!\regs[3][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~0 .extended_lut = "off";
defparam \Mux21~0 .lut_mask = 64'h028A46CE139B57DF;
defparam \Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N4
dffeas \regs[6][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][10] .is_wysiwyg = "true";
defparam \regs[6][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N18
cyclonev_lcell_comb \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = ( \regs[5][10]~q  & ( \regs[7][10]~q  & ( ((!\imem~16_combout  & (\regs[4][10]~q )) # (\imem~16_combout  & ((\regs[6][10]~q )))) # (\imem~15_combout ) ) ) ) # ( !\regs[5][10]~q  & ( \regs[7][10]~q  & ( (!\imem~16_combout  & 
// (\regs[4][10]~q  & (!\imem~15_combout ))) # (\imem~16_combout  & (((\regs[6][10]~q ) # (\imem~15_combout )))) ) ) ) # ( \regs[5][10]~q  & ( !\regs[7][10]~q  & ( (!\imem~16_combout  & (((\imem~15_combout )) # (\regs[4][10]~q ))) # (\imem~16_combout  & 
// (((!\imem~15_combout  & \regs[6][10]~q )))) ) ) ) # ( !\regs[5][10]~q  & ( !\regs[7][10]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & (\regs[4][10]~q )) # (\imem~16_combout  & ((\regs[6][10]~q ))))) ) ) )

	.dataa(!\regs[4][10]~q ),
	.datab(!\imem~16_combout ),
	.datac(!\imem~15_combout ),
	.datad(!\regs[6][10]~q ),
	.datae(!\regs[5][10]~q ),
	.dataf(!\regs[7][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~1 .extended_lut = "off";
defparam \Mux21~1 .lut_mask = 64'h40704C7C43734F7F;
defparam \Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N18
cyclonev_lcell_comb \Mux21~4 (
// Equation(s):
// \Mux21~4_combout  = ( \Mux21~0_combout  & ( \Mux21~1_combout  & ( (!\imem~14_combout ) # ((!\imem~13_combout  & ((\Mux21~2_combout ))) # (\imem~13_combout  & (\Mux21~3_combout ))) ) ) ) # ( !\Mux21~0_combout  & ( \Mux21~1_combout  & ( (!\imem~13_combout  
// & (((\Mux21~2_combout  & \imem~14_combout )))) # (\imem~13_combout  & (((!\imem~14_combout )) # (\Mux21~3_combout ))) ) ) ) # ( \Mux21~0_combout  & ( !\Mux21~1_combout  & ( (!\imem~13_combout  & (((!\imem~14_combout ) # (\Mux21~2_combout )))) # 
// (\imem~13_combout  & (\Mux21~3_combout  & ((\imem~14_combout )))) ) ) ) # ( !\Mux21~0_combout  & ( !\Mux21~1_combout  & ( (\imem~14_combout  & ((!\imem~13_combout  & ((\Mux21~2_combout ))) # (\imem~13_combout  & (\Mux21~3_combout )))) ) ) )

	.dataa(!\Mux21~3_combout ),
	.datab(!\Mux21~2_combout ),
	.datac(!\imem~13_combout ),
	.datad(!\imem~14_combout ),
	.datae(!\Mux21~0_combout ),
	.dataf(!\Mux21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~4 .extended_lut = "off";
defparam \Mux21~4 .lut_mask = 64'h0035F0350F35FF35;
defparam \Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N19
dffeas \regval1_ID[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux21~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[10] .is_wysiwyg = "true";
defparam \regval1_ID[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N45
cyclonev_lcell_comb \aluout_EX_r[10]~33 (
// Equation(s):
// \aluout_EX_r[10]~33_combout  = ( immval_ID[10] & ( !\Equal16~0_combout  $ (((!\aluout_EX_r[3]~15_combout ) # (regval1_ID[10]))) ) ) # ( !immval_ID[10] & ( (regval1_ID[10] & (!\Equal16~0_combout  $ (!\aluout_EX_r[3]~15_combout ))) ) )

	.dataa(!\Equal16~0_combout ),
	.datab(!\aluout_EX_r[3]~15_combout ),
	.datac(!regval1_ID[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!immval_ID[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~33 .extended_lut = "off";
defparam \aluout_EX_r[10]~33 .lut_mask = 64'h0606060665656565;
defparam \aluout_EX_r[10]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N33
cyclonev_lcell_comb \aluout_EX_r[10]~34 (
// Equation(s):
// \aluout_EX_r[10]~34_combout  = ( \ShiftLeft0~8_combout  & ( \aluout_EX_r[10]~33_combout  & ( ((!\Equal10~0_combout  & ((!\always4~0_combout ) # (\Add3~9_sumout )))) # (\aluout_EX_r[14]~14_combout ) ) ) ) # ( !\ShiftLeft0~8_combout  & ( 
// \aluout_EX_r[10]~33_combout  & ( (!\Equal10~0_combout  & ((!\always4~0_combout ) # (\Add3~9_sumout ))) ) ) ) # ( \ShiftLeft0~8_combout  & ( !\aluout_EX_r[10]~33_combout  & ( ((\always4~0_combout  & (!\Equal10~0_combout  & \Add3~9_sumout ))) # 
// (\aluout_EX_r[14]~14_combout ) ) ) ) # ( !\ShiftLeft0~8_combout  & ( !\aluout_EX_r[10]~33_combout  & ( (\always4~0_combout  & (!\Equal10~0_combout  & \Add3~9_sumout )) ) ) )

	.dataa(!\always4~0_combout ),
	.datab(!\Equal10~0_combout ),
	.datac(!\Add3~9_sumout ),
	.datad(!\aluout_EX_r[14]~14_combout ),
	.datae(!\ShiftLeft0~8_combout ),
	.dataf(!\aluout_EX_r[10]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~34 .extended_lut = "off";
defparam \aluout_EX_r[10]~34 .lut_mask = 64'h040404FF8C8C8CFF;
defparam \aluout_EX_r[10]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N0
cyclonev_lcell_comb \ShiftRight0~18 (
// Equation(s):
// \ShiftRight0~18_combout  = ( regval1_ID[16] & ( regval1_ID[14] & ( (!regval2_ID[0]) # ((!regval2_ID[1] & ((regval1_ID[15]))) # (regval2_ID[1] & (regval1_ID[17]))) ) ) ) # ( !regval1_ID[16] & ( regval1_ID[14] & ( (!regval2_ID[0] & (!regval2_ID[1])) # 
// (regval2_ID[0] & ((!regval2_ID[1] & ((regval1_ID[15]))) # (regval2_ID[1] & (regval1_ID[17])))) ) ) ) # ( regval1_ID[16] & ( !regval1_ID[14] & ( (!regval2_ID[0] & (regval2_ID[1])) # (regval2_ID[0] & ((!regval2_ID[1] & ((regval1_ID[15]))) # (regval2_ID[1] & 
// (regval1_ID[17])))) ) ) ) # ( !regval1_ID[16] & ( !regval1_ID[14] & ( (regval2_ID[0] & ((!regval2_ID[1] & ((regval1_ID[15]))) # (regval2_ID[1] & (regval1_ID[17])))) ) ) )

	.dataa(!regval2_ID[0]),
	.datab(!regval2_ID[1]),
	.datac(!regval1_ID[17]),
	.datad(!regval1_ID[15]),
	.datae(!regval1_ID[16]),
	.dataf(!regval1_ID[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~18 .extended_lut = "off";
defparam \ShiftRight0~18 .lut_mask = 64'h0145236789CDABEF;
defparam \ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N12
cyclonev_lcell_comb \ShiftRight0~17 (
// Equation(s):
// \ShiftRight0~17_combout  = ( \regval1_ID[12]~DUPLICATE_q  & ( regval1_ID[11] & ( (!regval2_ID[1] & (((regval2_ID[0]) # (regval1_ID[10])))) # (regval2_ID[1] & (((!regval2_ID[0])) # (regval1_ID[13]))) ) ) ) # ( !\regval1_ID[12]~DUPLICATE_q  & ( 
// regval1_ID[11] & ( (!regval2_ID[1] & (((regval2_ID[0]) # (regval1_ID[10])))) # (regval2_ID[1] & (regval1_ID[13] & ((regval2_ID[0])))) ) ) ) # ( \regval1_ID[12]~DUPLICATE_q  & ( !regval1_ID[11] & ( (!regval2_ID[1] & (((regval1_ID[10] & !regval2_ID[0])))) # 
// (regval2_ID[1] & (((!regval2_ID[0])) # (regval1_ID[13]))) ) ) ) # ( !\regval1_ID[12]~DUPLICATE_q  & ( !regval1_ID[11] & ( (!regval2_ID[1] & (((regval1_ID[10] & !regval2_ID[0])))) # (regval2_ID[1] & (regval1_ID[13] & ((regval2_ID[0])))) ) ) )

	.dataa(!regval1_ID[13]),
	.datab(!regval1_ID[10]),
	.datac(!regval2_ID[1]),
	.datad(!regval2_ID[0]),
	.datae(!\regval1_ID[12]~DUPLICATE_q ),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~17 .extended_lut = "off";
defparam \ShiftRight0~17 .lut_mask = 64'h30053F0530F53FF5;
defparam \ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N0
cyclonev_lcell_comb \aluout_EX_r[10]~30 (
// Equation(s):
// \aluout_EX_r[10]~30_combout  = ( regval2_ID[3] & ( \ShiftRight0~19_combout  & ( (!regval2_ID[2]) # (\ShiftRight0~20_combout ) ) ) ) # ( !regval2_ID[3] & ( \ShiftRight0~19_combout  & ( (!regval2_ID[2] & ((\ShiftRight0~17_combout ))) # (regval2_ID[2] & 
// (\ShiftRight0~18_combout )) ) ) ) # ( regval2_ID[3] & ( !\ShiftRight0~19_combout  & ( (regval2_ID[2] & \ShiftRight0~20_combout ) ) ) ) # ( !regval2_ID[3] & ( !\ShiftRight0~19_combout  & ( (!regval2_ID[2] & ((\ShiftRight0~17_combout ))) # (regval2_ID[2] & 
// (\ShiftRight0~18_combout )) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\ShiftRight0~18_combout ),
	.datac(!\ShiftRight0~20_combout ),
	.datad(!\ShiftRight0~17_combout ),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftRight0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~30 .extended_lut = "off";
defparam \aluout_EX_r[10]~30 .lut_mask = 64'h11BB050511BBAFAF;
defparam \aluout_EX_r[10]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N18
cyclonev_lcell_comb \aluout_EX_r[10]~31 (
// Equation(s):
// \aluout_EX_r[10]~31_combout  = ( \ShiftRight0~16_combout  & ( \aluout_EX_r[10]~30_combout  & ( (!op2_ID[0] & (((!\ShiftRight0~5_combout )) # (regval1_ID[31]))) # (op2_ID[0] & (((!\ShiftRight0~5_combout  & !regval2_ID[4])))) ) ) ) # ( 
// !\ShiftRight0~16_combout  & ( \aluout_EX_r[10]~30_combout  & ( (!\ShiftRight0~5_combout  & (((!regval2_ID[4])))) # (\ShiftRight0~5_combout  & (!op2_ID[0] & (regval1_ID[31]))) ) ) ) # ( \ShiftRight0~16_combout  & ( !\aluout_EX_r[10]~30_combout  & ( 
// (!op2_ID[0] & ((!\ShiftRight0~5_combout  & ((regval2_ID[4]))) # (\ShiftRight0~5_combout  & (regval1_ID[31])))) ) ) ) # ( !\ShiftRight0~16_combout  & ( !\aluout_EX_r[10]~30_combout  & ( (!op2_ID[0] & (regval1_ID[31] & \ShiftRight0~5_combout )) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!regval1_ID[31]),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!regval2_ID[4]),
	.datae(!\ShiftRight0~16_combout ),
	.dataf(!\aluout_EX_r[10]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~31 .extended_lut = "off";
defparam \aluout_EX_r[10]~31 .lut_mask = 64'h020202A2F202F2A2;
defparam \aluout_EX_r[10]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N45
cyclonev_lcell_comb \aluout_EX_r[10]~275 (
// Equation(s):
// \aluout_EX_r[10]~275_combout  = (\op2_ID[3]~DUPLICATE_q  & !op2_ID[2])

	.dataa(!\op2_ID[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!op2_ID[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~275 .extended_lut = "off";
defparam \aluout_EX_r[10]~275 .lut_mask = 64'h5050505050505050;
defparam \aluout_EX_r[10]~275 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N57
cyclonev_lcell_comb \aluout_EX_r[10]~334 (
// Equation(s):
// \aluout_EX_r[10]~334_combout  = ( op2_ID[0] & ( (op2_ID[5] & (!op2_ID[3] $ (((!regval1_ID[10] & !regval2_ID[10]))))) ) ) # ( !op2_ID[0] & ( (op2_ID[5] & (!op2_ID[3] $ (((!regval1_ID[10]) # (!regval2_ID[10]))))) ) )

	.dataa(!regval1_ID[10]),
	.datab(!regval2_ID[10]),
	.datac(!op2_ID[5]),
	.datad(!op2_ID[3]),
	.datae(gnd),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~334 .extended_lut = "off";
defparam \aluout_EX_r[10]~334 .lut_mask = 64'h010E010E07080708;
defparam \aluout_EX_r[10]~334 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N54
cyclonev_lcell_comb \aluout_EX_r[10]~273 (
// Equation(s):
// \aluout_EX_r[10]~273_combout  = (!regval1_ID[10] & ((!regval2_ID[10] & ((!\aluout_EX_r[3]~3_combout ))) # (regval2_ID[10] & (!\aluout_EX_r[3]~1_combout )))) # (regval1_ID[10] & ((!regval2_ID[10] & (!\aluout_EX_r[3]~1_combout )) # (regval2_ID[10] & 
// ((!\aluout_EX_r[3]~3_combout )))))

	.dataa(!regval1_ID[10]),
	.datab(!regval2_ID[10]),
	.datac(!\aluout_EX_r[3]~1_combout ),
	.datad(!\aluout_EX_r[3]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~273 .extended_lut = "off";
defparam \aluout_EX_r[10]~273 .lut_mask = 64'hF960F960F960F960;
defparam \aluout_EX_r[10]~273 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N18
cyclonev_lcell_comb \aluout_EX_r[10]~274 (
// Equation(s):
// \aluout_EX_r[10]~274_combout  = ( \aluout_EX_r[10]~334_combout  & ( \aluout_EX_r[10]~273_combout  & ( (((op2_ID[2]) # (\aluout_EX_r[3]~3_combout )) # (\aluout_EX_r[30]~20_combout )) # (\aluout_EX_r[3]~1_combout ) ) ) ) # ( !\aluout_EX_r[10]~334_combout  & 
// ( \aluout_EX_r[10]~273_combout  & ( (((\aluout_EX_r[30]~20_combout  & !op2_ID[2])) # (\aluout_EX_r[3]~3_combout )) # (\aluout_EX_r[3]~1_combout ) ) ) ) # ( \aluout_EX_r[10]~334_combout  & ( !\aluout_EX_r[10]~273_combout  & ( (!\aluout_EX_r[3]~1_combout  & 
// (!\aluout_EX_r[3]~3_combout  & ((op2_ID[2]) # (\aluout_EX_r[30]~20_combout )))) ) ) ) # ( !\aluout_EX_r[10]~334_combout  & ( !\aluout_EX_r[10]~273_combout  & ( (!\aluout_EX_r[3]~1_combout  & (\aluout_EX_r[30]~20_combout  & (!\aluout_EX_r[3]~3_combout  & 
// !op2_ID[2]))) ) ) )

	.dataa(!\aluout_EX_r[3]~1_combout ),
	.datab(!\aluout_EX_r[30]~20_combout ),
	.datac(!\aluout_EX_r[3]~3_combout ),
	.datad(!op2_ID[2]),
	.datae(!\aluout_EX_r[10]~334_combout ),
	.dataf(!\aluout_EX_r[10]~273_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~274 .extended_lut = "off";
defparam \aluout_EX_r[10]~274 .lut_mask = 64'h200020A07F5F7FFF;
defparam \aluout_EX_r[10]~274 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N42
cyclonev_lcell_comb \aluout_EX_r[10]~333 (
// Equation(s):
// \aluout_EX_r[10]~333_combout  = ( op2_ID[1] & ( \aluout_EX_r[10]~274_combout  ) ) # ( !op2_ID[1] & ( (\aluout_EX_r[10]~274_combout  & (((\Add1~9_sumout ) # (op2_ID[2])) # (\op2_ID[3]~DUPLICATE_q ))) ) )

	.dataa(!\op2_ID[3]~DUPLICATE_q ),
	.datab(!op2_ID[2]),
	.datac(!\aluout_EX_r[10]~274_combout ),
	.datad(!\Add1~9_sumout ),
	.datae(gnd),
	.dataf(!op2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~333 .extended_lut = "off";
defparam \aluout_EX_r[10]~333 .lut_mask = 64'h070F070F0F0F0F0F;
defparam \aluout_EX_r[10]~333 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N51
cyclonev_lcell_comb \aluout_EX_r[10]~32 (
// Equation(s):
// \aluout_EX_r[10]~32_combout  = ( \aluout_EX_r[3]~3_combout  & ( \aluout_EX_r[10]~333_combout  & ( !\aluout_EX_r[3]~9_combout  ) ) ) # ( !\aluout_EX_r[3]~3_combout  & ( \aluout_EX_r[10]~333_combout  & ( (!\aluout_EX_r[3]~9_combout  & 
// (((!\aluout_EX_r[10]~275_combout ) # (\aluout_EX_r[3]~1_combout )) # (\Add2~9_sumout ))) ) ) )

	.dataa(!\Add2~9_sumout ),
	.datab(!\aluout_EX_r[3]~9_combout ),
	.datac(!\aluout_EX_r[3]~1_combout ),
	.datad(!\aluout_EX_r[10]~275_combout ),
	.datae(!\aluout_EX_r[3]~3_combout ),
	.dataf(!\aluout_EX_r[10]~333_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~32 .extended_lut = "off";
defparam \aluout_EX_r[10]~32 .lut_mask = 64'h00000000CC4CCCCC;
defparam \aluout_EX_r[10]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N57
cyclonev_lcell_comb \aluout_EX_r[10]~35 (
// Equation(s):
// \aluout_EX_r[10]~35_combout  = ( \aluout_EX_r[10]~32_combout  & ( (\aluout_EX_r[10]~34_combout ) # (\aluout_EX_r[14]~8_combout ) ) ) # ( !\aluout_EX_r[10]~32_combout  & ( ((\aluout_EX_r[14]~8_combout  & (\aluout_EX_r[3]~9_combout  & 
// \aluout_EX_r[10]~31_combout ))) # (\aluout_EX_r[10]~34_combout ) ) )

	.dataa(!\aluout_EX_r[14]~8_combout ),
	.datab(!\aluout_EX_r[10]~34_combout ),
	.datac(!\aluout_EX_r[3]~9_combout ),
	.datad(!\aluout_EX_r[10]~31_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[10]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~35 .extended_lut = "off";
defparam \aluout_EX_r[10]~35 .lut_mask = 64'h3337333777777777;
defparam \aluout_EX_r[10]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N11
dffeas \aluout_EX[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[10]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[10]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[14]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X3_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[14]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N36
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|mux3|l1_w14_n0_mux_dataout~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|mux3|l1_w14_n0_mux_dataout~0_combout  = (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout )))

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|mux3|l1_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|mux3|l1_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|mux3|l1_w14_n0_mux_dataout~0 .lut_mask = 64'h550F550F550F550F;
defparam \dmem_rtl_0|auto_generated|mux3|l1_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N26
dffeas \dmem~15 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~15 .is_wysiwyg = "true";
defparam \dmem~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N31
dffeas \dmem_rtl_0_bypass[43] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N12
cyclonev_lcell_comb \regval_MEM~22 (
// Equation(s):
// \regval_MEM~22_combout  = ( aluout_EX[14] & ( dmem_rtl_0_bypass[43] & ( (!\regval_MEM[10]~5_combout ) # ((!\regval_MEM[10]~4_combout  & ((\dmem~15_q ))) # (\regval_MEM[10]~4_combout  & (\dmem_rtl_0|auto_generated|mux3|l1_w14_n0_mux_dataout~0_combout ))) ) 
// ) ) # ( !aluout_EX[14] & ( dmem_rtl_0_bypass[43] & ( (!\regval_MEM[10]~5_combout  & (((\regval_MEM[10]~4_combout )))) # (\regval_MEM[10]~5_combout  & ((!\regval_MEM[10]~4_combout  & ((\dmem~15_q ))) # (\regval_MEM[10]~4_combout  & 
// (\dmem_rtl_0|auto_generated|mux3|l1_w14_n0_mux_dataout~0_combout )))) ) ) ) # ( aluout_EX[14] & ( !dmem_rtl_0_bypass[43] & ( (!\regval_MEM[10]~5_combout  & (((!\regval_MEM[10]~4_combout )))) # (\regval_MEM[10]~5_combout  & ((!\regval_MEM[10]~4_combout  & 
// ((\dmem~15_q ))) # (\regval_MEM[10]~4_combout  & (\dmem_rtl_0|auto_generated|mux3|l1_w14_n0_mux_dataout~0_combout )))) ) ) ) # ( !aluout_EX[14] & ( !dmem_rtl_0_bypass[43] & ( (\regval_MEM[10]~5_combout  & ((!\regval_MEM[10]~4_combout  & ((\dmem~15_q ))) # 
// (\regval_MEM[10]~4_combout  & (\dmem_rtl_0|auto_generated|mux3|l1_w14_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|mux3|l1_w14_n0_mux_dataout~0_combout ),
	.datab(!\regval_MEM[10]~5_combout ),
	.datac(!\dmem~15_q ),
	.datad(!\regval_MEM[10]~4_combout ),
	.datae(!aluout_EX[14]),
	.dataf(!dmem_rtl_0_bypass[43]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~22 .extended_lut = "off";
defparam \regval_MEM~22 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \regval_MEM~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N13
dffeas \regval_MEM[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~22_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[14] .is_wysiwyg = "true";
defparam \regval_MEM[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N42
cyclonev_lcell_comb \regs[2][14]~feeder (
// Equation(s):
// \regs[2][14]~feeder_combout  = ( regval_MEM[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][14]~feeder .extended_lut = "off";
defparam \regs[2][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y9_N43
dffeas \regs[2][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][14] .is_wysiwyg = "true";
defparam \regs[2][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N18
cyclonev_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = ( \regs[1][14]~q  & ( \regs[0][14]~q  & ( (!\imem~16_combout ) # ((!\imem~15_combout  & (\regs[2][14]~q )) # (\imem~15_combout  & ((\regs[3][14]~q )))) ) ) ) # ( !\regs[1][14]~q  & ( \regs[0][14]~q  & ( (!\imem~16_combout  & 
// (((!\imem~15_combout )))) # (\imem~16_combout  & ((!\imem~15_combout  & (\regs[2][14]~q )) # (\imem~15_combout  & ((\regs[3][14]~q ))))) ) ) ) # ( \regs[1][14]~q  & ( !\regs[0][14]~q  & ( (!\imem~16_combout  & (((\imem~15_combout )))) # (\imem~16_combout  
// & ((!\imem~15_combout  & (\regs[2][14]~q )) # (\imem~15_combout  & ((\regs[3][14]~q ))))) ) ) ) # ( !\regs[1][14]~q  & ( !\regs[0][14]~q  & ( (\imem~16_combout  & ((!\imem~15_combout  & (\regs[2][14]~q )) # (\imem~15_combout  & ((\regs[3][14]~q ))))) ) ) 
// )

	.dataa(!\regs[2][14]~q ),
	.datab(!\imem~16_combout ),
	.datac(!\regs[3][14]~q ),
	.datad(!\imem~15_combout ),
	.datae(!\regs[1][14]~q ),
	.dataf(!\regs[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~0 .extended_lut = "off";
defparam \Mux17~0 .lut_mask = 64'h110311CFDD03DDCF;
defparam \Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N42
cyclonev_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = ( \regs[5][14]~q  & ( \regs[7][14]~q  & ( ((!\imem~16_combout  & ((\regs[4][14]~q ))) # (\imem~16_combout  & (\regs[6][14]~q ))) # (\imem~15_combout ) ) ) ) # ( !\regs[5][14]~q  & ( \regs[7][14]~q  & ( (!\imem~15_combout  & 
// ((!\imem~16_combout  & ((\regs[4][14]~q ))) # (\imem~16_combout  & (\regs[6][14]~q )))) # (\imem~15_combout  & (((\imem~16_combout )))) ) ) ) # ( \regs[5][14]~q  & ( !\regs[7][14]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & ((\regs[4][14]~q ))) # 
// (\imem~16_combout  & (\regs[6][14]~q )))) # (\imem~15_combout  & (((!\imem~16_combout )))) ) ) ) # ( !\regs[5][14]~q  & ( !\regs[7][14]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & ((\regs[4][14]~q ))) # (\imem~16_combout  & (\regs[6][14]~q )))) ) 
// ) )

	.dataa(!\imem~15_combout ),
	.datab(!\regs[6][14]~q ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[4][14]~q ),
	.datae(!\regs[5][14]~q ),
	.dataf(!\regs[7][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~1 .extended_lut = "off";
defparam \Mux17~1 .lut_mask = 64'h02A252F207A757F7;
defparam \Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N54
cyclonev_lcell_comb \Mux17~2 (
// Equation(s):
// \Mux17~2_combout  = ( \regs[11][14]~q  & ( \imem~15_combout  & ( (\imem~16_combout ) # (\regs[9][14]~q ) ) ) ) # ( !\regs[11][14]~q  & ( \imem~15_combout  & ( (\regs[9][14]~q  & !\imem~16_combout ) ) ) ) # ( \regs[11][14]~q  & ( !\imem~15_combout  & ( 
// (!\imem~16_combout  & ((\regs[8][14]~q ))) # (\imem~16_combout  & (\regs[10][14]~q )) ) ) ) # ( !\regs[11][14]~q  & ( !\imem~15_combout  & ( (!\imem~16_combout  & ((\regs[8][14]~q ))) # (\imem~16_combout  & (\regs[10][14]~q )) ) ) )

	.dataa(!\regs[10][14]~q ),
	.datab(!\regs[9][14]~q ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[8][14]~q ),
	.datae(!\regs[11][14]~q ),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~2 .extended_lut = "off";
defparam \Mux17~2 .lut_mask = 64'h05F505F530303F3F;
defparam \Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N32
dffeas \regs[12][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][14] .is_wysiwyg = "true";
defparam \regs[12][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N36
cyclonev_lcell_comb \Mux17~3 (
// Equation(s):
// \Mux17~3_combout  = ( \regs[15][14]~q  & ( \imem~15_combout  & ( (\regs[13][14]~q ) # (\imem~16_combout ) ) ) ) # ( !\regs[15][14]~q  & ( \imem~15_combout  & ( (!\imem~16_combout  & \regs[13][14]~q ) ) ) ) # ( \regs[15][14]~q  & ( !\imem~15_combout  & ( 
// (!\imem~16_combout  & ((\regs[12][14]~q ))) # (\imem~16_combout  & (\regs[14][14]~q )) ) ) ) # ( !\regs[15][14]~q  & ( !\imem~15_combout  & ( (!\imem~16_combout  & ((\regs[12][14]~q ))) # (\imem~16_combout  & (\regs[14][14]~q )) ) ) )

	.dataa(!\regs[14][14]~q ),
	.datab(!\imem~16_combout ),
	.datac(!\regs[13][14]~q ),
	.datad(!\regs[12][14]~q ),
	.datae(!\regs[15][14]~q ),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~3 .extended_lut = "off";
defparam \Mux17~3 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N12
cyclonev_lcell_comb \Mux17~4 (
// Equation(s):
// \Mux17~4_combout  = ( \imem~13_combout  & ( \Mux17~3_combout  & ( (\imem~14_combout ) # (\Mux17~1_combout ) ) ) ) # ( !\imem~13_combout  & ( \Mux17~3_combout  & ( (!\imem~14_combout  & (\Mux17~0_combout )) # (\imem~14_combout  & ((\Mux17~2_combout ))) ) ) 
// ) # ( \imem~13_combout  & ( !\Mux17~3_combout  & ( (\Mux17~1_combout  & !\imem~14_combout ) ) ) ) # ( !\imem~13_combout  & ( !\Mux17~3_combout  & ( (!\imem~14_combout  & (\Mux17~0_combout )) # (\imem~14_combout  & ((\Mux17~2_combout ))) ) ) )

	.dataa(!\Mux17~0_combout ),
	.datab(!\Mux17~1_combout ),
	.datac(!\Mux17~2_combout ),
	.datad(!\imem~14_combout ),
	.datae(!\imem~13_combout ),
	.dataf(!\Mux17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~4 .extended_lut = "off";
defparam \Mux17~4 .lut_mask = 64'h550F3300550F33FF;
defparam \Mux17~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N13
dffeas \regval1_ID[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux17~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[14] .is_wysiwyg = "true";
defparam \regval1_ID[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N6
cyclonev_lcell_comb \aluout_EX_r[14]~216 (
// Equation(s):
// \aluout_EX_r[14]~216_combout  = ( regval1_ID[14] & ( regval2_ID[14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_ID[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~216 .extended_lut = "off";
defparam \aluout_EX_r[14]~216 .lut_mask = 64'h000000000F0F0F0F;
defparam \aluout_EX_r[14]~216 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N42
cyclonev_lcell_comb \aluout_EX_r[14]~261 (
// Equation(s):
// \aluout_EX_r[14]~261_combout  = ( \aluout_EX_r[14]~19_combout  & ( \op2_ID[3]~DUPLICATE_q  & ( (\aluout_EX_r[14]~8_combout  & (\aluout_EX_r[30]~20_combout  & ((!\aluout_EX_r[14]~216_combout ) # (!op2_ID[2])))) ) ) ) # ( \aluout_EX_r[14]~19_combout  & ( 
// !\op2_ID[3]~DUPLICATE_q  & ( (\aluout_EX_r[14]~8_combout  & (\aluout_EX_r[30]~20_combout  & ((!op2_ID[2]) # (\aluout_EX_r[14]~216_combout )))) ) ) )

	.dataa(!\aluout_EX_r[14]~8_combout ),
	.datab(!\aluout_EX_r[14]~216_combout ),
	.datac(!op2_ID[2]),
	.datad(!\aluout_EX_r[30]~20_combout ),
	.datae(!\aluout_EX_r[14]~19_combout ),
	.dataf(!\op2_ID[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~261 .extended_lut = "off";
defparam \aluout_EX_r[14]~261 .lut_mask = 64'h0000005100000054;
defparam \aluout_EX_r[14]~261 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N12
cyclonev_lcell_comb \aluout_EX_r[14]~218 (
// Equation(s):
// \aluout_EX_r[14]~218_combout  = ( !\aluout_EX_r[3]~4_combout  & ( regval1_ID[14] & ( \aluout_EX_r[3]~5_combout  ) ) ) # ( \aluout_EX_r[3]~4_combout  & ( !regval1_ID[14] & ( (!regval2_ID[14] & !\aluout_EX_r[3]~5_combout ) ) ) ) # ( 
// !\aluout_EX_r[3]~4_combout  & ( !regval1_ID[14] & ( (regval2_ID[14] & \aluout_EX_r[3]~5_combout ) ) ) )

	.dataa(!regval2_ID[14]),
	.datab(gnd),
	.datac(!\aluout_EX_r[3]~5_combout ),
	.datad(gnd),
	.datae(!\aluout_EX_r[3]~4_combout ),
	.dataf(!regval1_ID[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~218 .extended_lut = "off";
defparam \aluout_EX_r[14]~218 .lut_mask = 64'h0505A0A00F0F0000;
defparam \aluout_EX_r[14]~218 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N18
cyclonev_lcell_comb \aluout_EX_r[14]~262 (
// Equation(s):
// \aluout_EX_r[14]~262_combout  = ( \aluout_EX_r[14]~19_combout  & ( \op2_ID[3]~DUPLICATE_q  & ( (!\aluout_EX_r[14]~218_combout  & ((op2_ID[2]))) # (\aluout_EX_r[14]~218_combout  & (\aluout_EX_r[14]~8_combout )) ) ) ) # ( !\aluout_EX_r[14]~19_combout  & ( 
// \op2_ID[3]~DUPLICATE_q  & ( (!\aluout_EX_r[14]~218_combout  & op2_ID[2]) ) ) ) # ( \aluout_EX_r[14]~19_combout  & ( !\op2_ID[3]~DUPLICATE_q  & ( (!\aluout_EX_r[14]~218_combout  & (((\Add1~109_sumout ) # (op2_ID[2])))) # (\aluout_EX_r[14]~218_combout  & 
// (\aluout_EX_r[14]~8_combout )) ) ) ) # ( !\aluout_EX_r[14]~19_combout  & ( !\op2_ID[3]~DUPLICATE_q  & ( (!\aluout_EX_r[14]~218_combout  & ((\Add1~109_sumout ) # (op2_ID[2]))) ) ) )

	.dataa(!\aluout_EX_r[14]~8_combout ),
	.datab(!\aluout_EX_r[14]~218_combout ),
	.datac(!op2_ID[2]),
	.datad(!\Add1~109_sumout ),
	.datae(!\aluout_EX_r[14]~19_combout ),
	.dataf(!\op2_ID[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~262 .extended_lut = "off";
defparam \aluout_EX_r[14]~262 .lut_mask = 64'h0CCC1DDD0C0C1D1D;
defparam \aluout_EX_r[14]~262 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N0
cyclonev_lcell_comb \aluout_EX_r[14]~263 (
// Equation(s):
// \aluout_EX_r[14]~263_combout  = ( \aluout_EX_r[14]~262_combout  & ( (\aluout_EX_r[14]~218_combout ) # (\aluout_EX_r[14]~261_combout ) ) ) # ( !\aluout_EX_r[14]~262_combout  & ( (\aluout_EX_r[14]~261_combout  & (\op2_ID[3]~DUPLICATE_q  & 
// !\aluout_EX_r[14]~218_combout )) ) )

	.dataa(gnd),
	.datab(!\aluout_EX_r[14]~261_combout ),
	.datac(!\op2_ID[3]~DUPLICATE_q ),
	.datad(!\aluout_EX_r[14]~218_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[14]~262_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~263 .extended_lut = "off";
defparam \aluout_EX_r[14]~263 .lut_mask = 64'h0300030033FF33FF;
defparam \aluout_EX_r[14]~263 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N3
cyclonev_lcell_comb \aluout_EX_r~219 (
// Equation(s):
// \aluout_EX_r~219_combout  = ( regval2_ID[14] & ( !regval1_ID[14] ) ) # ( !regval2_ID[14] & ( regval1_ID[14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r~219 .extended_lut = "off";
defparam \aluout_EX_r~219 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \aluout_EX_r~219 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N3
cyclonev_lcell_comb \aluout_EX_r[14]~220 (
// Equation(s):
// \aluout_EX_r[14]~220_combout  = ( \aluout_EX_r[14]~8_combout  & ( (\aluout_EX_r[3]~3_combout  & (\aluout_EX_r[14]~2_combout  & \aluout_EX_r~219_combout )) ) )

	.dataa(!\aluout_EX_r[3]~3_combout ),
	.datab(gnd),
	.datac(!\aluout_EX_r[14]~2_combout ),
	.datad(!\aluout_EX_r~219_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[14]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~220 .extended_lut = "off";
defparam \aluout_EX_r[14]~220 .lut_mask = 64'h0000000000050005;
defparam \aluout_EX_r[14]~220 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N48
cyclonev_lcell_comb \aluout_EX_r[14]~222 (
// Equation(s):
// \aluout_EX_r[14]~222_combout  = ( regval2_ID[3] & ( \ShiftRight0~19_combout  & ( (!regval2_ID[2] & (\ShiftRight0~20_combout )) # (regval2_ID[2] & ((\ShiftRight0~15_combout ))) ) ) ) # ( !regval2_ID[3] & ( \ShiftRight0~19_combout  & ( 
// (\ShiftRight0~18_combout ) # (regval2_ID[2]) ) ) ) # ( regval2_ID[3] & ( !\ShiftRight0~19_combout  & ( (!regval2_ID[2] & (\ShiftRight0~20_combout )) # (regval2_ID[2] & ((\ShiftRight0~15_combout ))) ) ) ) # ( !regval2_ID[3] & ( !\ShiftRight0~19_combout  & 
// ( (!regval2_ID[2] & \ShiftRight0~18_combout ) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\ShiftRight0~18_combout ),
	.datac(!\ShiftRight0~20_combout ),
	.datad(!\ShiftRight0~15_combout ),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftRight0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~222 .extended_lut = "off";
defparam \aluout_EX_r[14]~222 .lut_mask = 64'h22220A5F77770A5F;
defparam \aluout_EX_r[14]~222 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N15
cyclonev_lcell_comb \aluout_EX_r[14]~223 (
// Equation(s):
// \aluout_EX_r[14]~223_combout  = ( \ShiftRight0~45_combout  & ( \aluout_EX_r[14]~222_combout  & ( (!op2_ID[0] & (((!\ShiftRight0~5_combout ) # (regval1_ID[31])))) # (op2_ID[0] & (!regval2_ID[4] & ((!\ShiftRight0~5_combout )))) ) ) ) # ( 
// !\ShiftRight0~45_combout  & ( \aluout_EX_r[14]~222_combout  & ( (!\ShiftRight0~5_combout  & (((!regval2_ID[4])))) # (\ShiftRight0~5_combout  & (!op2_ID[0] & ((regval1_ID[31])))) ) ) ) # ( \ShiftRight0~45_combout  & ( !\aluout_EX_r[14]~222_combout  & ( 
// (!op2_ID[0] & ((!\ShiftRight0~5_combout  & (regval2_ID[4])) # (\ShiftRight0~5_combout  & ((regval1_ID[31]))))) ) ) ) # ( !\ShiftRight0~45_combout  & ( !\aluout_EX_r[14]~222_combout  & ( (!op2_ID[0] & (regval1_ID[31] & \ShiftRight0~5_combout )) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!regval2_ID[4]),
	.datac(!regval1_ID[31]),
	.datad(!\ShiftRight0~5_combout ),
	.datae(!\ShiftRight0~45_combout ),
	.dataf(!\aluout_EX_r[14]~222_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~223 .extended_lut = "off";
defparam \aluout_EX_r[14]~223 .lut_mask = 64'h000A220ACC0AEE0A;
defparam \aluout_EX_r[14]~223 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N18
cyclonev_lcell_comb \aluout_EX_r[14]~221 (
// Equation(s):
// \aluout_EX_r[14]~221_combout  = ( \Equal10~0_combout  & ( \aluout_EX[29]~0_combout  & ( (\ShiftLeft0~43_combout  & (\aluout_EX_r[3]~0_combout  & (op2_ID[0] & \op2_ID[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\ShiftLeft0~43_combout ),
	.datab(!\aluout_EX_r[3]~0_combout ),
	.datac(!op2_ID[0]),
	.datad(!\op2_ID[4]~DUPLICATE_q ),
	.datae(!\Equal10~0_combout ),
	.dataf(!\aluout_EX[29]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~221 .extended_lut = "off";
defparam \aluout_EX_r[14]~221 .lut_mask = 64'h0000000000000001;
defparam \aluout_EX_r[14]~221 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N24
cyclonev_lcell_comb \aluout_EX_r[14]~224 (
// Equation(s):
// \aluout_EX_r[14]~224_combout  = ( \aluout_EX_r[3]~9_combout  & ( !\aluout_EX_r[14]~221_combout  & ( (!\aluout_EX_r[14]~8_combout ) # ((!\aluout_EX_r[14]~223_combout  & ((!\aluout_EX_r[14]~10_combout ) # (\aluout_EX_r~219_combout )))) ) ) ) # ( 
// !\aluout_EX_r[3]~9_combout  & ( !\aluout_EX_r[14]~221_combout  & ( ((!\aluout_EX_r[14]~10_combout ) # (!\aluout_EX_r[14]~8_combout )) # (\aluout_EX_r~219_combout ) ) ) )

	.dataa(!\aluout_EX_r~219_combout ),
	.datab(!\aluout_EX_r[14]~10_combout ),
	.datac(!\aluout_EX_r[14]~8_combout ),
	.datad(!\aluout_EX_r[14]~223_combout ),
	.datae(!\aluout_EX_r[3]~9_combout ),
	.dataf(!\aluout_EX_r[14]~221_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~224 .extended_lut = "off";
defparam \aluout_EX_r[14]~224 .lut_mask = 64'hFDFDFDF000000000;
defparam \aluout_EX_r[14]~224 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N21
cyclonev_lcell_comb \aluout_EX_r[14]~217 (
// Equation(s):
// \aluout_EX_r[14]~217_combout  = ( \aluout_EX_r[3]~15_combout  & ( (!regval1_ID[14] & (!\Equal16~0_combout  & immval_ID[14])) # (regval1_ID[14] & (!\Equal16~0_combout  $ (immval_ID[14]))) ) ) # ( !\aluout_EX_r[3]~15_combout  & ( (\Equal16~0_combout  & 
// ((immval_ID[14]) # (regval1_ID[14]))) ) )

	.dataa(gnd),
	.datab(!regval1_ID[14]),
	.datac(!\Equal16~0_combout ),
	.datad(!immval_ID[14]),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~217 .extended_lut = "off";
defparam \aluout_EX_r[14]~217 .lut_mask = 64'h030F030F30C330C3;
defparam \aluout_EX_r[14]~217 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N18
cyclonev_lcell_comb \aluout_EX_r[14]~260 (
// Equation(s):
// \aluout_EX_r[14]~260_combout  = ( \Add3~109_sumout  & ( (!\Equal10~0_combout  & ((\always4~0_combout ) # (\aluout_EX_r[14]~217_combout ))) ) ) # ( !\Add3~109_sumout  & ( (!\Equal10~0_combout  & (\aluout_EX_r[14]~217_combout  & !\always4~0_combout )) ) )

	.dataa(!\Equal10~0_combout ),
	.datab(gnd),
	.datac(!\aluout_EX_r[14]~217_combout ),
	.datad(!\always4~0_combout ),
	.datae(gnd),
	.dataf(!\Add3~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~260 .extended_lut = "off";
defparam \aluout_EX_r[14]~260 .lut_mask = 64'h0A000A000AAA0AAA;
defparam \aluout_EX_r[14]~260 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N39
cyclonev_lcell_comb \aluout_EX_r[14]~225 (
// Equation(s):
// \aluout_EX_r[14]~225_combout  = ( \aluout_EX_r[14]~260_combout  & ( \aluout_EX_r[14]~262_combout  ) ) # ( !\aluout_EX_r[14]~260_combout  & ( \aluout_EX_r[14]~262_combout  & ( ((!\aluout_EX_r[14]~224_combout ) # (\aluout_EX_r[14]~220_combout )) # 
// (\aluout_EX_r[14]~263_combout ) ) ) ) # ( \aluout_EX_r[14]~260_combout  & ( !\aluout_EX_r[14]~262_combout  ) ) # ( !\aluout_EX_r[14]~260_combout  & ( !\aluout_EX_r[14]~262_combout  & ( ((!\aluout_EX_r[14]~224_combout ) # ((\Add2~109_sumout  & 
// \aluout_EX_r[14]~263_combout ))) # (\aluout_EX_r[14]~220_combout ) ) ) )

	.dataa(!\Add2~109_sumout ),
	.datab(!\aluout_EX_r[14]~263_combout ),
	.datac(!\aluout_EX_r[14]~220_combout ),
	.datad(!\aluout_EX_r[14]~224_combout ),
	.datae(!\aluout_EX_r[14]~260_combout ),
	.dataf(!\aluout_EX_r[14]~262_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~225 .extended_lut = "off";
defparam \aluout_EX_r[14]~225 .lut_mask = 64'hFF1FFFFFFF3FFFFF;
defparam \aluout_EX_r[14]~225 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N46
dffeas \aluout_EX[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[14]~225_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[14]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[14] .is_wysiwyg = "true";
defparam \aluout_EX[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N54
cyclonev_lcell_comb \dmem~43 (
// Equation(s):
// \dmem~43_combout  = ( !aluout_EX[12] & ( (!aluout_EX[13] & (!aluout_EX[7] & !aluout_EX[14])) ) )

	.dataa(!aluout_EX[13]),
	.datab(!aluout_EX[7]),
	.datac(!aluout_EX[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_EX[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~43 .extended_lut = "off";
defparam \dmem~43 .lut_mask = 64'h8080808000000000;
defparam \dmem~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N48
cyclonev_lcell_comb \dmem~44 (
// Equation(s):
// \dmem~44_combout  = ( \dmem~33_combout  & ( (\dmem~34_combout  & (\dmem~42_combout  & \dmem~43_combout )) ) )

	.dataa(!\dmem~34_combout ),
	.datab(gnd),
	.datac(!\dmem~42_combout ),
	.datad(!\dmem~43_combout ),
	.datae(gnd),
	.dataf(!\dmem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~44 .extended_lut = "off";
defparam \dmem~44 .lut_mask = 64'h0000000000050005;
defparam \dmem~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N47
dffeas \dmem~8 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~8 .is_wysiwyg = "true";
defparam \dmem~8 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[7]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X11_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[7]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N36
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|mux3|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|mux3|l1_w7_n0_mux_dataout~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|address_reg_b [0] ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|mux3|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|mux3|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|mux3|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h0000FFFF55555555;
defparam \dmem_rtl_0|auto_generated|mux3|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[36]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[36]~feeder_combout  = ( regval2_EX[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[36]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N31
dffeas \dmem_rtl_0_bypass[36] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N6
cyclonev_lcell_comb \regval_MEM~8 (
// Equation(s):
// \regval_MEM~8_combout  = ( \dmem_rtl_0|auto_generated|mux3|l1_w7_n0_mux_dataout~0_combout  & ( dmem_rtl_0_bypass[36] & ( ((!\regval_MEM[10]~5_combout  & ((aluout_EX[7]))) # (\regval_MEM[10]~5_combout  & (\dmem~8_q ))) # (\regval_MEM[10]~4_combout ) ) ) ) 
// # ( !\dmem_rtl_0|auto_generated|mux3|l1_w7_n0_mux_dataout~0_combout  & ( dmem_rtl_0_bypass[36] & ( (!\regval_MEM[10]~4_combout  & ((!\regval_MEM[10]~5_combout  & ((aluout_EX[7]))) # (\regval_MEM[10]~5_combout  & (\dmem~8_q )))) # 
// (\regval_MEM[10]~4_combout  & (((!\regval_MEM[10]~5_combout )))) ) ) ) # ( \dmem_rtl_0|auto_generated|mux3|l1_w7_n0_mux_dataout~0_combout  & ( !dmem_rtl_0_bypass[36] & ( (!\regval_MEM[10]~4_combout  & ((!\regval_MEM[10]~5_combout  & ((aluout_EX[7]))) # 
// (\regval_MEM[10]~5_combout  & (\dmem~8_q )))) # (\regval_MEM[10]~4_combout  & (((\regval_MEM[10]~5_combout )))) ) ) ) # ( !\dmem_rtl_0|auto_generated|mux3|l1_w7_n0_mux_dataout~0_combout  & ( !dmem_rtl_0_bypass[36] & ( (!\regval_MEM[10]~4_combout  & 
// ((!\regval_MEM[10]~5_combout  & ((aluout_EX[7]))) # (\regval_MEM[10]~5_combout  & (\dmem~8_q )))) ) ) )

	.dataa(!\dmem~8_q ),
	.datab(!aluout_EX[7]),
	.datac(!\regval_MEM[10]~4_combout ),
	.datad(!\regval_MEM[10]~5_combout ),
	.datae(!\dmem_rtl_0|auto_generated|mux3|l1_w7_n0_mux_dataout~0_combout ),
	.dataf(!dmem_rtl_0_bypass[36]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~8 .extended_lut = "off";
defparam \regval_MEM~8 .lut_mask = 64'h3050305F3F503F5F;
defparam \regval_MEM~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N7
dffeas \regval_MEM[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[7] .is_wysiwyg = "true";
defparam \regval_MEM[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N16
dffeas \regs[9][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][7] .is_wysiwyg = "true";
defparam \regs[9][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N42
cyclonev_lcell_comb \Mux24~1 (
// Equation(s):
// \Mux24~1_combout  = ( \regs[5][7]~q  & ( \imem~13_combout  & ( (!\imem~14_combout ) # (\regs[13][7]~q ) ) ) ) # ( !\regs[5][7]~q  & ( \imem~13_combout  & ( (\imem~14_combout  & \regs[13][7]~q ) ) ) ) # ( \regs[5][7]~q  & ( !\imem~13_combout  & ( 
// (!\imem~14_combout  & ((\regs[1][7]~q ))) # (\imem~14_combout  & (\regs[9][7]~q )) ) ) ) # ( !\regs[5][7]~q  & ( !\imem~13_combout  & ( (!\imem~14_combout  & ((\regs[1][7]~q ))) # (\imem~14_combout  & (\regs[9][7]~q )) ) ) )

	.dataa(!\imem~14_combout ),
	.datab(!\regs[9][7]~q ),
	.datac(!\regs[13][7]~q ),
	.datad(!\regs[1][7]~q ),
	.datae(!\regs[5][7]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~1 .extended_lut = "off";
defparam \Mux24~1 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N40
dffeas \regs[12][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][7] .is_wysiwyg = "true";
defparam \regs[12][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N48
cyclonev_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = ( \regs[4][7]~q  & ( \regs[8][7]~q  & ( (!\imem~14_combout  & (((\regs[0][7]~q )) # (\imem~13_combout ))) # (\imem~14_combout  & ((!\imem~13_combout ) # ((\regs[12][7]~q )))) ) ) ) # ( !\regs[4][7]~q  & ( \regs[8][7]~q  & ( 
// (!\imem~14_combout  & (!\imem~13_combout  & (\regs[0][7]~q ))) # (\imem~14_combout  & ((!\imem~13_combout ) # ((\regs[12][7]~q )))) ) ) ) # ( \regs[4][7]~q  & ( !\regs[8][7]~q  & ( (!\imem~14_combout  & (((\regs[0][7]~q )) # (\imem~13_combout ))) # 
// (\imem~14_combout  & (\imem~13_combout  & ((\regs[12][7]~q )))) ) ) ) # ( !\regs[4][7]~q  & ( !\regs[8][7]~q  & ( (!\imem~14_combout  & (!\imem~13_combout  & (\regs[0][7]~q ))) # (\imem~14_combout  & (\imem~13_combout  & ((\regs[12][7]~q )))) ) ) )

	.dataa(!\imem~14_combout ),
	.datab(!\imem~13_combout ),
	.datac(!\regs[0][7]~q ),
	.datad(!\regs[12][7]~q ),
	.datae(!\regs[4][7]~q ),
	.dataf(!\regs[8][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~0 .extended_lut = "off";
defparam \Mux24~0 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N48
cyclonev_lcell_comb \Mux24~3 (
// Equation(s):
// \Mux24~3_combout  = ( \regs[15][7]~q  & ( \regs[11][7]~q  & ( ((!\imem~13_combout  & ((\regs[3][7]~q ))) # (\imem~13_combout  & (\regs[7][7]~q ))) # (\imem~14_combout ) ) ) ) # ( !\regs[15][7]~q  & ( \regs[11][7]~q  & ( (!\imem~14_combout  & 
// ((!\imem~13_combout  & ((\regs[3][7]~q ))) # (\imem~13_combout  & (\regs[7][7]~q )))) # (\imem~14_combout  & (((!\imem~13_combout )))) ) ) ) # ( \regs[15][7]~q  & ( !\regs[11][7]~q  & ( (!\imem~14_combout  & ((!\imem~13_combout  & ((\regs[3][7]~q ))) # 
// (\imem~13_combout  & (\regs[7][7]~q )))) # (\imem~14_combout  & (((\imem~13_combout )))) ) ) ) # ( !\regs[15][7]~q  & ( !\regs[11][7]~q  & ( (!\imem~14_combout  & ((!\imem~13_combout  & ((\regs[3][7]~q ))) # (\imem~13_combout  & (\regs[7][7]~q )))) ) ) )

	.dataa(!\imem~14_combout ),
	.datab(!\regs[7][7]~q ),
	.datac(!\imem~13_combout ),
	.datad(!\regs[3][7]~q ),
	.datae(!\regs[15][7]~q ),
	.dataf(!\regs[11][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~3 .extended_lut = "off";
defparam \Mux24~3 .lut_mask = 64'h02A207A752F257F7;
defparam \Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N42
cyclonev_lcell_comb \Mux24~2 (
// Equation(s):
// \Mux24~2_combout  = ( \regs[14][7]~q  & ( \regs[6][7]~q  & ( ((!\imem~14_combout  & (\regs[2][7]~q )) # (\imem~14_combout  & ((\regs[10][7]~q )))) # (\imem~13_combout ) ) ) ) # ( !\regs[14][7]~q  & ( \regs[6][7]~q  & ( (!\imem~13_combout  & 
// ((!\imem~14_combout  & (\regs[2][7]~q )) # (\imem~14_combout  & ((\regs[10][7]~q ))))) # (\imem~13_combout  & (((!\imem~14_combout )))) ) ) ) # ( \regs[14][7]~q  & ( !\regs[6][7]~q  & ( (!\imem~13_combout  & ((!\imem~14_combout  & (\regs[2][7]~q )) # 
// (\imem~14_combout  & ((\regs[10][7]~q ))))) # (\imem~13_combout  & (((\imem~14_combout )))) ) ) ) # ( !\regs[14][7]~q  & ( !\regs[6][7]~q  & ( (!\imem~13_combout  & ((!\imem~14_combout  & (\regs[2][7]~q )) # (\imem~14_combout  & ((\regs[10][7]~q ))))) ) ) 
// )

	.dataa(!\imem~13_combout ),
	.datab(!\regs[2][7]~q ),
	.datac(!\imem~14_combout ),
	.datad(!\regs[10][7]~q ),
	.datae(!\regs[14][7]~q ),
	.dataf(!\regs[6][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~2 .extended_lut = "off";
defparam \Mux24~2 .lut_mask = 64'h202A252F707A757F;
defparam \Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N36
cyclonev_lcell_comb \Mux24~4 (
// Equation(s):
// \Mux24~4_combout  = ( \Mux24~3_combout  & ( \Mux24~2_combout  & ( ((!\imem~15_combout  & ((\Mux24~0_combout ))) # (\imem~15_combout  & (\Mux24~1_combout ))) # (\imem~16_combout ) ) ) ) # ( !\Mux24~3_combout  & ( \Mux24~2_combout  & ( (!\imem~16_combout  & 
// ((!\imem~15_combout  & ((\Mux24~0_combout ))) # (\imem~15_combout  & (\Mux24~1_combout )))) # (\imem~16_combout  & (((!\imem~15_combout )))) ) ) ) # ( \Mux24~3_combout  & ( !\Mux24~2_combout  & ( (!\imem~16_combout  & ((!\imem~15_combout  & 
// ((\Mux24~0_combout ))) # (\imem~15_combout  & (\Mux24~1_combout )))) # (\imem~16_combout  & (((\imem~15_combout )))) ) ) ) # ( !\Mux24~3_combout  & ( !\Mux24~2_combout  & ( (!\imem~16_combout  & ((!\imem~15_combout  & ((\Mux24~0_combout ))) # 
// (\imem~15_combout  & (\Mux24~1_combout )))) ) ) )

	.dataa(!\Mux24~1_combout ),
	.datab(!\imem~16_combout ),
	.datac(!\Mux24~0_combout ),
	.datad(!\imem~15_combout ),
	.datae(!\Mux24~3_combout ),
	.dataf(!\Mux24~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~4 .extended_lut = "off";
defparam \Mux24~4 .lut_mask = 64'h0C440C773F443F77;
defparam \Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N38
dffeas \regval1_ID[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux24~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[7] .is_wysiwyg = "true";
defparam \regval1_ID[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N18
cyclonev_lcell_comb \ShiftRight0~40 (
// Equation(s):
// \ShiftRight0~40_combout  = ( regval1_ID[6] & ( regval1_ID[5] & ( (!regval2_ID[0] & (((regval2_ID[1]) # (regval1_ID[4])))) # (regval2_ID[0] & (((!regval2_ID[1])) # (regval1_ID[7]))) ) ) ) # ( !regval1_ID[6] & ( regval1_ID[5] & ( (!regval2_ID[0] & 
// (((regval1_ID[4] & !regval2_ID[1])))) # (regval2_ID[0] & (((!regval2_ID[1])) # (regval1_ID[7]))) ) ) ) # ( regval1_ID[6] & ( !regval1_ID[5] & ( (!regval2_ID[0] & (((regval2_ID[1]) # (regval1_ID[4])))) # (regval2_ID[0] & (regval1_ID[7] & 
// ((regval2_ID[1])))) ) ) ) # ( !regval1_ID[6] & ( !regval1_ID[5] & ( (!regval2_ID[0] & (((regval1_ID[4] & !regval2_ID[1])))) # (regval2_ID[0] & (regval1_ID[7] & ((regval2_ID[1])))) ) ) )

	.dataa(!regval1_ID[7]),
	.datab(!regval2_ID[0]),
	.datac(!regval1_ID[4]),
	.datad(!regval2_ID[1]),
	.datae(!regval1_ID[6]),
	.dataf(!regval1_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~40 .extended_lut = "off";
defparam \ShiftRight0~40 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \ShiftRight0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N0
cyclonev_lcell_comb \ShiftRight0~31 (
// Equation(s):
// \ShiftRight0~31_combout  = ( regval1_ID[11] & ( \regval1_ID[9]~DUPLICATE_q  & ( ((!regval2_ID[1] & (regval1_ID[8])) # (regval2_ID[1] & ((regval1_ID[10])))) # (regval2_ID[0]) ) ) ) # ( !regval1_ID[11] & ( \regval1_ID[9]~DUPLICATE_q  & ( (!regval2_ID[1] & 
// (((regval1_ID[8])) # (regval2_ID[0]))) # (regval2_ID[1] & (!regval2_ID[0] & ((regval1_ID[10])))) ) ) ) # ( regval1_ID[11] & ( !\regval1_ID[9]~DUPLICATE_q  & ( (!regval2_ID[1] & (!regval2_ID[0] & (regval1_ID[8]))) # (regval2_ID[1] & (((regval1_ID[10])) # 
// (regval2_ID[0]))) ) ) ) # ( !regval1_ID[11] & ( !\regval1_ID[9]~DUPLICATE_q  & ( (!regval2_ID[0] & ((!regval2_ID[1] & (regval1_ID[8])) # (regval2_ID[1] & ((regval1_ID[10]))))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval2_ID[0]),
	.datac(!regval1_ID[8]),
	.datad(!regval1_ID[10]),
	.datae(!regval1_ID[11]),
	.dataf(!\regval1_ID[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~31 .extended_lut = "off";
defparam \ShiftRight0~31 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \ShiftRight0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N48
cyclonev_lcell_comb \ShiftRight0~51 (
// Equation(s):
// \ShiftRight0~51_combout  = ( regval1_ID[1] & ( regval1_ID[2] & ( (!regval2_ID[1] & (((regval1_ID[0])) # (regval2_ID[0]))) # (regval2_ID[1] & ((!regval2_ID[0]) # ((regval1_ID[3])))) ) ) ) # ( !regval1_ID[1] & ( regval1_ID[2] & ( (!regval2_ID[1] & 
// (!regval2_ID[0] & ((regval1_ID[0])))) # (regval2_ID[1] & ((!regval2_ID[0]) # ((regval1_ID[3])))) ) ) ) # ( regval1_ID[1] & ( !regval1_ID[2] & ( (!regval2_ID[1] & (((regval1_ID[0])) # (regval2_ID[0]))) # (regval2_ID[1] & (regval2_ID[0] & (regval1_ID[3]))) 
// ) ) ) # ( !regval1_ID[1] & ( !regval1_ID[2] & ( (!regval2_ID[1] & (!regval2_ID[0] & ((regval1_ID[0])))) # (regval2_ID[1] & (regval2_ID[0] & (regval1_ID[3]))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval2_ID[0]),
	.datac(!regval1_ID[3]),
	.datad(!regval1_ID[0]),
	.datae(!regval1_ID[1]),
	.dataf(!regval1_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~51 .extended_lut = "off";
defparam \ShiftRight0~51 .lut_mask = 64'h018923AB45CD67EF;
defparam \ShiftRight0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N54
cyclonev_lcell_comb \ShiftRight0~52 (
// Equation(s):
// \ShiftRight0~52_combout  = ( \ShiftRight0~32_combout  & ( \ShiftRight0~51_combout  & ( (!regval2_ID[2] & (((!regval2_ID[3]) # (\ShiftRight0~31_combout )))) # (regval2_ID[2] & (((regval2_ID[3])) # (\ShiftRight0~40_combout ))) ) ) ) # ( 
// !\ShiftRight0~32_combout  & ( \ShiftRight0~51_combout  & ( (!regval2_ID[2] & (((!regval2_ID[3]) # (\ShiftRight0~31_combout )))) # (regval2_ID[2] & (\ShiftRight0~40_combout  & ((!regval2_ID[3])))) ) ) ) # ( \ShiftRight0~32_combout  & ( 
// !\ShiftRight0~51_combout  & ( (!regval2_ID[2] & (((\ShiftRight0~31_combout  & regval2_ID[3])))) # (regval2_ID[2] & (((regval2_ID[3])) # (\ShiftRight0~40_combout ))) ) ) ) # ( !\ShiftRight0~32_combout  & ( !\ShiftRight0~51_combout  & ( (!regval2_ID[2] & 
// (((\ShiftRight0~31_combout  & regval2_ID[3])))) # (regval2_ID[2] & (\ShiftRight0~40_combout  & ((!regval2_ID[3])))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\ShiftRight0~40_combout ),
	.datac(!\ShiftRight0~31_combout ),
	.datad(!regval2_ID[3]),
	.datae(!\ShiftRight0~32_combout ),
	.dataf(!\ShiftRight0~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~52 .extended_lut = "off";
defparam \ShiftRight0~52 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \ShiftRight0~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N33
cyclonev_lcell_comb \Selector31~13 (
// Equation(s):
// \Selector31~13_combout  = ( op2_ID[0] & ( \ShiftLeft0~39_combout  & ( \aluout_EX[29]~0_combout  ) ) ) # ( !op2_ID[0] & ( \ShiftLeft0~39_combout  & ( (\ShiftRight0~52_combout  & \aluout_EX[29]~0_combout ) ) ) ) # ( !op2_ID[0] & ( !\ShiftLeft0~39_combout  & 
// ( (\ShiftRight0~52_combout  & \aluout_EX[29]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ShiftRight0~52_combout ),
	.datac(!\aluout_EX[29]~0_combout ),
	.datad(gnd),
	.datae(!op2_ID[0]),
	.dataf(!\ShiftLeft0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~13 .extended_lut = "off";
defparam \Selector31~13 .lut_mask = 64'h0303000003030F0F;
defparam \Selector31~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N24
cyclonev_lcell_comb \Selector31~14 (
// Equation(s):
// \Selector31~14_combout  = ( regval2_ID[4] & ( \ShiftRight0~44_combout  & ( (!op2_ID[0] & ((!\ShiftRight0~5_combout ) # (regval1_ID[31]))) ) ) ) # ( !regval2_ID[4] & ( \ShiftRight0~44_combout  & ( (\ShiftRight0~5_combout  & (regval1_ID[31] & !op2_ID[0])) ) 
// ) ) # ( regval2_ID[4] & ( !\ShiftRight0~44_combout  & ( (\ShiftRight0~5_combout  & (regval1_ID[31] & !op2_ID[0])) ) ) ) # ( !regval2_ID[4] & ( !\ShiftRight0~44_combout  & ( (\ShiftRight0~5_combout  & (regval1_ID[31] & !op2_ID[0])) ) ) )

	.dataa(!\ShiftRight0~5_combout ),
	.datab(!regval1_ID[31]),
	.datac(!op2_ID[0]),
	.datad(gnd),
	.datae(!regval2_ID[4]),
	.dataf(!\ShiftRight0~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~14 .extended_lut = "off";
defparam \Selector31~14 .lut_mask = 64'h101010101010B0B0;
defparam \Selector31~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N39
cyclonev_lcell_comb \aluout_EX_r[0]~249 (
// Equation(s):
// \aluout_EX_r[0]~249_combout  = ( \aluout_EX_r[1]~177_combout  & ( \Selector31~14_combout  & ( (!\Selector16~1_combout  & (!\aluout_EX_r[0]~248_combout  & !\aluout_EX_r[0]~245_combout )) ) ) ) # ( !\aluout_EX_r[1]~177_combout  & ( \Selector31~14_combout  & 
// ( !\aluout_EX_r[0]~248_combout  ) ) ) # ( \aluout_EX_r[1]~177_combout  & ( !\Selector31~14_combout  & ( (!\aluout_EX_r[0]~248_combout  & (!\aluout_EX_r[0]~245_combout  & ((!\Selector16~1_combout ) # (!\Selector31~13_combout )))) ) ) ) # ( 
// !\aluout_EX_r[1]~177_combout  & ( !\Selector31~14_combout  & ( !\aluout_EX_r[0]~248_combout  ) ) )

	.dataa(!\Selector16~1_combout ),
	.datab(!\aluout_EX_r[0]~248_combout ),
	.datac(!\aluout_EX_r[0]~245_combout ),
	.datad(!\Selector31~13_combout ),
	.datae(!\aluout_EX_r[1]~177_combout ),
	.dataf(!\Selector31~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[0]~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[0]~249 .extended_lut = "off";
defparam \aluout_EX_r[0]~249 .lut_mask = 64'hCCCCC080CCCC8080;
defparam \aluout_EX_r[0]~249 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N30
cyclonev_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = ( regval2_ID[29] & ( (regval1_ID[29] & (!regval1_ID[30] $ (regval2_ID[30]))) ) ) # ( !regval2_ID[29] & ( (!regval1_ID[29] & (!regval1_ID[30] $ (regval2_ID[30]))) ) )

	.dataa(gnd),
	.datab(!regval1_ID[29]),
	.datac(!regval1_ID[30]),
	.datad(!regval2_ID[30]),
	.datae(gnd),
	.dataf(!regval2_ID[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~1 .extended_lut = "off";
defparam \Selector31~1 .lut_mask = 64'hC00CC00C30033003;
defparam \Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N9
cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = ( regval2_ID[31] & ( (op2_ID[0] & (regval1_ID[31] & !op2_ID[1])) ) ) # ( !regval2_ID[31] & ( (op2_ID[0] & (!regval1_ID[31] & !op2_ID[1])) ) )

	.dataa(gnd),
	.datab(!op2_ID[0]),
	.datac(!regval1_ID[31]),
	.datad(!op2_ID[1]),
	.datae(gnd),
	.dataf(!regval2_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "off";
defparam \Selector31~0 .lut_mask = 64'h3000300003000300;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N0
cyclonev_lcell_comb \Selector31~9 (
// Equation(s):
// \Selector31~9_combout  = ( !op2_ID[1] & ( (!regval2_ID[31] & (op2_ID[0] & regval1_ID[31])) ) )

	.dataa(!regval2_ID[31]),
	.datab(gnd),
	.datac(!op2_ID[0]),
	.datad(!regval1_ID[31]),
	.datae(gnd),
	.dataf(!op2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~9 .extended_lut = "off";
defparam \Selector31~9 .lut_mask = 64'h000A000A00000000;
defparam \Selector31~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N12
cyclonev_lcell_comb \Selector31~10 (
// Equation(s):
// \Selector31~10_combout  = ( regval1_ID[29] & ( regval2_ID[29] & ( (!\Selector31~9_combout  & ((!\Selector31~0_combout ) # ((!regval2_ID[30]) # (regval1_ID[30])))) ) ) ) # ( !regval1_ID[29] & ( regval2_ID[29] & ( (!\Selector31~9_combout  & 
// ((!\Selector31~0_combout ) # ((regval1_ID[30] & !regval2_ID[30])))) ) ) ) # ( regval1_ID[29] & ( !regval2_ID[29] & ( (!\Selector31~9_combout  & ((!\Selector31~0_combout ) # ((!regval2_ID[30]) # (regval1_ID[30])))) ) ) ) # ( !regval1_ID[29] & ( 
// !regval2_ID[29] & ( (!\Selector31~9_combout  & ((!\Selector31~0_combout ) # ((!regval2_ID[30]) # (regval1_ID[30])))) ) ) )

	.dataa(!\Selector31~0_combout ),
	.datab(!\Selector31~9_combout ),
	.datac(!regval1_ID[30]),
	.datad(!regval2_ID[30]),
	.datae(!regval1_ID[29]),
	.dataf(!regval2_ID[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~10 .extended_lut = "off";
defparam \Selector31~10 .lut_mask = 64'hCC8CCC8C8C88CC8C;
defparam \Selector31~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N24
cyclonev_lcell_comb \LessThan2~8 (
// Equation(s):
// \LessThan2~8_combout  = ( regval2_ID[19] & ( regval1_ID[20] & ( (regval2_ID[20] & (regval1_ID[19] & (!regval2_ID[21] $ (regval1_ID[21])))) ) ) ) # ( !regval2_ID[19] & ( regval1_ID[20] & ( (regval2_ID[20] & (!regval1_ID[19] & (!regval2_ID[21] $ 
// (regval1_ID[21])))) ) ) ) # ( regval2_ID[19] & ( !regval1_ID[20] & ( (!regval2_ID[20] & (regval1_ID[19] & (!regval2_ID[21] $ (regval1_ID[21])))) ) ) ) # ( !regval2_ID[19] & ( !regval1_ID[20] & ( (!regval2_ID[20] & (!regval1_ID[19] & (!regval2_ID[21] $ 
// (regval1_ID[21])))) ) ) )

	.dataa(!regval2_ID[21]),
	.datab(!regval1_ID[21]),
	.datac(!regval2_ID[20]),
	.datad(!regval1_ID[19]),
	.datae(!regval2_ID[19]),
	.dataf(!regval1_ID[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~8 .extended_lut = "off";
defparam \LessThan2~8 .lut_mask = 64'h9000009009000009;
defparam \LessThan2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N36
cyclonev_lcell_comb \aluout_EX_r~212 (
// Equation(s):
// \aluout_EX_r~212_combout  = ( regval1_ID[15] & ( !regval2_ID[15] ) ) # ( !regval1_ID[15] & ( regval2_ID[15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_ID[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r~212 .extended_lut = "off";
defparam \aluout_EX_r~212 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \aluout_EX_r~212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N30
cyclonev_lcell_comb \Selector31~4 (
// Equation(s):
// \Selector31~4_combout  = ( !\Equal11~5_combout  & ( regval2_ID[17] & ( (\LessThan2~8_combout  & (regval1_ID[17] & (!\aluout_EX_r~212_combout  & !\Equal11~4_combout ))) ) ) ) # ( !\Equal11~5_combout  & ( !regval2_ID[17] & ( (\LessThan2~8_combout  & 
// (!regval1_ID[17] & (!\aluout_EX_r~212_combout  & !\Equal11~4_combout ))) ) ) )

	.dataa(!\LessThan2~8_combout ),
	.datab(!regval1_ID[17]),
	.datac(!\aluout_EX_r~212_combout ),
	.datad(!\Equal11~4_combout ),
	.datae(!\Equal11~5_combout ),
	.dataf(!regval2_ID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~4 .extended_lut = "off";
defparam \Selector31~4 .lut_mask = 64'h4000000010000000;
defparam \Selector31~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N0
cyclonev_lcell_comb \Selector31~2 (
// Equation(s):
// \Selector31~2_combout  = ( regval2_ID[3] & ( regval1_ID[5] & ( (regval2_ID[5] & (regval1_ID[3] & (!regval1_ID[4] $ (regval2_ID[4])))) ) ) ) # ( !regval2_ID[3] & ( regval1_ID[5] & ( (regval2_ID[5] & (!regval1_ID[3] & (!regval1_ID[4] $ (regval2_ID[4])))) ) 
// ) ) # ( regval2_ID[3] & ( !regval1_ID[5] & ( (!regval2_ID[5] & (regval1_ID[3] & (!regval1_ID[4] $ (regval2_ID[4])))) ) ) ) # ( !regval2_ID[3] & ( !regval1_ID[5] & ( (!regval2_ID[5] & (!regval1_ID[3] & (!regval1_ID[4] $ (regval2_ID[4])))) ) ) )

	.dataa(!regval1_ID[4]),
	.datab(!regval2_ID[5]),
	.datac(!regval2_ID[4]),
	.datad(!regval1_ID[3]),
	.datae(!regval2_ID[3]),
	.dataf(!regval1_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~2 .extended_lut = "off";
defparam \Selector31~2 .lut_mask = 64'h8400008421000021;
defparam \Selector31~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N27
cyclonev_lcell_comb \Selector31~6 (
// Equation(s):
// \Selector31~6_combout  = ( regval1_ID[0] & ( (regval2_ID[0] & (!regval1_ID[31] $ (regval2_ID[31]))) ) ) # ( !regval1_ID[0] & ( (!regval2_ID[0] & (!regval1_ID[31] $ (regval2_ID[31]))) ) )

	.dataa(gnd),
	.datab(!regval1_ID[31]),
	.datac(!regval2_ID[0]),
	.datad(!regval2_ID[31]),
	.datae(gnd),
	.dataf(!regval1_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~6 .extended_lut = "off";
defparam \Selector31~6 .lut_mask = 64'hC030C0300C030C03;
defparam \Selector31~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y10_N30
cyclonev_lcell_comb \Selector31~5 (
// Equation(s):
// \Selector31~5_combout  = ( regval2_ID[1] & ( regval1_ID[1] & ( !regval1_ID[2] $ (regval2_ID[2]) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[1] & ( !regval1_ID[2] $ (regval2_ID[2]) ) ) )

	.dataa(gnd),
	.datab(!regval1_ID[2]),
	.datac(!regval2_ID[2]),
	.datad(gnd),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~5 .extended_lut = "off";
defparam \Selector31~5 .lut_mask = 64'hC3C300000000C3C3;
defparam \Selector31~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N24
cyclonev_lcell_comb \Selector31~3 (
// Equation(s):
// \Selector31~3_combout  = ( regval2_ID[13] & ( regval1_ID[14] & ( (regval2_ID[14] & (regval1_ID[13] & (!\regval1_ID[12]~DUPLICATE_q  $ (regval2_ID[12])))) ) ) ) # ( !regval2_ID[13] & ( regval1_ID[14] & ( (regval2_ID[14] & (!regval1_ID[13] & 
// (!\regval1_ID[12]~DUPLICATE_q  $ (regval2_ID[12])))) ) ) ) # ( regval2_ID[13] & ( !regval1_ID[14] & ( (!regval2_ID[14] & (regval1_ID[13] & (!\regval1_ID[12]~DUPLICATE_q  $ (regval2_ID[12])))) ) ) ) # ( !regval2_ID[13] & ( !regval1_ID[14] & ( 
// (!regval2_ID[14] & (!regval1_ID[13] & (!\regval1_ID[12]~DUPLICATE_q  $ (regval2_ID[12])))) ) ) )

	.dataa(!regval2_ID[14]),
	.datab(!regval1_ID[13]),
	.datac(!\regval1_ID[12]~DUPLICATE_q ),
	.datad(!regval2_ID[12]),
	.datae(!regval2_ID[13]),
	.dataf(!regval1_ID[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~3 .extended_lut = "off";
defparam \Selector31~3 .lut_mask = 64'h8008200240041001;
defparam \Selector31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N6
cyclonev_lcell_comb \Selector31~7 (
// Equation(s):
// \Selector31~7_combout  = ( \Selector31~3_combout  & ( (\Selector31~2_combout  & (\Selector31~1_combout  & (\Selector31~6_combout  & \Selector31~5_combout ))) ) )

	.dataa(!\Selector31~2_combout ),
	.datab(!\Selector31~1_combout ),
	.datac(!\Selector31~6_combout ),
	.datad(!\Selector31~5_combout ),
	.datae(gnd),
	.dataf(!\Selector31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~7 .extended_lut = "off";
defparam \Selector31~7 .lut_mask = 64'h0000000000010001;
defparam \Selector31~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N48
cyclonev_lcell_comb \LessThan2~10 (
// Equation(s):
// \LessThan2~10_combout  = ( regval1_ID[26] & ( regval2_ID[26] & ( (!regval1_ID[28] & (!regval2_ID[28] & (!regval1_ID[27] $ (regval2_ID[27])))) # (regval1_ID[28] & (regval2_ID[28] & (!regval1_ID[27] $ (regval2_ID[27])))) ) ) ) # ( !regval1_ID[26] & ( 
// !regval2_ID[26] & ( (!regval1_ID[28] & (!regval2_ID[28] & (!regval1_ID[27] $ (regval2_ID[27])))) # (regval1_ID[28] & (regval2_ID[28] & (!regval1_ID[27] $ (regval2_ID[27])))) ) ) )

	.dataa(!regval1_ID[28]),
	.datab(!regval1_ID[27]),
	.datac(!regval2_ID[27]),
	.datad(!regval2_ID[28]),
	.datae(!regval1_ID[26]),
	.dataf(!regval2_ID[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~10 .extended_lut = "off";
defparam \LessThan2~10 .lut_mask = 64'h8241000000008241;
defparam \LessThan2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N42
cyclonev_lcell_comb \LessThan2~11 (
// Equation(s):
// \LessThan2~11_combout  = ( !\Equal11~3_combout  & ( !\Equal11~2_combout  & ( (\LessThan2~10_combout  & (!\Equal11~6_combout  & (!regval2_ID[22] $ (regval1_ID[22])))) ) ) )

	.dataa(!regval2_ID[22]),
	.datab(!\LessThan2~10_combout ),
	.datac(!\Equal11~6_combout ),
	.datad(!regval1_ID[22]),
	.datae(!\Equal11~3_combout ),
	.dataf(!\Equal11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~11 .extended_lut = "off";
defparam \LessThan2~11 .lut_mask = 64'h2010000000000000;
defparam \LessThan2~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N12
cyclonev_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = ( regval2_ID[9] & ( regval2_ID[11] & ( (regval1_ID[9] & (regval1_ID[11] & (!regval1_ID[10] $ (regval2_ID[10])))) ) ) ) # ( !regval2_ID[9] & ( regval2_ID[11] & ( (!regval1_ID[9] & (regval1_ID[11] & (!regval1_ID[10] $ 
// (regval2_ID[10])))) ) ) ) # ( regval2_ID[9] & ( !regval2_ID[11] & ( (regval1_ID[9] & (!regval1_ID[11] & (!regval1_ID[10] $ (regval2_ID[10])))) ) ) ) # ( !regval2_ID[9] & ( !regval2_ID[11] & ( (!regval1_ID[9] & (!regval1_ID[11] & (!regval1_ID[10] $ 
// (regval2_ID[10])))) ) ) )

	.dataa(!regval1_ID[10]),
	.datab(!regval1_ID[9]),
	.datac(!regval2_ID[10]),
	.datad(!regval1_ID[11]),
	.datae(!regval2_ID[9]),
	.dataf(!regval2_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~0 .extended_lut = "off";
defparam \LessThan2~0 .lut_mask = 64'h8400210000840021;
defparam \LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N18
cyclonev_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = ( regval2_ID[8] & ( \LessThan2~0_combout  & ( (regval1_ID[8] & (!regval2_ID[7] $ (regval1_ID[7]))) ) ) ) # ( !regval2_ID[8] & ( \LessThan2~0_combout  & ( (!regval1_ID[8] & (!regval2_ID[7] $ (regval1_ID[7]))) ) ) )

	.dataa(!regval2_ID[7]),
	.datab(!regval1_ID[7]),
	.datac(!regval1_ID[8]),
	.datad(gnd),
	.datae(!regval2_ID[8]),
	.dataf(!\LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~1 .extended_lut = "off";
defparam \LessThan2~1 .lut_mask = 64'h0000000090900909;
defparam \LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N54
cyclonev_lcell_comb \Selector31~8 (
// Equation(s):
// \Selector31~8_combout  = ( \LessThan2~11_combout  & ( \LessThan2~1_combout  & ( (\Selector31~4_combout  & (\Selector31~7_combout  & (!regval2_ID[6] $ (regval1_ID[6])))) ) ) )

	.dataa(!regval2_ID[6]),
	.datab(!\Selector31~4_combout ),
	.datac(!regval1_ID[6]),
	.datad(!\Selector31~7_combout ),
	.datae(!\LessThan2~11_combout ),
	.dataf(!\LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~8 .extended_lut = "off";
defparam \Selector31~8 .lut_mask = 64'h0000000000000021;
defparam \Selector31~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N33
cyclonev_lcell_comb \Selector31~11 (
// Equation(s):
// \Selector31~11_combout  = ( \Selector31~8_combout  & ( (op2_ID[0] & \Selector31~10_combout ) ) ) # ( !\Selector31~8_combout  & ( (\Selector31~10_combout  & ((!op2_ID[1]) # (op2_ID[0]))) ) )

	.dataa(!op2_ID[0]),
	.datab(gnd),
	.datac(!\Selector31~10_combout ),
	.datad(!op2_ID[1]),
	.datae(gnd),
	.dataf(!\Selector31~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~11 .extended_lut = "off";
defparam \Selector31~11 .lut_mask = 64'h0F050F0505050505;
defparam \Selector31~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N12
cyclonev_lcell_comb \aluout_EX_r[0]~243 (
// Equation(s):
// \aluout_EX_r[0]~243_combout  = ( !op2_ID[2] & ( !op2_ID[4] & ( (\op2_ID[3]~DUPLICATE_q  & !\op2_ID[5]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!\op2_ID[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!op2_ID[2]),
	.dataf(!op2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[0]~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[0]~243 .extended_lut = "off";
defparam \aluout_EX_r[0]~243 .lut_mask = 64'h3030000000000000;
defparam \aluout_EX_r[0]~243 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N18
cyclonev_lcell_comb \aluout_EX_r[0]~244 (
// Equation(s):
// \aluout_EX_r[0]~244_combout  = ( !op2_ID[6] & ( \aluout_EX_r[0]~243_combout  & ( (\Equal10~0_combout  & !op2_ID[7]) ) ) )

	.dataa(gnd),
	.datab(!\Equal10~0_combout ),
	.datac(!op2_ID[7]),
	.datad(gnd),
	.datae(!op2_ID[6]),
	.dataf(!\aluout_EX_r[0]~243_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[0]~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[0]~244 .extended_lut = "off";
defparam \aluout_EX_r[0]~244 .lut_mask = 64'h0000000030300000;
defparam \aluout_EX_r[0]~244 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N48
cyclonev_lcell_comb \LessThan2~9 (
// Equation(s):
// \LessThan2~9_combout  = ( regval2_ID[13] & ( regval1_ID[14] & ( (regval2_ID[14] & ((!regval1_ID[13]) # ((!\regval1_ID[12]~DUPLICATE_q  & regval2_ID[12])))) ) ) ) # ( !regval2_ID[13] & ( regval1_ID[14] & ( (regval2_ID[14] & (!regval1_ID[13] & 
// (!\regval1_ID[12]~DUPLICATE_q  & regval2_ID[12]))) ) ) ) # ( regval2_ID[13] & ( !regval1_ID[14] & ( ((!regval1_ID[13]) # ((!\regval1_ID[12]~DUPLICATE_q  & regval2_ID[12]))) # (regval2_ID[14]) ) ) ) # ( !regval2_ID[13] & ( !regval1_ID[14] & ( 
// ((!regval1_ID[13] & (!\regval1_ID[12]~DUPLICATE_q  & regval2_ID[12]))) # (regval2_ID[14]) ) ) )

	.dataa(!regval2_ID[14]),
	.datab(!regval1_ID[13]),
	.datac(!\regval1_ID[12]~DUPLICATE_q ),
	.datad(!regval2_ID[12]),
	.datae(!regval2_ID[13]),
	.dataf(!regval1_ID[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~9 .extended_lut = "off";
defparam \LessThan2~9 .lut_mask = 64'h55D5DDFD00404454;
defparam \LessThan2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N6
cyclonev_lcell_comb \LessThan2~13 (
// Equation(s):
// \LessThan2~13_combout  = ( regval2_ID[19] & ( regval1_ID[20] & ( (!regval2_ID[21] & (!regval1_ID[21] & (regval2_ID[20] & !regval1_ID[19]))) # (regval2_ID[21] & ((!regval1_ID[21]) # ((regval2_ID[20] & !regval1_ID[19])))) ) ) ) # ( !regval2_ID[19] & ( 
// regval1_ID[20] & ( (regval2_ID[21] & !regval1_ID[21]) ) ) ) # ( regval2_ID[19] & ( !regval1_ID[20] & ( (!regval2_ID[21] & (!regval1_ID[21] & ((!regval1_ID[19]) # (regval2_ID[20])))) # (regval2_ID[21] & ((!regval1_ID[21]) # ((!regval1_ID[19]) # 
// (regval2_ID[20])))) ) ) ) # ( !regval2_ID[19] & ( !regval1_ID[20] & ( (!regval2_ID[21] & (!regval1_ID[21] & regval2_ID[20])) # (regval2_ID[21] & ((!regval1_ID[21]) # (regval2_ID[20]))) ) ) )

	.dataa(!regval2_ID[21]),
	.datab(!regval1_ID[21]),
	.datac(!regval2_ID[20]),
	.datad(!regval1_ID[19]),
	.datae(!regval2_ID[19]),
	.dataf(!regval1_ID[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~13 .extended_lut = "off";
defparam \LessThan2~13 .lut_mask = 64'h4D4DDD4D44444D44;
defparam \LessThan2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N42
cyclonev_lcell_comb \LessThan2~14 (
// Equation(s):
// \LessThan2~14_combout  = ( regval2_ID[18] & ( regval1_ID[18] & ( (!\LessThan2~13_combout  & ((!regval2_ID[17]) # ((!\LessThan2~8_combout ) # (regval1_ID[17])))) ) ) ) # ( !regval2_ID[18] & ( regval1_ID[18] & ( !\LessThan2~13_combout  ) ) ) # ( 
// regval2_ID[18] & ( !regval1_ID[18] & ( (!\LessThan2~13_combout  & !\LessThan2~8_combout ) ) ) ) # ( !regval2_ID[18] & ( !regval1_ID[18] & ( (!\LessThan2~13_combout  & ((!regval2_ID[17]) # ((!\LessThan2~8_combout ) # (regval1_ID[17])))) ) ) )

	.dataa(!regval2_ID[17]),
	.datab(!\LessThan2~13_combout ),
	.datac(!\LessThan2~8_combout ),
	.datad(!regval1_ID[17]),
	.datae(!regval2_ID[18]),
	.dataf(!regval1_ID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~14 .extended_lut = "off";
defparam \LessThan2~14 .lut_mask = 64'hC8CCC0C0CCCCC8CC;
defparam \LessThan2~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N18
cyclonev_lcell_comb \LessThan2~12 (
// Equation(s):
// \LessThan2~12_combout  = ( regval2_ID[17] & ( (regval1_ID[17] & (\LessThan2~8_combout  & !\Equal11~4_combout )) ) ) # ( !regval2_ID[17] & ( (!regval1_ID[17] & (\LessThan2~8_combout  & !\Equal11~4_combout )) ) )

	.dataa(gnd),
	.datab(!regval1_ID[17]),
	.datac(!\LessThan2~8_combout ),
	.datad(!\Equal11~4_combout ),
	.datae(gnd),
	.dataf(!regval2_ID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~12 .extended_lut = "off";
defparam \LessThan2~12 .lut_mask = 64'h0C000C0003000300;
defparam \LessThan2~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N48
cyclonev_lcell_comb \LessThan2~15 (
// Equation(s):
// \LessThan2~15_combout  = ( regval2_ID[15] & ( regval2_ID[16] & ( (\LessThan2~14_combout  & ((!\LessThan2~12_combout ) # ((regval1_ID[16] & regval1_ID[15])))) ) ) ) # ( !regval2_ID[15] & ( regval2_ID[16] & ( (\LessThan2~14_combout  & 
// ((!\LessThan2~12_combout ) # (regval1_ID[16]))) ) ) ) # ( regval2_ID[15] & ( !regval2_ID[16] & ( (\LessThan2~14_combout  & (((!\LessThan2~12_combout ) # (regval1_ID[15])) # (regval1_ID[16]))) ) ) ) # ( !regval2_ID[15] & ( !regval2_ID[16] & ( 
// \LessThan2~14_combout  ) ) )

	.dataa(!regval1_ID[16]),
	.datab(!\LessThan2~14_combout ),
	.datac(!regval1_ID[15]),
	.datad(!\LessThan2~12_combout ),
	.datae(!regval2_ID[15]),
	.dataf(!regval2_ID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~15 .extended_lut = "off";
defparam \LessThan2~15 .lut_mask = 64'h3333331333113301;
defparam \LessThan2~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N48
cyclonev_lcell_comb \LessThan2~2 (
// Equation(s):
// \LessThan2~2_combout  = ( regval1_ID[2] & ( regval1_ID[1] & ( (regval2_ID[1] & (regval2_ID[0] & (regval2_ID[2] & !regval1_ID[0]))) ) ) ) # ( !regval1_ID[2] & ( regval1_ID[1] & ( ((regval2_ID[1] & (regval2_ID[0] & !regval1_ID[0]))) # (regval2_ID[2]) ) ) ) 
// # ( regval1_ID[2] & ( !regval1_ID[1] & ( (regval2_ID[2] & (((regval2_ID[0] & !regval1_ID[0])) # (regval2_ID[1]))) ) ) ) # ( !regval1_ID[2] & ( !regval1_ID[1] & ( (((regval2_ID[0] & !regval1_ID[0])) # (regval2_ID[2])) # (regval2_ID[1]) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval2_ID[0]),
	.datac(!regval2_ID[2]),
	.datad(!regval1_ID[0]),
	.datae(!regval1_ID[2]),
	.dataf(!regval1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~2 .extended_lut = "off";
defparam \LessThan2~2 .lut_mask = 64'h7F5F07051F0F0100;
defparam \LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N6
cyclonev_lcell_comb \LessThan2~3 (
// Equation(s):
// \LessThan2~3_combout  = ( regval2_ID[3] & ( regval1_ID[5] & ( (regval2_ID[5] & ((!regval1_ID[4] & ((!regval1_ID[3]) # (regval2_ID[4]))) # (regval1_ID[4] & (regval2_ID[4] & !regval1_ID[3])))) ) ) ) # ( !regval2_ID[3] & ( regval1_ID[5] & ( (!regval1_ID[4] & 
// (regval2_ID[5] & regval2_ID[4])) ) ) ) # ( regval2_ID[3] & ( !regval1_ID[5] & ( ((!regval1_ID[4] & ((!regval1_ID[3]) # (regval2_ID[4]))) # (regval1_ID[4] & (regval2_ID[4] & !regval1_ID[3]))) # (regval2_ID[5]) ) ) ) # ( !regval2_ID[3] & ( !regval1_ID[5] & 
// ( ((!regval1_ID[4] & regval2_ID[4])) # (regval2_ID[5]) ) ) )

	.dataa(!regval1_ID[4]),
	.datab(!regval2_ID[5]),
	.datac(!regval2_ID[4]),
	.datad(!regval1_ID[3]),
	.datae(!regval2_ID[3]),
	.dataf(!regval1_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~3 .extended_lut = "off";
defparam \LessThan2~3 .lut_mask = 64'h3B3BBF3B02022302;
defparam \LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N12
cyclonev_lcell_comb \LessThan2~4 (
// Equation(s):
// \LessThan2~4_combout  = ( \Selector31~2_combout  & ( !\LessThan2~3_combout  & ( !\LessThan2~2_combout  ) ) ) # ( !\Selector31~2_combout  & ( !\LessThan2~3_combout  ) )

	.dataa(gnd),
	.datab(!\LessThan2~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Selector31~2_combout ),
	.dataf(!\LessThan2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~4 .extended_lut = "off";
defparam \LessThan2~4 .lut_mask = 64'hFFFFCCCC00000000;
defparam \LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N30
cyclonev_lcell_comb \LessThan2~5 (
// Equation(s):
// \LessThan2~5_combout  = ( regval2_ID[9] & ( regval2_ID[11] & ( (!regval1_ID[11]) # ((!regval1_ID[10] & ((!regval1_ID[9]) # (regval2_ID[10]))) # (regval1_ID[10] & (!regval1_ID[9] & regval2_ID[10]))) ) ) ) # ( !regval2_ID[9] & ( regval2_ID[11] & ( 
// (!regval1_ID[11]) # ((!regval1_ID[10] & regval2_ID[10])) ) ) ) # ( regval2_ID[9] & ( !regval2_ID[11] & ( (!regval1_ID[11] & ((!regval1_ID[10] & ((!regval1_ID[9]) # (regval2_ID[10]))) # (regval1_ID[10] & (!regval1_ID[9] & regval2_ID[10])))) ) ) ) # ( 
// !regval2_ID[9] & ( !regval2_ID[11] & ( (!regval1_ID[10] & (regval2_ID[10] & !regval1_ID[11])) ) ) )

	.dataa(!regval1_ID[10]),
	.datab(!regval1_ID[9]),
	.datac(!regval2_ID[10]),
	.datad(!regval1_ID[11]),
	.datae(!regval2_ID[9]),
	.dataf(!regval2_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~5 .extended_lut = "off";
defparam \LessThan2~5 .lut_mask = 64'h0A008E00FF0AFF8E;
defparam \LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N36
cyclonev_lcell_comb \LessThan2~6 (
// Equation(s):
// \LessThan2~6_combout  = ( regval2_ID[8] & ( \LessThan2~0_combout  & ( (regval1_ID[8] & (!\LessThan2~5_combout  & ((!regval2_ID[7]) # (regval1_ID[7])))) ) ) ) # ( !regval2_ID[8] & ( \LessThan2~0_combout  & ( (!\LessThan2~5_combout  & ((!regval2_ID[7]) # 
// ((regval1_ID[8]) # (regval1_ID[7])))) ) ) ) # ( regval2_ID[8] & ( !\LessThan2~0_combout  & ( !\LessThan2~5_combout  ) ) ) # ( !regval2_ID[8] & ( !\LessThan2~0_combout  & ( !\LessThan2~5_combout  ) ) )

	.dataa(!regval2_ID[7]),
	.datab(!regval1_ID[7]),
	.datac(!regval1_ID[8]),
	.datad(!\LessThan2~5_combout ),
	.datae(!regval2_ID[8]),
	.dataf(!\LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~6 .extended_lut = "off";
defparam \LessThan2~6 .lut_mask = 64'hFF00FF00BF000B00;
defparam \LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N42
cyclonev_lcell_comb \LessThan2~7 (
// Equation(s):
// \LessThan2~7_combout  = ( \LessThan2~6_combout  & ( \Selector31~3_combout  & ( (\LessThan2~1_combout  & ((!regval2_ID[6] & (!\LessThan2~4_combout  & !regval1_ID[6])) # (regval2_ID[6] & ((!\LessThan2~4_combout ) # (!regval1_ID[6]))))) ) ) ) # ( 
// !\LessThan2~6_combout  & ( \Selector31~3_combout  ) )

	.dataa(!regval2_ID[6]),
	.datab(!\LessThan2~4_combout ),
	.datac(!regval1_ID[6]),
	.datad(!\LessThan2~1_combout ),
	.datae(!\LessThan2~6_combout ),
	.dataf(!\Selector31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~7 .extended_lut = "off";
defparam \LessThan2~7 .lut_mask = 64'h00000000FFFF00D4;
defparam \LessThan2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N54
cyclonev_lcell_comb \LessThan2~17 (
// Equation(s):
// \LessThan2~17_combout  = ( regval1_ID[26] & ( regval2_ID[26] & ( (!regval1_ID[28] & (((!regval1_ID[27] & regval2_ID[27])) # (regval2_ID[28]))) # (regval1_ID[28] & (!regval1_ID[27] & (regval2_ID[27] & regval2_ID[28]))) ) ) ) # ( !regval1_ID[26] & ( 
// regval2_ID[26] & ( (!regval1_ID[28] & ((!regval1_ID[27]) # ((regval2_ID[28]) # (regval2_ID[27])))) # (regval1_ID[28] & (regval2_ID[28] & ((!regval1_ID[27]) # (regval2_ID[27])))) ) ) ) # ( regval1_ID[26] & ( !regval2_ID[26] & ( (!regval1_ID[28] & 
// (((!regval1_ID[27] & regval2_ID[27])) # (regval2_ID[28]))) # (regval1_ID[28] & (!regval1_ID[27] & (regval2_ID[27] & regval2_ID[28]))) ) ) ) # ( !regval1_ID[26] & ( !regval2_ID[26] & ( (!regval1_ID[28] & (((!regval1_ID[27] & regval2_ID[27])) # 
// (regval2_ID[28]))) # (regval1_ID[28] & (!regval1_ID[27] & (regval2_ID[27] & regval2_ID[28]))) ) ) )

	.dataa(!regval1_ID[28]),
	.datab(!regval1_ID[27]),
	.datac(!regval2_ID[27]),
	.datad(!regval2_ID[28]),
	.datae(!regval1_ID[26]),
	.dataf(!regval2_ID[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~17 .extended_lut = "off";
defparam \LessThan2~17 .lut_mask = 64'h08AE08AE8AEF08AE;
defparam \LessThan2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N48
cyclonev_lcell_comb \LessThan2~18 (
// Equation(s):
// \LessThan2~18_combout  = ( regval2_ID[24] & ( regval2_ID[25] & ( (!\LessThan2~17_combout  & ((!\LessThan2~10_combout ) # ((regval1_ID[24] & regval1_ID[25])))) ) ) ) # ( !regval2_ID[24] & ( regval2_ID[25] & ( (!\LessThan2~17_combout  & 
// ((!\LessThan2~10_combout ) # (regval1_ID[25]))) ) ) ) # ( regval2_ID[24] & ( !regval2_ID[25] & ( (!\LessThan2~17_combout  & (((!\LessThan2~10_combout ) # (regval1_ID[25])) # (regval1_ID[24]))) ) ) ) # ( !regval2_ID[24] & ( !regval2_ID[25] & ( 
// !\LessThan2~17_combout  ) ) )

	.dataa(!\LessThan2~17_combout ),
	.datab(!regval1_ID[24]),
	.datac(!regval1_ID[25]),
	.datad(!\LessThan2~10_combout ),
	.datae(!regval2_ID[24]),
	.dataf(!regval2_ID[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~18 .extended_lut = "off";
defparam \LessThan2~18 .lut_mask = 64'hAAAAAA2AAA0AAA02;
defparam \LessThan2~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N39
cyclonev_lcell_comb \LessThan2~16 (
// Equation(s):
// \LessThan2~16_combout  = ( !\Equal11~2_combout  & ( (!\Equal11~3_combout  & \LessThan2~10_combout ) ) )

	.dataa(!\Equal11~3_combout ),
	.datab(gnd),
	.datac(!\LessThan2~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~16 .extended_lut = "off";
defparam \LessThan2~16 .lut_mask = 64'h0A0A0A0A00000000;
defparam \LessThan2~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N54
cyclonev_lcell_comb \LessThan2~19 (
// Equation(s):
// \LessThan2~19_combout  = ( regval1_ID[22] & ( regval2_ID[22] & ( (\LessThan2~18_combout  & ((!\LessThan2~16_combout ) # ((!regval2_ID[23]) # (regval1_ID[23])))) ) ) ) # ( !regval1_ID[22] & ( regval2_ID[22] & ( (\LessThan2~18_combout  & 
// ((!\LessThan2~16_combout ) # ((!regval2_ID[23] & regval1_ID[23])))) ) ) ) # ( regval1_ID[22] & ( !regval2_ID[22] & ( (\LessThan2~18_combout  & ((!\LessThan2~16_combout ) # ((!regval2_ID[23]) # (regval1_ID[23])))) ) ) ) # ( !regval1_ID[22] & ( 
// !regval2_ID[22] & ( (\LessThan2~18_combout  & ((!\LessThan2~16_combout ) # ((!regval2_ID[23]) # (regval1_ID[23])))) ) ) )

	.dataa(!\LessThan2~18_combout ),
	.datab(!\LessThan2~16_combout ),
	.datac(!regval2_ID[23]),
	.datad(!regval1_ID[23]),
	.datae(!regval1_ID[22]),
	.dataf(!regval2_ID[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~19 .extended_lut = "off";
defparam \LessThan2~19 .lut_mask = 64'h5455545544545455;
defparam \LessThan2~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N6
cyclonev_lcell_comb \LessThan2~20 (
// Equation(s):
// \LessThan2~20_combout  = ( \LessThan2~19_combout  & ( \LessThan2~11_combout  & ( (\LessThan2~15_combout  & ((!\Selector31~4_combout ) # ((!\LessThan2~9_combout  & !\LessThan2~7_combout )))) ) ) ) # ( \LessThan2~19_combout  & ( !\LessThan2~11_combout  ) )

	.dataa(!\LessThan2~9_combout ),
	.datab(!\LessThan2~15_combout ),
	.datac(!\Selector31~4_combout ),
	.datad(!\LessThan2~7_combout ),
	.datae(!\LessThan2~19_combout ),
	.dataf(!\LessThan2~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~20 .extended_lut = "off";
defparam \LessThan2~20 .lut_mask = 64'h0000FFFF00003230;
defparam \LessThan2~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N0
cyclonev_lcell_comb \aluout_EX_r[0]~250 (
// Equation(s):
// \aluout_EX_r[0]~250_combout  = ( \Selector31~0_combout  & ( \LessThan2~20_combout  & ( (!\aluout_EX_r[0]~249_combout ) # ((!\Selector31~11_combout  & \aluout_EX_r[0]~244_combout )) ) ) ) # ( !\Selector31~0_combout  & ( \LessThan2~20_combout  & ( 
// (!\aluout_EX_r[0]~249_combout ) # ((!\Selector31~11_combout  & \aluout_EX_r[0]~244_combout )) ) ) ) # ( \Selector31~0_combout  & ( !\LessThan2~20_combout  & ( (!\aluout_EX_r[0]~249_combout ) # ((\aluout_EX_r[0]~244_combout  & ((!\Selector31~11_combout ) # 
// (\Selector31~1_combout )))) ) ) ) # ( !\Selector31~0_combout  & ( !\LessThan2~20_combout  & ( (!\aluout_EX_r[0]~249_combout ) # ((!\Selector31~11_combout  & \aluout_EX_r[0]~244_combout )) ) ) )

	.dataa(!\aluout_EX_r[0]~249_combout ),
	.datab(!\Selector31~1_combout ),
	.datac(!\Selector31~11_combout ),
	.datad(!\aluout_EX_r[0]~244_combout ),
	.datae(!\Selector31~0_combout ),
	.dataf(!\LessThan2~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[0]~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[0]~250 .extended_lut = "off";
defparam \aluout_EX_r[0]~250 .lut_mask = 64'hAAFAAAFBAAFAAAFA;
defparam \aluout_EX_r[0]~250 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N2
dffeas \aluout_EX[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[0]~250_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[0]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[0] .is_wysiwyg = "true";
defparam \aluout_EX[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[0]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X3_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[0]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N15
cyclonev_lcell_comb \regval_MEM~35 (
// Equation(s):
// \regval_MEM~35_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\dmem~41_combout  & ((!aluout_EX[7]) # (!\Equal18~6_combout ))) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (!\dmem~41_combout  & ((!aluout_EX[7]) # (!\Equal18~6_combout )))) ) ) ) # ( 
// \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (!\dmem~41_combout  & ((!aluout_EX[7]) # (!\Equal18~6_combout )))) ) ) )

	.dataa(!aluout_EX[7]),
	.datab(!\Equal18~6_combout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~41_combout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~35 .extended_lut = "off";
defparam \regval_MEM~35 .lut_mask = 64'h00000E00E000EE00;
defparam \regval_MEM~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N40
dffeas \dmem~1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~1 .is_wysiwyg = "true";
defparam \dmem~1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N36
cyclonev_lcell_comb \regval_MEM~37 (
// Equation(s):
// \regval_MEM~37_combout  = ( ctrlsig_EX[2] & ( \dmem~1_q  & ( ((\regval_MEM~35_combout ) # (\regval_MEM[3]~0_combout )) # (\regval_MEM~36_combout ) ) ) ) # ( !ctrlsig_EX[2] & ( \dmem~1_q  & ( aluout_EX[0] ) ) ) # ( ctrlsig_EX[2] & ( !\dmem~1_q  & ( 
// (!\regval_MEM[3]~0_combout  & ((\regval_MEM~35_combout ) # (\regval_MEM~36_combout ))) ) ) ) # ( !ctrlsig_EX[2] & ( !\dmem~1_q  & ( aluout_EX[0] ) ) )

	.dataa(!\regval_MEM~36_combout ),
	.datab(!aluout_EX[0]),
	.datac(!\regval_MEM[3]~0_combout ),
	.datad(!\regval_MEM~35_combout ),
	.datae(!ctrlsig_EX[2]),
	.dataf(!\dmem~1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~37 .extended_lut = "off";
defparam \regval_MEM~37 .lut_mask = 64'h333350F033335FFF;
defparam \regval_MEM~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N37
dffeas \regval_MEM[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~37_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[0] .is_wysiwyg = "true";
defparam \regval_MEM[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N52
dffeas \regs[12][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][0] .is_wysiwyg = "true";
defparam \regs[12][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N36
cyclonev_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = ( \regs[4][0]~q  & ( \regs[0][0]~q  & ( (!\imem~14_combout ) # ((!\imem~13_combout  & ((\regs[8][0]~q ))) # (\imem~13_combout  & (\regs[12][0]~q ))) ) ) ) # ( !\regs[4][0]~q  & ( \regs[0][0]~q  & ( (!\imem~13_combout  & 
// (((!\imem~14_combout ) # (\regs[8][0]~q )))) # (\imem~13_combout  & (\regs[12][0]~q  & (\imem~14_combout ))) ) ) ) # ( \regs[4][0]~q  & ( !\regs[0][0]~q  & ( (!\imem~13_combout  & (((\imem~14_combout  & \regs[8][0]~q )))) # (\imem~13_combout  & 
// (((!\imem~14_combout )) # (\regs[12][0]~q ))) ) ) ) # ( !\regs[4][0]~q  & ( !\regs[0][0]~q  & ( (\imem~14_combout  & ((!\imem~13_combout  & ((\regs[8][0]~q ))) # (\imem~13_combout  & (\regs[12][0]~q )))) ) ) )

	.dataa(!\imem~13_combout ),
	.datab(!\regs[12][0]~q ),
	.datac(!\imem~14_combout ),
	.datad(!\regs[8][0]~q ),
	.datae(!\regs[4][0]~q ),
	.dataf(!\regs[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~0 .extended_lut = "off";
defparam \Mux31~0 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N24
cyclonev_lcell_comb \Mux31~2 (
// Equation(s):
// \Mux31~2_combout  = ( \regs[14][0]~q  & ( \regs[6][0]~q  & ( ((!\imem~14_combout  & ((\regs[2][0]~q ))) # (\imem~14_combout  & (\regs[10][0]~q ))) # (\imem~13_combout ) ) ) ) # ( !\regs[14][0]~q  & ( \regs[6][0]~q  & ( (!\imem~13_combout  & 
// ((!\imem~14_combout  & ((\regs[2][0]~q ))) # (\imem~14_combout  & (\regs[10][0]~q )))) # (\imem~13_combout  & (((!\imem~14_combout )))) ) ) ) # ( \regs[14][0]~q  & ( !\regs[6][0]~q  & ( (!\imem~13_combout  & ((!\imem~14_combout  & ((\regs[2][0]~q ))) # 
// (\imem~14_combout  & (\regs[10][0]~q )))) # (\imem~13_combout  & (((\imem~14_combout )))) ) ) ) # ( !\regs[14][0]~q  & ( !\regs[6][0]~q  & ( (!\imem~13_combout  & ((!\imem~14_combout  & ((\regs[2][0]~q ))) # (\imem~14_combout  & (\regs[10][0]~q )))) ) ) )

	.dataa(!\regs[10][0]~q ),
	.datab(!\imem~13_combout ),
	.datac(!\imem~14_combout ),
	.datad(!\regs[2][0]~q ),
	.datae(!\regs[14][0]~q ),
	.dataf(!\regs[6][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~2 .extended_lut = "off";
defparam \Mux31~2 .lut_mask = 64'h04C407C734F437F7;
defparam \Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N12
cyclonev_lcell_comb \Mux31~3 (
// Equation(s):
// \Mux31~3_combout  = ( \regs[15][0]~q  & ( \regs[7][0]~q  & ( ((!\imem~14_combout  & ((\regs[3][0]~q ))) # (\imem~14_combout  & (\regs[11][0]~q ))) # (\imem~13_combout ) ) ) ) # ( !\regs[15][0]~q  & ( \regs[7][0]~q  & ( (!\imem~13_combout  & 
// ((!\imem~14_combout  & ((\regs[3][0]~q ))) # (\imem~14_combout  & (\regs[11][0]~q )))) # (\imem~13_combout  & (((!\imem~14_combout )))) ) ) ) # ( \regs[15][0]~q  & ( !\regs[7][0]~q  & ( (!\imem~13_combout  & ((!\imem~14_combout  & ((\regs[3][0]~q ))) # 
// (\imem~14_combout  & (\regs[11][0]~q )))) # (\imem~13_combout  & (((\imem~14_combout )))) ) ) ) # ( !\regs[15][0]~q  & ( !\regs[7][0]~q  & ( (!\imem~13_combout  & ((!\imem~14_combout  & ((\regs[3][0]~q ))) # (\imem~14_combout  & (\regs[11][0]~q )))) ) ) )

	.dataa(!\imem~13_combout ),
	.datab(!\regs[11][0]~q ),
	.datac(!\imem~14_combout ),
	.datad(!\regs[3][0]~q ),
	.datae(!\regs[15][0]~q ),
	.dataf(!\regs[7][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~3 .extended_lut = "off";
defparam \Mux31~3 .lut_mask = 64'h02A207A752F257F7;
defparam \Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N54
cyclonev_lcell_comb \Mux31~1 (
// Equation(s):
// \Mux31~1_combout  = ( \regs[5][0]~q  & ( \regs[1][0]~q  & ( (!\imem~14_combout ) # ((!\imem~13_combout  & (\regs[9][0]~q )) # (\imem~13_combout  & ((\regs[13][0]~q )))) ) ) ) # ( !\regs[5][0]~q  & ( \regs[1][0]~q  & ( (!\imem~14_combout  & 
// (((!\imem~13_combout )))) # (\imem~14_combout  & ((!\imem~13_combout  & (\regs[9][0]~q )) # (\imem~13_combout  & ((\regs[13][0]~q ))))) ) ) ) # ( \regs[5][0]~q  & ( !\regs[1][0]~q  & ( (!\imem~14_combout  & (((\imem~13_combout )))) # (\imem~14_combout  & 
// ((!\imem~13_combout  & (\regs[9][0]~q )) # (\imem~13_combout  & ((\regs[13][0]~q ))))) ) ) ) # ( !\regs[5][0]~q  & ( !\regs[1][0]~q  & ( (\imem~14_combout  & ((!\imem~13_combout  & (\regs[9][0]~q )) # (\imem~13_combout  & ((\regs[13][0]~q ))))) ) ) )

	.dataa(!\regs[9][0]~q ),
	.datab(!\imem~14_combout ),
	.datac(!\imem~13_combout ),
	.datad(!\regs[13][0]~q ),
	.datae(!\regs[5][0]~q ),
	.dataf(!\regs[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~1 .extended_lut = "off";
defparam \Mux31~1 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N36
cyclonev_lcell_comb \Mux31~4 (
// Equation(s):
// \Mux31~4_combout  = ( \imem~16_combout  & ( \Mux31~1_combout  & ( (!\imem~15_combout  & (\Mux31~2_combout )) # (\imem~15_combout  & ((\Mux31~3_combout ))) ) ) ) # ( !\imem~16_combout  & ( \Mux31~1_combout  & ( (\imem~15_combout ) # (\Mux31~0_combout ) ) ) 
// ) # ( \imem~16_combout  & ( !\Mux31~1_combout  & ( (!\imem~15_combout  & (\Mux31~2_combout )) # (\imem~15_combout  & ((\Mux31~3_combout ))) ) ) ) # ( !\imem~16_combout  & ( !\Mux31~1_combout  & ( (\Mux31~0_combout  & !\imem~15_combout ) ) ) )

	.dataa(!\Mux31~0_combout ),
	.datab(!\imem~15_combout ),
	.datac(!\Mux31~2_combout ),
	.datad(!\Mux31~3_combout ),
	.datae(!\imem~16_combout ),
	.dataf(!\Mux31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~4 .extended_lut = "off";
defparam \Mux31~4 .lut_mask = 64'h44440C3F77770C3F;
defparam \Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N38
dffeas \regval1_ID[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux31~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[0] .is_wysiwyg = "true";
defparam \regval1_ID[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N42
cyclonev_lcell_comb \ShiftLeft0~11 (
// Equation(s):
// \ShiftLeft0~11_combout  = ( regval2_ID[0] & ( regval1_ID[1] & ( (regval1_ID[0] & !regval2_ID[1]) ) ) ) # ( !regval2_ID[0] & ( regval1_ID[1] & ( !regval2_ID[1] ) ) ) # ( regval2_ID[0] & ( !regval1_ID[1] & ( (regval1_ID[0] & !regval2_ID[1]) ) ) )

	.dataa(gnd),
	.datab(!regval1_ID[0]),
	.datac(!regval2_ID[1]),
	.datad(gnd),
	.datae(!regval2_ID[0]),
	.dataf(!regval1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~11 .extended_lut = "off";
defparam \ShiftLeft0~11 .lut_mask = 64'h00003030F0F03030;
defparam \ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N21
cyclonev_lcell_comb \ShiftLeft0~12 (
// Equation(s):
// \ShiftLeft0~12_combout  = ( \ShiftLeft0~10_combout  & ( (!regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftLeft0~9_combout ))) # (regval2_ID[3] & (\ShiftLeft0~11_combout )))) # (regval2_ID[2] & (((!regval2_ID[3])))) ) ) # ( !\ShiftLeft0~10_combout  & ( 
// (!regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftLeft0~9_combout ))) # (regval2_ID[3] & (\ShiftLeft0~11_combout )))) ) )

	.dataa(!\ShiftLeft0~11_combout ),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~9_combout ),
	.datad(!regval2_ID[3]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~12 .extended_lut = "off";
defparam \ShiftLeft0~12 .lut_mask = 64'h0C440C443F443F44;
defparam \ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N12
cyclonev_lcell_comb \aluout_EX_r[9]~39 (
// Equation(s):
// \aluout_EX_r[9]~39_combout  = ( immval_ID[9] & ( !\Equal16~0_combout  $ (((!\aluout_EX_r[3]~15_combout ) # (\regval1_ID[9]~DUPLICATE_q ))) ) ) # ( !immval_ID[9] & ( (\regval1_ID[9]~DUPLICATE_q  & (!\Equal16~0_combout  $ (!\aluout_EX_r[3]~15_combout ))) ) 
// )

	.dataa(!\Equal16~0_combout ),
	.datab(!\aluout_EX_r[3]~15_combout ),
	.datac(!\regval1_ID[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!immval_ID[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~39 .extended_lut = "off";
defparam \aluout_EX_r[9]~39 .lut_mask = 64'h0606060665656565;
defparam \aluout_EX_r[9]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N0
cyclonev_lcell_comb \aluout_EX_r[9]~40 (
// Equation(s):
// \aluout_EX_r[9]~40_combout  = ( \aluout_EX_r[14]~14_combout  & ( \aluout_EX_r[9]~39_combout  & ( ((!\Equal10~0_combout  & ((!\always4~0_combout ) # (\Add3~13_sumout )))) # (\ShiftLeft0~12_combout ) ) ) ) # ( !\aluout_EX_r[14]~14_combout  & ( 
// \aluout_EX_r[9]~39_combout  & ( (!\Equal10~0_combout  & ((!\always4~0_combout ) # (\Add3~13_sumout ))) ) ) ) # ( \aluout_EX_r[14]~14_combout  & ( !\aluout_EX_r[9]~39_combout  & ( ((\always4~0_combout  & (\Add3~13_sumout  & !\Equal10~0_combout ))) # 
// (\ShiftLeft0~12_combout ) ) ) ) # ( !\aluout_EX_r[14]~14_combout  & ( !\aluout_EX_r[9]~39_combout  & ( (\always4~0_combout  & (\Add3~13_sumout  & !\Equal10~0_combout )) ) ) )

	.dataa(!\ShiftLeft0~12_combout ),
	.datab(!\always4~0_combout ),
	.datac(!\Add3~13_sumout ),
	.datad(!\Equal10~0_combout ),
	.datae(!\aluout_EX_r[14]~14_combout ),
	.dataf(!\aluout_EX_r[9]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~40 .extended_lut = "off";
defparam \aluout_EX_r[9]~40 .lut_mask = 64'h03005755CF00DF55;
defparam \aluout_EX_r[9]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N42
cyclonev_lcell_comb \aluout_EX_r[9]~36 (
// Equation(s):
// \aluout_EX_r[9]~36_combout  = ( regval2_ID[2] & ( \ShiftRight0~24_combout  & ( (!regval2_ID[3] & ((\ShiftRight0~25_combout ))) # (regval2_ID[3] & (\ShiftRight0~27_combout )) ) ) ) # ( !regval2_ID[2] & ( \ShiftRight0~24_combout  & ( (!regval2_ID[3]) # 
// (\ShiftRight0~26_combout ) ) ) ) # ( regval2_ID[2] & ( !\ShiftRight0~24_combout  & ( (!regval2_ID[3] & ((\ShiftRight0~25_combout ))) # (regval2_ID[3] & (\ShiftRight0~27_combout )) ) ) ) # ( !regval2_ID[2] & ( !\ShiftRight0~24_combout  & ( 
// (\ShiftRight0~26_combout  & regval2_ID[3]) ) ) )

	.dataa(!\ShiftRight0~26_combout ),
	.datab(!\ShiftRight0~27_combout ),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftRight0~25_combout ),
	.datae(!regval2_ID[2]),
	.dataf(!\ShiftRight0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~36 .extended_lut = "off";
defparam \aluout_EX_r[9]~36 .lut_mask = 64'h050503F3F5F503F3;
defparam \aluout_EX_r[9]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N33
cyclonev_lcell_comb \aluout_EX_r[9]~37 (
// Equation(s):
// \aluout_EX_r[9]~37_combout  = ( \aluout_EX_r[9]~36_combout  & ( \ShiftRight0~23_combout  & ( (!op2_ID[0] & (((!\ShiftRight0~5_combout )) # (regval1_ID[31]))) # (op2_ID[0] & (((!\ShiftRight0~5_combout  & !regval2_ID[4])))) ) ) ) # ( 
// !\aluout_EX_r[9]~36_combout  & ( \ShiftRight0~23_combout  & ( (!op2_ID[0] & ((!\ShiftRight0~5_combout  & ((regval2_ID[4]))) # (\ShiftRight0~5_combout  & (regval1_ID[31])))) ) ) ) # ( \aluout_EX_r[9]~36_combout  & ( !\ShiftRight0~23_combout  & ( 
// (!\ShiftRight0~5_combout  & (((!regval2_ID[4])))) # (\ShiftRight0~5_combout  & (regval1_ID[31] & (!op2_ID[0]))) ) ) ) # ( !\aluout_EX_r[9]~36_combout  & ( !\ShiftRight0~23_combout  & ( (regval1_ID[31] & (!op2_ID[0] & \ShiftRight0~5_combout )) ) ) )

	.dataa(!regval1_ID[31]),
	.datab(!op2_ID[0]),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!regval2_ID[4]),
	.datae(!\aluout_EX_r[9]~36_combout ),
	.dataf(!\ShiftRight0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~37 .extended_lut = "off";
defparam \aluout_EX_r[9]~37 .lut_mask = 64'h0404F40404C4F4C4;
defparam \aluout_EX_r[9]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N15
cyclonev_lcell_comb \aluout_EX_r[9]~332 (
// Equation(s):
// \aluout_EX_r[9]~332_combout  = ( regval2_ID[9] & ( (op2_ID[5] & (!op2_ID[3] $ (((!op2_ID[0] & !\regval1_ID[9]~DUPLICATE_q ))))) ) ) # ( !regval2_ID[9] & ( (op2_ID[5] & (!op2_ID[3] $ (((!op2_ID[0]) # (!\regval1_ID[9]~DUPLICATE_q ))))) ) )

	.dataa(!op2_ID[0]),
	.datab(!op2_ID[5]),
	.datac(!\regval1_ID[9]~DUPLICATE_q ),
	.datad(!op2_ID[3]),
	.datae(gnd),
	.dataf(!regval2_ID[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~332 .extended_lut = "off";
defparam \aluout_EX_r[9]~332 .lut_mask = 64'h0132013213201320;
defparam \aluout_EX_r[9]~332 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N0
cyclonev_lcell_comb \aluout_EX_r[9]~257 (
// Equation(s):
// \aluout_EX_r[9]~257_combout  = ( regval2_ID[9] & ( (!\regval1_ID[9]~DUPLICATE_q  & (!\aluout_EX_r[3]~1_combout )) # (\regval1_ID[9]~DUPLICATE_q  & ((!\aluout_EX_r[3]~3_combout ))) ) ) # ( !regval2_ID[9] & ( (!\regval1_ID[9]~DUPLICATE_q  & 
// ((!\aluout_EX_r[3]~3_combout ))) # (\regval1_ID[9]~DUPLICATE_q  & (!\aluout_EX_r[3]~1_combout )) ) )

	.dataa(!\regval1_ID[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluout_EX_r[3]~1_combout ),
	.datad(!\aluout_EX_r[3]~3_combout ),
	.datae(gnd),
	.dataf(!regval2_ID[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~257 .extended_lut = "off";
defparam \aluout_EX_r[9]~257 .lut_mask = 64'hFA50FA50F5A0F5A0;
defparam \aluout_EX_r[9]~257 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N21
cyclonev_lcell_comb \aluout_EX_r[9]~258 (
// Equation(s):
// \aluout_EX_r[9]~258_combout  = ( \aluout_EX_r[9]~332_combout  & ( \aluout_EX_r[9]~257_combout  & ( (((\aluout_EX_r[3]~3_combout ) # (op2_ID[2])) # (\aluout_EX_r[30]~20_combout )) # (\aluout_EX_r[3]~1_combout ) ) ) ) # ( !\aluout_EX_r[9]~332_combout  & ( 
// \aluout_EX_r[9]~257_combout  & ( (((\aluout_EX_r[30]~20_combout  & !op2_ID[2])) # (\aluout_EX_r[3]~3_combout )) # (\aluout_EX_r[3]~1_combout ) ) ) ) # ( \aluout_EX_r[9]~332_combout  & ( !\aluout_EX_r[9]~257_combout  & ( (!\aluout_EX_r[3]~1_combout  & 
// (!\aluout_EX_r[3]~3_combout  & ((op2_ID[2]) # (\aluout_EX_r[30]~20_combout )))) ) ) ) # ( !\aluout_EX_r[9]~332_combout  & ( !\aluout_EX_r[9]~257_combout  & ( (!\aluout_EX_r[3]~1_combout  & (\aluout_EX_r[30]~20_combout  & (!op2_ID[2] & 
// !\aluout_EX_r[3]~3_combout ))) ) ) )

	.dataa(!\aluout_EX_r[3]~1_combout ),
	.datab(!\aluout_EX_r[30]~20_combout ),
	.datac(!op2_ID[2]),
	.datad(!\aluout_EX_r[3]~3_combout ),
	.datae(!\aluout_EX_r[9]~332_combout ),
	.dataf(!\aluout_EX_r[9]~257_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~258 .extended_lut = "off";
defparam \aluout_EX_r[9]~258 .lut_mask = 64'h20002A0075FF7FFF;
defparam \aluout_EX_r[9]~258 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N51
cyclonev_lcell_comb \aluout_EX_r[9]~259 (
// Equation(s):
// \aluout_EX_r[9]~259_combout  = ( !op2_ID[2] & ( (!\aluout_EX_r[3]~1_combout  & !\aluout_EX_r[3]~3_combout ) ) )

	.dataa(!\aluout_EX_r[3]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\aluout_EX_r[3]~3_combout ),
	.datae(gnd),
	.dataf(!op2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~259 .extended_lut = "off";
defparam \aluout_EX_r[9]~259 .lut_mask = 64'hAA00AA0000000000;
defparam \aluout_EX_r[9]~259 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N30
cyclonev_lcell_comb \aluout_EX_r[9]~38 (
// Equation(s):
// \aluout_EX_r[9]~38_combout  = ( \Add2~13_sumout  & ( !\aluout_EX_r[3]~9_combout  & ( (\aluout_EX_r[9]~258_combout  & (((!\aluout_EX_r[9]~259_combout ) # (\op2_ID[3]~DUPLICATE_q )) # (\Add1~13_sumout ))) ) ) ) # ( !\Add2~13_sumout  & ( 
// !\aluout_EX_r[3]~9_combout  & ( (\aluout_EX_r[9]~258_combout  & ((!\aluout_EX_r[9]~259_combout ) # ((\Add1~13_sumout  & !\op2_ID[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\aluout_EX_r[9]~258_combout ),
	.datab(!\Add1~13_sumout ),
	.datac(!\op2_ID[3]~DUPLICATE_q ),
	.datad(!\aluout_EX_r[9]~259_combout ),
	.datae(!\Add2~13_sumout ),
	.dataf(!\aluout_EX_r[3]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~38 .extended_lut = "off";
defparam \aluout_EX_r[9]~38 .lut_mask = 64'h5510551500000000;
defparam \aluout_EX_r[9]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N30
cyclonev_lcell_comb \aluout_EX_r[9]~41 (
// Equation(s):
// \aluout_EX_r[9]~41_combout  = ( \aluout_EX_r[9]~37_combout  & ( \aluout_EX_r[9]~38_combout  & ( (\aluout_EX_r[9]~40_combout ) # (\aluout_EX_r[14]~8_combout ) ) ) ) # ( !\aluout_EX_r[9]~37_combout  & ( \aluout_EX_r[9]~38_combout  & ( 
// (\aluout_EX_r[9]~40_combout ) # (\aluout_EX_r[14]~8_combout ) ) ) ) # ( \aluout_EX_r[9]~37_combout  & ( !\aluout_EX_r[9]~38_combout  & ( ((\aluout_EX_r[14]~8_combout  & \aluout_EX_r[3]~9_combout )) # (\aluout_EX_r[9]~40_combout ) ) ) ) # ( 
// !\aluout_EX_r[9]~37_combout  & ( !\aluout_EX_r[9]~38_combout  & ( \aluout_EX_r[9]~40_combout  ) ) )

	.dataa(gnd),
	.datab(!\aluout_EX_r[14]~8_combout ),
	.datac(!\aluout_EX_r[3]~9_combout ),
	.datad(!\aluout_EX_r[9]~40_combout ),
	.datae(!\aluout_EX_r[9]~37_combout ),
	.dataf(!\aluout_EX_r[9]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~41 .extended_lut = "off";
defparam \aluout_EX_r[9]~41 .lut_mask = 64'h00FF03FF33FF33FF;
defparam \aluout_EX_r[9]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N34
dffeas \aluout_EX[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[9]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[9]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[8]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[8]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N12
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|mux3|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|mux3|l1_w8_n0_mux_dataout~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|mux3|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|mux3|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|mux3|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \dmem_rtl_0|auto_generated|mux3|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N14
dffeas \dmem~9 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~9 .is_wysiwyg = "true";
defparam \dmem~9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N54
cyclonev_lcell_comb \regval_MEM~16 (
// Equation(s):
// \regval_MEM~16_combout  = ( \regval_MEM[10]~5_combout  & ( \dmem~9_q  & ( (!\regval_MEM[10]~4_combout ) # (\dmem_rtl_0|auto_generated|mux3|l1_w8_n0_mux_dataout~0_combout ) ) ) ) # ( !\regval_MEM[10]~5_combout  & ( \dmem~9_q  & ( 
// (!\regval_MEM[10]~4_combout  & (aluout_EX[8])) # (\regval_MEM[10]~4_combout  & ((dmem_rtl_0_bypass[37]))) ) ) ) # ( \regval_MEM[10]~5_combout  & ( !\dmem~9_q  & ( (\regval_MEM[10]~4_combout  & \dmem_rtl_0|auto_generated|mux3|l1_w8_n0_mux_dataout~0_combout 
// ) ) ) ) # ( !\regval_MEM[10]~5_combout  & ( !\dmem~9_q  & ( (!\regval_MEM[10]~4_combout  & (aluout_EX[8])) # (\regval_MEM[10]~4_combout  & ((dmem_rtl_0_bypass[37]))) ) ) )

	.dataa(!\regval_MEM[10]~4_combout ),
	.datab(!aluout_EX[8]),
	.datac(!dmem_rtl_0_bypass[37]),
	.datad(!\dmem_rtl_0|auto_generated|mux3|l1_w8_n0_mux_dataout~0_combout ),
	.datae(!\regval_MEM[10]~5_combout ),
	.dataf(!\dmem~9_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~16 .extended_lut = "off";
defparam \regval_MEM~16 .lut_mask = 64'h272700552727AAFF;
defparam \regval_MEM~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N55
dffeas \regval_MEM[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[8] .is_wysiwyg = "true";
defparam \regval_MEM[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N7
dffeas \regs[6][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][8] .is_wysiwyg = "true";
defparam \regs[6][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N18
cyclonev_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = ( \regs[5][8]~q  & ( \regs[7][8]~q  & ( ((!\imem~16_combout  & ((\regs[4][8]~q ))) # (\imem~16_combout  & (\regs[6][8]~q ))) # (\imem~15_combout ) ) ) ) # ( !\regs[5][8]~q  & ( \regs[7][8]~q  & ( (!\imem~16_combout  & 
// (((!\imem~15_combout  & \regs[4][8]~q )))) # (\imem~16_combout  & (((\imem~15_combout )) # (\regs[6][8]~q ))) ) ) ) # ( \regs[5][8]~q  & ( !\regs[7][8]~q  & ( (!\imem~16_combout  & (((\regs[4][8]~q ) # (\imem~15_combout )))) # (\imem~16_combout  & 
// (\regs[6][8]~q  & (!\imem~15_combout ))) ) ) ) # ( !\regs[5][8]~q  & ( !\regs[7][8]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & ((\regs[4][8]~q ))) # (\imem~16_combout  & (\regs[6][8]~q )))) ) ) )

	.dataa(!\imem~16_combout ),
	.datab(!\regs[6][8]~q ),
	.datac(!\imem~15_combout ),
	.datad(!\regs[4][8]~q ),
	.datae(!\regs[5][8]~q ),
	.dataf(!\regs[7][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~1 .extended_lut = "off";
defparam \Mux23~1 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N18
cyclonev_lcell_comb \Mux23~3 (
// Equation(s):
// \Mux23~3_combout  = ( \regs[15][8]~q  & ( \imem~16_combout  & ( (\regs[14][8]~q ) # (\imem~15_combout ) ) ) ) # ( !\regs[15][8]~q  & ( \imem~16_combout  & ( (!\imem~15_combout  & \regs[14][8]~q ) ) ) ) # ( \regs[15][8]~q  & ( !\imem~16_combout  & ( 
// (!\imem~15_combout  & (\regs[12][8]~q )) # (\imem~15_combout  & ((\regs[13][8]~q ))) ) ) ) # ( !\regs[15][8]~q  & ( !\imem~16_combout  & ( (!\imem~15_combout  & (\regs[12][8]~q )) # (\imem~15_combout  & ((\regs[13][8]~q ))) ) ) )

	.dataa(!\regs[12][8]~q ),
	.datab(!\regs[13][8]~q ),
	.datac(!\imem~15_combout ),
	.datad(!\regs[14][8]~q ),
	.datae(!\regs[15][8]~q ),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~3 .extended_lut = "off";
defparam \Mux23~3 .lut_mask = 64'h5353535300F00FFF;
defparam \Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N54
cyclonev_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = ( \regs[1][8]~q  & ( \imem~16_combout  & ( (!\imem~15_combout  & (\regs[2][8]~q )) # (\imem~15_combout  & ((\regs[3][8]~q ))) ) ) ) # ( !\regs[1][8]~q  & ( \imem~16_combout  & ( (!\imem~15_combout  & (\regs[2][8]~q )) # 
// (\imem~15_combout  & ((\regs[3][8]~q ))) ) ) ) # ( \regs[1][8]~q  & ( !\imem~16_combout  & ( (\regs[0][8]~q ) # (\imem~15_combout ) ) ) ) # ( !\regs[1][8]~q  & ( !\imem~16_combout  & ( (!\imem~15_combout  & \regs[0][8]~q ) ) ) )

	.dataa(!\imem~15_combout ),
	.datab(!\regs[2][8]~q ),
	.datac(!\regs[0][8]~q ),
	.datad(!\regs[3][8]~q ),
	.datae(!\regs[1][8]~q ),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~0 .extended_lut = "off";
defparam \Mux23~0 .lut_mask = 64'h0A0A5F5F22772277;
defparam \Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N42
cyclonev_lcell_comb \Mux23~2 (
// Equation(s):
// \Mux23~2_combout  = ( \regs[11][8]~q  & ( \regs[8][8]~q  & ( (!\imem~16_combout  & (((!\imem~15_combout )) # (\regs[9][8]~q ))) # (\imem~16_combout  & (((\imem~15_combout ) # (\regs[10][8]~q )))) ) ) ) # ( !\regs[11][8]~q  & ( \regs[8][8]~q  & ( 
// (!\imem~16_combout  & (((!\imem~15_combout )) # (\regs[9][8]~q ))) # (\imem~16_combout  & (((\regs[10][8]~q  & !\imem~15_combout )))) ) ) ) # ( \regs[11][8]~q  & ( !\regs[8][8]~q  & ( (!\imem~16_combout  & (\regs[9][8]~q  & ((\imem~15_combout )))) # 
// (\imem~16_combout  & (((\imem~15_combout ) # (\regs[10][8]~q )))) ) ) ) # ( !\regs[11][8]~q  & ( !\regs[8][8]~q  & ( (!\imem~16_combout  & (\regs[9][8]~q  & ((\imem~15_combout )))) # (\imem~16_combout  & (((\regs[10][8]~q  & !\imem~15_combout )))) ) ) )

	.dataa(!\regs[9][8]~q ),
	.datab(!\imem~16_combout ),
	.datac(!\regs[10][8]~q ),
	.datad(!\imem~15_combout ),
	.datae(!\regs[11][8]~q ),
	.dataf(!\regs[8][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~2 .extended_lut = "off";
defparam \Mux23~2 .lut_mask = 64'h03440377CF44CF77;
defparam \Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N12
cyclonev_lcell_comb \Mux23~4 (
// Equation(s):
// \Mux23~4_combout  = ( \Mux23~0_combout  & ( \Mux23~2_combout  & ( (!\imem~13_combout ) # ((!\imem~14_combout  & (\Mux23~1_combout )) # (\imem~14_combout  & ((\Mux23~3_combout )))) ) ) ) # ( !\Mux23~0_combout  & ( \Mux23~2_combout  & ( (!\imem~14_combout  
// & (\Mux23~1_combout  & (\imem~13_combout ))) # (\imem~14_combout  & (((!\imem~13_combout ) # (\Mux23~3_combout )))) ) ) ) # ( \Mux23~0_combout  & ( !\Mux23~2_combout  & ( (!\imem~14_combout  & (((!\imem~13_combout )) # (\Mux23~1_combout ))) # 
// (\imem~14_combout  & (((\imem~13_combout  & \Mux23~3_combout )))) ) ) ) # ( !\Mux23~0_combout  & ( !\Mux23~2_combout  & ( (\imem~13_combout  & ((!\imem~14_combout  & (\Mux23~1_combout )) # (\imem~14_combout  & ((\Mux23~3_combout ))))) ) ) )

	.dataa(!\Mux23~1_combout ),
	.datab(!\imem~14_combout ),
	.datac(!\imem~13_combout ),
	.datad(!\Mux23~3_combout ),
	.datae(!\Mux23~0_combout ),
	.dataf(!\Mux23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~4 .extended_lut = "off";
defparam \Mux23~4 .lut_mask = 64'h0407C4C73437F4F7;
defparam \Mux23~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N13
dffeas \regval1_ID[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux23~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[8] .is_wysiwyg = "true";
defparam \regval1_ID[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N0
cyclonev_lcell_comb \aluout_EX_r[8]~44 (
// Equation(s):
// \aluout_EX_r[8]~44_combout  = ( \ShiftRight0~33_combout  & ( \ShiftRight0~34_combout  & ( ((!regval2_ID[2] & (\ShiftRight0~31_combout )) # (regval2_ID[2] & ((\ShiftRight0~32_combout )))) # (regval2_ID[3]) ) ) ) # ( !\ShiftRight0~33_combout  & ( 
// \ShiftRight0~34_combout  & ( (!regval2_ID[2] & (\ShiftRight0~31_combout  & ((!regval2_ID[3])))) # (regval2_ID[2] & (((regval2_ID[3]) # (\ShiftRight0~32_combout )))) ) ) ) # ( \ShiftRight0~33_combout  & ( !\ShiftRight0~34_combout  & ( (!regval2_ID[2] & 
// (((regval2_ID[3])) # (\ShiftRight0~31_combout ))) # (regval2_ID[2] & (((\ShiftRight0~32_combout  & !regval2_ID[3])))) ) ) ) # ( !\ShiftRight0~33_combout  & ( !\ShiftRight0~34_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2] & (\ShiftRight0~31_combout )) # 
// (regval2_ID[2] & ((\ShiftRight0~32_combout ))))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\ShiftRight0~31_combout ),
	.datac(!\ShiftRight0~32_combout ),
	.datad(!regval2_ID[3]),
	.datae(!\ShiftRight0~33_combout ),
	.dataf(!\ShiftRight0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~44 .extended_lut = "off";
defparam \aluout_EX_r[8]~44 .lut_mask = 64'h270027AA275527FF;
defparam \aluout_EX_r[8]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N9
cyclonev_lcell_comb \aluout_EX_r[8]~45 (
// Equation(s):
// \aluout_EX_r[8]~45_combout  = ( \ShiftRight0~30_combout  & ( \aluout_EX_r[8]~44_combout  & ( (!op2_ID[0] & (((!\ShiftRight0~5_combout )) # (regval1_ID[31]))) # (op2_ID[0] & (((!regval2_ID[4] & !\ShiftRight0~5_combout )))) ) ) ) # ( 
// !\ShiftRight0~30_combout  & ( \aluout_EX_r[8]~44_combout  & ( (!\ShiftRight0~5_combout  & (((!regval2_ID[4])))) # (\ShiftRight0~5_combout  & (regval1_ID[31] & (!op2_ID[0]))) ) ) ) # ( \ShiftRight0~30_combout  & ( !\aluout_EX_r[8]~44_combout  & ( 
// (!op2_ID[0] & ((!\ShiftRight0~5_combout  & ((regval2_ID[4]))) # (\ShiftRight0~5_combout  & (regval1_ID[31])))) ) ) ) # ( !\ShiftRight0~30_combout  & ( !\aluout_EX_r[8]~44_combout  & ( (regval1_ID[31] & (!op2_ID[0] & \ShiftRight0~5_combout )) ) ) )

	.dataa(!regval1_ID[31]),
	.datab(!op2_ID[0]),
	.datac(!regval2_ID[4]),
	.datad(!\ShiftRight0~5_combout ),
	.datae(!\ShiftRight0~30_combout ),
	.dataf(!\aluout_EX_r[8]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~45 .extended_lut = "off";
defparam \aluout_EX_r[8]~45 .lut_mask = 64'h00440C44F044FC44;
defparam \aluout_EX_r[8]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N12
cyclonev_lcell_comb \aluout_EX_r[8]~46 (
// Equation(s):
// \aluout_EX_r[8]~46_combout  = ( regval2_ID[8] & ( (!\aluout_EX_r[3]~9_combout  & (\aluout_EX_r[14]~10_combout  & (regval1_ID[8]))) # (\aluout_EX_r[3]~9_combout  & (((\aluout_EX_r[14]~10_combout  & regval1_ID[8])) # (\aluout_EX_r[8]~45_combout ))) ) ) # ( 
// !regval2_ID[8] & ( (!\aluout_EX_r[3]~9_combout  & (\aluout_EX_r[14]~10_combout  & (!regval1_ID[8]))) # (\aluout_EX_r[3]~9_combout  & (((\aluout_EX_r[14]~10_combout  & !regval1_ID[8])) # (\aluout_EX_r[8]~45_combout ))) ) )

	.dataa(!\aluout_EX_r[3]~9_combout ),
	.datab(!\aluout_EX_r[14]~10_combout ),
	.datac(!regval1_ID[8]),
	.datad(!\aluout_EX_r[8]~45_combout ),
	.datae(gnd),
	.dataf(!regval2_ID[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~46 .extended_lut = "off";
defparam \aluout_EX_r[8]~46 .lut_mask = 64'h3075307503570357;
defparam \aluout_EX_r[8]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N15
cyclonev_lcell_comb \aluout_EX_r[8]~47 (
// Equation(s):
// \aluout_EX_r[8]~47_combout  = ( regval1_ID[8] & ( !\Equal16~0_combout  $ (((!\aluout_EX_r[3]~15_combout ) # (immval_ID[8]))) ) ) # ( !regval1_ID[8] & ( (immval_ID[8] & (!\Equal16~0_combout  $ (!\aluout_EX_r[3]~15_combout ))) ) )

	.dataa(!\Equal16~0_combout ),
	.datab(!\aluout_EX_r[3]~15_combout ),
	.datac(gnd),
	.datad(!immval_ID[8]),
	.datae(gnd),
	.dataf(!regval1_ID[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~47 .extended_lut = "off";
defparam \aluout_EX_r[8]~47 .lut_mask = 64'h0066006666556655;
defparam \aluout_EX_r[8]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N18
cyclonev_lcell_comb \aluout_EX_r[8]~48 (
// Equation(s):
// \aluout_EX_r[8]~48_combout  = ( \Equal10~0_combout  & ( \aluout_EX_r[14]~14_combout  & ( \ShiftLeft0~16_combout  ) ) ) # ( !\Equal10~0_combout  & ( \aluout_EX_r[14]~14_combout  & ( ((!\always4~0_combout  & ((\aluout_EX_r[8]~47_combout ))) # 
// (\always4~0_combout  & (\Add3~17_sumout ))) # (\ShiftLeft0~16_combout ) ) ) ) # ( !\Equal10~0_combout  & ( !\aluout_EX_r[14]~14_combout  & ( (!\always4~0_combout  & ((\aluout_EX_r[8]~47_combout ))) # (\always4~0_combout  & (\Add3~17_sumout )) ) ) )

	.dataa(!\ShiftLeft0~16_combout ),
	.datab(!\always4~0_combout ),
	.datac(!\Add3~17_sumout ),
	.datad(!\aluout_EX_r[8]~47_combout ),
	.datae(!\Equal10~0_combout ),
	.dataf(!\aluout_EX_r[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~48 .extended_lut = "off";
defparam \aluout_EX_r[8]~48 .lut_mask = 64'h03CF000057DF5555;
defparam \aluout_EX_r[8]~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N18
cyclonev_lcell_comb \aluout_EX_r[8]~42 (
// Equation(s):
// \aluout_EX_r[8]~42_combout  = ( \Add2~17_sumout  & ( \Add1~17_sumout  & ( (!op2_ID[2]) # (!\op2_ID[3]~DUPLICATE_q  $ (((!regval1_ID[8]) # (!regval2_ID[8])))) ) ) ) # ( !\Add2~17_sumout  & ( \Add1~17_sumout  & ( !\op2_ID[3]~DUPLICATE_q  $ (((op2_ID[2] & 
// ((!regval1_ID[8]) # (!regval2_ID[8]))))) ) ) ) # ( \Add2~17_sumout  & ( !\Add1~17_sumout  & ( !\op2_ID[3]~DUPLICATE_q  $ (((!regval1_ID[8]) # ((!op2_ID[2]) # (!regval2_ID[8])))) ) ) ) # ( !\Add2~17_sumout  & ( !\Add1~17_sumout  & ( (op2_ID[2] & 
// (!\op2_ID[3]~DUPLICATE_q  $ (((!regval1_ID[8]) # (!regval2_ID[8]))))) ) ) )

	.dataa(!regval1_ID[8]),
	.datab(!op2_ID[2]),
	.datac(!\op2_ID[3]~DUPLICATE_q ),
	.datad(!regval2_ID[8]),
	.datae(!\Add2~17_sumout ),
	.dataf(!\Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~42 .extended_lut = "off";
defparam \aluout_EX_r[8]~42 .lut_mask = 64'h03120F1EC3D2CFDE;
defparam \aluout_EX_r[8]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N54
cyclonev_lcell_comb \aluout_EX_r[8]~43 (
// Equation(s):
// \aluout_EX_r[8]~43_combout  = ( regval1_ID[8] & ( \aluout_EX_r[3]~5_combout  & ( (!\aluout_EX_r[3]~3_combout  & ((!\aluout_EX_r[3]~4_combout ) # ((\aluout_EX_r[8]~42_combout )))) # (\aluout_EX_r[3]~3_combout  & (((!regval2_ID[8])))) ) ) ) # ( 
// !regval1_ID[8] & ( \aluout_EX_r[3]~5_combout  & ( (!\aluout_EX_r[3]~4_combout  & (((regval2_ID[8])))) # (\aluout_EX_r[3]~4_combout  & ((!\aluout_EX_r[3]~3_combout  & (\aluout_EX_r[8]~42_combout )) # (\aluout_EX_r[3]~3_combout  & ((regval2_ID[8]))))) ) ) ) 
// # ( regval1_ID[8] & ( !\aluout_EX_r[3]~5_combout  & ( (\aluout_EX_r[3]~3_combout  & !regval2_ID[8]) ) ) ) # ( !regval1_ID[8] & ( !\aluout_EX_r[3]~5_combout  & ( (!\aluout_EX_r[3]~3_combout  & (\aluout_EX_r[3]~4_combout  & !regval2_ID[8])) # 
// (\aluout_EX_r[3]~3_combout  & ((regval2_ID[8]))) ) ) )

	.dataa(!\aluout_EX_r[3]~4_combout ),
	.datab(!\aluout_EX_r[3]~3_combout ),
	.datac(!\aluout_EX_r[8]~42_combout ),
	.datad(!regval2_ID[8]),
	.datae(!regval1_ID[8]),
	.dataf(!\aluout_EX_r[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~43 .extended_lut = "off";
defparam \aluout_EX_r[8]~43 .lut_mask = 64'h4433330004BFBF8C;
defparam \aluout_EX_r[8]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N15
cyclonev_lcell_comb \aluout_EX_r[8]~49 (
// Equation(s):
// \aluout_EX_r[8]~49_combout  = ( \aluout_EX_r[8]~43_combout  & ( ((\aluout_EX_r[14]~8_combout  & ((\aluout_EX_r[8]~46_combout ) # (\aluout_EX_r[14]~2_combout )))) # (\aluout_EX_r[8]~48_combout ) ) ) # ( !\aluout_EX_r[8]~43_combout  & ( 
// ((\aluout_EX_r[14]~8_combout  & \aluout_EX_r[8]~46_combout )) # (\aluout_EX_r[8]~48_combout ) ) )

	.dataa(!\aluout_EX_r[14]~2_combout ),
	.datab(!\aluout_EX_r[14]~8_combout ),
	.datac(!\aluout_EX_r[8]~46_combout ),
	.datad(!\aluout_EX_r[8]~48_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[8]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~49 .extended_lut = "off";
defparam \aluout_EX_r[8]~49 .lut_mask = 64'h03FF03FF13FF13FF;
defparam \aluout_EX_r[8]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N9
cyclonev_lcell_comb \aluout_EX[8]~feeder (
// Equation(s):
// \aluout_EX[8]~feeder_combout  = ( \aluout_EX_r[8]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[8]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[8]~feeder .extended_lut = "off";
defparam \aluout_EX[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_EX[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N10
dffeas \aluout_EX[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[8]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[8] .is_wysiwyg = "true";
defparam \aluout_EX[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[5]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[5]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N21
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|mux3|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|mux3|l1_w5_n0_mux_dataout~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( 
// \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|mux3|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|mux3|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|mux3|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h555555550000FFFF;
defparam \dmem_rtl_0|auto_generated|mux3|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N23
dffeas \dmem~6 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~6 .is_wysiwyg = "true";
defparam \dmem~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N6
cyclonev_lcell_comb \regval_MEM~10 (
// Equation(s):
// \regval_MEM~10_combout  = ( aluout_EX[5] & ( \dmem~6_q  & ( (!\regval_MEM[10]~4_combout ) # ((!\regval_MEM[10]~5_combout  & (dmem_rtl_0_bypass[34])) # (\regval_MEM[10]~5_combout  & ((\dmem_rtl_0|auto_generated|mux3|l1_w5_n0_mux_dataout~0_combout )))) ) ) 
// ) # ( !aluout_EX[5] & ( \dmem~6_q  & ( (!\regval_MEM[10]~4_combout  & (((\regval_MEM[10]~5_combout )))) # (\regval_MEM[10]~4_combout  & ((!\regval_MEM[10]~5_combout  & (dmem_rtl_0_bypass[34])) # (\regval_MEM[10]~5_combout  & 
// ((\dmem_rtl_0|auto_generated|mux3|l1_w5_n0_mux_dataout~0_combout ))))) ) ) ) # ( aluout_EX[5] & ( !\dmem~6_q  & ( (!\regval_MEM[10]~4_combout  & (((!\regval_MEM[10]~5_combout )))) # (\regval_MEM[10]~4_combout  & ((!\regval_MEM[10]~5_combout  & 
// (dmem_rtl_0_bypass[34])) # (\regval_MEM[10]~5_combout  & ((\dmem_rtl_0|auto_generated|mux3|l1_w5_n0_mux_dataout~0_combout ))))) ) ) ) # ( !aluout_EX[5] & ( !\dmem~6_q  & ( (\regval_MEM[10]~4_combout  & ((!\regval_MEM[10]~5_combout  & 
// (dmem_rtl_0_bypass[34])) # (\regval_MEM[10]~5_combout  & ((\dmem_rtl_0|auto_generated|mux3|l1_w5_n0_mux_dataout~0_combout ))))) ) ) )

	.dataa(!\regval_MEM[10]~4_combout ),
	.datab(!dmem_rtl_0_bypass[34]),
	.datac(!\dmem_rtl_0|auto_generated|mux3|l1_w5_n0_mux_dataout~0_combout ),
	.datad(!\regval_MEM[10]~5_combout ),
	.datae(!aluout_EX[5]),
	.dataf(!\dmem~6_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~10 .extended_lut = "off";
defparam \regval_MEM~10 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \regval_MEM~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N8
dffeas \regval_MEM[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval_MEM[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[5]~DUPLICATE .is_wysiwyg = "true";
defparam \regval_MEM[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N22
dffeas \regs[8][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[5]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][5] .is_wysiwyg = "true";
defparam \regs[8][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N24
cyclonev_lcell_comb \Mux58~0 (
// Equation(s):
// \Mux58~0_combout  = ( \regs[0][5]~q  & ( \regs[12][5]~q  & ( (!\imem~3_combout  & (((!\imem~4_combout )) # (\regs[8][5]~q ))) # (\imem~3_combout  & (((\regs[4][5]~q ) # (\imem~4_combout )))) ) ) ) # ( !\regs[0][5]~q  & ( \regs[12][5]~q  & ( 
// (!\imem~3_combout  & (\regs[8][5]~q  & (\imem~4_combout ))) # (\imem~3_combout  & (((\regs[4][5]~q ) # (\imem~4_combout )))) ) ) ) # ( \regs[0][5]~q  & ( !\regs[12][5]~q  & ( (!\imem~3_combout  & (((!\imem~4_combout )) # (\regs[8][5]~q ))) # 
// (\imem~3_combout  & (((!\imem~4_combout  & \regs[4][5]~q )))) ) ) ) # ( !\regs[0][5]~q  & ( !\regs[12][5]~q  & ( (!\imem~3_combout  & (\regs[8][5]~q  & (\imem~4_combout ))) # (\imem~3_combout  & (((!\imem~4_combout  & \regs[4][5]~q )))) ) ) )

	.dataa(!\regs[8][5]~q ),
	.datab(!\imem~3_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\regs[4][5]~q ),
	.datae(!\regs[0][5]~q ),
	.dataf(!\regs[12][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~0 .extended_lut = "off";
defparam \Mux58~0 .lut_mask = 64'h0434C4F40737C7F7;
defparam \Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N0
cyclonev_lcell_comb \Mux58~2 (
// Equation(s):
// \Mux58~2_combout  = ( \regs[10][5]~q  & ( \regs[6][5]~q  & ( (!\imem~3_combout  & (((\regs[2][5]~q ) # (\imem~4_combout )))) # (\imem~3_combout  & (((!\imem~4_combout )) # (\regs[14][5]~q ))) ) ) ) # ( !\regs[10][5]~q  & ( \regs[6][5]~q  & ( 
// (!\imem~3_combout  & (((!\imem~4_combout  & \regs[2][5]~q )))) # (\imem~3_combout  & (((!\imem~4_combout )) # (\regs[14][5]~q ))) ) ) ) # ( \regs[10][5]~q  & ( !\regs[6][5]~q  & ( (!\imem~3_combout  & (((\regs[2][5]~q ) # (\imem~4_combout )))) # 
// (\imem~3_combout  & (\regs[14][5]~q  & (\imem~4_combout ))) ) ) ) # ( !\regs[10][5]~q  & ( !\regs[6][5]~q  & ( (!\imem~3_combout  & (((!\imem~4_combout  & \regs[2][5]~q )))) # (\imem~3_combout  & (\regs[14][5]~q  & (\imem~4_combout ))) ) ) )

	.dataa(!\regs[14][5]~q ),
	.datab(!\imem~3_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\regs[2][5]~q ),
	.datae(!\regs[10][5]~q ),
	.dataf(!\regs[6][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~2 .extended_lut = "off";
defparam \Mux58~2 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \Mux58~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N6
cyclonev_lcell_comb \Mux58~3 (
// Equation(s):
// \Mux58~3_combout  = ( \regs[11][5]~q  & ( \imem~4_combout  & ( (!\imem~3_combout ) # (\regs[15][5]~q ) ) ) ) # ( !\regs[11][5]~q  & ( \imem~4_combout  & ( (\regs[15][5]~q  & \imem~3_combout ) ) ) ) # ( \regs[11][5]~q  & ( !\imem~4_combout  & ( 
// (!\imem~3_combout  & (\regs[3][5]~q )) # (\imem~3_combout  & ((\regs[7][5]~q ))) ) ) ) # ( !\regs[11][5]~q  & ( !\imem~4_combout  & ( (!\imem~3_combout  & (\regs[3][5]~q )) # (\imem~3_combout  & ((\regs[7][5]~q ))) ) ) )

	.dataa(!\regs[3][5]~q ),
	.datab(!\regs[15][5]~q ),
	.datac(!\imem~3_combout ),
	.datad(!\regs[7][5]~q ),
	.datae(!\regs[11][5]~q ),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~3 .extended_lut = "off";
defparam \Mux58~3 .lut_mask = 64'h505F505F0303F3F3;
defparam \Mux58~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N18
cyclonev_lcell_comb \Mux58~1 (
// Equation(s):
// \Mux58~1_combout  = ( \regs[1][5]~q  & ( \regs[9][5]~q  & ( (!\imem~3_combout ) # ((!\imem~4_combout  & (\regs[5][5]~q )) # (\imem~4_combout  & ((\regs[13][5]~q )))) ) ) ) # ( !\regs[1][5]~q  & ( \regs[9][5]~q  & ( (!\imem~3_combout  & (((\imem~4_combout 
// )))) # (\imem~3_combout  & ((!\imem~4_combout  & (\regs[5][5]~q )) # (\imem~4_combout  & ((\regs[13][5]~q ))))) ) ) ) # ( \regs[1][5]~q  & ( !\regs[9][5]~q  & ( (!\imem~3_combout  & (((!\imem~4_combout )))) # (\imem~3_combout  & ((!\imem~4_combout  & 
// (\regs[5][5]~q )) # (\imem~4_combout  & ((\regs[13][5]~q ))))) ) ) ) # ( !\regs[1][5]~q  & ( !\regs[9][5]~q  & ( (\imem~3_combout  & ((!\imem~4_combout  & (\regs[5][5]~q )) # (\imem~4_combout  & ((\regs[13][5]~q ))))) ) ) )

	.dataa(!\regs[5][5]~q ),
	.datab(!\imem~3_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\regs[13][5]~q ),
	.datae(!\regs[1][5]~q ),
	.dataf(!\regs[9][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~1 .extended_lut = "off";
defparam \Mux58~1 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \Mux58~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N6
cyclonev_lcell_comb \Mux58~4 (
// Equation(s):
// \Mux58~4_combout  = ( \imem~2_combout  & ( \Mux58~1_combout  & ( (!\imem~1_combout  & (\Mux58~2_combout )) # (\imem~1_combout  & ((\Mux58~3_combout ))) ) ) ) # ( !\imem~2_combout  & ( \Mux58~1_combout  & ( (\imem~1_combout ) # (\Mux58~0_combout ) ) ) ) # 
// ( \imem~2_combout  & ( !\Mux58~1_combout  & ( (!\imem~1_combout  & (\Mux58~2_combout )) # (\imem~1_combout  & ((\Mux58~3_combout ))) ) ) ) # ( !\imem~2_combout  & ( !\Mux58~1_combout  & ( (\Mux58~0_combout  & !\imem~1_combout ) ) ) )

	.dataa(!\Mux58~0_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\Mux58~2_combout ),
	.datad(!\Mux58~3_combout ),
	.datae(!\imem~2_combout ),
	.dataf(!\Mux58~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~4 .extended_lut = "off";
defparam \Mux58~4 .lut_mask = 64'h44440C3F77770C3F;
defparam \Mux58~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N7
dffeas \regval2_ID[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux58~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[5] .is_wysiwyg = "true";
defparam \regval2_ID[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N6
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( regval2_ID[2] ) + ( regval1_ID[2] ) + ( \Add1~122  ))
// \Add1~38  = CARRY(( regval2_ID[2] ) + ( regval1_ID[2] ) + ( \Add1~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[2]),
	.datad(!regval2_ID[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N9
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( regval1_ID[3] ) + ( regval2_ID[3] ) + ( \Add1~38  ))
// \Add1~34  = CARRY(( regval1_ID[3] ) + ( regval2_ID[3] ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[3]),
	.datad(!regval1_ID[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N12
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( regval2_ID[4] ) + ( regval1_ID[4] ) + ( \Add1~34  ))
// \Add1~30  = CARRY(( regval2_ID[4] ) + ( regval1_ID[4] ) + ( \Add1~34  ))

	.dataa(!regval2_ID[4]),
	.datab(gnd),
	.datac(!regval1_ID[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N15
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( regval1_ID[5] ) + ( regval2_ID[5] ) + ( \Add1~30  ))
// \Add1~26  = CARRY(( regval1_ID[5] ) + ( regval2_ID[5] ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[5]),
	.datad(!regval1_ID[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N0
cyclonev_lcell_comb \aluout_EX_r[6]~50 (
// Equation(s):
// \aluout_EX_r[6]~50_combout  = ( \Add2~21_sumout  & ( regval1_ID[6] & ( (!op2_ID[2] & (((\op2_ID[3]~DUPLICATE_q )) # (\Add1~21_sumout ))) # (op2_ID[2] & ((!\op2_ID[3]~DUPLICATE_q  $ (!regval2_ID[6])))) ) ) ) # ( !\Add2~21_sumout  & ( regval1_ID[6] & ( 
// (!op2_ID[2] & (\Add1~21_sumout  & (!\op2_ID[3]~DUPLICATE_q ))) # (op2_ID[2] & ((!\op2_ID[3]~DUPLICATE_q  $ (!regval2_ID[6])))) ) ) ) # ( \Add2~21_sumout  & ( !regval1_ID[6] & ( ((\Add1~21_sumout  & !op2_ID[2])) # (\op2_ID[3]~DUPLICATE_q ) ) ) ) # ( 
// !\Add2~21_sumout  & ( !regval1_ID[6] & ( (!op2_ID[2] & (\Add1~21_sumout  & !\op2_ID[3]~DUPLICATE_q )) # (op2_ID[2] & ((\op2_ID[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\Add1~21_sumout ),
	.datab(!op2_ID[2]),
	.datac(!\op2_ID[3]~DUPLICATE_q ),
	.datad(!regval2_ID[6]),
	.datae(!\Add2~21_sumout ),
	.dataf(!regval1_ID[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~50 .extended_lut = "off";
defparam \aluout_EX_r[6]~50 .lut_mask = 64'h43434F4F43704F7C;
defparam \aluout_EX_r[6]~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N36
cyclonev_lcell_comb \aluout_EX_r[6]~51 (
// Equation(s):
// \aluout_EX_r[6]~51_combout  = ( \aluout_EX_r[6]~50_combout  & ( \aluout_EX_r[3]~5_combout  & ( (!\aluout_EX_r[3]~3_combout  & (((regval2_ID[6]) # (regval1_ID[6])) # (\aluout_EX_r[3]~4_combout ))) # (\aluout_EX_r[3]~3_combout  & ((!regval1_ID[6] $ 
// (!regval2_ID[6])))) ) ) ) # ( !\aluout_EX_r[6]~50_combout  & ( \aluout_EX_r[3]~5_combout  & ( (!\aluout_EX_r[3]~3_combout  & (!\aluout_EX_r[3]~4_combout  & ((regval2_ID[6]) # (regval1_ID[6])))) # (\aluout_EX_r[3]~3_combout  & ((!regval1_ID[6] $ 
// (!regval2_ID[6])))) ) ) ) # ( \aluout_EX_r[6]~50_combout  & ( !\aluout_EX_r[3]~5_combout  & ( (!\aluout_EX_r[3]~3_combout  & (\aluout_EX_r[3]~4_combout  & (!regval1_ID[6] & !regval2_ID[6]))) # (\aluout_EX_r[3]~3_combout  & ((!regval1_ID[6] $ 
// (!regval2_ID[6])))) ) ) ) # ( !\aluout_EX_r[6]~50_combout  & ( !\aluout_EX_r[3]~5_combout  & ( (!\aluout_EX_r[3]~3_combout  & (\aluout_EX_r[3]~4_combout  & (!regval1_ID[6] & !regval2_ID[6]))) # (\aluout_EX_r[3]~3_combout  & ((!regval1_ID[6] $ 
// (!regval2_ID[6])))) ) ) )

	.dataa(!\aluout_EX_r[3]~4_combout ),
	.datab(!\aluout_EX_r[3]~3_combout ),
	.datac(!regval1_ID[6]),
	.datad(!regval2_ID[6]),
	.datae(!\aluout_EX_r[6]~50_combout ),
	.dataf(!\aluout_EX_r[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~51 .extended_lut = "off";
defparam \aluout_EX_r[6]~51 .lut_mask = 64'h433043300BB84FFC;
defparam \aluout_EX_r[6]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N0
cyclonev_lcell_comb \aluout_EX_r[6]~55 (
// Equation(s):
// \aluout_EX_r[6]~55_combout  = (!regval1_ID[6] & (immval_ID[6] & (!\Equal16~0_combout  $ (!\aluout_EX_r[3]~15_combout )))) # (regval1_ID[6] & (!\Equal16~0_combout  $ (((!\aluout_EX_r[3]~15_combout ) # (immval_ID[6])))))

	.dataa(!\Equal16~0_combout ),
	.datab(!\aluout_EX_r[3]~15_combout ),
	.datac(!regval1_ID[6]),
	.datad(!immval_ID[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~55 .extended_lut = "off";
defparam \aluout_EX_r[6]~55 .lut_mask = 64'h0665066506650665;
defparam \aluout_EX_r[6]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N36
cyclonev_lcell_comb \aluout_EX_r[6]~56 (
// Equation(s):
// \aluout_EX_r[6]~56_combout  = ( \always4~0_combout  & ( \ShiftLeft0~17_combout  & ( ((\Add3~21_sumout  & !\Equal10~0_combout )) # (\aluout_EX_r[14]~14_combout ) ) ) ) # ( !\always4~0_combout  & ( \ShiftLeft0~17_combout  & ( ((\aluout_EX_r[6]~55_combout  & 
// !\Equal10~0_combout )) # (\aluout_EX_r[14]~14_combout ) ) ) ) # ( \always4~0_combout  & ( !\ShiftLeft0~17_combout  & ( (\Add3~21_sumout  & !\Equal10~0_combout ) ) ) ) # ( !\always4~0_combout  & ( !\ShiftLeft0~17_combout  & ( (\aluout_EX_r[6]~55_combout  & 
// !\Equal10~0_combout ) ) ) )

	.dataa(!\aluout_EX_r[6]~55_combout ),
	.datab(!\aluout_EX_r[14]~14_combout ),
	.datac(!\Add3~21_sumout ),
	.datad(!\Equal10~0_combout ),
	.datae(!\always4~0_combout ),
	.dataf(!\ShiftLeft0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~56 .extended_lut = "off";
defparam \aluout_EX_r[6]~56 .lut_mask = 64'h55000F0077333F33;
defparam \aluout_EX_r[6]~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N24
cyclonev_lcell_comb \ShiftRight0~36 (
// Equation(s):
// \ShiftRight0~36_combout  = ( regval1_ID[9] & ( regval1_ID[7] & ( ((!regval2_ID[1] & (regval1_ID[6])) # (regval2_ID[1] & ((regval1_ID[8])))) # (regval2_ID[0]) ) ) ) # ( !regval1_ID[9] & ( regval1_ID[7] & ( (!regval2_ID[1] & (((regval2_ID[0])) # 
// (regval1_ID[6]))) # (regval2_ID[1] & (((!regval2_ID[0] & regval1_ID[8])))) ) ) ) # ( regval1_ID[9] & ( !regval1_ID[7] & ( (!regval2_ID[1] & (regval1_ID[6] & (!regval2_ID[0]))) # (regval2_ID[1] & (((regval1_ID[8]) # (regval2_ID[0])))) ) ) ) # ( 
// !regval1_ID[9] & ( !regval1_ID[7] & ( (!regval2_ID[0] & ((!regval2_ID[1] & (regval1_ID[6])) # (regval2_ID[1] & ((regval1_ID[8]))))) ) ) )

	.dataa(!regval1_ID[6]),
	.datab(!regval2_ID[1]),
	.datac(!regval2_ID[0]),
	.datad(!regval1_ID[8]),
	.datae(!regval1_ID[9]),
	.dataf(!regval1_ID[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~36 .extended_lut = "off";
defparam \ShiftRight0~36 .lut_mask = 64'h407043734C7C4F7F;
defparam \ShiftRight0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N6
cyclonev_lcell_comb \aluout_EX_r[6]~52 (
// Equation(s):
// \aluout_EX_r[6]~52_combout  = ( \ShiftRight0~36_combout  & ( \ShiftRight0~17_combout  & ( (!regval2_ID[3]) # ((!regval2_ID[2] & ((\ShiftRight0~18_combout ))) # (regval2_ID[2] & (\ShiftRight0~19_combout ))) ) ) ) # ( !\ShiftRight0~36_combout  & ( 
// \ShiftRight0~17_combout  & ( (!regval2_ID[2] & (((\ShiftRight0~18_combout  & regval2_ID[3])))) # (regval2_ID[2] & (((!regval2_ID[3])) # (\ShiftRight0~19_combout ))) ) ) ) # ( \ShiftRight0~36_combout  & ( !\ShiftRight0~17_combout  & ( (!regval2_ID[2] & 
// (((!regval2_ID[3]) # (\ShiftRight0~18_combout )))) # (regval2_ID[2] & (\ShiftRight0~19_combout  & ((regval2_ID[3])))) ) ) ) # ( !\ShiftRight0~36_combout  & ( !\ShiftRight0~17_combout  & ( (regval2_ID[3] & ((!regval2_ID[2] & ((\ShiftRight0~18_combout ))) # 
// (regval2_ID[2] & (\ShiftRight0~19_combout )))) ) ) )

	.dataa(!\ShiftRight0~19_combout ),
	.datab(!\ShiftRight0~18_combout ),
	.datac(!regval2_ID[2]),
	.datad(!regval2_ID[3]),
	.datae(!\ShiftRight0~36_combout ),
	.dataf(!\ShiftRight0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~52 .extended_lut = "off";
defparam \aluout_EX_r[6]~52 .lut_mask = 64'h0035F0350F35FF35;
defparam \aluout_EX_r[6]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N15
cyclonev_lcell_comb \aluout_EX_r[6]~53 (
// Equation(s):
// \aluout_EX_r[6]~53_combout  = ( \ShiftRight0~35_combout  & ( \aluout_EX_r[6]~52_combout  & ( (!op2_ID[0] & (((!\ShiftRight0~5_combout ) # (regval1_ID[31])))) # (op2_ID[0] & (!regval2_ID[4] & ((!\ShiftRight0~5_combout )))) ) ) ) # ( 
// !\ShiftRight0~35_combout  & ( \aluout_EX_r[6]~52_combout  & ( (!\ShiftRight0~5_combout  & (!regval2_ID[4])) # (\ShiftRight0~5_combout  & (((regval1_ID[31] & !op2_ID[0])))) ) ) ) # ( \ShiftRight0~35_combout  & ( !\aluout_EX_r[6]~52_combout  & ( (!op2_ID[0] 
// & ((!\ShiftRight0~5_combout  & (regval2_ID[4])) # (\ShiftRight0~5_combout  & ((regval1_ID[31]))))) ) ) ) # ( !\ShiftRight0~35_combout  & ( !\aluout_EX_r[6]~52_combout  & ( (regval1_ID[31] & (!op2_ID[0] & \ShiftRight0~5_combout )) ) ) )

	.dataa(!regval2_ID[4]),
	.datab(!regval1_ID[31]),
	.datac(!op2_ID[0]),
	.datad(!\ShiftRight0~5_combout ),
	.datae(!\ShiftRight0~35_combout ),
	.dataf(!\aluout_EX_r[6]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~53 .extended_lut = "off";
defparam \aluout_EX_r[6]~53 .lut_mask = 64'h00305030AA30FA30;
defparam \aluout_EX_r[6]~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N42
cyclonev_lcell_comb \aluout_EX_r[6]~54 (
// Equation(s):
// \aluout_EX_r[6]~54_combout  = ( \aluout_EX_r[6]~53_combout  & ( ((\aluout_EX_r[14]~10_combout  & (!regval1_ID[6] $ (regval2_ID[6])))) # (\aluout_EX_r[3]~9_combout ) ) ) # ( !\aluout_EX_r[6]~53_combout  & ( (\aluout_EX_r[14]~10_combout  & (!regval1_ID[6] $ 
// (regval2_ID[6]))) ) )

	.dataa(!\aluout_EX_r[3]~9_combout ),
	.datab(!\aluout_EX_r[14]~10_combout ),
	.datac(!regval1_ID[6]),
	.datad(!regval2_ID[6]),
	.datae(gnd),
	.dataf(!\aluout_EX_r[6]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~54 .extended_lut = "off";
defparam \aluout_EX_r[6]~54 .lut_mask = 64'h3003300375577557;
defparam \aluout_EX_r[6]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N48
cyclonev_lcell_comb \aluout_EX_r[6]~57 (
// Equation(s):
// \aluout_EX_r[6]~57_combout  = ( \aluout_EX_r[6]~54_combout  & ( (\aluout_EX_r[6]~56_combout ) # (\aluout_EX_r[14]~8_combout ) ) ) # ( !\aluout_EX_r[6]~54_combout  & ( ((\aluout_EX_r[14]~2_combout  & (\aluout_EX_r[14]~8_combout  & 
// \aluout_EX_r[6]~51_combout ))) # (\aluout_EX_r[6]~56_combout ) ) )

	.dataa(!\aluout_EX_r[14]~2_combout ),
	.datab(!\aluout_EX_r[14]~8_combout ),
	.datac(!\aluout_EX_r[6]~51_combout ),
	.datad(!\aluout_EX_r[6]~56_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[6]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~57 .extended_lut = "off";
defparam \aluout_EX_r[6]~57 .lut_mask = 64'h01FF01FF33FF33FF;
defparam \aluout_EX_r[6]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y9_N30
cyclonev_lcell_comb \aluout_EX[6]~feeder (
// Equation(s):
// \aluout_EX[6]~feeder_combout  = ( \aluout_EX_r[6]~57_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[6]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[6]~feeder .extended_lut = "off";
defparam \aluout_EX[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_EX[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y9_N31
dffeas \aluout_EX[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[6]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[6] .is_wysiwyg = "true";
defparam \aluout_EX[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[4]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X11_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[4]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X12_Y12_N30
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|mux3|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|mux3|l1_w4_n0_mux_dataout~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|address_reg_b [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|mux3|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|mux3|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|mux3|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \dmem_rtl_0|auto_generated|mux3|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N19
dffeas \dmem_rtl_0_bypass[33] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N33
cyclonev_lcell_comb \dmem~5feeder (
// Equation(s):
// \dmem~5feeder_combout  = ( regval2_EX[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~5feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~5feeder .extended_lut = "off";
defparam \dmem~5feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem~5feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N34
dffeas \dmem~5 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~5 .is_wysiwyg = "true";
defparam \dmem~5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N0
cyclonev_lcell_comb \regval_MEM~6 (
// Equation(s):
// \regval_MEM~6_combout  = ( aluout_EX[4] & ( \dmem~5_q  & ( (!\regval_MEM[10]~4_combout ) # ((!\regval_MEM[10]~5_combout  & ((dmem_rtl_0_bypass[33]))) # (\regval_MEM[10]~5_combout  & (\dmem_rtl_0|auto_generated|mux3|l1_w4_n0_mux_dataout~0_combout ))) ) ) ) 
// # ( !aluout_EX[4] & ( \dmem~5_q  & ( (!\regval_MEM[10]~4_combout  & (((\regval_MEM[10]~5_combout )))) # (\regval_MEM[10]~4_combout  & ((!\regval_MEM[10]~5_combout  & ((dmem_rtl_0_bypass[33]))) # (\regval_MEM[10]~5_combout  & 
// (\dmem_rtl_0|auto_generated|mux3|l1_w4_n0_mux_dataout~0_combout )))) ) ) ) # ( aluout_EX[4] & ( !\dmem~5_q  & ( (!\regval_MEM[10]~4_combout  & (((!\regval_MEM[10]~5_combout )))) # (\regval_MEM[10]~4_combout  & ((!\regval_MEM[10]~5_combout  & 
// ((dmem_rtl_0_bypass[33]))) # (\regval_MEM[10]~5_combout  & (\dmem_rtl_0|auto_generated|mux3|l1_w4_n0_mux_dataout~0_combout )))) ) ) ) # ( !aluout_EX[4] & ( !\dmem~5_q  & ( (\regval_MEM[10]~4_combout  & ((!\regval_MEM[10]~5_combout  & 
// ((dmem_rtl_0_bypass[33]))) # (\regval_MEM[10]~5_combout  & (\dmem_rtl_0|auto_generated|mux3|l1_w4_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\regval_MEM[10]~4_combout ),
	.datab(!\dmem_rtl_0|auto_generated|mux3|l1_w4_n0_mux_dataout~0_combout ),
	.datac(!\regval_MEM[10]~5_combout ),
	.datad(!dmem_rtl_0_bypass[33]),
	.datae(!aluout_EX[4]),
	.dataf(!\dmem~5_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~6 .extended_lut = "off";
defparam \regval_MEM~6 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \regval_MEM~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N1
dffeas \regval_MEM[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[4] .is_wysiwyg = "true";
defparam \regval_MEM[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N19
dffeas \regs[13][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][4] .is_wysiwyg = "true";
defparam \regs[13][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N42
cyclonev_lcell_comb \Mux27~3 (
// Equation(s):
// \Mux27~3_combout  = ( \regs[15][4]~q  & ( \imem~16_combout  & ( (\regs[14][4]~q ) # (\imem~15_combout ) ) ) ) # ( !\regs[15][4]~q  & ( \imem~16_combout  & ( (!\imem~15_combout  & \regs[14][4]~q ) ) ) ) # ( \regs[15][4]~q  & ( !\imem~16_combout  & ( 
// (!\imem~15_combout  & ((\regs[12][4]~q ))) # (\imem~15_combout  & (\regs[13][4]~q )) ) ) ) # ( !\regs[15][4]~q  & ( !\imem~16_combout  & ( (!\imem~15_combout  & ((\regs[12][4]~q ))) # (\imem~15_combout  & (\regs[13][4]~q )) ) ) )

	.dataa(!\regs[13][4]~q ),
	.datab(!\regs[12][4]~q ),
	.datac(!\imem~15_combout ),
	.datad(!\regs[14][4]~q ),
	.datae(!\regs[15][4]~q ),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~3 .extended_lut = "off";
defparam \Mux27~3 .lut_mask = 64'h3535353500F00FFF;
defparam \Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N18
cyclonev_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = ( \regs[1][4]~q  & ( \regs[0][4]~q  & ( (!\imem~16_combout ) # ((!\imem~15_combout  & ((\regs[2][4]~q ))) # (\imem~15_combout  & (\regs[3][4]~q ))) ) ) ) # ( !\regs[1][4]~q  & ( \regs[0][4]~q  & ( (!\imem~16_combout  & 
// (((!\imem~15_combout )))) # (\imem~16_combout  & ((!\imem~15_combout  & ((\regs[2][4]~q ))) # (\imem~15_combout  & (\regs[3][4]~q )))) ) ) ) # ( \regs[1][4]~q  & ( !\regs[0][4]~q  & ( (!\imem~16_combout  & (((\imem~15_combout )))) # (\imem~16_combout  & 
// ((!\imem~15_combout  & ((\regs[2][4]~q ))) # (\imem~15_combout  & (\regs[3][4]~q )))) ) ) ) # ( !\regs[1][4]~q  & ( !\regs[0][4]~q  & ( (\imem~16_combout  & ((!\imem~15_combout  & ((\regs[2][4]~q ))) # (\imem~15_combout  & (\regs[3][4]~q )))) ) ) )

	.dataa(!\regs[3][4]~q ),
	.datab(!\imem~16_combout ),
	.datac(!\imem~15_combout ),
	.datad(!\regs[2][4]~q ),
	.datae(!\regs[1][4]~q ),
	.dataf(!\regs[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~0 .extended_lut = "off";
defparam \Mux27~0 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N0
cyclonev_lcell_comb \Mux27~1 (
// Equation(s):
// \Mux27~1_combout  = ( \regs[5][4]~q  & ( \regs[7][4]~q  & ( ((!\imem~16_combout  & ((\regs[4][4]~q ))) # (\imem~16_combout  & (\regs[6][4]~q ))) # (\imem~15_combout ) ) ) ) # ( !\regs[5][4]~q  & ( \regs[7][4]~q  & ( (!\imem~15_combout  & 
// ((!\imem~16_combout  & ((\regs[4][4]~q ))) # (\imem~16_combout  & (\regs[6][4]~q )))) # (\imem~15_combout  & (((\imem~16_combout )))) ) ) ) # ( \regs[5][4]~q  & ( !\regs[7][4]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & ((\regs[4][4]~q ))) # 
// (\imem~16_combout  & (\regs[6][4]~q )))) # (\imem~15_combout  & (((!\imem~16_combout )))) ) ) ) # ( !\regs[5][4]~q  & ( !\regs[7][4]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & ((\regs[4][4]~q ))) # (\imem~16_combout  & (\regs[6][4]~q )))) ) ) )

	.dataa(!\regs[6][4]~q ),
	.datab(!\imem~15_combout ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[4][4]~q ),
	.datae(!\regs[5][4]~q ),
	.dataf(!\regs[7][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~1 .extended_lut = "off";
defparam \Mux27~1 .lut_mask = 64'h04C434F407C737F7;
defparam \Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N48
cyclonev_lcell_comb \Mux27~2 (
// Equation(s):
// \Mux27~2_combout  = ( \regs[11][4]~q  & ( \regs[8][4]~q  & ( (!\imem~16_combout  & (((!\imem~15_combout ) # (\regs[9][4]~q )))) # (\imem~16_combout  & (((\imem~15_combout )) # (\regs[10][4]~q ))) ) ) ) # ( !\regs[11][4]~q  & ( \regs[8][4]~q  & ( 
// (!\imem~16_combout  & (((!\imem~15_combout ) # (\regs[9][4]~q )))) # (\imem~16_combout  & (\regs[10][4]~q  & (!\imem~15_combout ))) ) ) ) # ( \regs[11][4]~q  & ( !\regs[8][4]~q  & ( (!\imem~16_combout  & (((\imem~15_combout  & \regs[9][4]~q )))) # 
// (\imem~16_combout  & (((\imem~15_combout )) # (\regs[10][4]~q ))) ) ) ) # ( !\regs[11][4]~q  & ( !\regs[8][4]~q  & ( (!\imem~16_combout  & (((\imem~15_combout  & \regs[9][4]~q )))) # (\imem~16_combout  & (\regs[10][4]~q  & (!\imem~15_combout ))) ) ) )

	.dataa(!\imem~16_combout ),
	.datab(!\regs[10][4]~q ),
	.datac(!\imem~15_combout ),
	.datad(!\regs[9][4]~q ),
	.datae(!\regs[11][4]~q ),
	.dataf(!\regs[8][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~2 .extended_lut = "off";
defparam \Mux27~2 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N21
cyclonev_lcell_comb \Mux27~4 (
// Equation(s):
// \Mux27~4_combout  = ( \imem~13_combout  & ( \Mux27~2_combout  & ( (!\imem~14_combout  & ((\Mux27~1_combout ))) # (\imem~14_combout  & (\Mux27~3_combout )) ) ) ) # ( !\imem~13_combout  & ( \Mux27~2_combout  & ( (\imem~14_combout ) # (\Mux27~0_combout ) ) ) 
// ) # ( \imem~13_combout  & ( !\Mux27~2_combout  & ( (!\imem~14_combout  & ((\Mux27~1_combout ))) # (\imem~14_combout  & (\Mux27~3_combout )) ) ) ) # ( !\imem~13_combout  & ( !\Mux27~2_combout  & ( (\Mux27~0_combout  & !\imem~14_combout ) ) ) )

	.dataa(!\Mux27~3_combout ),
	.datab(!\Mux27~0_combout ),
	.datac(!\imem~14_combout ),
	.datad(!\Mux27~1_combout ),
	.datae(!\imem~13_combout ),
	.dataf(!\Mux27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~4 .extended_lut = "off";
defparam \Mux27~4 .lut_mask = 64'h303005F53F3F05F5;
defparam \Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N22
dffeas \regval1_ID[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux27~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[4] .is_wysiwyg = "true";
defparam \regval1_ID[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N42
cyclonev_lcell_comb \aluout_EX_r[4]~66 (
// Equation(s):
// \aluout_EX_r[4]~66_combout  = ( \Add2~29_sumout  & ( op2_ID[2] & ( !\op2_ID[3]~DUPLICATE_q  $ (((!regval1_ID[4]) # (!regval2_ID[4]))) ) ) ) # ( !\Add2~29_sumout  & ( op2_ID[2] & ( !\op2_ID[3]~DUPLICATE_q  $ (((!regval1_ID[4]) # (!regval2_ID[4]))) ) ) ) # 
// ( \Add2~29_sumout  & ( !op2_ID[2] & ( (\Add1~29_sumout ) # (\op2_ID[3]~DUPLICATE_q ) ) ) ) # ( !\Add2~29_sumout  & ( !op2_ID[2] & ( (!\op2_ID[3]~DUPLICATE_q  & \Add1~29_sumout ) ) ) )

	.dataa(!\op2_ID[3]~DUPLICATE_q ),
	.datab(!regval1_ID[4]),
	.datac(!\Add1~29_sumout ),
	.datad(!regval2_ID[4]),
	.datae(!\Add2~29_sumout ),
	.dataf(!op2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~66 .extended_lut = "off";
defparam \aluout_EX_r[4]~66 .lut_mask = 64'h0A0A5F5F55665566;
defparam \aluout_EX_r[4]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N18
cyclonev_lcell_comb \aluout_EX_r[4]~67 (
// Equation(s):
// \aluout_EX_r[4]~67_combout  = ( regval2_ID[4] & ( \aluout_EX_r[4]~66_combout  & ( (!\aluout_EX_r[3]~3_combout  & (\aluout_EX_r[3]~5_combout )) # (\aluout_EX_r[3]~3_combout  & ((!regval1_ID[4]))) ) ) ) # ( !regval2_ID[4] & ( \aluout_EX_r[4]~66_combout  & ( 
// (!regval1_ID[4] & (((\aluout_EX_r[3]~4_combout  & !\aluout_EX_r[3]~3_combout )))) # (regval1_ID[4] & (((\aluout_EX_r[3]~3_combout )) # (\aluout_EX_r[3]~5_combout ))) ) ) ) # ( regval2_ID[4] & ( !\aluout_EX_r[4]~66_combout  & ( (!\aluout_EX_r[3]~3_combout  
// & (\aluout_EX_r[3]~5_combout  & ((!\aluout_EX_r[3]~4_combout )))) # (\aluout_EX_r[3]~3_combout  & (((!regval1_ID[4])))) ) ) ) # ( !regval2_ID[4] & ( !\aluout_EX_r[4]~66_combout  & ( (!regval1_ID[4] & (!\aluout_EX_r[3]~5_combout  & 
// (\aluout_EX_r[3]~4_combout  & !\aluout_EX_r[3]~3_combout ))) # (regval1_ID[4] & (((\aluout_EX_r[3]~5_combout  & !\aluout_EX_r[3]~4_combout )) # (\aluout_EX_r[3]~3_combout ))) ) ) )

	.dataa(!\aluout_EX_r[3]~5_combout ),
	.datab(!regval1_ID[4]),
	.datac(!\aluout_EX_r[3]~4_combout ),
	.datad(!\aluout_EX_r[3]~3_combout ),
	.datae(!regval2_ID[4]),
	.dataf(!\aluout_EX_r[4]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~67 .extended_lut = "off";
defparam \aluout_EX_r[4]~67 .lut_mask = 64'h183350CC1D3355CC;
defparam \aluout_EX_r[4]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N3
cyclonev_lcell_comb \aluout_EX_r[4]~71 (
// Equation(s):
// \aluout_EX_r[4]~71_combout  = ( immval_ID[4] & ( !\Equal16~0_combout  $ (((!\aluout_EX_r[3]~15_combout ) # (regval1_ID[4]))) ) ) # ( !immval_ID[4] & ( (regval1_ID[4] & (!\Equal16~0_combout  $ (!\aluout_EX_r[3]~15_combout ))) ) )

	.dataa(!\Equal16~0_combout ),
	.datab(!\aluout_EX_r[3]~15_combout ),
	.datac(gnd),
	.datad(!regval1_ID[4]),
	.datae(gnd),
	.dataf(!immval_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~71 .extended_lut = "off";
defparam \aluout_EX_r[4]~71 .lut_mask = 64'h0066006666556655;
defparam \aluout_EX_r[4]~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N39
cyclonev_lcell_comb \aluout_EX_r[4]~72 (
// Equation(s):
// \aluout_EX_r[4]~72_combout  = ( \ShiftLeft0~19_combout  & ( \Add3~29_sumout  & ( ((!\Equal10~0_combout  & ((\aluout_EX_r[4]~71_combout ) # (\always4~0_combout )))) # (\aluout_EX_r[14]~14_combout ) ) ) ) # ( !\ShiftLeft0~19_combout  & ( \Add3~29_sumout  & 
// ( (!\Equal10~0_combout  & ((\aluout_EX_r[4]~71_combout ) # (\always4~0_combout ))) ) ) ) # ( \ShiftLeft0~19_combout  & ( !\Add3~29_sumout  & ( ((!\always4~0_combout  & (!\Equal10~0_combout  & \aluout_EX_r[4]~71_combout ))) # (\aluout_EX_r[14]~14_combout ) 
// ) ) ) # ( !\ShiftLeft0~19_combout  & ( !\Add3~29_sumout  & ( (!\always4~0_combout  & (!\Equal10~0_combout  & \aluout_EX_r[4]~71_combout )) ) ) )

	.dataa(!\always4~0_combout ),
	.datab(!\Equal10~0_combout ),
	.datac(!\aluout_EX_r[14]~14_combout ),
	.datad(!\aluout_EX_r[4]~71_combout ),
	.datae(!\ShiftLeft0~19_combout ),
	.dataf(!\Add3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~72 .extended_lut = "off";
defparam \aluout_EX_r[4]~72 .lut_mask = 64'h00880F8F44CC4FCF;
defparam \aluout_EX_r[4]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N30
cyclonev_lcell_comb \aluout_EX_r[4]~68 (
// Equation(s):
// \aluout_EX_r[4]~68_combout  = ( \ShiftRight0~33_combout  & ( \ShiftRight0~40_combout  & ( (!regval2_ID[2] & (((!regval2_ID[3]) # (\ShiftRight0~32_combout )))) # (regval2_ID[2] & (((regval2_ID[3])) # (\ShiftRight0~31_combout ))) ) ) ) # ( 
// !\ShiftRight0~33_combout  & ( \ShiftRight0~40_combout  & ( (!regval2_ID[2] & (((!regval2_ID[3]) # (\ShiftRight0~32_combout )))) # (regval2_ID[2] & (\ShiftRight0~31_combout  & ((!regval2_ID[3])))) ) ) ) # ( \ShiftRight0~33_combout  & ( 
// !\ShiftRight0~40_combout  & ( (!regval2_ID[2] & (((\ShiftRight0~32_combout  & regval2_ID[3])))) # (regval2_ID[2] & (((regval2_ID[3])) # (\ShiftRight0~31_combout ))) ) ) ) # ( !\ShiftRight0~33_combout  & ( !\ShiftRight0~40_combout  & ( (!regval2_ID[2] & 
// (((\ShiftRight0~32_combout  & regval2_ID[3])))) # (regval2_ID[2] & (\ShiftRight0~31_combout  & ((!regval2_ID[3])))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\ShiftRight0~31_combout ),
	.datac(!\ShiftRight0~32_combout ),
	.datad(!regval2_ID[3]),
	.datae(!\ShiftRight0~33_combout ),
	.dataf(!\ShiftRight0~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~68 .extended_lut = "off";
defparam \aluout_EX_r[4]~68 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \aluout_EX_r[4]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N6
cyclonev_lcell_comb \aluout_EX_r[4]~69 (
// Equation(s):
// \aluout_EX_r[4]~69_combout  = ( \ShiftRight0~39_combout  & ( \aluout_EX_r[4]~68_combout  & ( (!op2_ID[0] & (((!\ShiftRight0~5_combout )) # (regval1_ID[31]))) # (op2_ID[0] & (((!\ShiftRight0~5_combout  & !regval2_ID[4])))) ) ) ) # ( 
// !\ShiftRight0~39_combout  & ( \aluout_EX_r[4]~68_combout  & ( (!\ShiftRight0~5_combout  & (((!regval2_ID[4])))) # (\ShiftRight0~5_combout  & (regval1_ID[31] & (!op2_ID[0]))) ) ) ) # ( \ShiftRight0~39_combout  & ( !\aluout_EX_r[4]~68_combout  & ( 
// (!op2_ID[0] & ((!\ShiftRight0~5_combout  & ((regval2_ID[4]))) # (\ShiftRight0~5_combout  & (regval1_ID[31])))) ) ) ) # ( !\ShiftRight0~39_combout  & ( !\aluout_EX_r[4]~68_combout  & ( (regval1_ID[31] & (!op2_ID[0] & \ShiftRight0~5_combout )) ) ) )

	.dataa(!regval1_ID[31]),
	.datab(!op2_ID[0]),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!regval2_ID[4]),
	.datae(!\ShiftRight0~39_combout ),
	.dataf(!\aluout_EX_r[4]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~69 .extended_lut = "off";
defparam \aluout_EX_r[4]~69 .lut_mask = 64'h040404C4F404F4C4;
defparam \aluout_EX_r[4]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N36
cyclonev_lcell_comb \aluout_EX_r[4]~70 (
// Equation(s):
// \aluout_EX_r[4]~70_combout  = ( \aluout_EX_r[4]~69_combout  & ( ((\aluout_EX_r[14]~10_combout  & (!regval1_ID[4] $ (regval2_ID[4])))) # (\aluout_EX_r[3]~9_combout ) ) ) # ( !\aluout_EX_r[4]~69_combout  & ( (\aluout_EX_r[14]~10_combout  & (!regval1_ID[4] $ 
// (regval2_ID[4]))) ) )

	.dataa(!\aluout_EX_r[14]~10_combout ),
	.datab(!\aluout_EX_r[3]~9_combout ),
	.datac(!regval1_ID[4]),
	.datad(!regval2_ID[4]),
	.datae(gnd),
	.dataf(!\aluout_EX_r[4]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~70 .extended_lut = "off";
defparam \aluout_EX_r[4]~70 .lut_mask = 64'h5005500573377337;
defparam \aluout_EX_r[4]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N51
cyclonev_lcell_comb \aluout_EX_r[4]~73 (
// Equation(s):
// \aluout_EX_r[4]~73_combout  = ( \aluout_EX_r[4]~70_combout  & ( (\aluout_EX_r[4]~72_combout ) # (\aluout_EX_r[14]~8_combout ) ) ) # ( !\aluout_EX_r[4]~70_combout  & ( ((\aluout_EX_r[14]~2_combout  & (\aluout_EX_r[14]~8_combout  & 
// \aluout_EX_r[4]~67_combout ))) # (\aluout_EX_r[4]~72_combout ) ) )

	.dataa(!\aluout_EX_r[14]~2_combout ),
	.datab(!\aluout_EX_r[14]~8_combout ),
	.datac(!\aluout_EX_r[4]~67_combout ),
	.datad(!\aluout_EX_r[4]~72_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[4]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~73 .extended_lut = "off";
defparam \aluout_EX_r[4]~73 .lut_mask = 64'h01FF01FF33FF33FF;
defparam \aluout_EX_r[4]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N33
cyclonev_lcell_comb \aluout_EX[4]~feeder (
// Equation(s):
// \aluout_EX[4]~feeder_combout  = ( \aluout_EX_r[4]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[4]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[4]~feeder .extended_lut = "off";
defparam \aluout_EX[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_EX[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N34
dffeas \aluout_EX[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[4]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[4] .is_wysiwyg = "true";
defparam \aluout_EX[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[6]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X22_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[6]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N15
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|mux3|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|mux3|l1_w6_n0_mux_dataout~0_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( 
// \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|mux3|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|mux3|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|mux3|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h555555550F0F0F0F;
defparam \dmem_rtl_0|auto_generated|mux3|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N16
dffeas \dmem~7 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~7 .is_wysiwyg = "true";
defparam \dmem~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[35]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[35]~feeder_combout  = regval2_EX[6]

	.dataa(gnd),
	.datab(!regval2_EX[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[35]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[35]~feeder .lut_mask = 64'h3333333333333333;
defparam \dmem_rtl_0_bypass[35]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N37
dffeas \dmem_rtl_0_bypass[35] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N30
cyclonev_lcell_comb \regval_MEM~9 (
// Equation(s):
// \regval_MEM~9_combout  = ( aluout_EX[6] & ( dmem_rtl_0_bypass[35] & ( (!\regval_MEM[10]~5_combout ) # ((!\regval_MEM[10]~4_combout  & ((\dmem~7_q ))) # (\regval_MEM[10]~4_combout  & (\dmem_rtl_0|auto_generated|mux3|l1_w6_n0_mux_dataout~0_combout ))) ) ) ) 
// # ( !aluout_EX[6] & ( dmem_rtl_0_bypass[35] & ( (!\regval_MEM[10]~4_combout  & (((\regval_MEM[10]~5_combout  & \dmem~7_q )))) # (\regval_MEM[10]~4_combout  & (((!\regval_MEM[10]~5_combout )) # 
// (\dmem_rtl_0|auto_generated|mux3|l1_w6_n0_mux_dataout~0_combout ))) ) ) ) # ( aluout_EX[6] & ( !dmem_rtl_0_bypass[35] & ( (!\regval_MEM[10]~4_combout  & (((!\regval_MEM[10]~5_combout ) # (\dmem~7_q )))) # (\regval_MEM[10]~4_combout  & 
// (\dmem_rtl_0|auto_generated|mux3|l1_w6_n0_mux_dataout~0_combout  & (\regval_MEM[10]~5_combout ))) ) ) ) # ( !aluout_EX[6] & ( !dmem_rtl_0_bypass[35] & ( (\regval_MEM[10]~5_combout  & ((!\regval_MEM[10]~4_combout  & ((\dmem~7_q ))) # 
// (\regval_MEM[10]~4_combout  & (\dmem_rtl_0|auto_generated|mux3|l1_w6_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\regval_MEM[10]~4_combout ),
	.datab(!\dmem_rtl_0|auto_generated|mux3|l1_w6_n0_mux_dataout~0_combout ),
	.datac(!\regval_MEM[10]~5_combout ),
	.datad(!\dmem~7_q ),
	.datae(!aluout_EX[6]),
	.dataf(!dmem_rtl_0_bypass[35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~9 .extended_lut = "off";
defparam \regval_MEM~9 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \regval_MEM~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N31
dffeas \regval_MEM[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[6] .is_wysiwyg = "true";
defparam \regval_MEM[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N26
dffeas \regs[10][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][6] .is_wysiwyg = "true";
defparam \regs[10][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N0
cyclonev_lcell_comb \Mux25~2 (
// Equation(s):
// \Mux25~2_combout  = ( \regs[11][6]~q  & ( \imem~15_combout  & ( (\regs[9][6]~q ) # (\imem~16_combout ) ) ) ) # ( !\regs[11][6]~q  & ( \imem~15_combout  & ( (!\imem~16_combout  & \regs[9][6]~q ) ) ) ) # ( \regs[11][6]~q  & ( !\imem~15_combout  & ( 
// (!\imem~16_combout  & ((\regs[8][6]~q ))) # (\imem~16_combout  & (\regs[10][6]~q )) ) ) ) # ( !\regs[11][6]~q  & ( !\imem~15_combout  & ( (!\imem~16_combout  & ((\regs[8][6]~q ))) # (\imem~16_combout  & (\regs[10][6]~q )) ) ) )

	.dataa(!\regs[10][6]~q ),
	.datab(!\imem~16_combout ),
	.datac(!\regs[8][6]~q ),
	.datad(!\regs[9][6]~q ),
	.datae(!\regs[11][6]~q ),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~2 .extended_lut = "off";
defparam \Mux25~2 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N12
cyclonev_lcell_comb \Mux25~1 (
// Equation(s):
// \Mux25~1_combout  = ( \regs[5][6]~q  & ( \regs[7][6]~q  & ( ((!\imem~16_combout  & ((\regs[4][6]~q ))) # (\imem~16_combout  & (\regs[6][6]~q ))) # (\imem~15_combout ) ) ) ) # ( !\regs[5][6]~q  & ( \regs[7][6]~q  & ( (!\imem~15_combout  & 
// ((!\imem~16_combout  & ((\regs[4][6]~q ))) # (\imem~16_combout  & (\regs[6][6]~q )))) # (\imem~15_combout  & (((\imem~16_combout )))) ) ) ) # ( \regs[5][6]~q  & ( !\regs[7][6]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & ((\regs[4][6]~q ))) # 
// (\imem~16_combout  & (\regs[6][6]~q )))) # (\imem~15_combout  & (((!\imem~16_combout )))) ) ) ) # ( !\regs[5][6]~q  & ( !\regs[7][6]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & ((\regs[4][6]~q ))) # (\imem~16_combout  & (\regs[6][6]~q )))) ) ) )

	.dataa(!\regs[6][6]~q ),
	.datab(!\imem~15_combout ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[4][6]~q ),
	.datae(!\regs[5][6]~q ),
	.dataf(!\regs[7][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~1 .extended_lut = "off";
defparam \Mux25~1 .lut_mask = 64'h04C434F407C737F7;
defparam \Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N42
cyclonev_lcell_comb \Mux25~3 (
// Equation(s):
// \Mux25~3_combout  = ( \regs[15][6]~q  & ( \regs[14][6]~q  & ( ((!\imem~15_combout  & (\regs[12][6]~q )) # (\imem~15_combout  & ((\regs[13][6]~q )))) # (\imem~16_combout ) ) ) ) # ( !\regs[15][6]~q  & ( \regs[14][6]~q  & ( (!\imem~16_combout  & 
// ((!\imem~15_combout  & (\regs[12][6]~q )) # (\imem~15_combout  & ((\regs[13][6]~q ))))) # (\imem~16_combout  & (((!\imem~15_combout )))) ) ) ) # ( \regs[15][6]~q  & ( !\regs[14][6]~q  & ( (!\imem~16_combout  & ((!\imem~15_combout  & (\regs[12][6]~q )) # 
// (\imem~15_combout  & ((\regs[13][6]~q ))))) # (\imem~16_combout  & (((\imem~15_combout )))) ) ) ) # ( !\regs[15][6]~q  & ( !\regs[14][6]~q  & ( (!\imem~16_combout  & ((!\imem~15_combout  & (\regs[12][6]~q )) # (\imem~15_combout  & ((\regs[13][6]~q ))))) ) 
// ) )

	.dataa(!\imem~16_combout ),
	.datab(!\regs[12][6]~q ),
	.datac(!\regs[13][6]~q ),
	.datad(!\imem~15_combout ),
	.datae(!\regs[15][6]~q ),
	.dataf(!\regs[14][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~3 .extended_lut = "off";
defparam \Mux25~3 .lut_mask = 64'h220A225F770A775F;
defparam \Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N0
cyclonev_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = ( \regs[1][6]~q  & ( \imem~15_combout  & ( (!\imem~16_combout ) # (\regs[3][6]~q ) ) ) ) # ( !\regs[1][6]~q  & ( \imem~15_combout  & ( (\imem~16_combout  & \regs[3][6]~q ) ) ) ) # ( \regs[1][6]~q  & ( !\imem~15_combout  & ( 
// (!\imem~16_combout  & (\regs[0][6]~q )) # (\imem~16_combout  & ((\regs[2][6]~q ))) ) ) ) # ( !\regs[1][6]~q  & ( !\imem~15_combout  & ( (!\imem~16_combout  & (\regs[0][6]~q )) # (\imem~16_combout  & ((\regs[2][6]~q ))) ) ) )

	.dataa(!\regs[0][6]~q ),
	.datab(!\imem~16_combout ),
	.datac(!\regs[3][6]~q ),
	.datad(!\regs[2][6]~q ),
	.datae(!\regs[1][6]~q ),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~0 .extended_lut = "off";
defparam \Mux25~0 .lut_mask = 64'h447744770303CFCF;
defparam \Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N30
cyclonev_lcell_comb \Mux25~4 (
// Equation(s):
// \Mux25~4_combout  = ( \imem~13_combout  & ( \Mux25~0_combout  & ( (!\imem~14_combout  & (\Mux25~1_combout )) # (\imem~14_combout  & ((\Mux25~3_combout ))) ) ) ) # ( !\imem~13_combout  & ( \Mux25~0_combout  & ( (!\imem~14_combout ) # (\Mux25~2_combout ) ) 
// ) ) # ( \imem~13_combout  & ( !\Mux25~0_combout  & ( (!\imem~14_combout  & (\Mux25~1_combout )) # (\imem~14_combout  & ((\Mux25~3_combout ))) ) ) ) # ( !\imem~13_combout  & ( !\Mux25~0_combout  & ( (\Mux25~2_combout  & \imem~14_combout ) ) ) )

	.dataa(!\Mux25~2_combout ),
	.datab(!\imem~14_combout ),
	.datac(!\Mux25~1_combout ),
	.datad(!\Mux25~3_combout ),
	.datae(!\imem~13_combout ),
	.dataf(!\Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~4 .extended_lut = "off";
defparam \Mux25~4 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N31
dffeas \regval1_ID[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux25~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[6] .is_wysiwyg = "true";
defparam \regval1_ID[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N30
cyclonev_lcell_comb \ShiftLeft0~1 (
// Equation(s):
// \ShiftLeft0~1_combout  = ( regval2_ID[1] & ( regval1_ID[5] & ( (!regval2_ID[0]) # (regval1_ID[4]) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[5] & ( (!regval2_ID[0] & ((regval1_ID[7]))) # (regval2_ID[0] & (regval1_ID[6])) ) ) ) # ( regval2_ID[1] & ( 
// !regval1_ID[5] & ( (regval2_ID[0] & regval1_ID[4]) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[5] & ( (!regval2_ID[0] & ((regval1_ID[7]))) # (regval2_ID[0] & (regval1_ID[6])) ) ) )

	.dataa(!regval1_ID[6]),
	.datab(!regval2_ID[0]),
	.datac(!regval1_ID[4]),
	.datad(!regval1_ID[7]),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~1 .extended_lut = "off";
defparam \ShiftLeft0~1 .lut_mask = 64'h11DD030311DDCFCF;
defparam \ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N57
cyclonev_lcell_comb \ShiftLeft0~2 (
// Equation(s):
// \ShiftLeft0~2_combout  = ( \ShiftLeft0~0_combout  & ( (!regval2_ID[3] & ((\ShiftLeft0~1_combout ) # (regval2_ID[2]))) ) ) # ( !\ShiftLeft0~0_combout  & ( (!regval2_ID[3] & (!regval2_ID[2] & \ShiftLeft0~1_combout )) ) )

	.dataa(!regval2_ID[3]),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~2 .extended_lut = "off";
defparam \ShiftLeft0~2 .lut_mask = 64'h080808082A2A2A2A;
defparam \ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N0
cyclonev_lcell_comb \aluout_EX_r[7]~16 (
// Equation(s):
// \aluout_EX_r[7]~16_combout  = ( \Equal16~0_combout  & ( (!\aluout_EX_r[3]~15_combout  & ((regval1_ID[7]) # (immval_ID[7]))) # (\aluout_EX_r[3]~15_combout  & (immval_ID[7] & regval1_ID[7])) ) ) # ( !\Equal16~0_combout  & ( (\aluout_EX_r[3]~15_combout  & 
// (!immval_ID[7] $ (!regval1_ID[7]))) ) )

	.dataa(gnd),
	.datab(!\aluout_EX_r[3]~15_combout ),
	.datac(!immval_ID[7]),
	.datad(!regval1_ID[7]),
	.datae(gnd),
	.dataf(!\Equal16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~16 .extended_lut = "off";
defparam \aluout_EX_r[7]~16 .lut_mask = 64'h033003300CCF0CCF;
defparam \aluout_EX_r[7]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N6
cyclonev_lcell_comb \aluout_EX_r[7]~17 (
// Equation(s):
// \aluout_EX_r[7]~17_combout  = ( \aluout_EX_r[7]~16_combout  & ( \Add3~1_sumout  & ( (!\Equal10~0_combout ) # ((\ShiftLeft0~2_combout  & \aluout_EX_r[14]~14_combout )) ) ) ) # ( !\aluout_EX_r[7]~16_combout  & ( \Add3~1_sumout  & ( (!\ShiftLeft0~2_combout  
// & (\always4~0_combout  & (!\Equal10~0_combout ))) # (\ShiftLeft0~2_combout  & (((\always4~0_combout  & !\Equal10~0_combout )) # (\aluout_EX_r[14]~14_combout ))) ) ) ) # ( \aluout_EX_r[7]~16_combout  & ( !\Add3~1_sumout  & ( (!\ShiftLeft0~2_combout  & 
// (!\always4~0_combout  & (!\Equal10~0_combout ))) # (\ShiftLeft0~2_combout  & (((!\always4~0_combout  & !\Equal10~0_combout )) # (\aluout_EX_r[14]~14_combout ))) ) ) ) # ( !\aluout_EX_r[7]~16_combout  & ( !\Add3~1_sumout  & ( (\ShiftLeft0~2_combout  & 
// \aluout_EX_r[14]~14_combout ) ) ) )

	.dataa(!\ShiftLeft0~2_combout ),
	.datab(!\always4~0_combout ),
	.datac(!\Equal10~0_combout ),
	.datad(!\aluout_EX_r[14]~14_combout ),
	.datae(!\aluout_EX_r[7]~16_combout ),
	.dataf(!\Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~17 .extended_lut = "off";
defparam \aluout_EX_r[7]~17 .lut_mask = 64'h0055C0D53075F0F5;
defparam \aluout_EX_r[7]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N0
cyclonev_lcell_comb \ShiftRight0~6 (
// Equation(s):
// \ShiftRight0~6_combout  = ( regval1_ID[7] & ( regval1_ID[9] & ( (!regval2_ID[0]) # ((!regval2_ID[1] & (regval1_ID[8])) # (regval2_ID[1] & ((regval1_ID[10])))) ) ) ) # ( !regval1_ID[7] & ( regval1_ID[9] & ( (!regval2_ID[1] & (regval2_ID[0] & 
// (regval1_ID[8]))) # (regval2_ID[1] & ((!regval2_ID[0]) # ((regval1_ID[10])))) ) ) ) # ( regval1_ID[7] & ( !regval1_ID[9] & ( (!regval2_ID[1] & ((!regval2_ID[0]) # ((regval1_ID[8])))) # (regval2_ID[1] & (regval2_ID[0] & ((regval1_ID[10])))) ) ) ) # ( 
// !regval1_ID[7] & ( !regval1_ID[9] & ( (regval2_ID[0] & ((!regval2_ID[1] & (regval1_ID[8])) # (regval2_ID[1] & ((regval1_ID[10]))))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval2_ID[0]),
	.datac(!regval1_ID[8]),
	.datad(!regval1_ID[10]),
	.datae(!regval1_ID[7]),
	.dataf(!regval1_ID[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~6 .extended_lut = "off";
defparam \ShiftRight0~6 .lut_mask = 64'h02138A9B4657CEDF;
defparam \ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N12
cyclonev_lcell_comb \aluout_EX_r[7]~11 (
// Equation(s):
// \aluout_EX_r[7]~11_combout  = ( \ShiftRight0~7_combout  & ( \ShiftRight0~9_combout  & ( ((!regval2_ID[3] & (\ShiftRight0~6_combout )) # (regval2_ID[3] & ((\ShiftRight0~8_combout )))) # (regval2_ID[2]) ) ) ) # ( !\ShiftRight0~7_combout  & ( 
// \ShiftRight0~9_combout  & ( (!regval2_ID[2] & ((!regval2_ID[3] & (\ShiftRight0~6_combout )) # (regval2_ID[3] & ((\ShiftRight0~8_combout ))))) # (regval2_ID[2] & (((regval2_ID[3])))) ) ) ) # ( \ShiftRight0~7_combout  & ( !\ShiftRight0~9_combout  & ( 
// (!regval2_ID[2] & ((!regval2_ID[3] & (\ShiftRight0~6_combout )) # (regval2_ID[3] & ((\ShiftRight0~8_combout ))))) # (regval2_ID[2] & (((!regval2_ID[3])))) ) ) ) # ( !\ShiftRight0~7_combout  & ( !\ShiftRight0~9_combout  & ( (!regval2_ID[2] & 
// ((!regval2_ID[3] & (\ShiftRight0~6_combout )) # (regval2_ID[3] & ((\ShiftRight0~8_combout ))))) ) ) )

	.dataa(!\ShiftRight0~6_combout ),
	.datab(!regval2_ID[2]),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftRight0~8_combout ),
	.datae(!\ShiftRight0~7_combout ),
	.dataf(!\ShiftRight0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~11 .extended_lut = "off";
defparam \aluout_EX_r[7]~11 .lut_mask = 64'h404C707C434F737F;
defparam \aluout_EX_r[7]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N30
cyclonev_lcell_comb \aluout_EX_r[7]~12 (
// Equation(s):
// \aluout_EX_r[7]~12_combout  = ( \aluout_EX_r[7]~11_combout  & ( \ShiftRight0~12_combout  & ( (!op2_ID[0] & (((!\ShiftRight0~5_combout )) # (regval1_ID[31]))) # (op2_ID[0] & (((!regval2_ID[4] & !\ShiftRight0~5_combout )))) ) ) ) # ( 
// !\aluout_EX_r[7]~11_combout  & ( \ShiftRight0~12_combout  & ( (!op2_ID[0] & ((!\ShiftRight0~5_combout  & ((regval2_ID[4]))) # (\ShiftRight0~5_combout  & (regval1_ID[31])))) ) ) ) # ( \aluout_EX_r[7]~11_combout  & ( !\ShiftRight0~12_combout  & ( 
// (!\ShiftRight0~5_combout  & (((!regval2_ID[4])))) # (\ShiftRight0~5_combout  & (regval1_ID[31] & (!op2_ID[0]))) ) ) ) # ( !\aluout_EX_r[7]~11_combout  & ( !\ShiftRight0~12_combout  & ( (regval1_ID[31] & (!op2_ID[0] & \ShiftRight0~5_combout )) ) ) )

	.dataa(!regval1_ID[31]),
	.datab(!op2_ID[0]),
	.datac(!regval2_ID[4]),
	.datad(!\ShiftRight0~5_combout ),
	.datae(!\aluout_EX_r[7]~11_combout ),
	.dataf(!\ShiftRight0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~12 .extended_lut = "off";
defparam \aluout_EX_r[7]~12 .lut_mask = 64'h0044F0440C44FC44;
defparam \aluout_EX_r[7]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N15
cyclonev_lcell_comb \aluout_EX_r[7]~13 (
// Equation(s):
// \aluout_EX_r[7]~13_combout  = ( regval2_ID[7] & ( (!\aluout_EX_r[3]~9_combout  & (\aluout_EX_r[14]~10_combout  & (regval1_ID[7]))) # (\aluout_EX_r[3]~9_combout  & (((\aluout_EX_r[14]~10_combout  & regval1_ID[7])) # (\aluout_EX_r[7]~12_combout ))) ) ) # ( 
// !regval2_ID[7] & ( (!\aluout_EX_r[3]~9_combout  & (\aluout_EX_r[14]~10_combout  & (!regval1_ID[7]))) # (\aluout_EX_r[3]~9_combout  & (((\aluout_EX_r[14]~10_combout  & !regval1_ID[7])) # (\aluout_EX_r[7]~12_combout ))) ) )

	.dataa(!\aluout_EX_r[3]~9_combout ),
	.datab(!\aluout_EX_r[14]~10_combout ),
	.datac(!regval1_ID[7]),
	.datad(!\aluout_EX_r[7]~12_combout ),
	.datae(gnd),
	.dataf(!regval2_ID[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~13 .extended_lut = "off";
defparam \aluout_EX_r[7]~13 .lut_mask = 64'h3075307503570357;
defparam \aluout_EX_r[7]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N30
cyclonev_lcell_comb \aluout_EX_r[7]~6 (
// Equation(s):
// \aluout_EX_r[7]~6_combout  = ( \Add2~1_sumout  & ( regval1_ID[7] & ( (!op2_ID[2] & (((\op2_ID[3]~DUPLICATE_q ) # (\Add1~1_sumout )))) # (op2_ID[2] & (!regval2_ID[7] $ (((!\op2_ID[3]~DUPLICATE_q ))))) ) ) ) # ( !\Add2~1_sumout  & ( regval1_ID[7] & ( 
// (!op2_ID[2] & (((\Add1~1_sumout  & !\op2_ID[3]~DUPLICATE_q )))) # (op2_ID[2] & (!regval2_ID[7] $ (((!\op2_ID[3]~DUPLICATE_q ))))) ) ) ) # ( \Add2~1_sumout  & ( !regval1_ID[7] & ( ((\Add1~1_sumout  & !op2_ID[2])) # (\op2_ID[3]~DUPLICATE_q ) ) ) ) # ( 
// !\Add2~1_sumout  & ( !regval1_ID[7] & ( (!\op2_ID[3]~DUPLICATE_q  & (\Add1~1_sumout  & !op2_ID[2])) # (\op2_ID[3]~DUPLICATE_q  & ((op2_ID[2]))) ) ) )

	.dataa(!regval2_ID[7]),
	.datab(!\Add1~1_sumout ),
	.datac(!\op2_ID[3]~DUPLICATE_q ),
	.datad(!op2_ID[2]),
	.datae(!\Add2~1_sumout ),
	.dataf(!regval1_ID[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~6 .extended_lut = "off";
defparam \aluout_EX_r[7]~6 .lut_mask = 64'h300F3F0F305A3F5A;
defparam \aluout_EX_r[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N6
cyclonev_lcell_comb \aluout_EX_r[7]~7 (
// Equation(s):
// \aluout_EX_r[7]~7_combout  = ( \aluout_EX_r[3]~4_combout  & ( \aluout_EX_r[7]~6_combout  & ( (!\aluout_EX_r[3]~3_combout  & (((!regval2_ID[7] & !regval1_ID[7])) # (\aluout_EX_r[3]~5_combout ))) # (\aluout_EX_r[3]~3_combout  & ((!regval2_ID[7] $ 
// (!regval1_ID[7])))) ) ) ) # ( !\aluout_EX_r[3]~4_combout  & ( \aluout_EX_r[7]~6_combout  & ( (!\aluout_EX_r[3]~3_combout  & (\aluout_EX_r[3]~5_combout  & ((regval1_ID[7]) # (regval2_ID[7])))) # (\aluout_EX_r[3]~3_combout  & ((!regval2_ID[7] $ 
// (!regval1_ID[7])))) ) ) ) # ( \aluout_EX_r[3]~4_combout  & ( !\aluout_EX_r[7]~6_combout  & ( (!\aluout_EX_r[3]~3_combout  & (!\aluout_EX_r[3]~5_combout  & (!regval2_ID[7] & !regval1_ID[7]))) # (\aluout_EX_r[3]~3_combout  & ((!regval2_ID[7] $ 
// (!regval1_ID[7])))) ) ) ) # ( !\aluout_EX_r[3]~4_combout  & ( !\aluout_EX_r[7]~6_combout  & ( (!\aluout_EX_r[3]~3_combout  & (\aluout_EX_r[3]~5_combout  & ((regval1_ID[7]) # (regval2_ID[7])))) # (\aluout_EX_r[3]~3_combout  & ((!regval2_ID[7] $ 
// (!regval1_ID[7])))) ) ) )

	.dataa(!\aluout_EX_r[3]~5_combout ),
	.datab(!\aluout_EX_r[3]~3_combout ),
	.datac(!regval2_ID[7]),
	.datad(!regval1_ID[7]),
	.datae(!\aluout_EX_r[3]~4_combout ),
	.dataf(!\aluout_EX_r[7]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~7 .extended_lut = "off";
defparam \aluout_EX_r[7]~7 .lut_mask = 64'h077483300774C774;
defparam \aluout_EX_r[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N12
cyclonev_lcell_comb \aluout_EX_r[7]~18 (
// Equation(s):
// \aluout_EX_r[7]~18_combout  = ( \aluout_EX_r[7]~7_combout  & ( ((\aluout_EX_r[14]~8_combout  & ((\aluout_EX_r[7]~13_combout ) # (\aluout_EX_r[14]~2_combout )))) # (\aluout_EX_r[7]~17_combout ) ) ) # ( !\aluout_EX_r[7]~7_combout  & ( 
// ((\aluout_EX_r[14]~8_combout  & \aluout_EX_r[7]~13_combout )) # (\aluout_EX_r[7]~17_combout ) ) )

	.dataa(!\aluout_EX_r[14]~2_combout ),
	.datab(!\aluout_EX_r[14]~8_combout ),
	.datac(!\aluout_EX_r[7]~17_combout ),
	.datad(!\aluout_EX_r[7]~13_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~18 .extended_lut = "off";
defparam \aluout_EX_r[7]~18 .lut_mask = 64'h0F3F0F3F1F3F1F3F;
defparam \aluout_EX_r[7]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N34
dffeas \aluout_EX[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[7]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[7]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[7] .is_wysiwyg = "true";
defparam \aluout_EX[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N54
cyclonev_lcell_comb \regval_MEM[3]~0 (
// Equation(s):
// \regval_MEM[3]~0_combout  = ( !\dmem~0_q  & ( (!\dmem~41_combout  & ((!\Equal18~6_combout ) # (!aluout_EX[7]))) ) )

	.dataa(!\dmem~41_combout ),
	.datab(!\Equal18~6_combout ),
	.datac(!aluout_EX[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem~0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM[3]~0 .extended_lut = "off";
defparam \regval_MEM[3]~0 .lut_mask = 64'hA8A8A8A800000000;
defparam \regval_MEM[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N32
dffeas \regval2_EX[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[3] .is_wysiwyg = "true";
defparam \regval2_EX[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N23
dffeas \dmem~4 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~4 .is_wysiwyg = "true";
defparam \dmem~4 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y10_N59
dffeas \dmem_rtl_0_bypass[32] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N57
cyclonev_lcell_comb \regval_MEM~42 (
// Equation(s):
// \regval_MEM~42_combout  = ( aluout_EX[7] & ( (!\Equal18~6_combout  & (\dmem~41_combout  & ((dmem_rtl_0_bypass[32])))) # (\Equal18~6_combout  & (((!\KEY[3]~input_o )))) ) ) # ( !aluout_EX[7] & ( (\dmem~41_combout  & dmem_rtl_0_bypass[32]) ) )

	.dataa(!\dmem~41_combout ),
	.datab(!\Equal18~6_combout ),
	.datac(!\KEY[3]~input_o ),
	.datad(!dmem_rtl_0_bypass[32]),
	.datae(gnd),
	.dataf(!aluout_EX[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~42 .extended_lut = "off";
defparam \regval_MEM~42 .lut_mask = 64'h0055005530743074;
defparam \regval_MEM~42 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X3_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[3]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X3_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[3]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N24
cyclonev_lcell_comb \regval_MEM~41 (
// Equation(s):
// \regval_MEM~41_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( aluout_EX[7] & ( (!\dmem~41_combout  & (!\Equal18~6_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout 
// )))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( aluout_EX[7] & ( (\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (!\dmem~41_combout  & !\Equal18~6_combout ))) ) ) ) # ( 
// \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( !aluout_EX[7] & ( (!\dmem~41_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ))) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( !aluout_EX[7] & ( (\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & !\dmem~41_combout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~41_combout ),
	.datad(!\Equal18~6_combout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.dataf(!aluout_EX[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~41 .extended_lut = "off";
defparam \regval_MEM~41 .lut_mask = 64'h1010D0D01000D000;
defparam \regval_MEM~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N18
cyclonev_lcell_comb \regval_MEM~43 (
// Equation(s):
// \regval_MEM~43_combout  = ( ctrlsig_EX[2] & ( \regval_MEM~41_combout  & ( (!\regval_MEM[3]~0_combout ) # (\dmem~4_q ) ) ) ) # ( !ctrlsig_EX[2] & ( \regval_MEM~41_combout  & ( aluout_EX[3] ) ) ) # ( ctrlsig_EX[2] & ( !\regval_MEM~41_combout  & ( 
// (!\regval_MEM[3]~0_combout  & ((\regval_MEM~42_combout ))) # (\regval_MEM[3]~0_combout  & (\dmem~4_q )) ) ) ) # ( !ctrlsig_EX[2] & ( !\regval_MEM~41_combout  & ( aluout_EX[3] ) ) )

	.dataa(!\regval_MEM[3]~0_combout ),
	.datab(!\dmem~4_q ),
	.datac(!aluout_EX[3]),
	.datad(!\regval_MEM~42_combout ),
	.datae(!ctrlsig_EX[2]),
	.dataf(!\regval_MEM~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~43 .extended_lut = "off";
defparam \regval_MEM~43 .lut_mask = 64'h0F0F11BB0F0FBBBB;
defparam \regval_MEM~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N19
dffeas \regval_MEM[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~43_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[3] .is_wysiwyg = "true";
defparam \regval_MEM[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N11
dffeas \regs[9][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][3] .is_wysiwyg = "true";
defparam \regs[9][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N15
cyclonev_lcell_comb \Mux28~1 (
// Equation(s):
// \Mux28~1_combout  = ( \regs[5][3]~q  & ( \imem~13_combout  & ( (!\imem~14_combout ) # (\regs[13][3]~q ) ) ) ) # ( !\regs[5][3]~q  & ( \imem~13_combout  & ( (\regs[13][3]~q  & \imem~14_combout ) ) ) ) # ( \regs[5][3]~q  & ( !\imem~13_combout  & ( 
// (!\imem~14_combout  & ((\regs[1][3]~q ))) # (\imem~14_combout  & (\regs[9][3]~q )) ) ) ) # ( !\regs[5][3]~q  & ( !\imem~13_combout  & ( (!\imem~14_combout  & ((\regs[1][3]~q ))) # (\imem~14_combout  & (\regs[9][3]~q )) ) ) )

	.dataa(!\regs[9][3]~q ),
	.datab(!\regs[1][3]~q ),
	.datac(!\regs[13][3]~q ),
	.datad(!\imem~14_combout ),
	.datae(!\regs[5][3]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~1 .extended_lut = "off";
defparam \Mux28~1 .lut_mask = 64'h33553355000FFF0F;
defparam \Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N18
cyclonev_lcell_comb \Mux28~3 (
// Equation(s):
// \Mux28~3_combout  = ( \regs[15][3]~q  & ( \imem~13_combout  & ( (\regs[7][3]~q ) # (\imem~14_combout ) ) ) ) # ( !\regs[15][3]~q  & ( \imem~13_combout  & ( (!\imem~14_combout  & \regs[7][3]~q ) ) ) ) # ( \regs[15][3]~q  & ( !\imem~13_combout  & ( 
// (!\imem~14_combout  & (\regs[3][3]~q )) # (\imem~14_combout  & ((\regs[11][3]~q ))) ) ) ) # ( !\regs[15][3]~q  & ( !\imem~13_combout  & ( (!\imem~14_combout  & (\regs[3][3]~q )) # (\imem~14_combout  & ((\regs[11][3]~q ))) ) ) )

	.dataa(!\regs[3][3]~q ),
	.datab(!\regs[11][3]~q ),
	.datac(!\imem~14_combout ),
	.datad(!\regs[7][3]~q ),
	.datae(!\regs[15][3]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~3 .extended_lut = "off";
defparam \Mux28~3 .lut_mask = 64'h5353535300F00FFF;
defparam \Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N0
cyclonev_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = ( \regs[4][3]~q  & ( \imem~13_combout  & ( (!\imem~14_combout ) # (\regs[12][3]~q ) ) ) ) # ( !\regs[4][3]~q  & ( \imem~13_combout  & ( (\imem~14_combout  & \regs[12][3]~q ) ) ) ) # ( \regs[4][3]~q  & ( !\imem~13_combout  & ( 
// (!\imem~14_combout  & (\regs[0][3]~q )) # (\imem~14_combout  & ((\regs[8][3]~q ))) ) ) ) # ( !\regs[4][3]~q  & ( !\imem~13_combout  & ( (!\imem~14_combout  & (\regs[0][3]~q )) # (\imem~14_combout  & ((\regs[8][3]~q ))) ) ) )

	.dataa(!\imem~14_combout ),
	.datab(!\regs[0][3]~q ),
	.datac(!\regs[8][3]~q ),
	.datad(!\regs[12][3]~q ),
	.datae(!\regs[4][3]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~0 .extended_lut = "off";
defparam \Mux28~0 .lut_mask = 64'h272727270055AAFF;
defparam \Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N24
cyclonev_lcell_comb \Mux28~2 (
// Equation(s):
// \Mux28~2_combout  = ( \regs[14][3]~q  & ( \regs[10][3]~q  & ( ((!\imem~13_combout  & ((\regs[2][3]~q ))) # (\imem~13_combout  & (\regs[6][3]~q ))) # (\imem~14_combout ) ) ) ) # ( !\regs[14][3]~q  & ( \regs[10][3]~q  & ( (!\imem~14_combout  & 
// ((!\imem~13_combout  & ((\regs[2][3]~q ))) # (\imem~13_combout  & (\regs[6][3]~q )))) # (\imem~14_combout  & (((!\imem~13_combout )))) ) ) ) # ( \regs[14][3]~q  & ( !\regs[10][3]~q  & ( (!\imem~14_combout  & ((!\imem~13_combout  & ((\regs[2][3]~q ))) # 
// (\imem~13_combout  & (\regs[6][3]~q )))) # (\imem~14_combout  & (((\imem~13_combout )))) ) ) ) # ( !\regs[14][3]~q  & ( !\regs[10][3]~q  & ( (!\imem~14_combout  & ((!\imem~13_combout  & ((\regs[2][3]~q ))) # (\imem~13_combout  & (\regs[6][3]~q )))) ) ) )

	.dataa(!\imem~14_combout ),
	.datab(!\regs[6][3]~q ),
	.datac(!\regs[2][3]~q ),
	.datad(!\imem~13_combout ),
	.datae(!\regs[14][3]~q ),
	.dataf(!\regs[10][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~2 .extended_lut = "off";
defparam \Mux28~2 .lut_mask = 64'h0A220A775F225F77;
defparam \Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N12
cyclonev_lcell_comb \Mux28~4 (
// Equation(s):
// \Mux28~4_combout  = ( \Mux28~0_combout  & ( \Mux28~2_combout  & ( (!\imem~15_combout ) # ((!\imem~16_combout  & (\Mux28~1_combout )) # (\imem~16_combout  & ((\Mux28~3_combout )))) ) ) ) # ( !\Mux28~0_combout  & ( \Mux28~2_combout  & ( (!\imem~16_combout  
// & (\imem~15_combout  & (\Mux28~1_combout ))) # (\imem~16_combout  & ((!\imem~15_combout ) # ((\Mux28~3_combout )))) ) ) ) # ( \Mux28~0_combout  & ( !\Mux28~2_combout  & ( (!\imem~16_combout  & ((!\imem~15_combout ) # ((\Mux28~1_combout )))) # 
// (\imem~16_combout  & (\imem~15_combout  & ((\Mux28~3_combout )))) ) ) ) # ( !\Mux28~0_combout  & ( !\Mux28~2_combout  & ( (\imem~15_combout  & ((!\imem~16_combout  & (\Mux28~1_combout )) # (\imem~16_combout  & ((\Mux28~3_combout ))))) ) ) )

	.dataa(!\imem~16_combout ),
	.datab(!\imem~15_combout ),
	.datac(!\Mux28~1_combout ),
	.datad(!\Mux28~3_combout ),
	.datae(!\Mux28~0_combout ),
	.dataf(!\Mux28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~4 .extended_lut = "off";
defparam \Mux28~4 .lut_mask = 64'h02138A9B4657CEDF;
defparam \Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N13
dffeas \regval1_ID[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux28~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[3] .is_wysiwyg = "true";
defparam \regval1_ID[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N30
cyclonev_lcell_comb \aluout_EX_r[3]~80 (
// Equation(s):
// \aluout_EX_r[3]~80_combout  = ( immval_ID[3] & ( !\Equal16~0_combout  $ (((!\aluout_EX_r[3]~15_combout ) # (regval1_ID[3]))) ) ) # ( !immval_ID[3] & ( (regval1_ID[3] & (!\Equal16~0_combout  $ (!\aluout_EX_r[3]~15_combout ))) ) )

	.dataa(!\Equal16~0_combout ),
	.datab(!\aluout_EX_r[3]~15_combout ),
	.datac(!regval1_ID[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!immval_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~80 .extended_lut = "off";
defparam \aluout_EX_r[3]~80 .lut_mask = 64'h0606060665656565;
defparam \aluout_EX_r[3]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N36
cyclonev_lcell_comb \aluout_EX_r[3]~81 (
// Equation(s):
// \aluout_EX_r[3]~81_combout  = ( \Equal10~0_combout  & ( \aluout_EX_r[14]~14_combout  & ( \ShiftLeft0~20_combout  ) ) ) # ( !\Equal10~0_combout  & ( \aluout_EX_r[14]~14_combout  & ( ((!\always4~0_combout  & ((\aluout_EX_r[3]~80_combout ))) # 
// (\always4~0_combout  & (\Add3~33_sumout ))) # (\ShiftLeft0~20_combout ) ) ) ) # ( !\Equal10~0_combout  & ( !\aluout_EX_r[14]~14_combout  & ( (!\always4~0_combout  & ((\aluout_EX_r[3]~80_combout ))) # (\always4~0_combout  & (\Add3~33_sumout )) ) ) )

	.dataa(!\Add3~33_sumout ),
	.datab(!\aluout_EX_r[3]~80_combout ),
	.datac(!\always4~0_combout ),
	.datad(!\ShiftLeft0~20_combout ),
	.datae(!\Equal10~0_combout ),
	.dataf(!\aluout_EX_r[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~81 .extended_lut = "off";
defparam \aluout_EX_r[3]~81 .lut_mask = 64'h3535000035FF00FF;
defparam \aluout_EX_r[3]~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N42
cyclonev_lcell_comb \aluout_EX_r[3]~76 (
// Equation(s):
// \aluout_EX_r[3]~76_combout  = ( regval2_ID[1] & ( regval1_ID[6] & ( (regval1_ID[5]) # (regval2_ID[0]) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[6] & ( (!regval2_ID[0] & ((regval1_ID[3]))) # (regval2_ID[0] & (regval1_ID[4])) ) ) ) # ( regval2_ID[1] & ( 
// !regval1_ID[6] & ( (!regval2_ID[0] & regval1_ID[5]) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[6] & ( (!regval2_ID[0] & ((regval1_ID[3]))) # (regval2_ID[0] & (regval1_ID[4])) ) ) )

	.dataa(!regval2_ID[0]),
	.datab(!regval1_ID[5]),
	.datac(!regval1_ID[4]),
	.datad(!regval1_ID[3]),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~76 .extended_lut = "off";
defparam \aluout_EX_r[3]~76 .lut_mask = 64'h05AF222205AF7777;
defparam \aluout_EX_r[3]~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N48
cyclonev_lcell_comb \aluout_EX_r[3]~77 (
// Equation(s):
// \aluout_EX_r[3]~77_combout  = ( \ShiftRight0~7_combout  & ( \ShiftRight0~8_combout  & ( ((!regval2_ID[2] & ((\aluout_EX_r[3]~76_combout ))) # (regval2_ID[2] & (\ShiftRight0~6_combout ))) # (regval2_ID[3]) ) ) ) # ( !\ShiftRight0~7_combout  & ( 
// \ShiftRight0~8_combout  & ( (!regval2_ID[2] & (((!regval2_ID[3] & \aluout_EX_r[3]~76_combout )))) # (regval2_ID[2] & (((regval2_ID[3])) # (\ShiftRight0~6_combout ))) ) ) ) # ( \ShiftRight0~7_combout  & ( !\ShiftRight0~8_combout  & ( (!regval2_ID[2] & 
// (((\aluout_EX_r[3]~76_combout ) # (regval2_ID[3])))) # (regval2_ID[2] & (\ShiftRight0~6_combout  & (!regval2_ID[3]))) ) ) ) # ( !\ShiftRight0~7_combout  & ( !\ShiftRight0~8_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2] & ((\aluout_EX_r[3]~76_combout ))) 
// # (regval2_ID[2] & (\ShiftRight0~6_combout )))) ) ) )

	.dataa(!\ShiftRight0~6_combout ),
	.datab(!regval2_ID[2]),
	.datac(!regval2_ID[3]),
	.datad(!\aluout_EX_r[3]~76_combout ),
	.datae(!\ShiftRight0~7_combout ),
	.dataf(!\ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~77 .extended_lut = "off";
defparam \aluout_EX_r[3]~77 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \aluout_EX_r[3]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N12
cyclonev_lcell_comb \aluout_EX_r[3]~78 (
// Equation(s):
// \aluout_EX_r[3]~78_combout  = ( \ShiftRight0~41_combout  & ( \aluout_EX_r[3]~77_combout  & ( (!op2_ID[0] & (((!\ShiftRight0~5_combout ) # (regval1_ID[31])))) # (op2_ID[0] & (!regval2_ID[4] & (!\ShiftRight0~5_combout ))) ) ) ) # ( !\ShiftRight0~41_combout  
// & ( \aluout_EX_r[3]~77_combout  & ( (!\ShiftRight0~5_combout  & (((!regval2_ID[4])))) # (\ShiftRight0~5_combout  & (!op2_ID[0] & ((regval1_ID[31])))) ) ) ) # ( \ShiftRight0~41_combout  & ( !\aluout_EX_r[3]~77_combout  & ( (!op2_ID[0] & 
// ((!\ShiftRight0~5_combout  & (regval2_ID[4])) # (\ShiftRight0~5_combout  & ((regval1_ID[31]))))) ) ) ) # ( !\ShiftRight0~41_combout  & ( !\aluout_EX_r[3]~77_combout  & ( (!op2_ID[0] & (\ShiftRight0~5_combout  & regval1_ID[31])) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!regval2_ID[4]),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!regval1_ID[31]),
	.datae(!\ShiftRight0~41_combout ),
	.dataf(!\aluout_EX_r[3]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~78 .extended_lut = "off";
defparam \aluout_EX_r[3]~78 .lut_mask = 64'h000A202AC0CAE0EA;
defparam \aluout_EX_r[3]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N39
cyclonev_lcell_comb \aluout_EX_r[3]~79 (
// Equation(s):
// \aluout_EX_r[3]~79_combout  = ( \aluout_EX_r[3]~78_combout  & ( ((\aluout_EX_r[14]~10_combout  & (!regval1_ID[3] $ (regval2_ID[3])))) # (\aluout_EX_r[3]~9_combout ) ) ) # ( !\aluout_EX_r[3]~78_combout  & ( (\aluout_EX_r[14]~10_combout  & (!regval1_ID[3] $ 
// (regval2_ID[3]))) ) )

	.dataa(!\aluout_EX_r[14]~10_combout ),
	.datab(!\aluout_EX_r[3]~9_combout ),
	.datac(!regval1_ID[3]),
	.datad(!regval2_ID[3]),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~79 .extended_lut = "off";
defparam \aluout_EX_r[3]~79 .lut_mask = 64'h5005500573377337;
defparam \aluout_EX_r[3]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N18
cyclonev_lcell_comb \aluout_EX_r[3]~74 (
// Equation(s):
// \aluout_EX_r[3]~74_combout  = ( \Add2~33_sumout  & ( \op2_ID[3]~DUPLICATE_q  & ( (!op2_ID[2]) # ((!regval1_ID[3]) # (!regval2_ID[3])) ) ) ) # ( !\Add2~33_sumout  & ( \op2_ID[3]~DUPLICATE_q  & ( (op2_ID[2] & ((!regval1_ID[3]) # (!regval2_ID[3]))) ) ) ) # ( 
// \Add2~33_sumout  & ( !\op2_ID[3]~DUPLICATE_q  & ( (!op2_ID[2] & (((\Add1~33_sumout )))) # (op2_ID[2] & (regval1_ID[3] & ((regval2_ID[3])))) ) ) ) # ( !\Add2~33_sumout  & ( !\op2_ID[3]~DUPLICATE_q  & ( (!op2_ID[2] & (((\Add1~33_sumout )))) # (op2_ID[2] & 
// (regval1_ID[3] & ((regval2_ID[3])))) ) ) )

	.dataa(!op2_ID[2]),
	.datab(!regval1_ID[3]),
	.datac(!\Add1~33_sumout ),
	.datad(!regval2_ID[3]),
	.datae(!\Add2~33_sumout ),
	.dataf(!\op2_ID[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~74 .extended_lut = "off";
defparam \aluout_EX_r[3]~74 .lut_mask = 64'h0A1B0A1B5544FFEE;
defparam \aluout_EX_r[3]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N24
cyclonev_lcell_comb \aluout_EX_r[3]~75 (
// Equation(s):
// \aluout_EX_r[3]~75_combout  = ( \aluout_EX_r[3]~5_combout  & ( \aluout_EX_r[3]~74_combout  & ( (!regval1_ID[3] & (((\aluout_EX_r[3]~4_combout  & !\aluout_EX_r[3]~3_combout )) # (regval2_ID[3]))) # (regval1_ID[3] & (((!\aluout_EX_r[3]~3_combout ) # 
// (!regval2_ID[3])))) ) ) ) # ( !\aluout_EX_r[3]~5_combout  & ( \aluout_EX_r[3]~74_combout  & ( (!\aluout_EX_r[3]~3_combout  & (\aluout_EX_r[3]~4_combout  & (!regval1_ID[3] & !regval2_ID[3]))) # (\aluout_EX_r[3]~3_combout  & ((!regval1_ID[3] $ 
// (!regval2_ID[3])))) ) ) ) # ( \aluout_EX_r[3]~5_combout  & ( !\aluout_EX_r[3]~74_combout  & ( (!\aluout_EX_r[3]~3_combout  & (!\aluout_EX_r[3]~4_combout  & ((regval2_ID[3]) # (regval1_ID[3])))) # (\aluout_EX_r[3]~3_combout  & ((!regval1_ID[3] $ 
// (!regval2_ID[3])))) ) ) ) # ( !\aluout_EX_r[3]~5_combout  & ( !\aluout_EX_r[3]~74_combout  & ( (!\aluout_EX_r[3]~3_combout  & (\aluout_EX_r[3]~4_combout  & (!regval1_ID[3] & !regval2_ID[3]))) # (\aluout_EX_r[3]~3_combout  & ((!regval1_ID[3] $ 
// (!regval2_ID[3])))) ) ) )

	.dataa(!\aluout_EX_r[3]~4_combout ),
	.datab(!regval1_ID[3]),
	.datac(!\aluout_EX_r[3]~3_combout ),
	.datad(!regval2_ID[3]),
	.datae(!\aluout_EX_r[3]~5_combout ),
	.dataf(!\aluout_EX_r[3]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~75 .extended_lut = "off";
defparam \aluout_EX_r[3]~75 .lut_mask = 64'h430C23AC430C73FC;
defparam \aluout_EX_r[3]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N57
cyclonev_lcell_comb \aluout_EX_r[3]~82 (
// Equation(s):
// \aluout_EX_r[3]~82_combout  = ( \aluout_EX_r[3]~75_combout  & ( ((\aluout_EX_r[14]~8_combout  & ((\aluout_EX_r[3]~79_combout ) # (\aluout_EX_r[14]~2_combout )))) # (\aluout_EX_r[3]~81_combout ) ) ) # ( !\aluout_EX_r[3]~75_combout  & ( 
// ((\aluout_EX_r[14]~8_combout  & \aluout_EX_r[3]~79_combout )) # (\aluout_EX_r[3]~81_combout ) ) )

	.dataa(!\aluout_EX_r[14]~2_combout ),
	.datab(!\aluout_EX_r[14]~8_combout ),
	.datac(!\aluout_EX_r[3]~81_combout ),
	.datad(!\aluout_EX_r[3]~79_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~82 .extended_lut = "off";
defparam \aluout_EX_r[3]~82 .lut_mask = 64'h0F3F0F3F1F3F1F3F;
defparam \aluout_EX_r[3]~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N46
dffeas \aluout_EX[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[3]~82_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[3] .is_wysiwyg = "true";
defparam \aluout_EX[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[13]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X11_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[13]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N21
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|mux3|l1_w13_n0_mux_dataout~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|mux3|l1_w13_n0_mux_dataout~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|mux3|l1_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|mux3|l1_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|mux3|l1_w13_n0_mux_dataout~0 .lut_mask = 64'h0505AFAF0505AFAF;
defparam \dmem_rtl_0|auto_generated|mux3|l1_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N1
dffeas \dmem~14 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~14 .is_wysiwyg = "true";
defparam \dmem~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N0
cyclonev_lcell_comb \regval_MEM~11 (
// Equation(s):
// \regval_MEM~11_combout  = ( \regval_MEM[10]~5_combout  & ( \dmem~14_q  & ( (!\regval_MEM[10]~4_combout ) # (\dmem_rtl_0|auto_generated|mux3|l1_w13_n0_mux_dataout~0_combout ) ) ) ) # ( !\regval_MEM[10]~5_combout  & ( \dmem~14_q  & ( 
// (!\regval_MEM[10]~4_combout  & ((aluout_EX[13]))) # (\regval_MEM[10]~4_combout  & (dmem_rtl_0_bypass[42])) ) ) ) # ( \regval_MEM[10]~5_combout  & ( !\dmem~14_q  & ( (\regval_MEM[10]~4_combout  & 
// \dmem_rtl_0|auto_generated|mux3|l1_w13_n0_mux_dataout~0_combout ) ) ) ) # ( !\regval_MEM[10]~5_combout  & ( !\dmem~14_q  & ( (!\regval_MEM[10]~4_combout  & ((aluout_EX[13]))) # (\regval_MEM[10]~4_combout  & (dmem_rtl_0_bypass[42])) ) ) )

	.dataa(!dmem_rtl_0_bypass[42]),
	.datab(!\regval_MEM[10]~4_combout ),
	.datac(!\dmem_rtl_0|auto_generated|mux3|l1_w13_n0_mux_dataout~0_combout ),
	.datad(!aluout_EX[13]),
	.datae(!\regval_MEM[10]~5_combout ),
	.dataf(!\dmem~14_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~11 .extended_lut = "off";
defparam \regval_MEM~11 .lut_mask = 64'h11DD030311DDCFCF;
defparam \regval_MEM~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N1
dffeas \regval_MEM[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[13] .is_wysiwyg = "true";
defparam \regval_MEM[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N4
dffeas \regs[8][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][13] .is_wysiwyg = "true";
defparam \regs[8][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N24
cyclonev_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = ( \regs[4][13]~q  & ( \regs[0][13]~q  & ( (!\imem~14_combout ) # ((!\imem~13_combout  & (\regs[8][13]~q )) # (\imem~13_combout  & ((\regs[12][13]~q )))) ) ) ) # ( !\regs[4][13]~q  & ( \regs[0][13]~q  & ( (!\imem~13_combout  & 
// (((!\imem~14_combout )) # (\regs[8][13]~q ))) # (\imem~13_combout  & (((\imem~14_combout  & \regs[12][13]~q )))) ) ) ) # ( \regs[4][13]~q  & ( !\regs[0][13]~q  & ( (!\imem~13_combout  & (\regs[8][13]~q  & (\imem~14_combout ))) # (\imem~13_combout  & 
// (((!\imem~14_combout ) # (\regs[12][13]~q )))) ) ) ) # ( !\regs[4][13]~q  & ( !\regs[0][13]~q  & ( (\imem~14_combout  & ((!\imem~13_combout  & (\regs[8][13]~q )) # (\imem~13_combout  & ((\regs[12][13]~q ))))) ) ) )

	.dataa(!\imem~13_combout ),
	.datab(!\regs[8][13]~q ),
	.datac(!\imem~14_combout ),
	.datad(!\regs[12][13]~q ),
	.datae(!\regs[4][13]~q ),
	.dataf(!\regs[0][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~0 .extended_lut = "off";
defparam \Mux18~0 .lut_mask = 64'h02075257A2A7F2F7;
defparam \Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N54
cyclonev_lcell_comb \Mux18~3 (
// Equation(s):
// \Mux18~3_combout  = ( \regs[15][13]~q  & ( \imem~13_combout  & ( (\regs[7][13]~q ) # (\imem~14_combout ) ) ) ) # ( !\regs[15][13]~q  & ( \imem~13_combout  & ( (!\imem~14_combout  & \regs[7][13]~q ) ) ) ) # ( \regs[15][13]~q  & ( !\imem~13_combout  & ( 
// (!\imem~14_combout  & (\regs[3][13]~q )) # (\imem~14_combout  & ((\regs[11][13]~q ))) ) ) ) # ( !\regs[15][13]~q  & ( !\imem~13_combout  & ( (!\imem~14_combout  & (\regs[3][13]~q )) # (\imem~14_combout  & ((\regs[11][13]~q ))) ) ) )

	.dataa(!\imem~14_combout ),
	.datab(!\regs[7][13]~q ),
	.datac(!\regs[3][13]~q ),
	.datad(!\regs[11][13]~q ),
	.datae(!\regs[15][13]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~3 .extended_lut = "off";
defparam \Mux18~3 .lut_mask = 64'h0A5F0A5F22227777;
defparam \Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y8_N36
cyclonev_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = ( \regs[5][13]~q  & ( \regs[9][13]~q  & ( (!\imem~13_combout  & (((\imem~14_combout ) # (\regs[1][13]~q )))) # (\imem~13_combout  & (((!\imem~14_combout )) # (\regs[13][13]~q ))) ) ) ) # ( !\regs[5][13]~q  & ( \regs[9][13]~q  & ( 
// (!\imem~13_combout  & (((\imem~14_combout ) # (\regs[1][13]~q )))) # (\imem~13_combout  & (\regs[13][13]~q  & ((\imem~14_combout )))) ) ) ) # ( \regs[5][13]~q  & ( !\regs[9][13]~q  & ( (!\imem~13_combout  & (((\regs[1][13]~q  & !\imem~14_combout )))) # 
// (\imem~13_combout  & (((!\imem~14_combout )) # (\regs[13][13]~q ))) ) ) ) # ( !\regs[5][13]~q  & ( !\regs[9][13]~q  & ( (!\imem~13_combout  & (((\regs[1][13]~q  & !\imem~14_combout )))) # (\imem~13_combout  & (\regs[13][13]~q  & ((\imem~14_combout )))) ) 
// ) )

	.dataa(!\imem~13_combout ),
	.datab(!\regs[13][13]~q ),
	.datac(!\regs[1][13]~q ),
	.datad(!\imem~14_combout ),
	.datae(!\regs[5][13]~q ),
	.dataf(!\regs[9][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~1 .extended_lut = "off";
defparam \Mux18~1 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N54
cyclonev_lcell_comb \Mux18~2 (
// Equation(s):
// \Mux18~2_combout  = ( \regs[14][13]~q  & ( \regs[10][13]~q  & ( ((!\imem~13_combout  & (\regs[2][13]~q )) # (\imem~13_combout  & ((\regs[6][13]~q )))) # (\imem~14_combout ) ) ) ) # ( !\regs[14][13]~q  & ( \regs[10][13]~q  & ( (!\imem~13_combout  & 
// (((\regs[2][13]~q )) # (\imem~14_combout ))) # (\imem~13_combout  & (!\imem~14_combout  & ((\regs[6][13]~q )))) ) ) ) # ( \regs[14][13]~q  & ( !\regs[10][13]~q  & ( (!\imem~13_combout  & (!\imem~14_combout  & (\regs[2][13]~q ))) # (\imem~13_combout  & 
// (((\regs[6][13]~q )) # (\imem~14_combout ))) ) ) ) # ( !\regs[14][13]~q  & ( !\regs[10][13]~q  & ( (!\imem~14_combout  & ((!\imem~13_combout  & (\regs[2][13]~q )) # (\imem~13_combout  & ((\regs[6][13]~q ))))) ) ) )

	.dataa(!\imem~13_combout ),
	.datab(!\imem~14_combout ),
	.datac(!\regs[2][13]~q ),
	.datad(!\regs[6][13]~q ),
	.datae(!\regs[14][13]~q ),
	.dataf(!\regs[10][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~2 .extended_lut = "off";
defparam \Mux18~2 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N6
cyclonev_lcell_comb \Mux18~4 (
// Equation(s):
// \Mux18~4_combout  = ( \imem~16_combout  & ( \Mux18~2_combout  & ( (!\imem~15_combout ) # (\Mux18~3_combout ) ) ) ) # ( !\imem~16_combout  & ( \Mux18~2_combout  & ( (!\imem~15_combout  & (\Mux18~0_combout )) # (\imem~15_combout  & ((\Mux18~1_combout ))) ) 
// ) ) # ( \imem~16_combout  & ( !\Mux18~2_combout  & ( (\Mux18~3_combout  & \imem~15_combout ) ) ) ) # ( !\imem~16_combout  & ( !\Mux18~2_combout  & ( (!\imem~15_combout  & (\Mux18~0_combout )) # (\imem~15_combout  & ((\Mux18~1_combout ))) ) ) )

	.dataa(!\Mux18~0_combout ),
	.datab(!\Mux18~3_combout ),
	.datac(!\imem~15_combout ),
	.datad(!\Mux18~1_combout ),
	.datae(!\imem~16_combout ),
	.dataf(!\Mux18~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~4 .extended_lut = "off";
defparam \Mux18~4 .lut_mask = 64'h505F0303505FF3F3;
defparam \Mux18~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y8_N7
dffeas \regval1_ID[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux18~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[13] .is_wysiwyg = "true";
defparam \regval1_ID[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N51
cyclonev_lcell_comb \aluout_EX_r[13]~231 (
// Equation(s):
// \aluout_EX_r[13]~231_combout  = ( immval_ID[13] & ( !\Equal16~0_combout  $ (((!\aluout_EX_r[3]~15_combout ) # (regval1_ID[13]))) ) ) # ( !immval_ID[13] & ( (regval1_ID[13] & (!\Equal16~0_combout  $ (!\aluout_EX_r[3]~15_combout ))) ) )

	.dataa(!\Equal16~0_combout ),
	.datab(!\aluout_EX_r[3]~15_combout ),
	.datac(!regval1_ID[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!immval_ID[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~231 .extended_lut = "off";
defparam \aluout_EX_r[13]~231 .lut_mask = 64'h0606060665656565;
defparam \aluout_EX_r[13]~231 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N54
cyclonev_lcell_comb \aluout_EX_r[13]~232 (
// Equation(s):
// \aluout_EX_r[13]~232_combout  = ( \Equal10~0_combout  & ( \aluout_EX_r[13]~231_combout  & ( (\ShiftLeft0~44_combout  & \aluout_EX_r[14]~14_combout ) ) ) ) # ( !\Equal10~0_combout  & ( \aluout_EX_r[13]~231_combout  & ( ((!\always4~0_combout ) # 
// ((\ShiftLeft0~44_combout  & \aluout_EX_r[14]~14_combout ))) # (\Add3~113_sumout ) ) ) ) # ( \Equal10~0_combout  & ( !\aluout_EX_r[13]~231_combout  & ( (\ShiftLeft0~44_combout  & \aluout_EX_r[14]~14_combout ) ) ) ) # ( !\Equal10~0_combout  & ( 
// !\aluout_EX_r[13]~231_combout  & ( (!\Add3~113_sumout  & (((\ShiftLeft0~44_combout  & \aluout_EX_r[14]~14_combout )))) # (\Add3~113_sumout  & (((\ShiftLeft0~44_combout  & \aluout_EX_r[14]~14_combout )) # (\always4~0_combout ))) ) ) )

	.dataa(!\Add3~113_sumout ),
	.datab(!\always4~0_combout ),
	.datac(!\ShiftLeft0~44_combout ),
	.datad(!\aluout_EX_r[14]~14_combout ),
	.datae(!\Equal10~0_combout ),
	.dataf(!\aluout_EX_r[13]~231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~232 .extended_lut = "off";
defparam \aluout_EX_r[13]~232 .lut_mask = 64'h111F000FDDDF000F;
defparam \aluout_EX_r[13]~232 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N54
cyclonev_lcell_comb \aluout_EX_r[13]~230 (
// Equation(s):
// \aluout_EX_r[13]~230_combout  = ( regval1_ID[13] & ( regval2_ID[13] & ( (\aluout_EX_r[3]~1_combout  & (!\aluout_EX_r[3]~3_combout  & !\aluout_EX_r[3]~9_combout )) ) ) ) # ( !regval1_ID[13] & ( regval2_ID[13] & ( (!\aluout_EX_r[3]~1_combout  & 
// (\aluout_EX_r[3]~3_combout  & !\aluout_EX_r[3]~9_combout )) ) ) ) # ( regval1_ID[13] & ( !regval2_ID[13] & ( (!\aluout_EX_r[3]~1_combout  & (\aluout_EX_r[3]~3_combout  & !\aluout_EX_r[3]~9_combout )) ) ) ) # ( !regval1_ID[13] & ( !regval2_ID[13] & ( 
// (!\aluout_EX_r[3]~3_combout  & (!\aluout_EX_r[3]~9_combout  & ((\aluout_EX_r[30]~229_combout ) # (\aluout_EX_r[3]~1_combout )))) ) ) )

	.dataa(!\aluout_EX_r[3]~1_combout ),
	.datab(!\aluout_EX_r[3]~3_combout ),
	.datac(!\aluout_EX_r[30]~229_combout ),
	.datad(!\aluout_EX_r[3]~9_combout ),
	.datae(!regval1_ID[13]),
	.dataf(!regval2_ID[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~230 .extended_lut = "off";
defparam \aluout_EX_r[13]~230 .lut_mask = 64'h4C00220022004400;
defparam \aluout_EX_r[13]~230 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N51
cyclonev_lcell_comb \aluout_EX_r[13]~253 (
// Equation(s):
// \aluout_EX_r[13]~253_combout  = ( regval2_ID[13] & ( (\aluout_EX_r[3]~4_combout  & regval1_ID[13]) ) ) # ( !regval2_ID[13] & ( (!\aluout_EX_r[3]~4_combout  & !regval1_ID[13]) ) )

	.dataa(!\aluout_EX_r[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval1_ID[13]),
	.datae(gnd),
	.dataf(!regval2_ID[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~253 .extended_lut = "off";
defparam \aluout_EX_r[13]~253 .lut_mask = 64'hAA00AA0000550055;
defparam \aluout_EX_r[13]~253 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N42
cyclonev_lcell_comb \aluout_EX_r[13]~226 (
// Equation(s):
// \aluout_EX_r[13]~226_combout  = ( \Add2~113_sumout  & ( \aluout_EX_r[13]~253_combout  & ( (\aluout_EX_r[3]~4_combout  & ((!op2_ID[2] & ((\op2_ID[3]~DUPLICATE_q ) # (\Add1~113_sumout ))) # (op2_ID[2] & ((!\op2_ID[3]~DUPLICATE_q ))))) ) ) ) # ( 
// !\Add2~113_sumout  & ( \aluout_EX_r[13]~253_combout  & ( (\aluout_EX_r[3]~4_combout  & (!\op2_ID[3]~DUPLICATE_q  & ((\Add1~113_sumout ) # (op2_ID[2])))) ) ) ) # ( \Add2~113_sumout  & ( !\aluout_EX_r[13]~253_combout  & ( (!\aluout_EX_r[3]~4_combout ) # 
// (((!op2_ID[2] & \Add1~113_sumout )) # (\op2_ID[3]~DUPLICATE_q )) ) ) ) # ( !\Add2~113_sumout  & ( !\aluout_EX_r[13]~253_combout  & ( (!\aluout_EX_r[3]~4_combout ) # ((!op2_ID[2] & (\Add1~113_sumout  & !\op2_ID[3]~DUPLICATE_q )) # (op2_ID[2] & 
// ((\op2_ID[3]~DUPLICATE_q )))) ) ) )

	.dataa(!op2_ID[2]),
	.datab(!\Add1~113_sumout ),
	.datac(!\aluout_EX_r[3]~4_combout ),
	.datad(!\op2_ID[3]~DUPLICATE_q ),
	.datae(!\Add2~113_sumout ),
	.dataf(!\aluout_EX_r[13]~253_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~226 .extended_lut = "off";
defparam \aluout_EX_r[13]~226 .lut_mask = 64'hF2F5F2FF0700070A;
defparam \aluout_EX_r[13]~226 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N54
cyclonev_lcell_comb \aluout_EX_r[13]~228 (
// Equation(s):
// \aluout_EX_r[13]~228_combout  = ( \ShiftRight0~22_combout  & ( \ShiftRight0~26_combout  & ( ((!regval2_ID[3] & ((\ShiftRight0~25_combout ))) # (regval2_ID[3] & (\ShiftRight0~27_combout ))) # (regval2_ID[2]) ) ) ) # ( !\ShiftRight0~22_combout  & ( 
// \ShiftRight0~26_combout  & ( (!regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftRight0~25_combout ))) # (regval2_ID[3] & (\ShiftRight0~27_combout )))) # (regval2_ID[2] & (((!regval2_ID[3])))) ) ) ) # ( \ShiftRight0~22_combout  & ( !\ShiftRight0~26_combout  & ( 
// (!regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftRight0~25_combout ))) # (regval2_ID[3] & (\ShiftRight0~27_combout )))) # (regval2_ID[2] & (((regval2_ID[3])))) ) ) ) # ( !\ShiftRight0~22_combout  & ( !\ShiftRight0~26_combout  & ( (!regval2_ID[2] & 
// ((!regval2_ID[3] & ((\ShiftRight0~25_combout ))) # (regval2_ID[3] & (\ShiftRight0~27_combout )))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\ShiftRight0~27_combout ),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftRight0~25_combout ),
	.datae(!\ShiftRight0~22_combout ),
	.dataf(!\ShiftRight0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~228 .extended_lut = "off";
defparam \aluout_EX_r[13]~228 .lut_mask = 64'h02A207A752F257F7;
defparam \aluout_EX_r[13]~228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N36
cyclonev_lcell_comb \aluout_EX_r[13]~300 (
// Equation(s):
// \aluout_EX_r[13]~300_combout  = ( !\ShiftRight0~5_combout  & ( (\aluout_EX_r[3]~9_combout  & ((!regval2_ID[4] & (((\aluout_EX_r[13]~228_combout )))) # (regval2_ID[4] & (!op2_ID[0] & ((\ShiftRight0~46_combout )))))) ) ) # ( \ShiftRight0~5_combout  & ( 
// (!op2_ID[0] & (((regval1_ID[31] & ((\aluout_EX_r[3]~9_combout )))))) ) )

	.dataa(!op2_ID[0]),
	.datab(!\aluout_EX_r[13]~228_combout ),
	.datac(!regval1_ID[31]),
	.datad(!\ShiftRight0~46_combout ),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\aluout_EX_r[3]~9_combout ),
	.datag(!regval2_ID[4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~300 .extended_lut = "on";
defparam \aluout_EX_r[13]~300 .lut_mask = 64'h00000000303A0A0A;
defparam \aluout_EX_r[13]~300 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N36
cyclonev_lcell_comb \aluout_EX_r[13]~233 (
// Equation(s):
// \aluout_EX_r[13]~233_combout  = ( \aluout_EX_r[13]~227_combout  & ( \aluout_EX_r[13]~300_combout  & ( (\aluout_EX_r[14]~8_combout ) # (\aluout_EX_r[13]~232_combout ) ) ) ) # ( !\aluout_EX_r[13]~227_combout  & ( \aluout_EX_r[13]~300_combout  & ( 
// (\aluout_EX_r[14]~8_combout ) # (\aluout_EX_r[13]~232_combout ) ) ) ) # ( \aluout_EX_r[13]~227_combout  & ( !\aluout_EX_r[13]~300_combout  & ( ((\aluout_EX_r[14]~8_combout  & ((\aluout_EX_r[13]~226_combout ) # (\aluout_EX_r[13]~230_combout )))) # 
// (\aluout_EX_r[13]~232_combout ) ) ) ) # ( !\aluout_EX_r[13]~227_combout  & ( !\aluout_EX_r[13]~300_combout  & ( ((\aluout_EX_r[13]~230_combout  & \aluout_EX_r[14]~8_combout )) # (\aluout_EX_r[13]~232_combout ) ) ) )

	.dataa(!\aluout_EX_r[13]~232_combout ),
	.datab(!\aluout_EX_r[13]~230_combout ),
	.datac(!\aluout_EX_r[14]~8_combout ),
	.datad(!\aluout_EX_r[13]~226_combout ),
	.datae(!\aluout_EX_r[13]~227_combout ),
	.dataf(!\aluout_EX_r[13]~300_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~233 .extended_lut = "off";
defparam \aluout_EX_r[13]~233 .lut_mask = 64'h5757575F5F5F5F5F;
defparam \aluout_EX_r[13]~233 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N10
dffeas \aluout_EX[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[13]~233_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[13]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[13] .is_wysiwyg = "true";
defparam \aluout_EX[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N42
cyclonev_lcell_comb \Equal18~5 (
// Equation(s):
// \Equal18~5_combout  = ( aluout_EX[12] & ( aluout_EX[22] & ( (aluout_EX[13] & (!aluout_EX[1] & (!aluout_EX[0] & aluout_EX[23]))) ) ) )

	.dataa(!aluout_EX[13]),
	.datab(!aluout_EX[1]),
	.datac(!aluout_EX[0]),
	.datad(!aluout_EX[23]),
	.datae(!aluout_EX[12]),
	.dataf(!aluout_EX[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal18~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal18~5 .extended_lut = "off";
defparam \Equal18~5 .lut_mask = 64'h0000000000000040;
defparam \Equal18~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N18
cyclonev_lcell_comb \Equal18~6 (
// Equation(s):
// \Equal18~6_combout  = ( \Equal18~0_combout  & ( \dmem~33_combout  & ( (\Equal18~5_combout  & (\Equal18~2_combout  & (\dmem~34_combout  & \Equal18~1_combout ))) ) ) )

	.dataa(!\Equal18~5_combout ),
	.datab(!\Equal18~2_combout ),
	.datac(!\dmem~34_combout ),
	.datad(!\Equal18~1_combout ),
	.datae(!\Equal18~0_combout ),
	.dataf(!\dmem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal18~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal18~6 .extended_lut = "off";
defparam \Equal18~6 .lut_mask = 64'h0000000000000001;
defparam \Equal18~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N30
cyclonev_lcell_comb \regval2_EX[2]~feeder (
// Equation(s):
// \regval2_EX[2]~feeder_combout  = ( regval2_ID[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_EX[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_EX[2]~feeder .extended_lut = "off";
defparam \regval2_EX[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_EX[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y6_N32
dffeas \regval2_EX[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_EX[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[2] .is_wysiwyg = "true";
defparam \regval2_EX[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N50
dffeas \dmem_rtl_0_bypass[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N48
cyclonev_lcell_comb \regval_MEM~39 (
// Equation(s):
// \regval_MEM~39_combout  = ( aluout_EX[7] & ( (!\Equal18~6_combout  & (\dmem~41_combout  & ((dmem_rtl_0_bypass[31])))) # (\Equal18~6_combout  & (((!\KEY[2]~input_o )))) ) ) # ( !aluout_EX[7] & ( (\dmem~41_combout  & dmem_rtl_0_bypass[31]) ) )

	.dataa(!\dmem~41_combout ),
	.datab(!\Equal18~6_combout ),
	.datac(!\KEY[2]~input_o ),
	.datad(!dmem_rtl_0_bypass[31]),
	.datae(gnd),
	.dataf(!aluout_EX[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~39 .extended_lut = "off";
defparam \regval_MEM~39 .lut_mask = 64'h0055005530743074;
defparam \regval_MEM~39 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[2]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X3_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[2]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N12
cyclonev_lcell_comb \regval_MEM~38 (
// Equation(s):
// \regval_MEM~38_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\dmem~41_combout  & ((!aluout_EX[7]) # (!\Equal18~6_combout ))) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\dmem~41_combout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((!aluout_EX[7]) # (!\Equal18~6_combout )))) ) ) ) # ( 
// \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( !\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\dmem~41_combout  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & ((!aluout_EX[7]) # (!\Equal18~6_combout )))) ) ) )

	.dataa(!aluout_EX[7]),
	.datab(!\Equal18~6_combout ),
	.datac(!\dmem~41_combout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~38 .extended_lut = "off";
defparam \regval_MEM~38 .lut_mask = 64'h000000E0E000E0E0;
defparam \regval_MEM~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N30
cyclonev_lcell_comb \dmem~3feeder (
// Equation(s):
// \dmem~3feeder_combout  = ( regval2_EX[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~3feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~3feeder .extended_lut = "off";
defparam \dmem~3feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem~3feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y10_N31
dffeas \dmem~3 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~3 .is_wysiwyg = "true";
defparam \dmem~3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N42
cyclonev_lcell_comb \regval_MEM~40 (
// Equation(s):
// \regval_MEM~40_combout  = ( \regval_MEM[3]~0_combout  & ( \dmem~3_q  & ( (aluout_EX[2]) # (ctrlsig_EX[2]) ) ) ) # ( !\regval_MEM[3]~0_combout  & ( \dmem~3_q  & ( (!ctrlsig_EX[2] & (aluout_EX[2])) # (ctrlsig_EX[2] & (((\regval_MEM~38_combout ) # 
// (\regval_MEM~39_combout )))) ) ) ) # ( \regval_MEM[3]~0_combout  & ( !\dmem~3_q  & ( (!ctrlsig_EX[2] & aluout_EX[2]) ) ) ) # ( !\regval_MEM[3]~0_combout  & ( !\dmem~3_q  & ( (!ctrlsig_EX[2] & (aluout_EX[2])) # (ctrlsig_EX[2] & (((\regval_MEM~38_combout ) 
// # (\regval_MEM~39_combout )))) ) ) )

	.dataa(!ctrlsig_EX[2]),
	.datab(!aluout_EX[2]),
	.datac(!\regval_MEM~39_combout ),
	.datad(!\regval_MEM~38_combout ),
	.datae(!\regval_MEM[3]~0_combout ),
	.dataf(!\dmem~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~40 .extended_lut = "off";
defparam \regval_MEM~40 .lut_mask = 64'h2777222227777777;
defparam \regval_MEM~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N43
dffeas \regval_MEM[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~40_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[2] .is_wysiwyg = "true";
defparam \regval_MEM[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N16
dffeas \regs[10][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][2] .is_wysiwyg = "true";
defparam \regs[10][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N24
cyclonev_lcell_comb \Mux29~2 (
// Equation(s):
// \Mux29~2_combout  = ( \regs[11][2]~q  & ( \regs[9][2]~q  & ( ((!\imem~16_combout  & ((\regs[8][2]~q ))) # (\imem~16_combout  & (\regs[10][2]~q ))) # (\imem~15_combout ) ) ) ) # ( !\regs[11][2]~q  & ( \regs[9][2]~q  & ( (!\imem~15_combout  & 
// ((!\imem~16_combout  & ((\regs[8][2]~q ))) # (\imem~16_combout  & (\regs[10][2]~q )))) # (\imem~15_combout  & (((!\imem~16_combout )))) ) ) ) # ( \regs[11][2]~q  & ( !\regs[9][2]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & ((\regs[8][2]~q ))) # 
// (\imem~16_combout  & (\regs[10][2]~q )))) # (\imem~15_combout  & (((\imem~16_combout )))) ) ) ) # ( !\regs[11][2]~q  & ( !\regs[9][2]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & ((\regs[8][2]~q ))) # (\imem~16_combout  & (\regs[10][2]~q )))) ) ) )

	.dataa(!\regs[10][2]~q ),
	.datab(!\imem~15_combout ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[8][2]~q ),
	.datae(!\regs[11][2]~q ),
	.dataf(!\regs[9][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~2 .extended_lut = "off";
defparam \Mux29~2 .lut_mask = 64'h04C407C734F437F7;
defparam \Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N48
cyclonev_lcell_comb \Mux29~3 (
// Equation(s):
// \Mux29~3_combout  = ( \regs[15][2]~q  & ( \imem~15_combout  & ( (\regs[13][2]~q ) # (\imem~16_combout ) ) ) ) # ( !\regs[15][2]~q  & ( \imem~15_combout  & ( (!\imem~16_combout  & \regs[13][2]~q ) ) ) ) # ( \regs[15][2]~q  & ( !\imem~15_combout  & ( 
// (!\imem~16_combout  & ((\regs[12][2]~q ))) # (\imem~16_combout  & (\regs[14][2]~q )) ) ) ) # ( !\regs[15][2]~q  & ( !\imem~15_combout  & ( (!\imem~16_combout  & ((\regs[12][2]~q ))) # (\imem~16_combout  & (\regs[14][2]~q )) ) ) )

	.dataa(!\imem~16_combout ),
	.datab(!\regs[14][2]~q ),
	.datac(!\regs[12][2]~q ),
	.datad(!\regs[13][2]~q ),
	.datae(!\regs[15][2]~q ),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~3 .extended_lut = "off";
defparam \Mux29~3 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N0
cyclonev_lcell_comb \Mux29~1 (
// Equation(s):
// \Mux29~1_combout  = ( \regs[5][2]~q  & ( \regs[7][2]~q  & ( ((!\imem~16_combout  & (\regs[4][2]~q )) # (\imem~16_combout  & ((\regs[6][2]~q )))) # (\imem~15_combout ) ) ) ) # ( !\regs[5][2]~q  & ( \regs[7][2]~q  & ( (!\imem~15_combout  & 
// ((!\imem~16_combout  & (\regs[4][2]~q )) # (\imem~16_combout  & ((\regs[6][2]~q ))))) # (\imem~15_combout  & (((\imem~16_combout )))) ) ) ) # ( \regs[5][2]~q  & ( !\regs[7][2]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & (\regs[4][2]~q )) # 
// (\imem~16_combout  & ((\regs[6][2]~q ))))) # (\imem~15_combout  & (((!\imem~16_combout )))) ) ) ) # ( !\regs[5][2]~q  & ( !\regs[7][2]~q  & ( (!\imem~15_combout  & ((!\imem~16_combout  & (\regs[4][2]~q )) # (\imem~16_combout  & ((\regs[6][2]~q ))))) ) ) )

	.dataa(!\regs[4][2]~q ),
	.datab(!\imem~15_combout ),
	.datac(!\imem~16_combout ),
	.datad(!\regs[6][2]~q ),
	.datae(!\regs[5][2]~q ),
	.dataf(!\regs[7][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~1 .extended_lut = "off";
defparam \Mux29~1 .lut_mask = 64'h404C707C434F737F;
defparam \Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N54
cyclonev_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = ( \regs[1][2]~q  & ( \imem~15_combout  & ( (!\imem~16_combout ) # (\regs[3][2]~q ) ) ) ) # ( !\regs[1][2]~q  & ( \imem~15_combout  & ( (\imem~16_combout  & \regs[3][2]~q ) ) ) ) # ( \regs[1][2]~q  & ( !\imem~15_combout  & ( 
// (!\imem~16_combout  & ((\regs[0][2]~q ))) # (\imem~16_combout  & (\regs[2][2]~q )) ) ) ) # ( !\regs[1][2]~q  & ( !\imem~15_combout  & ( (!\imem~16_combout  & ((\regs[0][2]~q ))) # (\imem~16_combout  & (\regs[2][2]~q )) ) ) )

	.dataa(!\imem~16_combout ),
	.datab(!\regs[2][2]~q ),
	.datac(!\regs[3][2]~q ),
	.datad(!\regs[0][2]~q ),
	.datae(!\regs[1][2]~q ),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~0 .extended_lut = "off";
defparam \Mux29~0 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N18
cyclonev_lcell_comb \Mux29~4 (
// Equation(s):
// \Mux29~4_combout  = ( \Mux29~1_combout  & ( \Mux29~0_combout  & ( (!\imem~14_combout ) # ((!\imem~13_combout  & (\Mux29~2_combout )) # (\imem~13_combout  & ((\Mux29~3_combout )))) ) ) ) # ( !\Mux29~1_combout  & ( \Mux29~0_combout  & ( (!\imem~14_combout  
// & (((!\imem~13_combout )))) # (\imem~14_combout  & ((!\imem~13_combout  & (\Mux29~2_combout )) # (\imem~13_combout  & ((\Mux29~3_combout ))))) ) ) ) # ( \Mux29~1_combout  & ( !\Mux29~0_combout  & ( (!\imem~14_combout  & (((\imem~13_combout )))) # 
// (\imem~14_combout  & ((!\imem~13_combout  & (\Mux29~2_combout )) # (\imem~13_combout  & ((\Mux29~3_combout ))))) ) ) ) # ( !\Mux29~1_combout  & ( !\Mux29~0_combout  & ( (\imem~14_combout  & ((!\imem~13_combout  & (\Mux29~2_combout )) # (\imem~13_combout  
// & ((\Mux29~3_combout ))))) ) ) )

	.dataa(!\imem~14_combout ),
	.datab(!\Mux29~2_combout ),
	.datac(!\imem~13_combout ),
	.datad(!\Mux29~3_combout ),
	.datae(!\Mux29~1_combout ),
	.dataf(!\Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~4 .extended_lut = "off";
defparam \Mux29~4 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N19
dffeas \regval1_ID[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux29~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[2] .is_wysiwyg = "true";
defparam \regval1_ID[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N33
cyclonev_lcell_comb \aluout_EX_r[2]~89 (
// Equation(s):
// \aluout_EX_r[2]~89_combout  = ( immval_ID[2] & ( !\Equal16~0_combout  $ (((!\aluout_EX_r[3]~15_combout ) # (regval1_ID[2]))) ) ) # ( !immval_ID[2] & ( (regval1_ID[2] & (!\Equal16~0_combout  $ (!\aluout_EX_r[3]~15_combout ))) ) )

	.dataa(!\Equal16~0_combout ),
	.datab(!\aluout_EX_r[3]~15_combout ),
	.datac(gnd),
	.datad(!regval1_ID[2]),
	.datae(gnd),
	.dataf(!immval_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~89 .extended_lut = "off";
defparam \aluout_EX_r[2]~89 .lut_mask = 64'h0066006666556655;
defparam \aluout_EX_r[2]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N42
cyclonev_lcell_comb \aluout_EX_r[2]~90 (
// Equation(s):
// \aluout_EX_r[2]~90_combout  = ( \Equal10~0_combout  & ( \aluout_EX_r[2]~89_combout  & ( (\ShiftLeft0~21_combout  & \aluout_EX_r[14]~14_combout ) ) ) ) # ( !\Equal10~0_combout  & ( \aluout_EX_r[2]~89_combout  & ( ((!\always4~0_combout ) # 
// ((\ShiftLeft0~21_combout  & \aluout_EX_r[14]~14_combout ))) # (\Add3~37_sumout ) ) ) ) # ( \Equal10~0_combout  & ( !\aluout_EX_r[2]~89_combout  & ( (\ShiftLeft0~21_combout  & \aluout_EX_r[14]~14_combout ) ) ) ) # ( !\Equal10~0_combout  & ( 
// !\aluout_EX_r[2]~89_combout  & ( (!\Add3~37_sumout  & (((\ShiftLeft0~21_combout  & \aluout_EX_r[14]~14_combout )))) # (\Add3~37_sumout  & (((\ShiftLeft0~21_combout  & \aluout_EX_r[14]~14_combout )) # (\always4~0_combout ))) ) ) )

	.dataa(!\Add3~37_sumout ),
	.datab(!\always4~0_combout ),
	.datac(!\ShiftLeft0~21_combout ),
	.datad(!\aluout_EX_r[14]~14_combout ),
	.datae(!\Equal10~0_combout ),
	.dataf(!\aluout_EX_r[2]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~90 .extended_lut = "off";
defparam \aluout_EX_r[2]~90 .lut_mask = 64'h111F000FDDDF000F;
defparam \aluout_EX_r[2]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N30
cyclonev_lcell_comb \aluout_EX_r[2]~83 (
// Equation(s):
// \aluout_EX_r[2]~83_combout  = ( \Add1~37_sumout  & ( \Add2~37_sumout  & ( (!op2_ID[2]) # (!\op2_ID[3]~DUPLICATE_q  $ (((!regval1_ID[2]) # (!regval2_ID[2])))) ) ) ) # ( !\Add1~37_sumout  & ( \Add2~37_sumout  & ( !\op2_ID[3]~DUPLICATE_q  $ (((!op2_ID[2]) # 
// ((!regval1_ID[2]) # (!regval2_ID[2])))) ) ) ) # ( \Add1~37_sumout  & ( !\Add2~37_sumout  & ( !\op2_ID[3]~DUPLICATE_q  $ (((op2_ID[2] & ((!regval1_ID[2]) # (!regval2_ID[2]))))) ) ) ) # ( !\Add1~37_sumout  & ( !\Add2~37_sumout  & ( (op2_ID[2] & 
// (!\op2_ID[3]~DUPLICATE_q  $ (((!regval1_ID[2]) # (!regval2_ID[2]))))) ) ) )

	.dataa(!op2_ID[2]),
	.datab(!regval1_ID[2]),
	.datac(!regval2_ID[2]),
	.datad(!\op2_ID[3]~DUPLICATE_q ),
	.datae(!\Add1~37_sumout ),
	.dataf(!\Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~83 .extended_lut = "off";
defparam \aluout_EX_r[2]~83 .lut_mask = 64'h0154AB5401FEABFE;
defparam \aluout_EX_r[2]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N36
cyclonev_lcell_comb \aluout_EX_r[2]~84 (
// Equation(s):
// \aluout_EX_r[2]~84_combout  = ( \aluout_EX_r[3]~4_combout  & ( \aluout_EX_r[2]~83_combout  & ( (!\aluout_EX_r[3]~3_combout  & (((!regval2_ID[2] & !regval1_ID[2])) # (\aluout_EX_r[3]~5_combout ))) # (\aluout_EX_r[3]~3_combout  & ((!regval2_ID[2] $ 
// (!regval1_ID[2])))) ) ) ) # ( !\aluout_EX_r[3]~4_combout  & ( \aluout_EX_r[2]~83_combout  & ( (!\aluout_EX_r[3]~3_combout  & (\aluout_EX_r[3]~5_combout  & ((regval1_ID[2]) # (regval2_ID[2])))) # (\aluout_EX_r[3]~3_combout  & ((!regval2_ID[2] $ 
// (!regval1_ID[2])))) ) ) ) # ( \aluout_EX_r[3]~4_combout  & ( !\aluout_EX_r[2]~83_combout  & ( (!\aluout_EX_r[3]~3_combout  & (!\aluout_EX_r[3]~5_combout  & (!regval2_ID[2] & !regval1_ID[2]))) # (\aluout_EX_r[3]~3_combout  & ((!regval2_ID[2] $ 
// (!regval1_ID[2])))) ) ) ) # ( !\aluout_EX_r[3]~4_combout  & ( !\aluout_EX_r[2]~83_combout  & ( (!\aluout_EX_r[3]~3_combout  & (\aluout_EX_r[3]~5_combout  & ((regval1_ID[2]) # (regval2_ID[2])))) # (\aluout_EX_r[3]~3_combout  & ((!regval2_ID[2] $ 
// (!regval1_ID[2])))) ) ) )

	.dataa(!\aluout_EX_r[3]~5_combout ),
	.datab(!regval2_ID[2]),
	.datac(!\aluout_EX_r[3]~3_combout ),
	.datad(!regval1_ID[2]),
	.datae(!\aluout_EX_r[3]~4_combout ),
	.dataf(!\aluout_EX_r[2]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~84 .extended_lut = "off";
defparam \aluout_EX_r[2]~84 .lut_mask = 64'h135C830C135CD35C;
defparam \aluout_EX_r[2]~84 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N24
cyclonev_lcell_comb \aluout_EX_r[2]~85 (
// Equation(s):
// \aluout_EX_r[2]~85_combout  = ( regval2_ID[1] & ( regval1_ID[5] & ( (regval2_ID[0]) # (regval1_ID[4]) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[5] & ( (!regval2_ID[0] & ((regval1_ID[2]))) # (regval2_ID[0] & (regval1_ID[3])) ) ) ) # ( regval2_ID[1] & ( 
// !regval1_ID[5] & ( (regval1_ID[4] & !regval2_ID[0]) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[5] & ( (!regval2_ID[0] & ((regval1_ID[2]))) # (regval2_ID[0] & (regval1_ID[3])) ) ) )

	.dataa(!regval1_ID[3]),
	.datab(!regval1_ID[2]),
	.datac(!regval1_ID[4]),
	.datad(!regval2_ID[0]),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~85 .extended_lut = "off";
defparam \aluout_EX_r[2]~85 .lut_mask = 64'h33550F0033550FFF;
defparam \aluout_EX_r[2]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N42
cyclonev_lcell_comb \aluout_EX_r[2]~86 (
// Equation(s):
// \aluout_EX_r[2]~86_combout  = ( regval2_ID[3] & ( \aluout_EX_r[2]~85_combout  & ( (!regval2_ID[2] & (\ShiftRight0~17_combout )) # (regval2_ID[2] & ((\ShiftRight0~18_combout ))) ) ) ) # ( !regval2_ID[3] & ( \aluout_EX_r[2]~85_combout  & ( (!regval2_ID[2]) 
// # (\ShiftRight0~36_combout ) ) ) ) # ( regval2_ID[3] & ( !\aluout_EX_r[2]~85_combout  & ( (!regval2_ID[2] & (\ShiftRight0~17_combout )) # (regval2_ID[2] & ((\ShiftRight0~18_combout ))) ) ) ) # ( !regval2_ID[3] & ( !\aluout_EX_r[2]~85_combout  & ( 
// (\ShiftRight0~36_combout  & regval2_ID[2]) ) ) )

	.dataa(!\ShiftRight0~36_combout ),
	.datab(!\ShiftRight0~17_combout ),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftRight0~18_combout ),
	.datae(!regval2_ID[3]),
	.dataf(!\aluout_EX_r[2]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~86 .extended_lut = "off";
defparam \aluout_EX_r[2]~86 .lut_mask = 64'h0505303FF5F5303F;
defparam \aluout_EX_r[2]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N12
cyclonev_lcell_comb \aluout_EX_r[2]~87 (
// Equation(s):
// \aluout_EX_r[2]~87_combout  = ( \ShiftRight0~42_combout  & ( \aluout_EX_r[2]~86_combout  & ( (!\ShiftRight0~5_combout  & ((!regval2_ID[4]) # ((!op2_ID[0])))) # (\ShiftRight0~5_combout  & (((regval1_ID[31] & !op2_ID[0])))) ) ) ) # ( 
// !\ShiftRight0~42_combout  & ( \aluout_EX_r[2]~86_combout  & ( (!\ShiftRight0~5_combout  & (!regval2_ID[4])) # (\ShiftRight0~5_combout  & (((regval1_ID[31] & !op2_ID[0])))) ) ) ) # ( \ShiftRight0~42_combout  & ( !\aluout_EX_r[2]~86_combout  & ( (!op2_ID[0] 
// & ((!\ShiftRight0~5_combout  & (regval2_ID[4])) # (\ShiftRight0~5_combout  & ((regval1_ID[31]))))) ) ) ) # ( !\ShiftRight0~42_combout  & ( !\aluout_EX_r[2]~86_combout  & ( (regval1_ID[31] & (\ShiftRight0~5_combout  & !op2_ID[0])) ) ) )

	.dataa(!regval2_ID[4]),
	.datab(!regval1_ID[31]),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!op2_ID[0]),
	.datae(!\ShiftRight0~42_combout ),
	.dataf(!\aluout_EX_r[2]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~87 .extended_lut = "off";
defparam \aluout_EX_r[2]~87 .lut_mask = 64'h03005300A3A0F3A0;
defparam \aluout_EX_r[2]~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N36
cyclonev_lcell_comb \aluout_EX_r[2]~88 (
// Equation(s):
// \aluout_EX_r[2]~88_combout  = ( \aluout_EX_r[3]~9_combout  & ( \aluout_EX_r[14]~10_combout  & ( (!regval1_ID[2] $ (regval2_ID[2])) # (\aluout_EX_r[2]~87_combout ) ) ) ) # ( !\aluout_EX_r[3]~9_combout  & ( \aluout_EX_r[14]~10_combout  & ( !regval1_ID[2] $ 
// (regval2_ID[2]) ) ) ) # ( \aluout_EX_r[3]~9_combout  & ( !\aluout_EX_r[14]~10_combout  & ( \aluout_EX_r[2]~87_combout  ) ) )

	.dataa(!regval1_ID[2]),
	.datab(!\aluout_EX_r[2]~87_combout ),
	.datac(!regval2_ID[2]),
	.datad(gnd),
	.datae(!\aluout_EX_r[3]~9_combout ),
	.dataf(!\aluout_EX_r[14]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~88 .extended_lut = "off";
defparam \aluout_EX_r[2]~88 .lut_mask = 64'h00003333A5A5B7B7;
defparam \aluout_EX_r[2]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N3
cyclonev_lcell_comb \aluout_EX_r[2]~91 (
// Equation(s):
// \aluout_EX_r[2]~91_combout  = ( \aluout_EX_r[14]~8_combout  & ( \aluout_EX_r[2]~88_combout  ) ) # ( !\aluout_EX_r[14]~8_combout  & ( \aluout_EX_r[2]~88_combout  & ( \aluout_EX_r[2]~90_combout  ) ) ) # ( \aluout_EX_r[14]~8_combout  & ( 
// !\aluout_EX_r[2]~88_combout  & ( ((\aluout_EX_r[14]~2_combout  & \aluout_EX_r[2]~84_combout )) # (\aluout_EX_r[2]~90_combout ) ) ) ) # ( !\aluout_EX_r[14]~8_combout  & ( !\aluout_EX_r[2]~88_combout  & ( \aluout_EX_r[2]~90_combout  ) ) )

	.dataa(gnd),
	.datab(!\aluout_EX_r[2]~90_combout ),
	.datac(!\aluout_EX_r[14]~2_combout ),
	.datad(!\aluout_EX_r[2]~84_combout ),
	.datae(!\aluout_EX_r[14]~8_combout ),
	.dataf(!\aluout_EX_r[2]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~91 .extended_lut = "off";
defparam \aluout_EX_r[2]~91 .lut_mask = 64'h3333333F3333FFFF;
defparam \aluout_EX_r[2]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N30
cyclonev_lcell_comb \aluout_EX[2]~feeder (
// Equation(s):
// \aluout_EX[2]~feeder_combout  = ( \aluout_EX_r[2]~91_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[2]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[2]~feeder .extended_lut = "off";
defparam \aluout_EX[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_EX[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N31
dffeas \aluout_EX[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[2] .is_wysiwyg = "true";
defparam \aluout_EX[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y2_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[15]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X3_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[15]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N51
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|mux3|l1_w15_n0_mux_dataout~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|mux3|l1_w15_n0_mux_dataout~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|mux3|l1_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|mux3|l1_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|mux3|l1_w15_n0_mux_dataout~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \dmem_rtl_0|auto_generated|mux3|l1_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N19
dffeas \dmem~16 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~16 .is_wysiwyg = "true";
defparam \dmem~16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N12
cyclonev_lcell_comb \regval_MEM~21 (
// Equation(s):
// \regval_MEM~21_combout  = ( aluout_EX[15] & ( \dmem~16_q  & ( (!\regval_MEM[10]~4_combout ) # ((!\regval_MEM[10]~5_combout  & (dmem_rtl_0_bypass[44])) # (\regval_MEM[10]~5_combout  & ((\dmem_rtl_0|auto_generated|mux3|l1_w15_n0_mux_dataout~0_combout )))) ) 
// ) ) # ( !aluout_EX[15] & ( \dmem~16_q  & ( (!\regval_MEM[10]~5_combout  & (\regval_MEM[10]~4_combout  & (dmem_rtl_0_bypass[44]))) # (\regval_MEM[10]~5_combout  & ((!\regval_MEM[10]~4_combout ) # 
// ((\dmem_rtl_0|auto_generated|mux3|l1_w15_n0_mux_dataout~0_combout )))) ) ) ) # ( aluout_EX[15] & ( !\dmem~16_q  & ( (!\regval_MEM[10]~5_combout  & ((!\regval_MEM[10]~4_combout ) # ((dmem_rtl_0_bypass[44])))) # (\regval_MEM[10]~5_combout  & 
// (\regval_MEM[10]~4_combout  & ((\dmem_rtl_0|auto_generated|mux3|l1_w15_n0_mux_dataout~0_combout )))) ) ) ) # ( !aluout_EX[15] & ( !\dmem~16_q  & ( (\regval_MEM[10]~4_combout  & ((!\regval_MEM[10]~5_combout  & (dmem_rtl_0_bypass[44])) # 
// (\regval_MEM[10]~5_combout  & ((\dmem_rtl_0|auto_generated|mux3|l1_w15_n0_mux_dataout~0_combout ))))) ) ) )

	.dataa(!\regval_MEM[10]~5_combout ),
	.datab(!\regval_MEM[10]~4_combout ),
	.datac(!dmem_rtl_0_bypass[44]),
	.datad(!\dmem_rtl_0|auto_generated|mux3|l1_w15_n0_mux_dataout~0_combout ),
	.datae(!aluout_EX[15]),
	.dataf(!\dmem~16_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~21 .extended_lut = "off";
defparam \regval_MEM~21 .lut_mask = 64'h02138A9B4657CEDF;
defparam \regval_MEM~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N13
dffeas \regval_MEM[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[15] .is_wysiwyg = "true";
defparam \regval_MEM[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N20
dffeas \regs[12][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][15] .is_wysiwyg = "true";
defparam \regs[12][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N24
cyclonev_lcell_comb \Mux48~0 (
// Equation(s):
// \Mux48~0_combout  = ( \regs[0][15]~q  & ( \imem~3_combout  & ( (!\imem~4_combout  & ((\regs[4][15]~q ))) # (\imem~4_combout  & (\regs[12][15]~q )) ) ) ) # ( !\regs[0][15]~q  & ( \imem~3_combout  & ( (!\imem~4_combout  & ((\regs[4][15]~q ))) # 
// (\imem~4_combout  & (\regs[12][15]~q )) ) ) ) # ( \regs[0][15]~q  & ( !\imem~3_combout  & ( (!\imem~4_combout ) # (\regs[8][15]~q ) ) ) ) # ( !\regs[0][15]~q  & ( !\imem~3_combout  & ( (\imem~4_combout  & \regs[8][15]~q ) ) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\regs[12][15]~q ),
	.datac(!\regs[8][15]~q ),
	.datad(!\regs[4][15]~q ),
	.datae(!\regs[0][15]~q ),
	.dataf(!\imem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~0 .extended_lut = "off";
defparam \Mux48~0 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N0
cyclonev_lcell_comb \Mux48~1 (
// Equation(s):
// \Mux48~1_combout  = ( \regs[1][15]~q  & ( \regs[9][15]~q  & ( (!\imem~3_combout ) # ((!\imem~4_combout  & (\regs[5][15]~q )) # (\imem~4_combout  & ((\regs[13][15]~q )))) ) ) ) # ( !\regs[1][15]~q  & ( \regs[9][15]~q  & ( (!\imem~4_combout  & 
// (\regs[5][15]~q  & (\imem~3_combout ))) # (\imem~4_combout  & (((!\imem~3_combout ) # (\regs[13][15]~q )))) ) ) ) # ( \regs[1][15]~q  & ( !\regs[9][15]~q  & ( (!\imem~4_combout  & (((!\imem~3_combout )) # (\regs[5][15]~q ))) # (\imem~4_combout  & 
// (((\imem~3_combout  & \regs[13][15]~q )))) ) ) ) # ( !\regs[1][15]~q  & ( !\regs[9][15]~q  & ( (\imem~3_combout  & ((!\imem~4_combout  & (\regs[5][15]~q )) # (\imem~4_combout  & ((\regs[13][15]~q ))))) ) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\regs[5][15]~q ),
	.datac(!\imem~3_combout ),
	.datad(!\regs[13][15]~q ),
	.datae(!\regs[1][15]~q ),
	.dataf(!\regs[9][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~1 .extended_lut = "off";
defparam \Mux48~1 .lut_mask = 64'h0207A2A75257F2F7;
defparam \Mux48~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N30
cyclonev_lcell_comb \Mux48~2 (
// Equation(s):
// \Mux48~2_combout  = ( \regs[10][15]~q  & ( \regs[14][15]~q  & ( ((!\imem~3_combout  & (\regs[2][15]~q )) # (\imem~3_combout  & ((\regs[6][15]~q )))) # (\imem~4_combout ) ) ) ) # ( !\regs[10][15]~q  & ( \regs[14][15]~q  & ( (!\imem~4_combout  & 
// ((!\imem~3_combout  & (\regs[2][15]~q )) # (\imem~3_combout  & ((\regs[6][15]~q ))))) # (\imem~4_combout  & (((\imem~3_combout )))) ) ) ) # ( \regs[10][15]~q  & ( !\regs[14][15]~q  & ( (!\imem~4_combout  & ((!\imem~3_combout  & (\regs[2][15]~q )) # 
// (\imem~3_combout  & ((\regs[6][15]~q ))))) # (\imem~4_combout  & (((!\imem~3_combout )))) ) ) ) # ( !\regs[10][15]~q  & ( !\regs[14][15]~q  & ( (!\imem~4_combout  & ((!\imem~3_combout  & (\regs[2][15]~q )) # (\imem~3_combout  & ((\regs[6][15]~q ))))) ) ) 
// )

	.dataa(!\imem~4_combout ),
	.datab(!\regs[2][15]~q ),
	.datac(!\regs[6][15]~q ),
	.datad(!\imem~3_combout ),
	.datae(!\regs[10][15]~q ),
	.dataf(!\regs[14][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~2 .extended_lut = "off";
defparam \Mux48~2 .lut_mask = 64'h220A770A225F775F;
defparam \Mux48~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N18
cyclonev_lcell_comb \Mux48~3 (
// Equation(s):
// \Mux48~3_combout  = ( \regs[11][15]~q  & ( \regs[7][15]~q  & ( (!\imem~4_combout  & (((\regs[3][15]~q )) # (\imem~3_combout ))) # (\imem~4_combout  & ((!\imem~3_combout ) # ((\regs[15][15]~q )))) ) ) ) # ( !\regs[11][15]~q  & ( \regs[7][15]~q  & ( 
// (!\imem~4_combout  & (((\regs[3][15]~q )) # (\imem~3_combout ))) # (\imem~4_combout  & (\imem~3_combout  & ((\regs[15][15]~q )))) ) ) ) # ( \regs[11][15]~q  & ( !\regs[7][15]~q  & ( (!\imem~4_combout  & (!\imem~3_combout  & (\regs[3][15]~q ))) # 
// (\imem~4_combout  & ((!\imem~3_combout ) # ((\regs[15][15]~q )))) ) ) ) # ( !\regs[11][15]~q  & ( !\regs[7][15]~q  & ( (!\imem~4_combout  & (!\imem~3_combout  & (\regs[3][15]~q ))) # (\imem~4_combout  & (\imem~3_combout  & ((\regs[15][15]~q )))) ) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\imem~3_combout ),
	.datac(!\regs[3][15]~q ),
	.datad(!\regs[15][15]~q ),
	.datae(!\regs[11][15]~q ),
	.dataf(!\regs[7][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~3 .extended_lut = "off";
defparam \Mux48~3 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \Mux48~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N0
cyclonev_lcell_comb \Mux48~4 (
// Equation(s):
// \Mux48~4_combout  = ( \imem~2_combout  & ( \Mux48~3_combout  & ( (\Mux48~2_combout ) # (\imem~1_combout ) ) ) ) # ( !\imem~2_combout  & ( \Mux48~3_combout  & ( (!\imem~1_combout  & (\Mux48~0_combout )) # (\imem~1_combout  & ((\Mux48~1_combout ))) ) ) ) # 
// ( \imem~2_combout  & ( !\Mux48~3_combout  & ( (!\imem~1_combout  & \Mux48~2_combout ) ) ) ) # ( !\imem~2_combout  & ( !\Mux48~3_combout  & ( (!\imem~1_combout  & (\Mux48~0_combout )) # (\imem~1_combout  & ((\Mux48~1_combout ))) ) ) )

	.dataa(!\Mux48~0_combout ),
	.datab(!\Mux48~1_combout ),
	.datac(!\imem~1_combout ),
	.datad(!\Mux48~2_combout ),
	.datae(!\imem~2_combout ),
	.dataf(!\Mux48~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~4 .extended_lut = "off";
defparam \Mux48~4 .lut_mask = 64'h535300F053530FFF;
defparam \Mux48~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N1
dffeas \regval2_ID[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux48~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[15] .is_wysiwyg = "true";
defparam \regval2_ID[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N48
cyclonev_lcell_comb \Selector16~6 (
// Equation(s):
// \Selector16~6_combout  = ( !op2_ID[2] & ( (!op2_ID[0] & ((!\op2_ID[3]~DUPLICATE_q  & (((\Add1~105_sumout )))) # (\op2_ID[3]~DUPLICATE_q  & (\Add2~105_sumout )))) ) ) # ( op2_ID[2] & ( !\op2_ID[3]~DUPLICATE_q  $ (((!op2_ID[0] & ((!regval2_ID[15]) # 
// ((!regval1_ID[15])))) # (op2_ID[0] & (!regval2_ID[15] & (!regval1_ID[15]))))) ) )

	.dataa(!\op2_ID[3]~DUPLICATE_q ),
	.datab(!op2_ID[0]),
	.datac(!regval2_ID[15]),
	.datad(!regval1_ID[15]),
	.datae(!op2_ID[2]),
	.dataf(!\Add1~105_sumout ),
	.datag(!\Add2~105_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~6 .extended_lut = "on";
defparam \Selector16~6 .lut_mask = 64'h0404566A8C8C566A;
defparam \Selector16~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N24
cyclonev_lcell_comb \ShiftRight0~48 (
// Equation(s):
// \ShiftRight0~48_combout  = ( regval2_ID[3] & ( \ShiftRight0~10_combout  & ( (regval2_ID[2]) # (\ShiftRight0~11_combout ) ) ) ) # ( !regval2_ID[3] & ( \ShiftRight0~10_combout  & ( (!regval2_ID[2] & (\ShiftRight0~8_combout )) # (regval2_ID[2] & 
// ((\ShiftRight0~9_combout ))) ) ) ) # ( regval2_ID[3] & ( !\ShiftRight0~10_combout  & ( (\ShiftRight0~11_combout  & !regval2_ID[2]) ) ) ) # ( !regval2_ID[3] & ( !\ShiftRight0~10_combout  & ( (!regval2_ID[2] & (\ShiftRight0~8_combout )) # (regval2_ID[2] & 
// ((\ShiftRight0~9_combout ))) ) ) )

	.dataa(!\ShiftRight0~11_combout ),
	.datab(!\ShiftRight0~8_combout ),
	.datac(!\ShiftRight0~9_combout ),
	.datad(!regval2_ID[2]),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~48 .extended_lut = "off";
defparam \ShiftRight0~48 .lut_mask = 64'h330F5500330F55FF;
defparam \ShiftRight0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N30
cyclonev_lcell_comb \Selector16~2 (
// Equation(s):
// \Selector16~2_combout  = ( regval1_ID[31] & ( \aluout_EX[29]~0_combout  & ( (\Selector16~1_combout  & ((!op2_ID[0] & (\ShiftRight0~48_combout )) # (op2_ID[0] & ((\ShiftLeft0~40_combout ))))) ) ) ) # ( !regval1_ID[31] & ( \aluout_EX[29]~0_combout  & ( 
// (\Selector16~1_combout  & ((!op2_ID[0] & (\ShiftRight0~48_combout )) # (op2_ID[0] & ((\ShiftLeft0~40_combout ))))) ) ) ) # ( regval1_ID[31] & ( !\aluout_EX[29]~0_combout  & ( (!op2_ID[0] & \Selector16~1_combout ) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!\Selector16~1_combout ),
	.datac(!\ShiftRight0~48_combout ),
	.datad(!\ShiftLeft0~40_combout ),
	.datae(!regval1_ID[31]),
	.dataf(!\aluout_EX[29]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~2 .extended_lut = "off";
defparam \Selector16~2 .lut_mask = 64'h0000222202130213;
defparam \Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N21
cyclonev_lcell_comb \Selector16~5 (
// Equation(s):
// \Selector16~5_combout  = ( \aluout_EX[23]~1_combout  & ( (\Selector16~4_combout  & (!\aluout_EX_r~212_combout  $ (!\op2_ID[3]~DUPLICATE_q ))) ) )

	.dataa(!\Selector16~4_combout ),
	.datab(gnd),
	.datac(!\aluout_EX_r~212_combout ),
	.datad(!\op2_ID[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluout_EX[23]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~5 .extended_lut = "off";
defparam \Selector16~5 .lut_mask = 64'h0000000005500550;
defparam \Selector16~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N54
cyclonev_lcell_comb \Selector16~3 (
// Equation(s):
// \Selector16~3_combout  = ( !op2_ID[1] & ( !op2_ID[4] ) )

	.dataa(gnd),
	.datab(!op2_ID[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(!op2_ID[1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~3 .extended_lut = "off";
defparam \Selector16~3 .lut_mask = 64'hCCCC0000CCCC0000;
defparam \Selector16~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N36
cyclonev_lcell_comb \aluout_EX_r[15]~213 (
// Equation(s):
// \aluout_EX_r[15]~213_combout  = ( \Equal16~1_combout  & ( (!immval_ID[31] & (regval1_ID[15] & (!op1_ID[1] $ (!op1_ID[0])))) # (immval_ID[31] & (!op1_ID[1] $ (((!op1_ID[0] & !regval1_ID[15]))))) ) )

	.dataa(!op1_ID[1]),
	.datab(!op1_ID[0]),
	.datac(!immval_ID[31]),
	.datad(!regval1_ID[15]),
	.datae(gnd),
	.dataf(!\Equal16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[15]~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[15]~213 .extended_lut = "off";
defparam \aluout_EX_r[15]~213 .lut_mask = 64'h00000000066A066A;
defparam \aluout_EX_r[15]~213 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N12
cyclonev_lcell_comb \aluout_EX_r[15]~214 (
// Equation(s):
// \aluout_EX_r[15]~214_combout  = ( \Add3~105_sumout  & ( (!\Equal10~0_combout  & ((\aluout_EX_r[15]~213_combout ) # (\always4~0_combout ))) ) ) # ( !\Add3~105_sumout  & ( (!\always4~0_combout  & (!\Equal10~0_combout  & \aluout_EX_r[15]~213_combout )) ) )

	.dataa(!\always4~0_combout ),
	.datab(gnd),
	.datac(!\Equal10~0_combout ),
	.datad(!\aluout_EX_r[15]~213_combout ),
	.datae(gnd),
	.dataf(!\Add3~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[15]~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[15]~214 .extended_lut = "off";
defparam \aluout_EX_r[15]~214 .lut_mask = 64'h00A000A050F050F0;
defparam \aluout_EX_r[15]~214 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N54
cyclonev_lcell_comb \aluout_EX_r[15]~215 (
// Equation(s):
// \aluout_EX_r[15]~215_combout  = ( \aluout_EX_r[1]~177_combout  & ( \aluout_EX_r[15]~214_combout  ) ) # ( !\aluout_EX_r[1]~177_combout  & ( \aluout_EX_r[15]~214_combout  ) ) # ( \aluout_EX_r[1]~177_combout  & ( !\aluout_EX_r[15]~214_combout  & ( 
// (((\Selector16~6_combout  & \Selector16~3_combout )) # (\Selector16~5_combout )) # (\Selector16~2_combout ) ) ) )

	.dataa(!\Selector16~6_combout ),
	.datab(!\Selector16~2_combout ),
	.datac(!\Selector16~5_combout ),
	.datad(!\Selector16~3_combout ),
	.datae(!\aluout_EX_r[1]~177_combout ),
	.dataf(!\aluout_EX_r[15]~214_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[15]~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[15]~215 .extended_lut = "off";
defparam \aluout_EX_r[15]~215 .lut_mask = 64'h00003F7FFFFFFFFF;
defparam \aluout_EX_r[15]~215 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N49
dffeas \aluout_EX[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[15]~215_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[15]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[15] .is_wysiwyg = "true";
defparam \aluout_EX[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N24
cyclonev_lcell_comb \dmem~42 (
// Equation(s):
// \dmem~42_combout  = ( !aluout_EX[15] & ( ctrlsig_EX[1] ) )

	.dataa(gnd),
	.datab(!ctrlsig_EX[1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!aluout_EX[15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~42 .extended_lut = "off";
defparam \dmem~42 .lut_mask = 64'h3333000033330000;
defparam \dmem~42 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[26]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X11_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[26]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X10_Y12_N3
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|mux3|l1_w26_n0_mux_dataout~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|mux3|l1_w26_n0_mux_dataout~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( 
// \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|mux3|l1_w26_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|mux3|l1_w26_n0_mux_dataout~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|mux3|l1_w26_n0_mux_dataout~0 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \dmem_rtl_0|auto_generated|mux3|l1_w26_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N47
dffeas \dmem~27 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~27 .is_wysiwyg = "true";
defparam \dmem~27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N24
cyclonev_lcell_comb \regval_MEM~28 (
// Equation(s):
// \regval_MEM~28_combout  = ( aluout_EX[26] & ( \dmem~27_q  & ( (!\regval_MEM[10]~4_combout ) # ((!\regval_MEM[10]~5_combout  & (dmem_rtl_0_bypass[55])) # (\regval_MEM[10]~5_combout  & ((\dmem_rtl_0|auto_generated|mux3|l1_w26_n0_mux_dataout~0_combout )))) ) 
// ) ) # ( !aluout_EX[26] & ( \dmem~27_q  & ( (!\regval_MEM[10]~5_combout  & (\regval_MEM[10]~4_combout  & (dmem_rtl_0_bypass[55]))) # (\regval_MEM[10]~5_combout  & ((!\regval_MEM[10]~4_combout ) # 
// ((\dmem_rtl_0|auto_generated|mux3|l1_w26_n0_mux_dataout~0_combout )))) ) ) ) # ( aluout_EX[26] & ( !\dmem~27_q  & ( (!\regval_MEM[10]~5_combout  & ((!\regval_MEM[10]~4_combout ) # ((dmem_rtl_0_bypass[55])))) # (\regval_MEM[10]~5_combout  & 
// (\regval_MEM[10]~4_combout  & ((\dmem_rtl_0|auto_generated|mux3|l1_w26_n0_mux_dataout~0_combout )))) ) ) ) # ( !aluout_EX[26] & ( !\dmem~27_q  & ( (\regval_MEM[10]~4_combout  & ((!\regval_MEM[10]~5_combout  & (dmem_rtl_0_bypass[55])) # 
// (\regval_MEM[10]~5_combout  & ((\dmem_rtl_0|auto_generated|mux3|l1_w26_n0_mux_dataout~0_combout ))))) ) ) )

	.dataa(!\regval_MEM[10]~5_combout ),
	.datab(!\regval_MEM[10]~4_combout ),
	.datac(!dmem_rtl_0_bypass[55]),
	.datad(!\dmem_rtl_0|auto_generated|mux3|l1_w26_n0_mux_dataout~0_combout ),
	.datae(!aluout_EX[26]),
	.dataf(!\dmem~27_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~28 .extended_lut = "off";
defparam \regval_MEM~28 .lut_mask = 64'h02138A9B4657CEDF;
defparam \regval_MEM~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N25
dffeas \regval_MEM[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[26] .is_wysiwyg = "true";
defparam \regval_MEM[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N20
dffeas \regs[5][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][26] .is_wysiwyg = "true";
defparam \regs[5][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N42
cyclonev_lcell_comb \Mux37~1 (
// Equation(s):
// \Mux37~1_combout  = ( \regs[4][26]~q  & ( \regs[7][26]~q  & ( (!\imem~2_combout  & (((!\imem~1_combout )) # (\regs[5][26]~q ))) # (\imem~2_combout  & (((\imem~1_combout ) # (\regs[6][26]~q )))) ) ) ) # ( !\regs[4][26]~q  & ( \regs[7][26]~q  & ( 
// (!\imem~2_combout  & (\regs[5][26]~q  & ((\imem~1_combout )))) # (\imem~2_combout  & (((\imem~1_combout ) # (\regs[6][26]~q )))) ) ) ) # ( \regs[4][26]~q  & ( !\regs[7][26]~q  & ( (!\imem~2_combout  & (((!\imem~1_combout )) # (\regs[5][26]~q ))) # 
// (\imem~2_combout  & (((\regs[6][26]~q  & !\imem~1_combout )))) ) ) ) # ( !\regs[4][26]~q  & ( !\regs[7][26]~q  & ( (!\imem~2_combout  & (\regs[5][26]~q  & ((\imem~1_combout )))) # (\imem~2_combout  & (((\regs[6][26]~q  & !\imem~1_combout )))) ) ) )

	.dataa(!\regs[5][26]~q ),
	.datab(!\imem~2_combout ),
	.datac(!\regs[6][26]~q ),
	.datad(!\imem~1_combout ),
	.datae(!\regs[4][26]~q ),
	.dataf(!\regs[7][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~1 .extended_lut = "off";
defparam \Mux37~1 .lut_mask = 64'h0344CF440377CF77;
defparam \Mux37~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N24
cyclonev_lcell_comb \Mux37~0 (
// Equation(s):
// \Mux37~0_combout  = ( \regs[0][26]~q  & ( \regs[3][26]~q  & ( (!\imem~1_combout  & (((!\imem~2_combout )) # (\regs[2][26]~q ))) # (\imem~1_combout  & (((\imem~2_combout ) # (\regs[1][26]~q )))) ) ) ) # ( !\regs[0][26]~q  & ( \regs[3][26]~q  & ( 
// (!\imem~1_combout  & (\regs[2][26]~q  & ((\imem~2_combout )))) # (\imem~1_combout  & (((\imem~2_combout ) # (\regs[1][26]~q )))) ) ) ) # ( \regs[0][26]~q  & ( !\regs[3][26]~q  & ( (!\imem~1_combout  & (((!\imem~2_combout )) # (\regs[2][26]~q ))) # 
// (\imem~1_combout  & (((\regs[1][26]~q  & !\imem~2_combout )))) ) ) ) # ( !\regs[0][26]~q  & ( !\regs[3][26]~q  & ( (!\imem~1_combout  & (\regs[2][26]~q  & ((\imem~2_combout )))) # (\imem~1_combout  & (((\regs[1][26]~q  & !\imem~2_combout )))) ) ) )

	.dataa(!\regs[2][26]~q ),
	.datab(!\imem~1_combout ),
	.datac(!\regs[1][26]~q ),
	.datad(!\imem~2_combout ),
	.datae(!\regs[0][26]~q ),
	.dataf(!\regs[3][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~0 .extended_lut = "off";
defparam \Mux37~0 .lut_mask = 64'h0344CF440377CF77;
defparam \Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N24
cyclonev_lcell_comb \Mux37~3 (
// Equation(s):
// \Mux37~3_combout  = ( \regs[14][26]~q  & ( \imem~2_combout  & ( (!\imem~1_combout ) # (\regs[15][26]~q ) ) ) ) # ( !\regs[14][26]~q  & ( \imem~2_combout  & ( (\imem~1_combout  & \regs[15][26]~q ) ) ) ) # ( \regs[14][26]~q  & ( !\imem~2_combout  & ( 
// (!\imem~1_combout  & (\regs[12][26]~q )) # (\imem~1_combout  & ((\regs[13][26]~q ))) ) ) ) # ( !\regs[14][26]~q  & ( !\imem~2_combout  & ( (!\imem~1_combout  & (\regs[12][26]~q )) # (\imem~1_combout  & ((\regs[13][26]~q ))) ) ) )

	.dataa(!\imem~1_combout ),
	.datab(!\regs[12][26]~q ),
	.datac(!\regs[15][26]~q ),
	.datad(!\regs[13][26]~q ),
	.datae(!\regs[14][26]~q ),
	.dataf(!\imem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~3 .extended_lut = "off";
defparam \Mux37~3 .lut_mask = 64'h227722770505AFAF;
defparam \Mux37~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N6
cyclonev_lcell_comb \Mux37~2 (
// Equation(s):
// \Mux37~2_combout  = ( \regs[10][26]~q  & ( \regs[9][26]~q  & ( (!\imem~1_combout  & (((\imem~2_combout )) # (\regs[8][26]~q ))) # (\imem~1_combout  & (((!\imem~2_combout ) # (\regs[11][26]~q )))) ) ) ) # ( !\regs[10][26]~q  & ( \regs[9][26]~q  & ( 
// (!\imem~1_combout  & (\regs[8][26]~q  & (!\imem~2_combout ))) # (\imem~1_combout  & (((!\imem~2_combout ) # (\regs[11][26]~q )))) ) ) ) # ( \regs[10][26]~q  & ( !\regs[9][26]~q  & ( (!\imem~1_combout  & (((\imem~2_combout )) # (\regs[8][26]~q ))) # 
// (\imem~1_combout  & (((\imem~2_combout  & \regs[11][26]~q )))) ) ) ) # ( !\regs[10][26]~q  & ( !\regs[9][26]~q  & ( (!\imem~1_combout  & (\regs[8][26]~q  & (!\imem~2_combout ))) # (\imem~1_combout  & (((\imem~2_combout  & \regs[11][26]~q )))) ) ) )

	.dataa(!\regs[8][26]~q ),
	.datab(!\imem~1_combout ),
	.datac(!\imem~2_combout ),
	.datad(!\regs[11][26]~q ),
	.datae(!\regs[10][26]~q ),
	.dataf(!\regs[9][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~2 .extended_lut = "off";
defparam \Mux37~2 .lut_mask = 64'h40434C4F70737C7F;
defparam \Mux37~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N0
cyclonev_lcell_comb \Mux37~4 (
// Equation(s):
// \Mux37~4_combout  = ( \imem~3_combout  & ( \Mux37~2_combout  & ( (!\imem~4_combout  & (\Mux37~1_combout )) # (\imem~4_combout  & ((\Mux37~3_combout ))) ) ) ) # ( !\imem~3_combout  & ( \Mux37~2_combout  & ( (\Mux37~0_combout ) # (\imem~4_combout ) ) ) ) # 
// ( \imem~3_combout  & ( !\Mux37~2_combout  & ( (!\imem~4_combout  & (\Mux37~1_combout )) # (\imem~4_combout  & ((\Mux37~3_combout ))) ) ) ) # ( !\imem~3_combout  & ( !\Mux37~2_combout  & ( (!\imem~4_combout  & \Mux37~0_combout ) ) ) )

	.dataa(!\Mux37~1_combout ),
	.datab(!\imem~4_combout ),
	.datac(!\Mux37~0_combout ),
	.datad(!\Mux37~3_combout ),
	.datae(!\imem~3_combout ),
	.dataf(!\Mux37~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~4 .extended_lut = "off";
defparam \Mux37~4 .lut_mask = 64'h0C0C44773F3F4477;
defparam \Mux37~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N2
dffeas \regval2_ID[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux37~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[26] .is_wysiwyg = "true";
defparam \regval2_ID[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N36
cyclonev_lcell_comb \ShiftRight0~3 (
// Equation(s):
// \ShiftRight0~3_combout  = ( !regval2_ID[30] & ( !regval2_ID[27] & ( (!regval2_ID[26] & (!regval2_ID[28] & (!regval2_ID[31] & !regval2_ID[29]))) ) ) )

	.dataa(!regval2_ID[26]),
	.datab(!regval2_ID[28]),
	.datac(!regval2_ID[31]),
	.datad(!regval2_ID[29]),
	.datae(!regval2_ID[30]),
	.dataf(!regval2_ID[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~3 .extended_lut = "off";
defparam \ShiftRight0~3 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N30
cyclonev_lcell_comb \aluout_EX[29]~0 (
// Equation(s):
// \aluout_EX[29]~0_combout  = ( \ShiftRight0~1_combout  & ( \ShiftRight0~4_combout  & ( (\ShiftRight0~3_combout  & (\ShiftRight0~0_combout  & (\ShiftRight0~2_combout  & !regval2_ID[4]))) ) ) )

	.dataa(!\ShiftRight0~3_combout ),
	.datab(!\ShiftRight0~0_combout ),
	.datac(!\ShiftRight0~2_combout ),
	.datad(!regval2_ID[4]),
	.datae(!\ShiftRight0~1_combout ),
	.dataf(!\ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[29]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[29]~0 .extended_lut = "off";
defparam \aluout_EX[29]~0 .lut_mask = 64'h0000000000000100;
defparam \aluout_EX[29]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N51
cyclonev_lcell_comb \aluout_EX_r[14]~2 (
// Equation(s):
// \aluout_EX_r[14]~2_combout  = ( \op2_ID[4]~DUPLICATE_q  & ( (op2_ID[0] & (\aluout_EX_r[3]~0_combout  & (\aluout_EX[29]~0_combout  & !\aluout_EX_r[3]~1_combout ))) ) ) # ( !\op2_ID[4]~DUPLICATE_q  & ( (\aluout_EX_r[3]~0_combout  & 
// !\aluout_EX_r[3]~1_combout ) ) )

	.dataa(!op2_ID[0]),
	.datab(!\aluout_EX_r[3]~0_combout ),
	.datac(!\aluout_EX[29]~0_combout ),
	.datad(!\aluout_EX_r[3]~1_combout ),
	.datae(gnd),
	.dataf(!\op2_ID[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~2 .extended_lut = "off";
defparam \aluout_EX_r[14]~2 .lut_mask = 64'h3300330001000100;
defparam \aluout_EX_r[14]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N48
cyclonev_lcell_comb \aluout_EX_r[5]~60 (
// Equation(s):
// \aluout_EX_r[5]~60_combout  = ( regval2_ID[3] & ( \ShiftRight0~24_combout  & ( (!regval2_ID[2] & ((\ShiftRight0~25_combout ))) # (regval2_ID[2] & (\ShiftRight0~26_combout )) ) ) ) # ( !regval2_ID[3] & ( \ShiftRight0~24_combout  & ( (regval2_ID[2]) # 
// (\ShiftRight0~38_combout ) ) ) ) # ( regval2_ID[3] & ( !\ShiftRight0~24_combout  & ( (!regval2_ID[2] & ((\ShiftRight0~25_combout ))) # (regval2_ID[2] & (\ShiftRight0~26_combout )) ) ) ) # ( !regval2_ID[3] & ( !\ShiftRight0~24_combout  & ( 
// (\ShiftRight0~38_combout  & !regval2_ID[2]) ) ) )

	.dataa(!\ShiftRight0~26_combout ),
	.datab(!\ShiftRight0~38_combout ),
	.datac(!\ShiftRight0~25_combout ),
	.datad(!regval2_ID[2]),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftRight0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~60 .extended_lut = "off";
defparam \aluout_EX_r[5]~60 .lut_mask = 64'h33000F5533FF0F55;
defparam \aluout_EX_r[5]~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N0
cyclonev_lcell_comb \aluout_EX_r[5]~61 (
// Equation(s):
// \aluout_EX_r[5]~61_combout  = ( op2_ID[0] & ( \ShiftRight0~37_combout  & ( (!regval2_ID[4] & (!\ShiftRight0~5_combout  & \aluout_EX_r[5]~60_combout )) ) ) ) # ( !op2_ID[0] & ( \ShiftRight0~37_combout  & ( (!\ShiftRight0~5_combout  & 
// (((\aluout_EX_r[5]~60_combout )) # (regval2_ID[4]))) # (\ShiftRight0~5_combout  & (((regval1_ID[31])))) ) ) ) # ( op2_ID[0] & ( !\ShiftRight0~37_combout  & ( (!regval2_ID[4] & (!\ShiftRight0~5_combout  & \aluout_EX_r[5]~60_combout )) ) ) ) # ( !op2_ID[0] 
// & ( !\ShiftRight0~37_combout  & ( (!\ShiftRight0~5_combout  & (!regval2_ID[4] & ((\aluout_EX_r[5]~60_combout )))) # (\ShiftRight0~5_combout  & (((regval1_ID[31])))) ) ) )

	.dataa(!regval2_ID[4]),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!regval1_ID[31]),
	.datad(!\aluout_EX_r[5]~60_combout ),
	.datae(!op2_ID[0]),
	.dataf(!\ShiftRight0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~61 .extended_lut = "off";
defparam \aluout_EX_r[5]~61 .lut_mask = 64'h038B008847CF0088;
defparam \aluout_EX_r[5]~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N45
cyclonev_lcell_comb \aluout_EX_r[5]~62 (
// Equation(s):
// \aluout_EX_r[5]~62_combout  = ( regval1_ID[5] & ( (!\aluout_EX_r[3]~9_combout  & (\aluout_EX_r[14]~10_combout  & (regval2_ID[5]))) # (\aluout_EX_r[3]~9_combout  & (((\aluout_EX_r[14]~10_combout  & regval2_ID[5])) # (\aluout_EX_r[5]~61_combout ))) ) ) # ( 
// !regval1_ID[5] & ( (!\aluout_EX_r[3]~9_combout  & (\aluout_EX_r[14]~10_combout  & (!regval2_ID[5]))) # (\aluout_EX_r[3]~9_combout  & (((\aluout_EX_r[14]~10_combout  & !regval2_ID[5])) # (\aluout_EX_r[5]~61_combout ))) ) )

	.dataa(!\aluout_EX_r[3]~9_combout ),
	.datab(!\aluout_EX_r[14]~10_combout ),
	.datac(!regval2_ID[5]),
	.datad(!\aluout_EX_r[5]~61_combout ),
	.datae(gnd),
	.dataf(!regval1_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~62 .extended_lut = "off";
defparam \aluout_EX_r[5]~62 .lut_mask = 64'h3075307503570357;
defparam \aluout_EX_r[5]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N3
cyclonev_lcell_comb \aluout_EX_r[5]~63 (
// Equation(s):
// \aluout_EX_r[5]~63_combout  = ( immval_ID[5] & ( !\Equal16~0_combout  $ (((!\aluout_EX_r[3]~15_combout ) # (regval1_ID[5]))) ) ) # ( !immval_ID[5] & ( (regval1_ID[5] & (!\Equal16~0_combout  $ (!\aluout_EX_r[3]~15_combout ))) ) )

	.dataa(!\Equal16~0_combout ),
	.datab(!\aluout_EX_r[3]~15_combout ),
	.datac(!regval1_ID[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!immval_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~63 .extended_lut = "off";
defparam \aluout_EX_r[5]~63 .lut_mask = 64'h0606060665656565;
defparam \aluout_EX_r[5]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N27
cyclonev_lcell_comb \aluout_EX_r[5]~64 (
// Equation(s):
// \aluout_EX_r[5]~64_combout  = ( \Equal10~0_combout  & ( \aluout_EX_r[14]~14_combout  & ( \ShiftLeft0~18_combout  ) ) ) # ( !\Equal10~0_combout  & ( \aluout_EX_r[14]~14_combout  & ( ((!\always4~0_combout  & ((\aluout_EX_r[5]~63_combout ))) # 
// (\always4~0_combout  & (\Add3~25_sumout ))) # (\ShiftLeft0~18_combout ) ) ) ) # ( !\Equal10~0_combout  & ( !\aluout_EX_r[14]~14_combout  & ( (!\always4~0_combout  & ((\aluout_EX_r[5]~63_combout ))) # (\always4~0_combout  & (\Add3~25_sumout )) ) ) )

	.dataa(!\Add3~25_sumout ),
	.datab(!\ShiftLeft0~18_combout ),
	.datac(!\always4~0_combout ),
	.datad(!\aluout_EX_r[5]~63_combout ),
	.datae(!\Equal10~0_combout ),
	.dataf(!\aluout_EX_r[14]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~64 .extended_lut = "off";
defparam \aluout_EX_r[5]~64 .lut_mask = 64'h05F5000037F73333;
defparam \aluout_EX_r[5]~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N48
cyclonev_lcell_comb \aluout_EX_r[5]~58 (
// Equation(s):
// \aluout_EX_r[5]~58_combout  = ( \Add1~25_sumout  & ( \Add2~25_sumout  & ( (!op2_ID[2]) # (!\op2_ID[3]~DUPLICATE_q  $ (((!regval1_ID[5]) # (!regval2_ID[5])))) ) ) ) # ( !\Add1~25_sumout  & ( \Add2~25_sumout  & ( !\op2_ID[3]~DUPLICATE_q  $ 
// (((!regval1_ID[5]) # ((!op2_ID[2]) # (!regval2_ID[5])))) ) ) ) # ( \Add1~25_sumout  & ( !\Add2~25_sumout  & ( !\op2_ID[3]~DUPLICATE_q  $ (((op2_ID[2] & ((!regval1_ID[5]) # (!regval2_ID[5]))))) ) ) ) # ( !\Add1~25_sumout  & ( !\Add2~25_sumout  & ( 
// (op2_ID[2] & (!\op2_ID[3]~DUPLICATE_q  $ (((!regval1_ID[5]) # (!regval2_ID[5]))))) ) ) )

	.dataa(!regval1_ID[5]),
	.datab(!op2_ID[2]),
	.datac(!\op2_ID[3]~DUPLICATE_q ),
	.datad(!regval2_ID[5]),
	.datae(!\Add1~25_sumout ),
	.dataf(!\Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~58 .extended_lut = "off";
defparam \aluout_EX_r[5]~58 .lut_mask = 64'h0312C3D20F1ECFDE;
defparam \aluout_EX_r[5]~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N24
cyclonev_lcell_comb \aluout_EX_r[5]~59 (
// Equation(s):
// \aluout_EX_r[5]~59_combout  = ( \aluout_EX_r[3]~4_combout  & ( \aluout_EX_r[5]~58_combout  & ( (!\aluout_EX_r[3]~3_combout  & (((!regval1_ID[5] & !regval2_ID[5])) # (\aluout_EX_r[3]~5_combout ))) # (\aluout_EX_r[3]~3_combout  & ((!regval1_ID[5] $ 
// (!regval2_ID[5])))) ) ) ) # ( !\aluout_EX_r[3]~4_combout  & ( \aluout_EX_r[5]~58_combout  & ( (!\aluout_EX_r[3]~3_combout  & (\aluout_EX_r[3]~5_combout  & ((regval2_ID[5]) # (regval1_ID[5])))) # (\aluout_EX_r[3]~3_combout  & ((!regval1_ID[5] $ 
// (!regval2_ID[5])))) ) ) ) # ( \aluout_EX_r[3]~4_combout  & ( !\aluout_EX_r[5]~58_combout  & ( (!\aluout_EX_r[3]~3_combout  & (!\aluout_EX_r[3]~5_combout  & (!regval1_ID[5] & !regval2_ID[5]))) # (\aluout_EX_r[3]~3_combout  & ((!regval1_ID[5] $ 
// (!regval2_ID[5])))) ) ) ) # ( !\aluout_EX_r[3]~4_combout  & ( !\aluout_EX_r[5]~58_combout  & ( (!\aluout_EX_r[3]~3_combout  & (\aluout_EX_r[3]~5_combout  & ((regval2_ID[5]) # (regval1_ID[5])))) # (\aluout_EX_r[3]~3_combout  & ((!regval1_ID[5] $ 
// (!regval2_ID[5])))) ) ) )

	.dataa(!\aluout_EX_r[3]~5_combout ),
	.datab(!\aluout_EX_r[3]~3_combout ),
	.datac(!regval1_ID[5]),
	.datad(!regval2_ID[5]),
	.datae(!\aluout_EX_r[3]~4_combout ),
	.dataf(!\aluout_EX_r[5]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~59 .extended_lut = "off";
defparam \aluout_EX_r[5]~59 .lut_mask = 64'h077483300774C774;
defparam \aluout_EX_r[5]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N54
cyclonev_lcell_comb \aluout_EX_r[5]~65 (
// Equation(s):
// \aluout_EX_r[5]~65_combout  = ( \aluout_EX_r[5]~59_combout  & ( ((\aluout_EX_r[14]~8_combout  & ((\aluout_EX_r[5]~62_combout ) # (\aluout_EX_r[14]~2_combout )))) # (\aluout_EX_r[5]~64_combout ) ) ) # ( !\aluout_EX_r[5]~59_combout  & ( 
// ((\aluout_EX_r[14]~8_combout  & \aluout_EX_r[5]~62_combout )) # (\aluout_EX_r[5]~64_combout ) ) )

	.dataa(!\aluout_EX_r[14]~2_combout ),
	.datab(!\aluout_EX_r[14]~8_combout ),
	.datac(!\aluout_EX_r[5]~62_combout ),
	.datad(!\aluout_EX_r[5]~64_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[5]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~65 .extended_lut = "off";
defparam \aluout_EX_r[5]~65 .lut_mask = 64'h03FF03FF13FF13FF;
defparam \aluout_EX_r[5]~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N56
dffeas \dmem_rtl_0_bypass[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[5]~65_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[7]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[7]~feeder_combout  = ( aluout_EX[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_EX[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[7]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N25
dffeas \dmem_rtl_0_bypass[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[5]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[5]~feeder_combout  = ( aluout_EX[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_EX[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[5]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N28
dffeas \dmem_rtl_0_bypass[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N50
dffeas \dmem_rtl_0_bypass[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[6]~57_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N5
dffeas \dmem_rtl_0_bypass[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N53
dffeas \dmem_rtl_0_bypass[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[4]~73_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N3
cyclonev_lcell_comb \dmem~40 (
// Equation(s):
// \dmem~40_combout  = ( dmem_rtl_0_bypass[9] & ( dmem_rtl_0_bypass[6] & ( (dmem_rtl_0_bypass[5] & (dmem_rtl_0_bypass[10] & (!dmem_rtl_0_bypass[8] $ (dmem_rtl_0_bypass[7])))) ) ) ) # ( !dmem_rtl_0_bypass[9] & ( dmem_rtl_0_bypass[6] & ( (dmem_rtl_0_bypass[5] 
// & (!dmem_rtl_0_bypass[10] & (!dmem_rtl_0_bypass[8] $ (dmem_rtl_0_bypass[7])))) ) ) ) # ( dmem_rtl_0_bypass[9] & ( !dmem_rtl_0_bypass[6] & ( (!dmem_rtl_0_bypass[5] & (dmem_rtl_0_bypass[10] & (!dmem_rtl_0_bypass[8] $ (dmem_rtl_0_bypass[7])))) ) ) ) # ( 
// !dmem_rtl_0_bypass[9] & ( !dmem_rtl_0_bypass[6] & ( (!dmem_rtl_0_bypass[5] & (!dmem_rtl_0_bypass[10] & (!dmem_rtl_0_bypass[8] $ (dmem_rtl_0_bypass[7])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[8]),
	.datab(!dmem_rtl_0_bypass[7]),
	.datac(!dmem_rtl_0_bypass[5]),
	.datad(!dmem_rtl_0_bypass[10]),
	.datae(!dmem_rtl_0_bypass[9]),
	.dataf(!dmem_rtl_0_bypass[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~40 .extended_lut = "off";
defparam \dmem~40 .lut_mask = 64'h9000009009000009;
defparam \dmem~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N37
dffeas \dmem_rtl_0_bypass[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[2]~91_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N47
dffeas \dmem_rtl_0_bypass[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(ctrlsig_EX[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N20
dffeas \dmem_rtl_0_bypass[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N59
dffeas \dmem_rtl_0_bypass[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[3]~82_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N44
dffeas \dmem_rtl_0_bypass[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N42
cyclonev_lcell_comb \dmem~39 (
// Equation(s):
// \dmem~39_combout  = ( dmem_rtl_0_bypass[1] & ( (dmem_rtl_0_bypass[2] & (dmem_rtl_0_bypass[0] & (!dmem_rtl_0_bypass[3] $ (dmem_rtl_0_bypass[4])))) ) ) # ( !dmem_rtl_0_bypass[1] & ( (!dmem_rtl_0_bypass[2] & (dmem_rtl_0_bypass[0] & (!dmem_rtl_0_bypass[3] $ 
// (dmem_rtl_0_bypass[4])))) ) )

	.dataa(!dmem_rtl_0_bypass[2]),
	.datab(!dmem_rtl_0_bypass[0]),
	.datac(!dmem_rtl_0_bypass[3]),
	.datad(!dmem_rtl_0_bypass[4]),
	.datae(!dmem_rtl_0_bypass[1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~39 .extended_lut = "off";
defparam \dmem~39 .lut_mask = 64'h2002100120021001;
defparam \dmem~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N31
dffeas \dmem_rtl_0_bypass[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N13
dffeas \dmem_rtl_0_bypass[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[13]~233_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[26]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[26]~feeder_combout  = ( \aluout_EX_r[14]~225_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[14]~225_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[26]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N16
dffeas \dmem_rtl_0_bypass[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N8
dffeas \dmem_rtl_0_bypass[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N44
dffeas \dmem_rtl_0_bypass[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[15]~215_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N11
dffeas \dmem_rtl_0_bypass[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N42
cyclonev_lcell_comb \dmem~36 (
// Equation(s):
// \dmem~36_combout  = ( dmem_rtl_0_bypass[28] & ( dmem_rtl_0_bypass[25] & ( (dmem_rtl_0_bypass[26] & (dmem_rtl_0_bypass[27] & (!dmem_rtl_0_bypass[23] $ (dmem_rtl_0_bypass[24])))) ) ) ) # ( !dmem_rtl_0_bypass[28] & ( dmem_rtl_0_bypass[25] & ( 
// (dmem_rtl_0_bypass[26] & (!dmem_rtl_0_bypass[27] & (!dmem_rtl_0_bypass[23] $ (dmem_rtl_0_bypass[24])))) ) ) ) # ( dmem_rtl_0_bypass[28] & ( !dmem_rtl_0_bypass[25] & ( (!dmem_rtl_0_bypass[26] & (dmem_rtl_0_bypass[27] & (!dmem_rtl_0_bypass[23] $ 
// (dmem_rtl_0_bypass[24])))) ) ) ) # ( !dmem_rtl_0_bypass[28] & ( !dmem_rtl_0_bypass[25] & ( (!dmem_rtl_0_bypass[26] & (!dmem_rtl_0_bypass[27] & (!dmem_rtl_0_bypass[23] $ (dmem_rtl_0_bypass[24])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[23]),
	.datab(!dmem_rtl_0_bypass[24]),
	.datac(!dmem_rtl_0_bypass[26]),
	.datad(!dmem_rtl_0_bypass[27]),
	.datae(!dmem_rtl_0_bypass[28]),
	.dataf(!dmem_rtl_0_bypass[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~36 .extended_lut = "off";
defparam \dmem~36 .lut_mask = 64'h9000009009000009;
defparam \dmem~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N2
dffeas \dmem_rtl_0_bypass[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N41
dffeas \dmem_rtl_0_bypass[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N16
dffeas \dmem_rtl_0_bypass[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[8]~49_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[16]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[16]~feeder_combout  = ( \aluout_EX_r[9]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[9]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[16]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N8
dffeas \dmem_rtl_0_bypass[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N35
dffeas \aluout_EX[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[9]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[9]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[9] .is_wysiwyg = "true";
defparam \aluout_EX[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N38
dffeas \dmem_rtl_0_bypass[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N14
dffeas \dmem_rtl_0_bypass[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[7]~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N36
cyclonev_lcell_comb \dmem~38 (
// Equation(s):
// \dmem~38_combout  = ( dmem_rtl_0_bypass[15] & ( dmem_rtl_0_bypass[12] & ( (dmem_rtl_0_bypass[11] & (dmem_rtl_0_bypass[16] & (!dmem_rtl_0_bypass[13] $ (dmem_rtl_0_bypass[14])))) ) ) ) # ( !dmem_rtl_0_bypass[15] & ( dmem_rtl_0_bypass[12] & ( 
// (dmem_rtl_0_bypass[11] & (!dmem_rtl_0_bypass[16] & (!dmem_rtl_0_bypass[13] $ (dmem_rtl_0_bypass[14])))) ) ) ) # ( dmem_rtl_0_bypass[15] & ( !dmem_rtl_0_bypass[12] & ( (!dmem_rtl_0_bypass[11] & (dmem_rtl_0_bypass[16] & (!dmem_rtl_0_bypass[13] $ 
// (dmem_rtl_0_bypass[14])))) ) ) ) # ( !dmem_rtl_0_bypass[15] & ( !dmem_rtl_0_bypass[12] & ( (!dmem_rtl_0_bypass[11] & (!dmem_rtl_0_bypass[16] & (!dmem_rtl_0_bypass[13] $ (dmem_rtl_0_bypass[14])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[11]),
	.datab(!dmem_rtl_0_bypass[13]),
	.datac(!dmem_rtl_0_bypass[14]),
	.datad(!dmem_rtl_0_bypass[16]),
	.datae(!dmem_rtl_0_bypass[15]),
	.dataf(!dmem_rtl_0_bypass[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~38 .extended_lut = "off";
defparam \dmem~38 .lut_mask = 64'h8200008241000041;
defparam \dmem~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N29
dffeas \dmem_rtl_0_bypass[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[22]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[22]~feeder_combout  = ( \aluout_EX_r[12]~239_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[12]~239_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[22]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N8
dffeas \dmem_rtl_0_bypass[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N23
dffeas \dmem_rtl_0_bypass[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[10]~35_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[20]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[20]~feeder_combout  = ( \aluout_EX_r[11]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[11]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[20]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N20
dffeas \dmem_rtl_0_bypass[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N26
dffeas \dmem_rtl_0_bypass[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N50
dffeas \dmem_rtl_0_bypass[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N24
cyclonev_lcell_comb \dmem~37 (
// Equation(s):
// \dmem~37_combout  = ( dmem_rtl_0_bypass[21] & ( dmem_rtl_0_bypass[17] & ( (dmem_rtl_0_bypass[22] & (dmem_rtl_0_bypass[18] & (!dmem_rtl_0_bypass[19] $ (dmem_rtl_0_bypass[20])))) ) ) ) # ( !dmem_rtl_0_bypass[21] & ( dmem_rtl_0_bypass[17] & ( 
// (!dmem_rtl_0_bypass[22] & (dmem_rtl_0_bypass[18] & (!dmem_rtl_0_bypass[19] $ (dmem_rtl_0_bypass[20])))) ) ) ) # ( dmem_rtl_0_bypass[21] & ( !dmem_rtl_0_bypass[17] & ( (dmem_rtl_0_bypass[22] & (!dmem_rtl_0_bypass[18] & (!dmem_rtl_0_bypass[19] $ 
// (dmem_rtl_0_bypass[20])))) ) ) ) # ( !dmem_rtl_0_bypass[21] & ( !dmem_rtl_0_bypass[17] & ( (!dmem_rtl_0_bypass[22] & (!dmem_rtl_0_bypass[18] & (!dmem_rtl_0_bypass[19] $ (dmem_rtl_0_bypass[20])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[19]),
	.datab(!dmem_rtl_0_bypass[22]),
	.datac(!dmem_rtl_0_bypass[18]),
	.datad(!dmem_rtl_0_bypass[20]),
	.datae(!dmem_rtl_0_bypass[21]),
	.dataf(!dmem_rtl_0_bypass[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~37 .extended_lut = "off";
defparam \dmem~37 .lut_mask = 64'h8040201008040201;
defparam \dmem~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N21
cyclonev_lcell_comb \dmem~41 (
// Equation(s):
// \dmem~41_combout  = ( \dmem~38_combout  & ( \dmem~37_combout  & ( (\dmem~40_combout  & (\dmem~39_combout  & \dmem~36_combout )) ) ) )

	.dataa(!\dmem~40_combout ),
	.datab(gnd),
	.datac(!\dmem~39_combout ),
	.datad(!\dmem~36_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!\dmem~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~41 .extended_lut = "off";
defparam \dmem~41 .lut_mask = 64'h0000000000000005;
defparam \dmem~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N45
cyclonev_lcell_comb \regval_MEM[10]~5 (
// Equation(s):
// \regval_MEM[10]~5_combout  = ( ctrlsig_EX[2] & ( !\dmem~41_combout  ) )

	.dataa(!\dmem~41_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ctrlsig_EX[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM[10]~5 .extended_lut = "off";
defparam \regval_MEM[10]~5 .lut_mask = 64'h00000000AAAAAAAA;
defparam \regval_MEM[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N2
dffeas \regval2_EX[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[9] .is_wysiwyg = "true";
defparam \regval2_EX[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N28
dffeas \dmem~10 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~10 .is_wysiwyg = "true";
defparam \dmem~10 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[9]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X30_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\dmem~42_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~42_combout ),
	.ena1(!\aluout_EX_r[15]~215_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[9]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],\aluout_EX[10]~DUPLICATE_q ,\aluout_EX[9]~DUPLICATE_q ,aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~225_combout ,\aluout_EX_r[13]~233_combout ,\aluout_EX_r[12]~239_combout ,\aluout_EX_r[11]~29_combout ,\aluout_EX_r[10]~35_combout ,\aluout_EX_r[9]~41_combout ,\aluout_EX_r[8]~49_combout ,\aluout_EX_r[7]~18_combout ,\aluout_EX_r[6]~57_combout ,
\aluout_EX_r[5]~65_combout ,\aluout_EX_r[4]~73_combout ,\aluout_EX_r[3]~82_combout ,\aluout_EX_r[2]~91_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_c6l1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N54
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|mux3|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|mux3|l1_w9_n0_mux_dataout~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0]) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|mux3|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|mux3|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|mux3|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h05050505F5F5F5F5;
defparam \dmem_rtl_0|auto_generated|mux3|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N55
dffeas \dmem_rtl_0_bypass[38] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N36
cyclonev_lcell_comb \regval_MEM~15 (
// Equation(s):
// \regval_MEM~15_combout  = ( \dmem_rtl_0|auto_generated|mux3|l1_w9_n0_mux_dataout~0_combout  & ( dmem_rtl_0_bypass[38] & ( ((!\regval_MEM[10]~5_combout  & (\aluout_EX[9]~DUPLICATE_q )) # (\regval_MEM[10]~5_combout  & ((\dmem~10_q )))) # 
// (\regval_MEM[10]~4_combout ) ) ) ) # ( !\dmem_rtl_0|auto_generated|mux3|l1_w9_n0_mux_dataout~0_combout  & ( dmem_rtl_0_bypass[38] & ( (!\regval_MEM[10]~5_combout  & (((\aluout_EX[9]~DUPLICATE_q )) # (\regval_MEM[10]~4_combout ))) # 
// (\regval_MEM[10]~5_combout  & (!\regval_MEM[10]~4_combout  & ((\dmem~10_q )))) ) ) ) # ( \dmem_rtl_0|auto_generated|mux3|l1_w9_n0_mux_dataout~0_combout  & ( !dmem_rtl_0_bypass[38] & ( (!\regval_MEM[10]~5_combout  & (!\regval_MEM[10]~4_combout  & 
// (\aluout_EX[9]~DUPLICATE_q ))) # (\regval_MEM[10]~5_combout  & (((\dmem~10_q )) # (\regval_MEM[10]~4_combout ))) ) ) ) # ( !\dmem_rtl_0|auto_generated|mux3|l1_w9_n0_mux_dataout~0_combout  & ( !dmem_rtl_0_bypass[38] & ( (!\regval_MEM[10]~4_combout  & 
// ((!\regval_MEM[10]~5_combout  & (\aluout_EX[9]~DUPLICATE_q )) # (\regval_MEM[10]~5_combout  & ((\dmem~10_q ))))) ) ) )

	.dataa(!\regval_MEM[10]~5_combout ),
	.datab(!\regval_MEM[10]~4_combout ),
	.datac(!\aluout_EX[9]~DUPLICATE_q ),
	.datad(!\dmem~10_q ),
	.datae(!\dmem_rtl_0|auto_generated|mux3|l1_w9_n0_mux_dataout~0_combout ),
	.dataf(!dmem_rtl_0_bypass[38]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval_MEM~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval_MEM~15 .extended_lut = "off";
defparam \regval_MEM~15 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \regval_MEM~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N37
dffeas \regval_MEM[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval_MEM~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\regval_MEM[10]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[9] .is_wysiwyg = "true";
defparam \regval_MEM[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N14
dffeas \regs[10][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder1~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][9] .is_wysiwyg = "true";
defparam \regs[10][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N18
cyclonev_lcell_comb \Mux22~2 (
// Equation(s):
// \Mux22~2_combout  = ( \regs[14][9]~q  & ( \regs[2][9]~q  & ( (!\imem~13_combout  & (((!\imem~14_combout )) # (\regs[10][9]~q ))) # (\imem~13_combout  & (((\regs[6][9]~q ) # (\imem~14_combout )))) ) ) ) # ( !\regs[14][9]~q  & ( \regs[2][9]~q  & ( 
// (!\imem~13_combout  & (((!\imem~14_combout )) # (\regs[10][9]~q ))) # (\imem~13_combout  & (((!\imem~14_combout  & \regs[6][9]~q )))) ) ) ) # ( \regs[14][9]~q  & ( !\regs[2][9]~q  & ( (!\imem~13_combout  & (\regs[10][9]~q  & (\imem~14_combout ))) # 
// (\imem~13_combout  & (((\regs[6][9]~q ) # (\imem~14_combout )))) ) ) ) # ( !\regs[14][9]~q  & ( !\regs[2][9]~q  & ( (!\imem~13_combout  & (\regs[10][9]~q  & (\imem~14_combout ))) # (\imem~13_combout  & (((!\imem~14_combout  & \regs[6][9]~q )))) ) ) )

	.dataa(!\regs[10][9]~q ),
	.datab(!\imem~13_combout ),
	.datac(!\imem~14_combout ),
	.datad(!\regs[6][9]~q ),
	.datae(!\regs[14][9]~q ),
	.dataf(!\regs[2][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~2 .extended_lut = "off";
defparam \Mux22~2 .lut_mask = 64'h04340737C4F4C7F7;
defparam \Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N42
cyclonev_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = ( \regs[4][9]~q  & ( \regs[8][9]~q  & ( (!\imem~13_combout  & (((\imem~14_combout )) # (\regs[0][9]~q ))) # (\imem~13_combout  & (((!\imem~14_combout ) # (\regs[12][9]~q )))) ) ) ) # ( !\regs[4][9]~q  & ( \regs[8][9]~q  & ( 
// (!\imem~13_combout  & (((\imem~14_combout )) # (\regs[0][9]~q ))) # (\imem~13_combout  & (((\imem~14_combout  & \regs[12][9]~q )))) ) ) ) # ( \regs[4][9]~q  & ( !\regs[8][9]~q  & ( (!\imem~13_combout  & (\regs[0][9]~q  & (!\imem~14_combout ))) # 
// (\imem~13_combout  & (((!\imem~14_combout ) # (\regs[12][9]~q )))) ) ) ) # ( !\regs[4][9]~q  & ( !\regs[8][9]~q  & ( (!\imem~13_combout  & (\regs[0][9]~q  & (!\imem~14_combout ))) # (\imem~13_combout  & (((\imem~14_combout  & \regs[12][9]~q )))) ) ) )

	.dataa(!\regs[0][9]~q ),
	.datab(!\imem~13_combout ),
	.datac(!\imem~14_combout ),
	.datad(!\regs[12][9]~q ),
	.datae(!\regs[4][9]~q ),
	.dataf(!\regs[8][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~0 .extended_lut = "off";
defparam \Mux22~0 .lut_mask = 64'h404370734C4F7C7F;
defparam \Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N48
cyclonev_lcell_comb \Mux22~3 (
// Equation(s):
// \Mux22~3_combout  = ( \regs[15][9]~q  & ( \imem~13_combout  & ( (\regs[7][9]~q ) # (\imem~14_combout ) ) ) ) # ( !\regs[15][9]~q  & ( \imem~13_combout  & ( (!\imem~14_combout  & \regs[7][9]~q ) ) ) ) # ( \regs[15][9]~q  & ( !\imem~13_combout  & ( 
// (!\imem~14_combout  & (\regs[3][9]~q )) # (\imem~14_combout  & ((\regs[11][9]~q ))) ) ) ) # ( !\regs[15][9]~q  & ( !\imem~13_combout  & ( (!\imem~14_combout  & (\regs[3][9]~q )) # (\imem~14_combout  & ((\regs[11][9]~q ))) ) ) )

	.dataa(!\imem~14_combout ),
	.datab(!\regs[3][9]~q ),
	.datac(!\regs[7][9]~q ),
	.datad(!\regs[11][9]~q ),
	.datae(!\regs[15][9]~q ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~3 .extended_lut = "off";
defparam \Mux22~3 .lut_mask = 64'h227722770A0A5F5F;
defparam \Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N36
cyclonev_lcell_comb \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = ( \regs[5][9]~q  & ( \regs[1][9]~q  & ( (!\imem~14_combout ) # ((!\imem~13_combout  & ((\regs[9][9]~q ))) # (\imem~13_combout  & (\regs[13][9]~q ))) ) ) ) # ( !\regs[5][9]~q  & ( \regs[1][9]~q  & ( (!\imem~14_combout  & 
// (((!\imem~13_combout )))) # (\imem~14_combout  & ((!\imem~13_combout  & ((\regs[9][9]~q ))) # (\imem~13_combout  & (\regs[13][9]~q )))) ) ) ) # ( \regs[5][9]~q  & ( !\regs[1][9]~q  & ( (!\imem~14_combout  & (((\imem~13_combout )))) # (\imem~14_combout  & 
// ((!\imem~13_combout  & ((\regs[9][9]~q ))) # (\imem~13_combout  & (\regs[13][9]~q )))) ) ) ) # ( !\regs[5][9]~q  & ( !\regs[1][9]~q  & ( (\imem~14_combout  & ((!\imem~13_combout  & ((\regs[9][9]~q ))) # (\imem~13_combout  & (\regs[13][9]~q )))) ) ) )

	.dataa(!\regs[13][9]~q ),
	.datab(!\imem~14_combout ),
	.datac(!\imem~13_combout ),
	.datad(!\regs[9][9]~q ),
	.datae(!\regs[5][9]~q ),
	.dataf(!\regs[1][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~1 .extended_lut = "off";
defparam \Mux22~1 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N36
cyclonev_lcell_comb \Mux22~4 (
// Equation(s):
// \Mux22~4_combout  = ( \Mux22~3_combout  & ( \Mux22~1_combout  & ( ((!\imem~16_combout  & ((\Mux22~0_combout ))) # (\imem~16_combout  & (\Mux22~2_combout ))) # (\imem~15_combout ) ) ) ) # ( !\Mux22~3_combout  & ( \Mux22~1_combout  & ( (!\imem~15_combout  & 
// ((!\imem~16_combout  & ((\Mux22~0_combout ))) # (\imem~16_combout  & (\Mux22~2_combout )))) # (\imem~15_combout  & (((!\imem~16_combout )))) ) ) ) # ( \Mux22~3_combout  & ( !\Mux22~1_combout  & ( (!\imem~15_combout  & ((!\imem~16_combout  & 
// ((\Mux22~0_combout ))) # (\imem~16_combout  & (\Mux22~2_combout )))) # (\imem~15_combout  & (((\imem~16_combout )))) ) ) ) # ( !\Mux22~3_combout  & ( !\Mux22~1_combout  & ( (!\imem~15_combout  & ((!\imem~16_combout  & ((\Mux22~0_combout ))) # 
// (\imem~16_combout  & (\Mux22~2_combout )))) ) ) )

	.dataa(!\Mux22~2_combout ),
	.datab(!\imem~15_combout ),
	.datac(!\imem~16_combout ),
	.datad(!\Mux22~0_combout ),
	.datae(!\Mux22~3_combout ),
	.dataf(!\Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~4 .extended_lut = "off";
defparam \Mux22~4 .lut_mask = 64'h04C407C734F437F7;
defparam \Mux22~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N38
dffeas \regval1_ID[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux22~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[9]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N0
cyclonev_lcell_comb \Add5~5 (
// Equation(s):
// \Add5~5_sumout  = SUM(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ) ) + ( regval1_ID[0] ) + ( !VCC ))
// \Add5~6  = CARRY(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ) ) + ( regval1_ID[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\imem~0_q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~5_sumout ),
	.cout(\Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \Add5~5 .extended_lut = "off";
defparam \Add5~5 .lut_mask = 64'h0000FF0000000303;
defparam \Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N3
cyclonev_lcell_comb \Add5~9 (
// Equation(s):
// \Add5~9_sumout  = SUM(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ) ) + ( regval1_ID[1] ) + ( \Add5~6  ))
// \Add5~10  = CARRY(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ) ) + ( regval1_ID[1] ) + ( \Add5~6  ))

	.dataa(gnd),
	.datab(!\imem~0_q ),
	.datac(gnd),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!regval1_ID[1]),
	.datag(gnd),
	.cin(\Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~9_sumout ),
	.cout(\Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \Add5~9 .extended_lut = "off";
defparam \Add5~9 .lut_mask = 64'h0000FF0000000033;
defparam \Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N6
cyclonev_lcell_comb \Add5~13 (
// Equation(s):
// \Add5~13_sumout  = SUM(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ) ) + ( regval1_ID[2] ) + ( \Add5~10  ))
// \Add5~14  = CARRY(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ) ) + ( regval1_ID[2] ) + ( \Add5~10  ))

	.dataa(gnd),
	.datab(!\imem~0_q ),
	.datac(!regval1_ID[2]),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~13_sumout ),
	.cout(\Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \Add5~13 .extended_lut = "off";
defparam \Add5~13 .lut_mask = 64'h0000F0F000000033;
defparam \Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N9
cyclonev_lcell_comb \Add5~17 (
// Equation(s):
// \Add5~17_sumout  = SUM(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ) ) + ( regval1_ID[3] ) + ( \Add5~14  ))
// \Add5~18  = CARRY(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ) ) + ( regval1_ID[3] ) + ( \Add5~14  ))

	.dataa(gnd),
	.datab(!\imem~0_q ),
	.datac(gnd),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!regval1_ID[3]),
	.datag(gnd),
	.cin(\Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~17_sumout ),
	.cout(\Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \Add5~17 .extended_lut = "off";
defparam \Add5~17 .lut_mask = 64'h0000FF0000000033;
defparam \Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N12
cyclonev_lcell_comb \Add5~21 (
// Equation(s):
// \Add5~21_sumout  = SUM(( regval1_ID[4] ) + ( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ) ) + ( \Add5~18  ))
// \Add5~22  = CARRY(( regval1_ID[4] ) + ( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ) ) + ( \Add5~18  ))

	.dataa(gnd),
	.datab(!\imem~0_q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ),
	.datad(!regval1_ID[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~21_sumout ),
	.cout(\Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \Add5~21 .extended_lut = "off";
defparam \Add5~21 .lut_mask = 64'h0000FCFC000000FF;
defparam \Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N15
cyclonev_lcell_comb \Add5~25 (
// Equation(s):
// \Add5~25_sumout  = SUM(( regval1_ID[5] ) + ( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ) ) + ( \Add5~22  ))
// \Add5~26  = CARRY(( regval1_ID[5] ) + ( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ) ) + ( \Add5~22  ))

	.dataa(gnd),
	.datab(!\imem~0_q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ),
	.datad(!regval1_ID[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~25_sumout ),
	.cout(\Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \Add5~25 .extended_lut = "off";
defparam \Add5~25 .lut_mask = 64'h0000FCFC000000FF;
defparam \Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N18
cyclonev_lcell_comb \Add5~29 (
// Equation(s):
// \Add5~29_sumout  = SUM(( regval1_ID[6] ) + ( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ) ) + ( \Add5~26  ))
// \Add5~30  = CARRY(( regval1_ID[6] ) + ( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ) ) + ( \Add5~26  ))

	.dataa(gnd),
	.datab(!\imem~0_q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ),
	.datad(!regval1_ID[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~29_sumout ),
	.cout(\Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \Add5~29 .extended_lut = "off";
defparam \Add5~29 .lut_mask = 64'h0000FCFC000000FF;
defparam \Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N21
cyclonev_lcell_comb \Add5~33 (
// Equation(s):
// \Add5~33_sumout  = SUM(( regval1_ID[7] ) + ( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ) ) + ( \Add5~30  ))
// \Add5~34  = CARRY(( regval1_ID[7] ) + ( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ) ) + ( \Add5~30  ))

	.dataa(gnd),
	.datab(!\imem~0_q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w15_n0_mux_dataout~0_combout ),
	.datad(!regval1_ID[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~33_sumout ),
	.cout(\Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \Add5~33 .extended_lut = "off";
defparam \Add5~33 .lut_mask = 64'h0000FCFC000000FF;
defparam \Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N24
cyclonev_lcell_comb \Add5~37 (
// Equation(s):
// \Add5~37_sumout  = SUM(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ) ) + ( regval1_ID[8] ) + ( \Add5~34  ))
// \Add5~38  = CARRY(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ) ) + ( regval1_ID[8] ) + ( \Add5~34  ))

	.dataa(gnd),
	.datab(!\imem~0_q ),
	.datac(!regval1_ID[8]),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w16_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~37_sumout ),
	.cout(\Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \Add5~37 .extended_lut = "off";
defparam \Add5~37 .lut_mask = 64'h0000F0F000000033;
defparam \Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N27
cyclonev_lcell_comb \Add5~41 (
// Equation(s):
// \Add5~41_sumout  = SUM(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ) ) + ( \regval1_ID[9]~DUPLICATE_q  ) + ( \Add5~38  ))
// \Add5~42  = CARRY(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ) ) + ( \regval1_ID[9]~DUPLICATE_q  ) + ( \Add5~38  ))

	.dataa(gnd),
	.datab(!\imem~0_q ),
	.datac(!\regval1_ID[9]~DUPLICATE_q ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w17_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~41_sumout ),
	.cout(\Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \Add5~41 .extended_lut = "off";
defparam \Add5~41 .lut_mask = 64'h0000F0F000000033;
defparam \Add5~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N51
cyclonev_lcell_comb \pctarget_EX_w[11]~10 (
// Equation(s):
// \pctarget_EX_w[11]~10_combout  = (!ctrlsig_ID[3] & (\Add6~41_sumout )) # (ctrlsig_ID[3] & ((\Add5~41_sumout )))

	.dataa(!\Add6~41_sumout ),
	.datab(!ctrlsig_ID[3]),
	.datac(!\Add5~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX_w[11]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX_w[11]~10 .extended_lut = "off";
defparam \pctarget_EX_w[11]~10 .lut_mask = 64'h4747474747474747;
defparam \pctarget_EX_w[11]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N2
dffeas \ctrlsig_ID[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\is_br_ID_w~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_ID[4] .is_wysiwyg = "true";
defparam \ctrlsig_ID[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N49
dffeas \pctarget_EX[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pctarget_EX[11]~feeder_combout ),
	.asdata(\pctarget_EX_w[11]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_ID[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[11] .is_wysiwyg = "true";
defparam \pctarget_EX[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N44
dffeas mispred_EX(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(ctrlsig_ID[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mispred_EX~q ),
	.prn(vcc));
// synopsys translate_off
defparam mispred_EX.is_wysiwyg = "true";
defparam mispred_EX.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N42
cyclonev_lcell_comb \PC_FE[31]~0 (
// Equation(s):
// \PC_FE[31]~0_combout  = ( \stall_pipe~4_combout  ) # ( !\stall_pipe~4_combout  & ( \mispred_EX~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mispred_EX~q ),
	.datae(gnd),
	.dataf(!\stall_pipe~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[31]~0 .extended_lut = "off";
defparam \PC_FE[31]~0 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \PC_FE[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N28
dffeas \PC_FE[11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(pctarget_EX[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\PC_FE[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[11]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y6_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000040";
// synopsys translate_on

// Location: M10K_X51_Y10_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N42
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w14_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a14~portadataout  & ( \imem_rtl_0|auto_generated|ram_block1a46~portadataout  ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a14~portadataout  & ( 
// \imem_rtl_0|auto_generated|ram_block1a46~portadataout  & ( \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  ) ) ) # ( \imem_rtl_0|auto_generated|ram_block1a14~portadataout  & ( !\imem_rtl_0|auto_generated|ram_block1a46~portadataout  & ( 
// !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w14_n0_mux_dataout~0 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \imem_rtl_0|auto_generated|mux2|l1_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N30
cyclonev_lcell_comb \pctarget_EX_w[8]~7 (
// Equation(s):
// \pctarget_EX_w[8]~7_combout  = (!ctrlsig_ID[3] & (\Add6~29_sumout )) # (ctrlsig_ID[3] & ((\Add5~29_sumout )))

	.dataa(!\Add6~29_sumout ),
	.datab(!ctrlsig_ID[3]),
	.datac(!\Add5~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX_w[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX_w[8]~7 .extended_lut = "off";
defparam \pctarget_EX_w[8]~7 .lut_mask = 64'h4747474747474747;
defparam \pctarget_EX_w[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N19
dffeas \pctarget_EX[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~29_sumout ),
	.asdata(\pctarget_EX_w[8]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_ID[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[8] .is_wysiwyg = "true";
defparam \pctarget_EX[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N33
cyclonev_lcell_comb \pctarget_EX[8]~_wirecell (
// Equation(s):
// \pctarget_EX[8]~_wirecell_combout  = ( !pctarget_EX[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pctarget_EX[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX[8]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX[8]~_wirecell .extended_lut = "off";
defparam \pctarget_EX[8]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \pctarget_EX[8]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N46
dffeas \PC_FE[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~1_combout ),
	.asdata(\pctarget_EX[8]~_wirecell_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[8]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N48
cyclonev_lcell_comb \PC_FE[8]~_wirecell (
// Equation(s):
// \PC_FE[8]~_wirecell_combout  = ( !\PC_FE[8]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC_FE[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[8]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[8]~_wirecell .extended_lut = "off";
defparam \PC_FE[8]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \PC_FE[8]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y13_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000058";
// synopsys translate_on

// Location: M10K_X51_Y23_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N42
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w13_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a45~portadataout  & ( (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\imem_rtl_0|auto_generated|ram_block1a13~portadataout ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a45~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a13~portadataout  & !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w13_n0_mux_dataout~0 .lut_mask = 64'h303030303F3F3F3F;
defparam \imem_rtl_0|auto_generated|mux2|l1_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N6
cyclonev_lcell_comb \pctarget_EX[7]~feeder (
// Equation(s):
// \pctarget_EX[7]~feeder_combout  = ( \Add4~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX[7]~feeder .extended_lut = "off";
defparam \pctarget_EX[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pctarget_EX[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N9
cyclonev_lcell_comb \pctarget_EX_w[7]~6 (
// Equation(s):
// \pctarget_EX_w[7]~6_combout  = (!ctrlsig_ID[3] & (\Add6~25_sumout )) # (ctrlsig_ID[3] & ((\Add5~25_sumout )))

	.dataa(gnd),
	.datab(!\Add6~25_sumout ),
	.datac(!\Add5~25_sumout ),
	.datad(!ctrlsig_ID[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX_w[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX_w[7]~6 .extended_lut = "off";
defparam \pctarget_EX_w[7]~6 .lut_mask = 64'h330F330F330F330F;
defparam \pctarget_EX_w[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N7
dffeas \pctarget_EX[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pctarget_EX[7]~feeder_combout ),
	.asdata(\pctarget_EX_w[7]~6_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_ID[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[7] .is_wysiwyg = "true";
defparam \pctarget_EX[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N17
dffeas \PC_FE[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(pctarget_EX[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\PC_FE[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[7] .is_wysiwyg = "true";
defparam \PC_FE[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N15
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( PC_FE[7] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( PC_FE[7] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N16
dffeas \PC_FE[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(pctarget_EX[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\PC_FE[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[7]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y14_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000040";
// synopsys translate_on

// Location: FF_X39_Y11_N35
dffeas \PC_ID[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[13] .is_wysiwyg = "true";
defparam \PC_ID[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N32
dffeas \PC_ID[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[12] .is_wysiwyg = "true";
defparam \PC_ID[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N30
cyclonev_lcell_comb \Add6~45 (
// Equation(s):
// \Add6~45_sumout  = SUM(( PC_ID[12] ) + ( GND ) + ( \Add6~42  ))
// \Add6~46  = CARRY(( PC_ID[12] ) + ( GND ) + ( \Add6~42  ))

	.dataa(gnd),
	.datab(!PC_ID[12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~45_sumout ),
	.cout(\Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \Add6~45 .extended_lut = "off";
defparam \Add6~45 .lut_mask = 64'h0000FFFF00003333;
defparam \Add6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N33
cyclonev_lcell_comb \Add6~49 (
// Equation(s):
// \Add6~49_sumout  = SUM(( PC_ID[13] ) + ( GND ) + ( \Add6~46  ))
// \Add6~50  = CARRY(( PC_ID[13] ) + ( GND ) + ( \Add6~46  ))

	.dataa(!PC_ID[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~49_sumout ),
	.cout(\Add6~50 ),
	.shareout());
// synopsys translate_off
defparam \Add6~49 .extended_lut = "off";
defparam \Add6~49 .lut_mask = 64'h0000FFFF00005555;
defparam \Add6~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N30
cyclonev_lcell_comb \Add4~45 (
// Equation(s):
// \Add4~45_sumout  = SUM(( \Add6~37_sumout  ) + ( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ) ) + ( \Add4~42  ))
// \Add4~46  = CARRY(( \Add6~37_sumout  ) + ( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ) ) + ( \Add4~42  ))

	.dataa(!\imem~0_q ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ),
	.datad(!\Add6~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~45_sumout ),
	.cout(\Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \Add4~45 .extended_lut = "off";
defparam \Add4~45 .lut_mask = 64'h0000FAFA000000FF;
defparam \Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N33
cyclonev_lcell_comb \Add4~49 (
// Equation(s):
// \Add4~49_sumout  = SUM(( \Add6~41_sumout  ) + ( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ) ) + ( \Add4~46  ))
// \Add4~50  = CARRY(( \Add6~41_sumout  ) + ( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ) ) + ( \Add4~46  ))

	.dataa(!\imem~0_q ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ),
	.datad(!\Add6~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~49_sumout ),
	.cout(\Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \Add4~49 .extended_lut = "off";
defparam \Add4~49 .lut_mask = 64'h0000FAFA000000FF;
defparam \Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N36
cyclonev_lcell_comb \Add4~53 (
// Equation(s):
// \Add4~53_sumout  = SUM(( \Add6~45_sumout  ) + ( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ) ) + ( \Add4~50  ))
// \Add4~54  = CARRY(( \Add6~45_sumout  ) + ( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ) ) + ( \Add4~50  ))

	.dataa(!\imem~0_q ),
	.datab(gnd),
	.datac(!\Add6~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(\Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~53_sumout ),
	.cout(\Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \Add4~53 .extended_lut = "off";
defparam \Add4~53 .lut_mask = 64'h0000FFAA00000F0F;
defparam \Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N39
cyclonev_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_sumout  = SUM(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ) ) + ( \Add6~49_sumout  ) + ( \Add4~54  ))

	.dataa(!\imem~0_q ),
	.datab(gnd),
	.datac(!\Add6~49_sumout ),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add4~1 .extended_lut = "off";
defparam \Add4~1 .lut_mask = 64'h0000F0F000000055;
defparam \Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N3
cyclonev_lcell_comb \pctarget_EX[15]~feeder (
// Equation(s):
// \pctarget_EX[15]~feeder_combout  = ( \Add4~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX[15]~feeder .extended_lut = "off";
defparam \pctarget_EX[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pctarget_EX[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N41
dffeas \PC_ID[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[15] .is_wysiwyg = "true";
defparam \PC_ID[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N38
dffeas \PC_ID[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[14] .is_wysiwyg = "true";
defparam \PC_ID[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N36
cyclonev_lcell_comb \Add6~53 (
// Equation(s):
// \Add6~53_sumout  = SUM(( PC_ID[14] ) + ( GND ) + ( \Add6~50  ))
// \Add6~54  = CARRY(( PC_ID[14] ) + ( GND ) + ( \Add6~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_ID[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~53_sumout ),
	.cout(\Add6~54 ),
	.shareout());
// synopsys translate_off
defparam \Add6~53 .extended_lut = "off";
defparam \Add6~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N39
cyclonev_lcell_comb \Add6~1 (
// Equation(s):
// \Add6~1_sumout  = SUM(( PC_ID[15] ) + ( GND ) + ( \Add6~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_ID[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add6~1 .extended_lut = "off";
defparam \Add6~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N30
cyclonev_lcell_comb \Add5~45 (
// Equation(s):
// \Add5~45_sumout  = SUM(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ) ) + ( regval1_ID[10] ) + ( \Add5~42  ))
// \Add5~46  = CARRY(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ) ) + ( regval1_ID[10] ) + ( \Add5~42  ))

	.dataa(gnd),
	.datab(!\imem~0_q ),
	.datac(!regval1_ID[10]),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w18_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~45_sumout ),
	.cout(\Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \Add5~45 .extended_lut = "off";
defparam \Add5~45 .lut_mask = 64'h0000F0F000000033;
defparam \Add5~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N33
cyclonev_lcell_comb \Add5~49 (
// Equation(s):
// \Add5~49_sumout  = SUM(( (\imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  & \imem~0_q ) ) + ( regval1_ID[11] ) + ( \Add5~46  ))
// \Add5~50  = CARRY(( (\imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout  & \imem~0_q ) ) + ( regval1_ID[11] ) + ( \Add5~46  ))

	.dataa(!\imem_rtl_0|auto_generated|mux2|l1_w19_n0_mux_dataout~0_combout ),
	.datab(!\imem~0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(\Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~49_sumout ),
	.cout(\Add5~50 ),
	.shareout());
// synopsys translate_off
defparam \Add5~49 .extended_lut = "off";
defparam \Add5~49 .lut_mask = 64'h0000FF0000001111;
defparam \Add5~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N36
cyclonev_lcell_comb \Add5~53 (
// Equation(s):
// \Add5~53_sumout  = SUM(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ) ) + ( \regval1_ID[12]~DUPLICATE_q  ) + ( \Add5~50  ))
// \Add5~54  = CARRY(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ) ) + ( \regval1_ID[12]~DUPLICATE_q  ) + ( \Add5~50  ))

	.dataa(gnd),
	.datab(!\imem~0_q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w20_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval1_ID[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~53_sumout ),
	.cout(\Add5~54 ),
	.shareout());
// synopsys translate_off
defparam \Add5~53 .extended_lut = "off";
defparam \Add5~53 .lut_mask = 64'h0000FF0000000303;
defparam \Add5~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N39
cyclonev_lcell_comb \Add5~1 (
// Equation(s):
// \Add5~1_sumout  = SUM(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ) ) + ( regval1_ID[13] ) + ( \Add5~54  ))

	.dataa(gnd),
	.datab(!\imem~0_q ),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w21_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_ID[13]),
	.datag(gnd),
	.cin(\Add5~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add5~1 .extended_lut = "off";
defparam \Add5~1 .lut_mask = 64'h0000FF0000000303;
defparam \Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N0
cyclonev_lcell_comb \pctarget_EX_w[15]~0 (
// Equation(s):
// \pctarget_EX_w[15]~0_combout  = (!ctrlsig_ID[3] & (\Add6~1_sumout )) # (ctrlsig_ID[3] & ((\Add5~1_sumout )))

	.dataa(!\Add6~1_sumout ),
	.datab(!ctrlsig_ID[3]),
	.datac(!\Add5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX_w[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX_w[15]~0 .extended_lut = "off";
defparam \pctarget_EX_w[15]~0 .lut_mask = 64'h4747474747474747;
defparam \pctarget_EX_w[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N4
dffeas \pctarget_EX[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pctarget_EX[15]~feeder_combout ),
	.asdata(\pctarget_EX_w[15]~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_ID[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[15] .is_wysiwyg = "true";
defparam \pctarget_EX[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N40
dffeas \PC_FE[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(pctarget_EX[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\PC_FE[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[15] .is_wysiwyg = "true";
defparam \PC_FE[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(PC_FE[15]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,PC_FE[7],PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N48
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w12_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a44~portadataout  & ( (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\imem_rtl_0|auto_generated|ram_block1a12~portadataout ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a44~portadataout  & ( (\imem_rtl_0|auto_generated|ram_block1a12~portadataout  & !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w12_n0_mux_dataout~0 .lut_mask = 64'h303030303F3F3F3F;
defparam \imem_rtl_0|auto_generated|mux2|l1_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N48
cyclonev_lcell_comb \pctarget_EX[6]~feeder (
// Equation(s):
// \pctarget_EX[6]~feeder_combout  = ( \Add4~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX[6]~feeder .extended_lut = "off";
defparam \pctarget_EX[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pctarget_EX[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N51
cyclonev_lcell_comb \pctarget_EX_w[6]~5 (
// Equation(s):
// \pctarget_EX_w[6]~5_combout  = (!ctrlsig_ID[3] & (\Add6~21_sumout )) # (ctrlsig_ID[3] & ((\Add5~21_sumout )))

	.dataa(!\Add6~21_sumout ),
	.datab(!\Add5~21_sumout ),
	.datac(!ctrlsig_ID[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX_w[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX_w[6]~5 .extended_lut = "off";
defparam \pctarget_EX_w[6]~5 .lut_mask = 64'h5353535353535353;
defparam \pctarget_EX_w[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N49
dffeas \pctarget_EX[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pctarget_EX[6]~feeder_combout ),
	.asdata(\pctarget_EX_w[6]~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_ID[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[6] .is_wysiwyg = "true";
defparam \pctarget_EX[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N14
dffeas \PC_FE[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(pctarget_EX[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\PC_FE[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[6] .is_wysiwyg = "true";
defparam \PC_FE[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0000000000000014";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,PC_FE[7],PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],PC_FE[3],\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N3
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \imem_rtl_0|auto_generated|ram_block1a40~portadataout  ) ) # ( !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// \imem_rtl_0|auto_generated|ram_block1a8~portadataout  ) )

	.dataa(!\imem_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h555555550F0F0F0F;
defparam \imem_rtl_0|auto_generated|mux2|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N0
cyclonev_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_sumout  = SUM(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ) ) + ( PC_ID[0] ) + ( !VCC ))
// \Add4~6  = CARRY(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ) ) + ( PC_ID[0] ) + ( !VCC ))

	.dataa(!\imem~0_q ),
	.datab(gnd),
	.datac(!PC_ID[0]),
	.datad(!\imem_rtl_0|auto_generated|mux2|l1_w8_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~5_sumout ),
	.cout(\Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \Add4~5 .extended_lut = "off";
defparam \Add4~5 .lut_mask = 64'h0000F0F000000055;
defparam \Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N3
cyclonev_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_sumout  = SUM(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ) ) + ( PC_ID[0] ) + ( \Add4~6  ))
// \Add4~10  = CARRY(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ) ) + ( PC_ID[0] ) + ( \Add4~6  ))

	.dataa(!\imem~0_q ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_ID[0]),
	.datag(gnd),
	.cin(\Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~9_sumout ),
	.cout(\Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \Add4~9 .extended_lut = "off";
defparam \Add4~9 .lut_mask = 64'h0000FF0000000505;
defparam \Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N6
cyclonev_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_sumout  = SUM(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ) ) + ( \Add6~5_sumout  ) + ( \Add4~10  ))
// \Add4~14  = CARRY(( (\imem~0_q  & \imem_rtl_0|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ) ) + ( \Add6~5_sumout  ) + ( \Add4~10  ))

	.dataa(!\imem~0_q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ),
	.datac(!\Add6~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~13_sumout ),
	.cout(\Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \Add4~13 .extended_lut = "off";
defparam \Add4~13 .lut_mask = 64'h0000F0F000001111;
defparam \Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N54
cyclonev_lcell_comb \pctarget_EX_w[5]~4 (
// Equation(s):
// \pctarget_EX_w[5]~4_combout  = ( \Add5~17_sumout  & ( (ctrlsig_ID[3]) # (\Add6~17_sumout ) ) ) # ( !\Add5~17_sumout  & ( (\Add6~17_sumout  & !ctrlsig_ID[3]) ) )

	.dataa(gnd),
	.datab(!\Add6~17_sumout ),
	.datac(gnd),
	.datad(!ctrlsig_ID[3]),
	.datae(!\Add5~17_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX_w[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX_w[5]~4 .extended_lut = "off";
defparam \pctarget_EX_w[5]~4 .lut_mask = 64'h330033FF330033FF;
defparam \pctarget_EX_w[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N10
dffeas \pctarget_EX[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~17_sumout ),
	.asdata(\pctarget_EX_w[5]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_ID[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[5] .is_wysiwyg = "true";
defparam \pctarget_EX[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N11
dffeas \PC_FE[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(pctarget_EX[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\PC_FE[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[5] .is_wysiwyg = "true";
defparam \PC_FE[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N10
dffeas \PC_FE[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(pctarget_EX[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\PC_FE[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[5]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,PC_FE[7],PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014";
// synopsys translate_on

// Location: M10K_X46_Y8_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,PC_FE[7],PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N33
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a10~portadataout  & ( \imem_rtl_0|auto_generated|ram_block1a42~portadataout  ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a10~portadataout  & ( 
// \imem_rtl_0|auto_generated|ram_block1a42~portadataout  & ( \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  ) ) ) # ( \imem_rtl_0|auto_generated|ram_block1a10~portadataout  & ( !\imem_rtl_0|auto_generated|ram_block1a42~portadataout  & ( 
// !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \imem_rtl_0|auto_generated|mux2|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N48
cyclonev_lcell_comb \pctarget_EX_w[4]~3 (
// Equation(s):
// \pctarget_EX_w[4]~3_combout  = ( \Add6~13_sumout  & ( \Add5~13_sumout  ) ) # ( !\Add6~13_sumout  & ( \Add5~13_sumout  & ( ctrlsig_ID[3] ) ) ) # ( \Add6~13_sumout  & ( !\Add5~13_sumout  & ( !ctrlsig_ID[3] ) ) )

	.dataa(gnd),
	.datab(!ctrlsig_ID[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add6~13_sumout ),
	.dataf(!\Add5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX_w[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX_w[4]~3 .extended_lut = "off";
defparam \pctarget_EX_w[4]~3 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \pctarget_EX_w[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N7
dffeas \pctarget_EX[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~13_sumout ),
	.asdata(\pctarget_EX_w[4]~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_ID[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[4] .is_wysiwyg = "true";
defparam \pctarget_EX[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N7
dffeas \PC_FE[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(pctarget_EX[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\PC_FE[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[4] .is_wysiwyg = "true";
defparam \PC_FE[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y16_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000040";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N24
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a41~portadataout  & ( \imem_rtl_0|auto_generated|ram_block1a9~portadataout  ) ) # ( !\imem_rtl_0|auto_generated|ram_block1a41~portadataout  & ( 
// \imem_rtl_0|auto_generated|ram_block1a9~portadataout  & ( !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  ) ) ) # ( \imem_rtl_0|auto_generated|ram_block1a41~portadataout  & ( !\imem_rtl_0|auto_generated|ram_block1a9~portadataout  & ( 
// \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \imem_rtl_0|auto_generated|mux2|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N42
cyclonev_lcell_comb \pctarget_EX_w[3]~2 (
// Equation(s):
// \pctarget_EX_w[3]~2_combout  = ( \Add5~9_sumout  & ( ctrlsig_ID[3] ) ) # ( \Add5~9_sumout  & ( !ctrlsig_ID[3] & ( \Add6~9_sumout  ) ) ) # ( !\Add5~9_sumout  & ( !ctrlsig_ID[3] & ( \Add6~9_sumout  ) ) )

	.dataa(gnd),
	.datab(!\Add6~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add5~9_sumout ),
	.dataf(!ctrlsig_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX_w[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX_w[3]~2 .extended_lut = "off";
defparam \pctarget_EX_w[3]~2 .lut_mask = 64'h333333330000FFFF;
defparam \pctarget_EX_w[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N4
dffeas \pctarget_EX[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~9_sumout ),
	.asdata(\pctarget_EX_w[3]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_ID[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[3] .is_wysiwyg = "true";
defparam \pctarget_EX[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N5
dffeas \PC_FE[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(pctarget_EX[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\PC_FE[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[3] .is_wysiwyg = "true";
defparam \PC_FE[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N4
dffeas \PC_FE[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(pctarget_EX[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\PC_FE[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[3]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X51_Y5_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0000000000000012";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N3
cyclonev_lcell_comb \imem~17 (
// Equation(s):
// \imem~17_combout  = ( \imem_rtl_0|auto_generated|ram_block1a63~portadataout  & ( (\imem~0_q  & ((\imem_rtl_0|auto_generated|ram_block1a31~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a63~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\imem~0_q  & \imem_rtl_0|auto_generated|ram_block1a31~portadataout )) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\imem~0_q ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~17 .extended_lut = "off";
defparam \imem~17 .lut_mask = 64'h000A000A050F050F;
defparam \imem~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N21
cyclonev_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = ( !\imem~22_combout  & ( (!\imem~17_combout  & (!\imem~18_combout  & !\imem~19_combout )) ) )

	.dataa(!\imem~17_combout ),
	.datab(!\imem~18_combout ),
	.datac(!\imem~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~0 .extended_lut = "off";
defparam \Equal3~0 .lut_mask = 64'h8080808000000000;
defparam \Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N57
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( \imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \imem~20_combout  & ( (\Equal3~0_combout  & \imem_rtl_0|auto_generated|ram_block1a60~portadataout ) ) ) ) # ( !\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// \imem~20_combout  & ( (\Equal3~0_combout  & \imem_rtl_0|auto_generated|ram_block1a28~portadataout ) ) ) )

	.dataa(!\Equal3~0_combout ),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datae(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0000000000550505;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N58
dffeas \ctrlsig_ID[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal0~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_ID[3] .is_wysiwyg = "true";
defparam \ctrlsig_ID[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N30
cyclonev_lcell_comb \pctarget_EX_w~14 (
// Equation(s):
// \pctarget_EX_w~14_combout  = ( PC_ID[0] & ( !ctrlsig_ID[3] ) )

	.dataa(gnd),
	.datab(!ctrlsig_ID[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX_w~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX_w~14 .extended_lut = "off";
defparam \pctarget_EX_w~14 .lut_mask = 64'h00000000CCCCCCCC;
defparam \pctarget_EX_w~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N31
dffeas \pctarget_EX[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pctarget_EX_w~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(ctrlsig_ID[4]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[0] .is_wysiwyg = "true";
defparam \pctarget_EX[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N57
cyclonev_lcell_comb \PC_FE[0]~feeder (
// Equation(s):
// \PC_FE[0]~feeder_combout  = ( pctarget_EX[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pctarget_EX[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[0]~feeder .extended_lut = "off";
defparam \PC_FE[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_FE[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N59
dffeas \PC_FE[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mispred_EX~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[0] .is_wysiwyg = "true";
defparam \PC_FE[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N52
dffeas \PC_ID[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[0] .is_wysiwyg = "true";
defparam \PC_ID[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N42
cyclonev_lcell_comb \pctarget_EX[2]~feeder (
// Equation(s):
// \pctarget_EX[2]~feeder_combout  = ( \Add4~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX[2]~feeder .extended_lut = "off";
defparam \pctarget_EX[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pctarget_EX[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N45
cyclonev_lcell_comb \pctarget_EX_w[2]~1 (
// Equation(s):
// \pctarget_EX_w[2]~1_combout  = ( ctrlsig_ID[3] & ( \Add5~5_sumout  ) ) # ( !ctrlsig_ID[3] & ( \Add6~5_sumout  ) )

	.dataa(!\Add6~5_sumout ),
	.datab(gnd),
	.datac(!\Add5~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ctrlsig_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX_w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX_w[2]~1 .extended_lut = "off";
defparam \pctarget_EX_w[2]~1 .lut_mask = 64'h555555550F0F0F0F;
defparam \pctarget_EX_w[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N43
dffeas \pctarget_EX[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pctarget_EX[2]~feeder_combout ),
	.asdata(\pctarget_EX_w[2]~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_ID[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[2] .is_wysiwyg = "true";
defparam \pctarget_EX[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N2
dffeas \PC_FE[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(pctarget_EX[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\PC_FE[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[2] .is_wysiwyg = "true";
defparam \PC_FE[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N1
dffeas \PC_FE[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(pctarget_EX[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\PC_FE[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[2]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y19_N0
cyclonev_ram_block \imem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\PC_FE[15]~DUPLICATE_q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({PC_FE[14],PC_FE[13],PC_FE[12],\PC_FE[11]~DUPLICATE_q ,PC_FE[10],PC_FE[9],\PC_FE[8]~_wirecell_combout ,\PC_FE[7]~DUPLICATE_q ,PC_FE[6],\PC_FE[5]~DUPLICATE_q ,PC_FE[4],\PC_FE[3]~DUPLICATE_q ,\PC_FE[2]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .init_file = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:imem_rtl_0|altsyncram_4re1:auto_generated|ALTSYNCRAM";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \imem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000050";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N54
cyclonev_lcell_comb \imem_rtl_0|auto_generated|mux2|l1_w11_n0_mux_dataout~0 (
// Equation(s):
// \imem_rtl_0|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a11~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\imem_rtl_0|auto_generated|ram_block1a43~portadataout ) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a11~portadataout  & ( (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & \imem_rtl_0|auto_generated|ram_block1a43~portadataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_rtl_0|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|mux2|l1_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \imem_rtl_0|auto_generated|mux2|l1_w11_n0_mux_dataout~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \imem_rtl_0|auto_generated|mux2|l1_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N48
cyclonev_lcell_comb \wregno_ID_w[3]~13 (
// Equation(s):
// \wregno_ID_w[3]~13_combout  = ( !\imem_rtl_0|auto_generated|address_reg_a [0] & ( (\imem~0_q  & ((!\Equal3~1_combout  & (((\imem_rtl_0|auto_generated|ram_block1a3~portadataout  & !\wregno_ID_w~0_combout )))) # (\Equal3~1_combout  & 
// (\imem_rtl_0|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout )))) ) ) # ( \imem_rtl_0|auto_generated|address_reg_a [0] & ( (\imem~0_q  & ((!\Equal3~1_combout  & (((\imem_rtl_0|auto_generated|ram_block1a35~portadataout  & !\wregno_ID_w~0_combout )))) # 
// (\Equal3~1_combout  & (\imem_rtl_0|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\imem~0_q ),
	.datab(!\imem_rtl_0|auto_generated|mux2|l1_w11_n0_mux_dataout~0_combout ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datad(!\Equal3~1_combout ),
	.datae(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\wregno_ID_w~0_combout ),
	.datag(!\imem_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_ID_w[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_ID_w[3]~13 .extended_lut = "on";
defparam \wregno_ID_w[3]~13 .lut_mask = 64'h0511051100110011;
defparam \wregno_ID_w[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N49
dffeas \wregno_ID[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_ID_w[3]~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_ID[3] .is_wysiwyg = "true";
defparam \wregno_ID[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N22
dffeas \wregno_EX[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ID[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregno_EX[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_EX[3]~DUPLICATE .is_wysiwyg = "true";
defparam \wregno_EX[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N32
dffeas \wregno_MEM[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregno_EX[3]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_MEM[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_MEM[3] .is_wysiwyg = "true";
defparam \wregno_MEM[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N54
cyclonev_lcell_comb \Equal9~0 (
// Equation(s):
// \Equal9~0_combout  = ( !wregno_MEM[2] & ( (!wregno_MEM[3] & (!wregno_MEM[1] & !wregno_MEM[0])) ) )

	.dataa(gnd),
	.datab(!wregno_MEM[3]),
	.datac(!wregno_MEM[1]),
	.datad(!wregno_MEM[0]),
	.datae(gnd),
	.dataf(!wregno_MEM[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~0 .extended_lut = "off";
defparam \Equal9~0 .lut_mask = 64'hC000C00000000000;
defparam \Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N12
cyclonev_lcell_comb \Equal4~1 (
// Equation(s):
// \Equal4~1_combout  = ( \imem_rtl_0|auto_generated|ram_block1a39~portadataout  & ( !\wregno_EX[3]~DUPLICATE_q  $ (((!\imem~0_q ) # ((!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & !\imem_rtl_0|auto_generated|ram_block1a7~portadataout )))) ) ) 
// # ( !\imem_rtl_0|auto_generated|ram_block1a39~portadataout  & ( !\wregno_EX[3]~DUPLICATE_q  $ ((((!\imem~0_q ) # (!\imem_rtl_0|auto_generated|ram_block1a7~portadataout )) # (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ))) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\imem~0_q ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(!\wregno_EX[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~1 .extended_lut = "off";
defparam \Equal4~1 .lut_mask = 64'h02FD02FD13EC13EC;
defparam \Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N15
cyclonev_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a38~portadataout  & ( !wregno_EX[2] $ (((!\imem~0_q ) # ((!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & !\imem_rtl_0|auto_generated|ram_block1a6~portadataout )))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a38~portadataout  & ( !wregno_EX[2] $ ((((!\imem~0_q ) # (!\imem_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ))) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\imem~0_q ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datad(!wregno_EX[2]),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~0 .extended_lut = "off";
defparam \Equal4~0 .lut_mask = 64'h02FD02FD13EC13EC;
defparam \Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y7_N38
dffeas \wregno_EX[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ID[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_EX[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_EX[0] .is_wysiwyg = "true";
defparam \wregno_EX[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N39
cyclonev_lcell_comb \stall_pipe~0 (
// Equation(s):
// \stall_pipe~0_combout  = ( wregno_EX[1] & ( \imem~16_combout  & ( (!\Equal4~1_combout  & (!\Equal4~0_combout  & (!\imem~15_combout  $ (wregno_EX[0])))) ) ) ) # ( !wregno_EX[1] & ( !\imem~16_combout  & ( (!\Equal4~1_combout  & (!\Equal4~0_combout  & 
// (!\imem~15_combout  $ (wregno_EX[0])))) ) ) )

	.dataa(!\imem~15_combout ),
	.datab(!\Equal4~1_combout ),
	.datac(!\Equal4~0_combout ),
	.datad(!wregno_EX[0]),
	.datae(!wregno_EX[1]),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~0 .extended_lut = "off";
defparam \stall_pipe~0 .lut_mask = 64'h8040000000008040;
defparam \stall_pipe~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N36
cyclonev_lcell_comb \Equal8~0 (
// Equation(s):
// \Equal8~0_combout  = ( wregno_MEM[2] & ( (!\imem~0_q ) # ((!\imem_rtl_0|auto_generated|address_reg_a [0] & ((!\imem_rtl_0|auto_generated|ram_block1a2~portadataout ))) # (\imem_rtl_0|auto_generated|address_reg_a [0] & 
// (!\imem_rtl_0|auto_generated|ram_block1a34~portadataout ))) ) ) # ( !wregno_MEM[2] & ( (\imem~0_q  & ((!\imem_rtl_0|auto_generated|address_reg_a [0] & ((\imem_rtl_0|auto_generated|ram_block1a2~portadataout ))) # (\imem_rtl_0|auto_generated|address_reg_a 
// [0] & (\imem_rtl_0|auto_generated|ram_block1a34~portadataout )))) ) )

	.dataa(!\imem~0_q ),
	.datab(!\imem_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datae(gnd),
	.dataf(!wregno_MEM[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~0 .extended_lut = "off";
defparam \Equal8~0 .lut_mask = 64'h05110511FAEEFAEE;
defparam \Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N57
cyclonev_lcell_comb \Equal8~1 (
// Equation(s):
// \Equal8~1_combout  = ( \imem_rtl_0|auto_generated|ram_block1a35~portadataout  & ( !wregno_MEM[3] $ (((!\imem~0_q ) # ((!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & !\imem_rtl_0|auto_generated|ram_block1a3~portadataout )))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a35~portadataout  & ( !wregno_MEM[3] $ (((!\imem~0_q ) # ((!\imem_rtl_0|auto_generated|ram_block1a3~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q )))) ) )

	.dataa(!\imem~0_q ),
	.datab(!wregno_MEM[3]),
	.datac(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~1 .extended_lut = "off";
defparam \Equal8~1 .lut_mask = 64'h3363336336663666;
defparam \Equal8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N18
cyclonev_lcell_comb \stall_pipe~3 (
// Equation(s):
// \stall_pipe~3_combout  = ( !\Equal8~1_combout  & ( wregno_MEM[0] & ( (!\Equal8~0_combout  & (\imem~1_combout  & (!\imem~2_combout  $ (wregno_MEM[1])))) ) ) ) # ( !\Equal8~1_combout  & ( !wregno_MEM[0] & ( (!\Equal8~0_combout  & (!\imem~1_combout  & 
// (!\imem~2_combout  $ (wregno_MEM[1])))) ) ) )

	.dataa(!\Equal8~0_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\imem~2_combout ),
	.datad(!wregno_MEM[1]),
	.datae(!\Equal8~1_combout ),
	.dataf(!wregno_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~3 .extended_lut = "off";
defparam \stall_pipe~3 .lut_mask = 64'h8008000020020000;
defparam \stall_pipe~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N23
dffeas \wregno_EX[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ID[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_EX[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_EX[3] .is_wysiwyg = "true";
defparam \wregno_EX[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N12
cyclonev_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = ( !\wregno_EX[0]~DUPLICATE_q  & ( (!wregno_EX[2] & (!wregno_EX[1] & !wregno_EX[3])) ) )

	.dataa(gnd),
	.datab(!wregno_EX[2]),
	.datac(!wregno_EX[1]),
	.datad(!wregno_EX[3]),
	.datae(gnd),
	.dataf(!\wregno_EX[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~0 .extended_lut = "off";
defparam \Equal6~0 .lut_mask = 64'hC000C00000000000;
defparam \Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N24
cyclonev_lcell_comb \Equal5~1 (
// Equation(s):
// \Equal5~1_combout  = ( \imem_rtl_0|auto_generated|ram_block1a3~portadataout  & ( !wregno_EX[3] $ (((!\imem~0_q ) # ((\imem_rtl_0|auto_generated|address_reg_a [0] & !\imem_rtl_0|auto_generated|ram_block1a35~portadataout )))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a3~portadataout  & ( !wregno_EX[3] $ (((!\imem~0_q ) # ((!\imem_rtl_0|auto_generated|address_reg_a [0]) # (!\imem_rtl_0|auto_generated|ram_block1a35~portadataout )))) ) )

	.dataa(!\imem~0_q ),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!wregno_EX[3]),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~1 .extended_lut = "off";
defparam \Equal5~1 .lut_mask = 64'h0F1E0F1E4B5A4B5A;
defparam \Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N27
cyclonev_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a34~portadataout  & ( !wregno_EX[2] $ (((!\imem~0_q ) # ((!\imem_rtl_0|auto_generated|address_reg_a [0] & !\imem_rtl_0|auto_generated|ram_block1a2~portadataout )))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a34~portadataout  & ( !wregno_EX[2] $ (((!\imem~0_q ) # ((!\imem_rtl_0|auto_generated|ram_block1a2~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a [0])))) ) )

	.dataa(!\imem~0_q ),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(!wregno_EX[2]),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~0 .extended_lut = "off";
defparam \Equal5~0 .lut_mask = 64'h04FB04FB15EA15EA;
defparam \Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N18
cyclonev_lcell_comb \stall_pipe~1 (
// Equation(s):
// \stall_pipe~1_combout  = ( wregno_EX[1] & ( \wregno_EX[0]~DUPLICATE_q  & ( (\imem~1_combout  & (!\Equal5~1_combout  & (!\Equal5~0_combout  & \imem~2_combout ))) ) ) ) # ( !wregno_EX[1] & ( \wregno_EX[0]~DUPLICATE_q  & ( (\imem~1_combout  & 
// (!\Equal5~1_combout  & (!\Equal5~0_combout  & !\imem~2_combout ))) ) ) ) # ( wregno_EX[1] & ( !\wregno_EX[0]~DUPLICATE_q  & ( (!\imem~1_combout  & (!\Equal5~1_combout  & (!\Equal5~0_combout  & \imem~2_combout ))) ) ) ) # ( !wregno_EX[1] & ( 
// !\wregno_EX[0]~DUPLICATE_q  & ( (!\imem~1_combout  & (!\Equal5~1_combout  & (!\Equal5~0_combout  & !\imem~2_combout ))) ) ) )

	.dataa(!\imem~1_combout ),
	.datab(!\Equal5~1_combout ),
	.datac(!\Equal5~0_combout ),
	.datad(!\imem~2_combout ),
	.datae(!wregno_EX[1]),
	.dataf(!\wregno_EX[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~1 .extended_lut = "off";
defparam \stall_pipe~1 .lut_mask = 64'h8000008040000040;
defparam \stall_pipe~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N51
cyclonev_lcell_comb \Equal7~1 (
// Equation(s):
// \Equal7~1_combout  = ( \imem_rtl_0|auto_generated|ram_block1a7~portadataout  & ( !wregno_MEM[3] $ (((!\imem~0_q ) # ((\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & !\imem_rtl_0|auto_generated|ram_block1a39~portadataout )))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a7~portadataout  & ( !wregno_MEM[3] $ (((!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((!\imem~0_q ) # (!\imem_rtl_0|auto_generated|ram_block1a39~portadataout )))) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\imem~0_q ),
	.datac(!\imem_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datad(!wregno_MEM[3]),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~1 .extended_lut = "off";
defparam \Equal7~1 .lut_mask = 64'h01FE01FE23DC23DC;
defparam \Equal7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N48
cyclonev_lcell_comb \Equal7~0 (
// Equation(s):
// \Equal7~0_combout  = ( \imem_rtl_0|auto_generated|ram_block1a38~portadataout  & ( !wregno_MEM[2] $ (((!\imem~0_q ) # ((!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q  & !\imem_rtl_0|auto_generated|ram_block1a6~portadataout )))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a38~portadataout  & ( !wregno_MEM[2] $ ((((!\imem~0_q ) # (!\imem_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ))) ) )

	.dataa(!\imem_rtl_0|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\imem~0_q ),
	.datac(!wregno_MEM[2]),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datae(gnd),
	.dataf(!\imem_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~0 .extended_lut = "off";
defparam \Equal7~0 .lut_mask = 64'h0F2D0F2D1E3C1E3C;
defparam \Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y7_N24
cyclonev_lcell_comb \stall_pipe~2 (
// Equation(s):
// \stall_pipe~2_combout  = ( wregno_MEM[0] & ( !\Equal7~0_combout  & ( (!\Equal7~1_combout  & (\imem~15_combout  & (!wregno_MEM[1] $ (\imem~16_combout )))) ) ) ) # ( !wregno_MEM[0] & ( !\Equal7~0_combout  & ( (!\Equal7~1_combout  & (!\imem~15_combout  & 
// (!wregno_MEM[1] $ (\imem~16_combout )))) ) ) )

	.dataa(!\Equal7~1_combout ),
	.datab(!wregno_MEM[1]),
	.datac(!\imem~15_combout ),
	.datad(!\imem~16_combout ),
	.datae(!wregno_MEM[0]),
	.dataf(!\Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~2 .extended_lut = "off";
defparam \stall_pipe~2 .lut_mask = 64'h8020080200000000;
defparam \stall_pipe~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N48
cyclonev_lcell_comb \stall_pipe~4 (
// Equation(s):
// \stall_pipe~4_combout  = ( \stall_pipe~1_combout  & ( \stall_pipe~2_combout  & ( (\Equal9~0_combout  & \Equal6~0_combout ) ) ) ) # ( !\stall_pipe~1_combout  & ( \stall_pipe~2_combout  & ( (\Equal9~0_combout  & ((!\stall_pipe~0_combout ) # 
// (\Equal6~0_combout ))) ) ) ) # ( \stall_pipe~1_combout  & ( !\stall_pipe~2_combout  & ( (\Equal6~0_combout  & ((!\stall_pipe~3_combout ) # (\Equal9~0_combout ))) ) ) ) # ( !\stall_pipe~1_combout  & ( !\stall_pipe~2_combout  & ( (!\Equal9~0_combout  & 
// (!\stall_pipe~3_combout  & ((!\stall_pipe~0_combout ) # (\Equal6~0_combout )))) # (\Equal9~0_combout  & ((!\stall_pipe~0_combout ) # ((\Equal6~0_combout )))) ) ) )

	.dataa(!\Equal9~0_combout ),
	.datab(!\stall_pipe~0_combout ),
	.datac(!\stall_pipe~3_combout ),
	.datad(!\Equal6~0_combout ),
	.datae(!\stall_pipe~1_combout ),
	.dataf(!\stall_pipe~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~4 .extended_lut = "off";
defparam \stall_pipe~4 .lut_mask = 64'hC4F500F544550055;
defparam \stall_pipe~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N18
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( !PC_FE[8] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( !PC_FE[8] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(!PC_FE[8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N45
cyclonev_lcell_comb \PC_FE~1 (
// Equation(s):
// \PC_FE~1_combout  = ( \Add0~29_sumout  & ( (!\stall_pipe~4_combout  & PC_FE[8]) ) ) # ( !\Add0~29_sumout  & ( (PC_FE[8]) # (\stall_pipe~4_combout ) ) )

	.dataa(!\stall_pipe~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC_FE[8]),
	.datae(gnd),
	.dataf(!\Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~1 .extended_lut = "off";
defparam \PC_FE~1 .lut_mask = 64'h55FF55FF00AA00AA;
defparam \PC_FE~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N47
dffeas \PC_FE[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~1_combout ),
	.asdata(\pctarget_EX[8]~_wirecell_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[8] .is_wysiwyg = "true";
defparam \PC_FE[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N21
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( PC_FE[9] ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( PC_FE[9] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N15
cyclonev_lcell_comb \pctarget_EX[9]~feeder (
// Equation(s):
// \pctarget_EX[9]~feeder_combout  = \Add4~33_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add4~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX[9]~feeder .extended_lut = "off";
defparam \pctarget_EX[9]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \pctarget_EX[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N39
cyclonev_lcell_comb \pctarget_EX_w[9]~8 (
// Equation(s):
// \pctarget_EX_w[9]~8_combout  = ( \Add5~33_sumout  & ( (\Add6~33_sumout ) # (ctrlsig_ID[3]) ) ) # ( !\Add5~33_sumout  & ( (!ctrlsig_ID[3] & \Add6~33_sumout ) ) )

	.dataa(gnd),
	.datab(!ctrlsig_ID[3]),
	.datac(!\Add6~33_sumout ),
	.datad(gnd),
	.datae(!\Add5~33_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX_w[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX_w[9]~8 .extended_lut = "off";
defparam \pctarget_EX_w[9]~8 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \pctarget_EX_w[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N16
dffeas \pctarget_EX[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pctarget_EX[9]~feeder_combout ),
	.asdata(\pctarget_EX_w[9]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_ID[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[9] .is_wysiwyg = "true";
defparam \pctarget_EX[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N22
dffeas \PC_FE[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(pctarget_EX[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\PC_FE[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[9] .is_wysiwyg = "true";
defparam \PC_FE[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N24
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( PC_FE[10] ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( PC_FE[10] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(!PC_FE[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N42
cyclonev_lcell_comb \pctarget_EX_w[10]~9 (
// Equation(s):
// \pctarget_EX_w[10]~9_combout  = ( \Add5~37_sumout  & ( (ctrlsig_ID[3]) # (\Add6~37_sumout ) ) ) # ( !\Add5~37_sumout  & ( (\Add6~37_sumout  & !ctrlsig_ID[3]) ) )

	.dataa(gnd),
	.datab(!\Add6~37_sumout ),
	.datac(gnd),
	.datad(!ctrlsig_ID[3]),
	.datae(!\Add5~37_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX_w[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX_w[10]~9 .extended_lut = "off";
defparam \pctarget_EX_w[10]~9 .lut_mask = 64'h330033FF330033FF;
defparam \pctarget_EX_w[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N25
dffeas \pctarget_EX[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~37_sumout ),
	.asdata(\pctarget_EX_w[10]~9_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_ID[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[10] .is_wysiwyg = "true";
defparam \pctarget_EX[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N25
dffeas \PC_FE[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(pctarget_EX[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\PC_FE[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[10] .is_wysiwyg = "true";
defparam \PC_FE[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N27
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( PC_FE[11] ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( PC_FE[11] ) + ( GND ) + ( \Add0~38  ))

	.dataa(!PC_FE[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N29
dffeas \PC_FE[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(pctarget_EX[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\PC_FE[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[11] .is_wysiwyg = "true";
defparam \PC_FE[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N30
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( PC_FE[12] ) + ( GND ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( PC_FE[12] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N18
cyclonev_lcell_comb \pctarget_EX_w[12]~11 (
// Equation(s):
// \pctarget_EX_w[12]~11_combout  = ( \Add5~45_sumout  & ( (\Add6~45_sumout ) # (ctrlsig_ID[3]) ) ) # ( !\Add5~45_sumout  & ( (!ctrlsig_ID[3] & \Add6~45_sumout ) ) )

	.dataa(gnd),
	.datab(!ctrlsig_ID[3]),
	.datac(!\Add6~45_sumout ),
	.datad(gnd),
	.datae(!\Add5~45_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX_w[12]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX_w[12]~11 .extended_lut = "off";
defparam \pctarget_EX_w[12]~11 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \pctarget_EX_w[12]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N31
dffeas \pctarget_EX[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~45_sumout ),
	.asdata(\pctarget_EX_w[12]~11_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_ID[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[12] .is_wysiwyg = "true";
defparam \pctarget_EX[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N31
dffeas \PC_FE[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(pctarget_EX[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\PC_FE[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[12] .is_wysiwyg = "true";
defparam \PC_FE[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N33
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( PC_FE[13] ) + ( GND ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( PC_FE[13] ) + ( GND ) + ( \Add0~46  ))

	.dataa(!PC_FE[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N54
cyclonev_lcell_comb \pctarget_EX[13]~feeder (
// Equation(s):
// \pctarget_EX[13]~feeder_combout  = ( \Add4~49_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX[13]~feeder .extended_lut = "off";
defparam \pctarget_EX[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pctarget_EX[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N57
cyclonev_lcell_comb \pctarget_EX_w[13]~12 (
// Equation(s):
// \pctarget_EX_w[13]~12_combout  = ( ctrlsig_ID[3] & ( \Add5~49_sumout  ) ) # ( !ctrlsig_ID[3] & ( \Add6~49_sumout  ) )

	.dataa(!\Add6~49_sumout ),
	.datab(gnd),
	.datac(!\Add5~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ctrlsig_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX_w[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX_w[13]~12 .extended_lut = "off";
defparam \pctarget_EX_w[13]~12 .lut_mask = 64'h555555550F0F0F0F;
defparam \pctarget_EX_w[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N55
dffeas \pctarget_EX[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pctarget_EX[13]~feeder_combout ),
	.asdata(\pctarget_EX_w[13]~12_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_ID[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[13] .is_wysiwyg = "true";
defparam \pctarget_EX[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N35
dffeas \PC_FE[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(pctarget_EX[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\PC_FE[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[13] .is_wysiwyg = "true";
defparam \PC_FE[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N36
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( PC_FE[14] ) + ( GND ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( PC_FE[14] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(!PC_FE[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N57
cyclonev_lcell_comb \pctarget_EX[14]~feeder (
// Equation(s):
// \pctarget_EX[14]~feeder_combout  = ( \Add4~53_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX[14]~feeder .extended_lut = "off";
defparam \pctarget_EX[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pctarget_EX[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N54
cyclonev_lcell_comb \pctarget_EX_w[14]~13 (
// Equation(s):
// \pctarget_EX_w[14]~13_combout  = ( \Add6~53_sumout  & ( (!ctrlsig_ID[3]) # (\Add5~53_sumout ) ) ) # ( !\Add6~53_sumout  & ( (ctrlsig_ID[3] & \Add5~53_sumout ) ) )

	.dataa(gnd),
	.datab(!ctrlsig_ID[3]),
	.datac(!\Add5~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add6~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX_w[14]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX_w[14]~13 .extended_lut = "off";
defparam \pctarget_EX_w[14]~13 .lut_mask = 64'h03030303CFCFCFCF;
defparam \pctarget_EX_w[14]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N58
dffeas \pctarget_EX[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pctarget_EX[14]~feeder_combout ),
	.asdata(\pctarget_EX_w[14]~13_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_ID[4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[14] .is_wysiwyg = "true";
defparam \pctarget_EX[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N37
dffeas \PC_FE[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(pctarget_EX[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\PC_FE[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[14] .is_wysiwyg = "true";
defparam \PC_FE[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N39
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \PC_FE[15]~DUPLICATE_q  ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_FE[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N41
dffeas \PC_FE[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(pctarget_EX[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\PC_FE[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[15]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N59
dffeas \imem_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_FE[15]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\imem_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \imem_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \imem_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N54
cyclonev_lcell_comb \imem~2 (
// Equation(s):
// \imem~2_combout  = ( \imem_rtl_0|auto_generated|ram_block1a33~portadataout  & ( (\imem~0_q  & ((\imem_rtl_0|auto_generated|ram_block1a1~portadataout ) # (\imem_rtl_0|auto_generated|address_reg_a [0]))) ) ) # ( 
// !\imem_rtl_0|auto_generated|ram_block1a33~portadataout  & ( (!\imem_rtl_0|auto_generated|address_reg_a [0] & (\imem~0_q  & \imem_rtl_0|auto_generated|ram_block1a1~portadataout )) ) )

	.dataa(gnd),
	.datab(!\imem_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\imem~0_q ),
	.datad(!\imem_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datae(!\imem_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~2 .extended_lut = "off";
defparam \imem~2 .lut_mask = 64'h000C030F000C030F;
defparam \imem~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N30
cyclonev_lcell_comb \Mux62~0 (
// Equation(s):
// \Mux62~0_combout  = ( \regs[0][1]~q  & ( \imem~1_combout  & ( (!\imem~2_combout  & ((\regs[1][1]~q ))) # (\imem~2_combout  & (\regs[3][1]~q )) ) ) ) # ( !\regs[0][1]~q  & ( \imem~1_combout  & ( (!\imem~2_combout  & ((\regs[1][1]~q ))) # (\imem~2_combout  
// & (\regs[3][1]~q )) ) ) ) # ( \regs[0][1]~q  & ( !\imem~1_combout  & ( (!\imem~2_combout ) # (\regs[2][1]~q ) ) ) ) # ( !\regs[0][1]~q  & ( !\imem~1_combout  & ( (\imem~2_combout  & \regs[2][1]~q ) ) ) )

	.dataa(!\imem~2_combout ),
	.datab(!\regs[3][1]~q ),
	.datac(!\regs[2][1]~q ),
	.datad(!\regs[1][1]~q ),
	.datae(!\regs[0][1]~q ),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~0 .extended_lut = "off";
defparam \Mux62~0 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N42
cyclonev_lcell_comb \Mux62~1 (
// Equation(s):
// \Mux62~1_combout  = ( \regs[4][1]~q  & ( \imem~2_combout  & ( (!\imem~1_combout  & (\regs[6][1]~q )) # (\imem~1_combout  & ((\regs[7][1]~q ))) ) ) ) # ( !\regs[4][1]~q  & ( \imem~2_combout  & ( (!\imem~1_combout  & (\regs[6][1]~q )) # (\imem~1_combout  & 
// ((\regs[7][1]~q ))) ) ) ) # ( \regs[4][1]~q  & ( !\imem~2_combout  & ( (!\imem~1_combout ) # (\regs[5][1]~q ) ) ) ) # ( !\regs[4][1]~q  & ( !\imem~2_combout  & ( (\regs[5][1]~q  & \imem~1_combout ) ) ) )

	.dataa(!\regs[6][1]~q ),
	.datab(!\regs[7][1]~q ),
	.datac(!\regs[5][1]~q ),
	.datad(!\imem~1_combout ),
	.datae(!\regs[4][1]~q ),
	.dataf(!\imem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~1 .extended_lut = "off";
defparam \Mux62~1 .lut_mask = 64'h000FFF0F55335533;
defparam \Mux62~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y8_N18
cyclonev_lcell_comb \Mux62~3 (
// Equation(s):
// \Mux62~3_combout  = ( \regs[14][1]~q  & ( \imem~1_combout  & ( (!\imem~2_combout  & (\regs[13][1]~q )) # (\imem~2_combout  & ((\regs[15][1]~q ))) ) ) ) # ( !\regs[14][1]~q  & ( \imem~1_combout  & ( (!\imem~2_combout  & (\regs[13][1]~q )) # 
// (\imem~2_combout  & ((\regs[15][1]~q ))) ) ) ) # ( \regs[14][1]~q  & ( !\imem~1_combout  & ( (\regs[12][1]~q ) # (\imem~2_combout ) ) ) ) # ( !\regs[14][1]~q  & ( !\imem~1_combout  & ( (!\imem~2_combout  & \regs[12][1]~q ) ) ) )

	.dataa(!\regs[13][1]~q ),
	.datab(!\imem~2_combout ),
	.datac(!\regs[12][1]~q ),
	.datad(!\regs[15][1]~q ),
	.datae(!\regs[14][1]~q ),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~3 .extended_lut = "off";
defparam \Mux62~3 .lut_mask = 64'h0C0C3F3F44774477;
defparam \Mux62~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N30
cyclonev_lcell_comb \Mux62~2 (
// Equation(s):
// \Mux62~2_combout  = ( \regs[10][1]~q  & ( \regs[9][1]~q  & ( (!\imem~1_combout  & (((\regs[8][1]~q )) # (\imem~2_combout ))) # (\imem~1_combout  & ((!\imem~2_combout ) # ((\regs[11][1]~q )))) ) ) ) # ( !\regs[10][1]~q  & ( \regs[9][1]~q  & ( 
// (!\imem~1_combout  & (!\imem~2_combout  & (\regs[8][1]~q ))) # (\imem~1_combout  & ((!\imem~2_combout ) # ((\regs[11][1]~q )))) ) ) ) # ( \regs[10][1]~q  & ( !\regs[9][1]~q  & ( (!\imem~1_combout  & (((\regs[8][1]~q )) # (\imem~2_combout ))) # 
// (\imem~1_combout  & (\imem~2_combout  & ((\regs[11][1]~q )))) ) ) ) # ( !\regs[10][1]~q  & ( !\regs[9][1]~q  & ( (!\imem~1_combout  & (!\imem~2_combout  & (\regs[8][1]~q ))) # (\imem~1_combout  & (\imem~2_combout  & ((\regs[11][1]~q )))) ) ) )

	.dataa(!\imem~1_combout ),
	.datab(!\imem~2_combout ),
	.datac(!\regs[8][1]~q ),
	.datad(!\regs[11][1]~q ),
	.datae(!\regs[10][1]~q ),
	.dataf(!\regs[9][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~2 .extended_lut = "off";
defparam \Mux62~2 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \Mux62~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N30
cyclonev_lcell_comb \Mux62~4 (
// Equation(s):
// \Mux62~4_combout  = ( \imem~3_combout  & ( \Mux62~2_combout  & ( (!\imem~4_combout  & (\Mux62~1_combout )) # (\imem~4_combout  & ((\Mux62~3_combout ))) ) ) ) # ( !\imem~3_combout  & ( \Mux62~2_combout  & ( (\imem~4_combout ) # (\Mux62~0_combout ) ) ) ) # 
// ( \imem~3_combout  & ( !\Mux62~2_combout  & ( (!\imem~4_combout  & (\Mux62~1_combout )) # (\imem~4_combout  & ((\Mux62~3_combout ))) ) ) ) # ( !\imem~3_combout  & ( !\Mux62~2_combout  & ( (\Mux62~0_combout  & !\imem~4_combout ) ) ) )

	.dataa(!\Mux62~0_combout ),
	.datab(!\Mux62~1_combout ),
	.datac(!\Mux62~3_combout ),
	.datad(!\imem~4_combout ),
	.datae(!\imem~3_combout ),
	.dataf(!\Mux62~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~4 .extended_lut = "off";
defparam \Mux62~4 .lut_mask = 64'h5500330F55FF330F;
defparam \Mux62~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N31
dffeas \regval2_ID[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Mux62~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[1] .is_wysiwyg = "true";
defparam \regval2_ID[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N3
cyclonev_lcell_comb \regval2_EX[1]~feeder (
// Equation(s):
// \regval2_EX[1]~feeder_combout  = ( regval2_ID[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_EX[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_EX[1]~feeder .extended_lut = "off";
defparam \regval2_EX[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_EX[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N5
dffeas \regval2_EX[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_EX[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[1] .is_wysiwyg = "true";
defparam \regval2_EX[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N12
cyclonev_lcell_comb \always9~0 (
// Equation(s):
// \always9~0_combout  = ( \Equal18~4_combout  & ( ctrlsig_EX[1] & ( (\Equal18~0_combout  & (\Equal18~1_combout  & (\dmem~35_combout  & !aluout_EX[7]))) ) ) )

	.dataa(!\Equal18~0_combout ),
	.datab(!\Equal18~1_combout ),
	.datac(!\dmem~35_combout ),
	.datad(!aluout_EX[7]),
	.datae(!\Equal18~4_combout ),
	.dataf(!ctrlsig_EX[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always9~0 .extended_lut = "off";
defparam \always9~0 .lut_mask = 64'h0000000000000100;
defparam \always9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N2
dffeas \HEX_out[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[1]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[1] .is_wysiwyg = "true";
defparam \HEX_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N12
cyclonev_lcell_comb \HEX_out[2]~2 (
// Equation(s):
// \HEX_out[2]~2_combout  = ( !regval2_EX[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[2]~2 .extended_lut = "off";
defparam \HEX_out[2]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N15
cyclonev_lcell_comb \HEX_out[2]~feeder (
// Equation(s):
// \HEX_out[2]~feeder_combout  = ( \HEX_out[2]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEX_out[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[2]~feeder .extended_lut = "off";
defparam \HEX_out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HEX_out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N17
dffeas \HEX_out[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[2]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[2] .is_wysiwyg = "true";
defparam \HEX_out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N3
cyclonev_lcell_comb \HEX_out[0]~0 (
// Equation(s):
// \HEX_out[0]~0_combout  = ( !regval2_EX[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[0]~0 .extended_lut = "off";
defparam \HEX_out[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N7
dffeas \HEX_out[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[0]~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[0]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[0] .is_wysiwyg = "true";
defparam \HEX_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N57
cyclonev_lcell_comb \HEX_out[3]~1 (
// Equation(s):
// \HEX_out[3]~1_combout  = ( !regval2_EX[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[3]~1 .extended_lut = "off";
defparam \HEX_out[3]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N13
dffeas \HEX_out[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[3]~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[3]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[3] .is_wysiwyg = "true";
defparam \HEX_out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N48
cyclonev_lcell_comb \ss0|OUT~0 (
// Equation(s):
// \ss0|OUT~0_combout  = ( HEX_out[3] & ( (!HEX_out[1] & (!HEX_out[2] $ (!HEX_out[0]))) ) ) # ( !HEX_out[3] & ( (!HEX_out[0] & (!HEX_out[1] $ (HEX_out[2]))) ) )

	.dataa(!HEX_out[1]),
	.datab(!HEX_out[2]),
	.datac(!HEX_out[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0 .extended_lut = "off";
defparam \ss0|OUT~0 .lut_mask = 64'h9090909028282828;
defparam \ss0|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N54
cyclonev_lcell_comb \ss0|OUT~1 (
// Equation(s):
// \ss0|OUT~1_combout  = ( HEX_out[3] & ( (!HEX_out[2] & (!HEX_out[1] $ (HEX_out[0]))) ) ) # ( !HEX_out[3] & ( (!HEX_out[0] & (HEX_out[1])) # (HEX_out[0] & ((!HEX_out[2]))) ) )

	.dataa(!HEX_out[1]),
	.datab(!HEX_out[2]),
	.datac(!HEX_out[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~1 .extended_lut = "off";
defparam \ss0|OUT~1 .lut_mask = 64'h5C5C5C5C84848484;
defparam \ss0|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N3
cyclonev_lcell_comb \ss0|OUT~2 (
// Equation(s):
// \ss0|OUT~2_combout  = ( HEX_out[0] & ( HEX_out[3] & ( (!HEX_out[1]) # (!HEX_out[2]) ) ) ) # ( !HEX_out[0] & ( HEX_out[3] ) ) # ( HEX_out[0] & ( !HEX_out[3] & ( HEX_out[2] ) ) ) # ( !HEX_out[0] & ( !HEX_out[3] & ( (!HEX_out[1]) # (HEX_out[2]) ) ) )

	.dataa(!HEX_out[1]),
	.datab(gnd),
	.datac(!HEX_out[2]),
	.datad(gnd),
	.datae(!HEX_out[0]),
	.dataf(!HEX_out[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~2 .extended_lut = "off";
defparam \ss0|OUT~2 .lut_mask = 64'hAFAF0F0FFFFFFAFA;
defparam \ss0|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N33
cyclonev_lcell_comb \ss0|OUT~3 (
// Equation(s):
// \ss0|OUT~3_combout  = ( HEX_out[3] & ( (!HEX_out[1] & (!HEX_out[2] $ (!HEX_out[0]))) # (HEX_out[1] & (!HEX_out[2] & !HEX_out[0])) ) ) # ( !HEX_out[3] & ( (HEX_out[1] & (!HEX_out[2] $ (HEX_out[0]))) ) )

	.dataa(!HEX_out[1]),
	.datab(!HEX_out[2]),
	.datac(!HEX_out[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~3 .extended_lut = "off";
defparam \ss0|OUT~3 .lut_mask = 64'h4141414168686868;
defparam \ss0|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N51
cyclonev_lcell_comb \ss0|OUT~4 (
// Equation(s):
// \ss0|OUT~4_combout  = ( HEX_out[3] & ( (!HEX_out[0]) # ((!HEX_out[1] & !HEX_out[2])) ) ) # ( !HEX_out[3] & ( (!HEX_out[1] & (HEX_out[2] & !HEX_out[0])) ) )

	.dataa(!HEX_out[1]),
	.datab(!HEX_out[2]),
	.datac(!HEX_out[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~4 .extended_lut = "off";
defparam \ss0|OUT~4 .lut_mask = 64'h20202020F8F8F8F8;
defparam \ss0|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N30
cyclonev_lcell_comb \ss0|OUT~5 (
// Equation(s):
// \ss0|OUT~5_combout  = ( HEX_out[3] & ( (!HEX_out[1] & (HEX_out[2] & !HEX_out[0])) # (HEX_out[1] & ((!HEX_out[0]) # (HEX_out[2]))) ) ) # ( !HEX_out[3] & ( (!HEX_out[1] & (!HEX_out[2] & !HEX_out[0])) ) )

	.dataa(!HEX_out[1]),
	.datab(!HEX_out[2]),
	.datac(!HEX_out[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5 .extended_lut = "off";
defparam \ss0|OUT~5 .lut_mask = 64'h8080808071717171;
defparam \ss0|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N57
cyclonev_lcell_comb \ss0|OUT~6 (
// Equation(s):
// \ss0|OUT~6_combout  = ( HEX_out[3] & ( (!HEX_out[1] & (!HEX_out[2])) # (HEX_out[1] & ((HEX_out[0]) # (HEX_out[2]))) ) ) # ( !HEX_out[3] & ( ((!HEX_out[0]) # (HEX_out[2])) # (HEX_out[1]) ) )

	.dataa(!HEX_out[1]),
	.datab(!HEX_out[2]),
	.datac(!HEX_out[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6 .extended_lut = "off";
defparam \ss0|OUT~6 .lut_mask = 64'hF7F7F7F79D9D9D9D;
defparam \ss0|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N0
cyclonev_lcell_comb \HEX_out[7]~3 (
// Equation(s):
// \HEX_out[7]~3_combout  = ( !regval2_EX[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!regval2_EX[7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[7]~3 .extended_lut = "off";
defparam \HEX_out[7]~3 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \HEX_out[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N30
cyclonev_lcell_comb \HEX_out[7]~feeder (
// Equation(s):
// \HEX_out[7]~feeder_combout  = ( \HEX_out[7]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEX_out[7]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[7]~feeder .extended_lut = "off";
defparam \HEX_out[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HEX_out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N32
dffeas \HEX_out[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[7]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[7] .is_wysiwyg = "true";
defparam \HEX_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N41
dffeas \HEX_out[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[4]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[4] .is_wysiwyg = "true";
defparam \HEX_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N36
cyclonev_lcell_comb \HEX_out[5]~4 (
// Equation(s):
// \HEX_out[5]~4_combout  = ( !regval2_EX[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[5]~4 .extended_lut = "off";
defparam \HEX_out[5]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N38
dffeas \HEX_out[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[5]~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[5]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[5] .is_wysiwyg = "true";
defparam \HEX_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N33
cyclonev_lcell_comb \HEX_out[6]~feeder (
// Equation(s):
// \HEX_out[6]~feeder_combout  = ( regval2_EX[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[6]~feeder .extended_lut = "off";
defparam \HEX_out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HEX_out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N35
dffeas \HEX_out[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[6]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[6] .is_wysiwyg = "true";
defparam \HEX_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N15
cyclonev_lcell_comb \ss1|OUT~0 (
// Equation(s):
// \ss1|OUT~0_combout  = ( HEX_out[5] & ( HEX_out[6] & ( !HEX_out[7] $ (!HEX_out[4]) ) ) ) # ( HEX_out[5] & ( !HEX_out[6] & ( (HEX_out[7] & HEX_out[4]) ) ) ) # ( !HEX_out[5] & ( !HEX_out[6] & ( (!HEX_out[7] & HEX_out[4]) ) ) )

	.dataa(gnd),
	.datab(!HEX_out[7]),
	.datac(!HEX_out[4]),
	.datad(gnd),
	.datae(!HEX_out[5]),
	.dataf(!HEX_out[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~0 .extended_lut = "off";
defparam \ss1|OUT~0 .lut_mask = 64'h0C0C030300003C3C;
defparam \ss1|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N21
cyclonev_lcell_comb \ss1|OUT~1 (
// Equation(s):
// \ss1|OUT~1_combout  = ( HEX_out[7] & ( (HEX_out[6] & (!HEX_out[4] $ (HEX_out[5]))) ) ) # ( !HEX_out[7] & ( (!HEX_out[4] & (HEX_out[6])) # (HEX_out[4] & ((!HEX_out[5]))) ) )

	.dataa(!HEX_out[6]),
	.datab(!HEX_out[4]),
	.datac(gnd),
	.datad(!HEX_out[5]),
	.datae(gnd),
	.dataf(!HEX_out[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~1 .extended_lut = "off";
defparam \ss1|OUT~1 .lut_mask = 64'h7744774444114411;
defparam \ss1|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N57
cyclonev_lcell_comb \ss1|OUT~2 (
// Equation(s):
// \ss1|OUT~2_combout  = ( HEX_out[7] & ( (!HEX_out[6] & (!HEX_out[4] & !HEX_out[5])) ) ) # ( !HEX_out[7] & ( (HEX_out[6] & ((!HEX_out[4]) # (!HEX_out[5]))) ) )

	.dataa(!HEX_out[6]),
	.datab(!HEX_out[4]),
	.datac(gnd),
	.datad(!HEX_out[5]),
	.datae(gnd),
	.dataf(!HEX_out[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~2 .extended_lut = "off";
defparam \ss1|OUT~2 .lut_mask = 64'h5544554488008800;
defparam \ss1|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N18
cyclonev_lcell_comb \ss1|OUT~3 (
// Equation(s):
// \ss1|OUT~3_combout  = ( HEX_out[7] & ( (!HEX_out[6] & (HEX_out[4] & HEX_out[5])) # (HEX_out[6] & (!HEX_out[4] $ (!HEX_out[5]))) ) ) # ( !HEX_out[7] & ( (!HEX_out[5] & (!HEX_out[6] $ (HEX_out[4]))) ) )

	.dataa(!HEX_out[6]),
	.datab(!HEX_out[4]),
	.datac(!HEX_out[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~3 .extended_lut = "off";
defparam \ss1|OUT~3 .lut_mask = 64'h9090909016161616;
defparam \ss1|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N54
cyclonev_lcell_comb \ss1|OUT~4 (
// Equation(s):
// \ss1|OUT~4_combout  = ( HEX_out[7] & ( ((HEX_out[6] & HEX_out[5])) # (HEX_out[4]) ) ) # ( !HEX_out[7] & ( (!HEX_out[6] & (HEX_out[4] & HEX_out[5])) ) )

	.dataa(!HEX_out[6]),
	.datab(!HEX_out[4]),
	.datac(!HEX_out[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~4 .extended_lut = "off";
defparam \ss1|OUT~4 .lut_mask = 64'h0202020237373737;
defparam \ss1|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N0
cyclonev_lcell_comb \ss1|OUT~5 (
// Equation(s):
// \ss1|OUT~5_combout  = ( HEX_out[7] & ( (!HEX_out[4] & (!HEX_out[6] & !HEX_out[5])) # (HEX_out[4] & ((!HEX_out[6]) # (!HEX_out[5]))) ) ) # ( !HEX_out[7] & ( (HEX_out[4] & (HEX_out[6] & HEX_out[5])) ) )

	.dataa(gnd),
	.datab(!HEX_out[4]),
	.datac(!HEX_out[6]),
	.datad(!HEX_out[5]),
	.datae(gnd),
	.dataf(!HEX_out[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~5 .extended_lut = "off";
defparam \ss1|OUT~5 .lut_mask = 64'h00030003F330F330;
defparam \ss1|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N9
cyclonev_lcell_comb \ss1|OUT~6 (
// Equation(s):
// \ss1|OUT~6_combout  = ( HEX_out[6] & ( (!HEX_out[7] & ((!HEX_out[5]) # (HEX_out[4]))) # (HEX_out[7] & ((!HEX_out[4]) # (HEX_out[5]))) ) ) # ( !HEX_out[6] & ( (!HEX_out[7]) # (!HEX_out[5]) ) )

	.dataa(gnd),
	.datab(!HEX_out[7]),
	.datac(!HEX_out[4]),
	.datad(!HEX_out[5]),
	.datae(gnd),
	.dataf(!HEX_out[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6 .extended_lut = "off";
defparam \ss1|OUT~6 .lut_mask = 64'hFFCCFFCCFC3FFC3F;
defparam \ss1|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N41
dffeas \HEX_out[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[8]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[8] .is_wysiwyg = "true";
defparam \HEX_out[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N54
cyclonev_lcell_comb \HEX_out[11]~6 (
// Equation(s):
// \HEX_out[11]~6_combout  = ( !regval2_EX[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[11]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[11]~6 .extended_lut = "off";
defparam \HEX_out[11]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[11]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N44
dffeas \HEX_out[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[11]~6_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[11]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[11] .is_wysiwyg = "true";
defparam \HEX_out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N3
cyclonev_lcell_comb \HEX_out[9]~7 (
// Equation(s):
// \HEX_out[9]~7_combout  = ( !regval2_EX[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!regval2_EX[9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[9]~7 .extended_lut = "off";
defparam \HEX_out[9]~7 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \HEX_out[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N47
dffeas \HEX_out[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[9]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[9]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[9] .is_wysiwyg = "true";
defparam \HEX_out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N48
cyclonev_lcell_comb \HEX_out[10]~5 (
// Equation(s):
// \HEX_out[10]~5_combout  = ( !regval2_EX[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[10]~5 .extended_lut = "off";
defparam \HEX_out[10]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N37
dffeas \HEX_out[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[10]~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[10]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[10] .is_wysiwyg = "true";
defparam \HEX_out[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N21
cyclonev_lcell_comb \ss2|OUT~0 (
// Equation(s):
// \ss2|OUT~0_combout  = ( HEX_out[10] & ( (HEX_out[8] & (!HEX_out[11] $ (HEX_out[9]))) ) ) # ( !HEX_out[10] & ( (HEX_out[9] & (!HEX_out[8] $ (!HEX_out[11]))) ) )

	.dataa(!HEX_out[8]),
	.datab(gnd),
	.datac(!HEX_out[11]),
	.datad(!HEX_out[9]),
	.datae(gnd),
	.dataf(!HEX_out[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~0 .extended_lut = "off";
defparam \ss2|OUT~0 .lut_mask = 64'h005A005A50055005;
defparam \ss2|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N39
cyclonev_lcell_comb \ss2|OUT~1 (
// Equation(s):
// \ss2|OUT~1_combout  = ( HEX_out[8] & ( HEX_out[10] & ( (!HEX_out[11] & !HEX_out[9]) ) ) ) # ( HEX_out[8] & ( !HEX_out[10] & ( !HEX_out[11] $ (HEX_out[9]) ) ) ) # ( !HEX_out[8] & ( !HEX_out[10] & ( (!HEX_out[11]) # (!HEX_out[9]) ) ) )

	.dataa(gnd),
	.datab(!HEX_out[11]),
	.datac(!HEX_out[9]),
	.datad(gnd),
	.datae(!HEX_out[8]),
	.dataf(!HEX_out[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~1 .extended_lut = "off";
defparam \ss2|OUT~1 .lut_mask = 64'hFCFCC3C30000C0C0;
defparam \ss2|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N9
cyclonev_lcell_comb \ss2|OUT~2 (
// Equation(s):
// \ss2|OUT~2_combout  = ( HEX_out[9] & ( HEX_out[10] ) ) # ( !HEX_out[9] & ( HEX_out[10] & ( (!HEX_out[11]) # (HEX_out[8]) ) ) ) # ( HEX_out[9] & ( !HEX_out[10] & ( (HEX_out[11]) # (HEX_out[8]) ) ) ) # ( !HEX_out[9] & ( !HEX_out[10] & ( HEX_out[11] ) ) )

	.dataa(!HEX_out[8]),
	.datab(gnd),
	.datac(!HEX_out[11]),
	.datad(gnd),
	.datae(!HEX_out[9]),
	.dataf(!HEX_out[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2 .extended_lut = "off";
defparam \ss2|OUT~2 .lut_mask = 64'h0F0F5F5FF5F5FFFF;
defparam \ss2|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N18
cyclonev_lcell_comb \ss2|OUT~3 (
// Equation(s):
// \ss2|OUT~3_combout  = ( HEX_out[9] & ( (HEX_out[11] & (!HEX_out[8] $ (HEX_out[10]))) ) ) # ( !HEX_out[9] & ( (!HEX_out[8] & (!HEX_out[11] & HEX_out[10])) # (HEX_out[8] & ((!HEX_out[10]))) ) )

	.dataa(!HEX_out[8]),
	.datab(!HEX_out[11]),
	.datac(!HEX_out[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~3 .extended_lut = "off";
defparam \ss2|OUT~3 .lut_mask = 64'h5858585821212121;
defparam \ss2|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N27
cyclonev_lcell_comb \ss2|OUT~4 (
// Equation(s):
// \ss2|OUT~4_combout  = ( HEX_out[9] & ( HEX_out[10] & ( HEX_out[8] ) ) ) # ( !HEX_out[9] & ( HEX_out[10] & ( (HEX_out[8] & HEX_out[11]) ) ) ) # ( HEX_out[9] & ( !HEX_out[10] & ( HEX_out[11] ) ) ) # ( !HEX_out[9] & ( !HEX_out[10] & ( (HEX_out[8] & 
// HEX_out[11]) ) ) )

	.dataa(!HEX_out[8]),
	.datab(gnd),
	.datac(!HEX_out[11]),
	.datad(gnd),
	.datae(!HEX_out[9]),
	.dataf(!HEX_out[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~4 .extended_lut = "off";
defparam \ss2|OUT~4 .lut_mask = 64'h05050F0F05055555;
defparam \ss2|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N45
cyclonev_lcell_comb \ss2|OUT~5 (
// Equation(s):
// \ss2|OUT~5_combout  = ( HEX_out[11] & ( (!HEX_out[8] & (HEX_out[10] & !HEX_out[9])) # (HEX_out[8] & ((!HEX_out[9]) # (HEX_out[10]))) ) ) # ( !HEX_out[11] & ( (HEX_out[8] & (!HEX_out[10] & HEX_out[9])) ) )

	.dataa(!HEX_out[8]),
	.datab(!HEX_out[10]),
	.datac(gnd),
	.datad(!HEX_out[9]),
	.datae(gnd),
	.dataf(!HEX_out[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~5 .extended_lut = "off";
defparam \ss2|OUT~5 .lut_mask = 64'h0044004477117711;
defparam \ss2|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N42
cyclonev_lcell_comb \ss2|OUT~6 (
// Equation(s):
// \ss2|OUT~6_combout  = (!HEX_out[8] & ((!HEX_out[9]) # (!HEX_out[10] $ (!HEX_out[11])))) # (HEX_out[8] & ((!HEX_out[11]) # (!HEX_out[10] $ (!HEX_out[9]))))

	.dataa(!HEX_out[8]),
	.datab(!HEX_out[10]),
	.datac(!HEX_out[9]),
	.datad(!HEX_out[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6 .extended_lut = "off";
defparam \ss2|OUT~6 .lut_mask = 64'hF7BCF7BCF7BCF7BC;
defparam \ss2|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N15
cyclonev_lcell_comb \HEX_out[12]~10 (
// Equation(s):
// \HEX_out[12]~10_combout  = ( !regval2_EX[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[12]~10 .extended_lut = "off";
defparam \HEX_out[12]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[12]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N53
dffeas \HEX_out[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[12]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[12]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[12] .is_wysiwyg = "true";
defparam \HEX_out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N42
cyclonev_lcell_comb \HEX_out[15]~8 (
// Equation(s):
// \HEX_out[15]~8_combout  = !regval2_EX[15]

	.dataa(gnd),
	.datab(!regval2_EX[15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[15]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[15]~8 .extended_lut = "off";
defparam \HEX_out[15]~8 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \HEX_out[15]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N44
dffeas \HEX_out[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[15]~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[15]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[15] .is_wysiwyg = "true";
defparam \HEX_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N47
dffeas \HEX_out[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[13]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[13] .is_wysiwyg = "true";
defparam \HEX_out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N21
cyclonev_lcell_comb \HEX_out[14]~9 (
// Equation(s):
// \HEX_out[14]~9_combout  = !regval2_EX[14]

	.dataa(!regval2_EX[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[14]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[14]~9 .extended_lut = "off";
defparam \HEX_out[14]~9 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \HEX_out[14]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N50
dffeas \HEX_out[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[14]~9_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[14]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[14] .is_wysiwyg = "true";
defparam \HEX_out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N3
cyclonev_lcell_comb \ss3|OUT~0 (
// Equation(s):
// \ss3|OUT~0_combout  = ( HEX_out[14] & ( (!HEX_out[12] & (!HEX_out[15] $ (!HEX_out[13]))) ) ) # ( !HEX_out[14] & ( (!HEX_out[13] & (!HEX_out[12] $ (HEX_out[15]))) ) )

	.dataa(!HEX_out[12]),
	.datab(gnd),
	.datac(!HEX_out[15]),
	.datad(!HEX_out[13]),
	.datae(gnd),
	.dataf(!HEX_out[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~0 .extended_lut = "off";
defparam \ss3|OUT~0 .lut_mask = 64'hA500A5000AA00AA0;
defparam \ss3|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N24
cyclonev_lcell_comb \ss3|OUT~1 (
// Equation(s):
// \ss3|OUT~1_combout  = ( HEX_out[14] & ( (!HEX_out[12] & (!HEX_out[15] & HEX_out[13])) ) ) # ( !HEX_out[14] & ( (!HEX_out[12] & (!HEX_out[15] $ (!HEX_out[13]))) # (HEX_out[12] & ((!HEX_out[15]) # (HEX_out[13]))) ) )

	.dataa(!HEX_out[12]),
	.datab(!HEX_out[15]),
	.datac(gnd),
	.datad(!HEX_out[13]),
	.datae(gnd),
	.dataf(!HEX_out[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~1 .extended_lut = "off";
defparam \ss3|OUT~1 .lut_mask = 64'h66DD66DD00880088;
defparam \ss3|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N51
cyclonev_lcell_comb \ss3|OUT~2 (
// Equation(s):
// \ss3|OUT~2_combout  = ( HEX_out[14] & ( (HEX_out[13] & (HEX_out[15] & HEX_out[12])) ) ) # ( !HEX_out[14] & ( (!HEX_out[15] & ((HEX_out[12]) # (HEX_out[13]))) ) )

	.dataa(gnd),
	.datab(!HEX_out[13]),
	.datac(!HEX_out[15]),
	.datad(!HEX_out[12]),
	.datae(gnd),
	.dataf(!HEX_out[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~2 .extended_lut = "off";
defparam \ss3|OUT~2 .lut_mask = 64'h30F030F000030003;
defparam \ss3|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N27
cyclonev_lcell_comb \ss3|OUT~3 (
// Equation(s):
// \ss3|OUT~3_combout  = ( HEX_out[14] & ( (!HEX_out[12] & (HEX_out[15] & !HEX_out[13])) # (HEX_out[12] & (!HEX_out[15] & HEX_out[13])) ) ) # ( !HEX_out[14] & ( (!HEX_out[12] & ((HEX_out[13]))) # (HEX_out[12] & (HEX_out[15] & !HEX_out[13])) ) )

	.dataa(!HEX_out[12]),
	.datab(!HEX_out[15]),
	.datac(!HEX_out[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~3 .extended_lut = "off";
defparam \ss3|OUT~3 .lut_mask = 64'h1A1A1A1A24242424;
defparam \ss3|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N6
cyclonev_lcell_comb \ss3|OUT~4 (
// Equation(s):
// \ss3|OUT~4_combout  = ( HEX_out[15] & ( (!HEX_out[12]) # ((!HEX_out[14] & !HEX_out[13])) ) ) # ( !HEX_out[15] & ( (!HEX_out[12] & (HEX_out[14] & !HEX_out[13])) ) )

	.dataa(!HEX_out[12]),
	.datab(gnd),
	.datac(!HEX_out[14]),
	.datad(!HEX_out[13]),
	.datae(gnd),
	.dataf(!HEX_out[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~4 .extended_lut = "off";
defparam \ss3|OUT~4 .lut_mask = 64'h0A000A00FAAAFAAA;
defparam \ss3|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N48
cyclonev_lcell_comb \ss3|OUT~5 (
// Equation(s):
// \ss3|OUT~5_combout  = ( HEX_out[15] & ( (!HEX_out[13] & (!HEX_out[12] & HEX_out[14])) # (HEX_out[13] & ((!HEX_out[12]) # (HEX_out[14]))) ) ) # ( !HEX_out[15] & ( (!HEX_out[13] & (!HEX_out[12] & !HEX_out[14])) ) )

	.dataa(gnd),
	.datab(!HEX_out[13]),
	.datac(!HEX_out[12]),
	.datad(!HEX_out[14]),
	.datae(gnd),
	.dataf(!HEX_out[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5 .extended_lut = "off";
defparam \ss3|OUT~5 .lut_mask = 64'hC000C00030F330F3;
defparam \ss3|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N45
cyclonev_lcell_comb \ss3|OUT~6 (
// Equation(s):
// \ss3|OUT~6_combout  = ( HEX_out[14] & ( (!HEX_out[15]) # (HEX_out[13]) ) ) # ( !HEX_out[14] & ( (!HEX_out[12] & ((!HEX_out[15]) # (!HEX_out[13]))) # (HEX_out[12] & ((HEX_out[13]) # (HEX_out[15]))) ) )

	.dataa(!HEX_out[12]),
	.datab(gnd),
	.datac(!HEX_out[15]),
	.datad(!HEX_out[13]),
	.datae(gnd),
	.dataf(!HEX_out[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~6 .extended_lut = "off";
defparam \ss3|OUT~6 .lut_mask = 64'hAFF5AFF5F0FFF0FF;
defparam \ss3|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N57
cyclonev_lcell_comb \HEX_out[17]~13 (
// Equation(s):
// \HEX_out[17]~13_combout  = !regval2_EX[17]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_EX[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[17]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[17]~13 .extended_lut = "off";
defparam \HEX_out[17]~13 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \HEX_out[17]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N18
cyclonev_lcell_comb \HEX_out[17]~feeder (
// Equation(s):
// \HEX_out[17]~feeder_combout  = ( \HEX_out[17]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEX_out[17]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[17]~feeder .extended_lut = "off";
defparam \HEX_out[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HEX_out[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N20
dffeas \HEX_out[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[17]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[17] .is_wysiwyg = "true";
defparam \HEX_out[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N12
cyclonev_lcell_comb \HEX_out[19]~12 (
// Equation(s):
// \HEX_out[19]~12_combout  = ( !regval2_EX[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[19]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[19]~12 .extended_lut = "off";
defparam \HEX_out[19]~12 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[19]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N14
dffeas \HEX_out[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[19]~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[19]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[19] .is_wysiwyg = "true";
defparam \HEX_out[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N3
cyclonev_lcell_comb \HEX_out[18]~11 (
// Equation(s):
// \HEX_out[18]~11_combout  = ( !regval2_EX[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[18]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[18]~11 .extended_lut = "off";
defparam \HEX_out[18]~11 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[18]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N4
dffeas \HEX_out[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[18]~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[18]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[18] .is_wysiwyg = "true";
defparam \HEX_out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N8
dffeas \HEX_out[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[16]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[16] .is_wysiwyg = "true";
defparam \HEX_out[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N0
cyclonev_lcell_comb \ss4|OUT~0 (
// Equation(s):
// \ss4|OUT~0_combout  = ( HEX_out[16] & ( (!HEX_out[17] & (!HEX_out[19] & HEX_out[18])) # (HEX_out[17] & (!HEX_out[19] $ (HEX_out[18]))) ) ) # ( !HEX_out[16] & ( (HEX_out[17] & (HEX_out[19] & !HEX_out[18])) ) )

	.dataa(!HEX_out[17]),
	.datab(!HEX_out[19]),
	.datac(!HEX_out[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~0 .extended_lut = "off";
defparam \ss4|OUT~0 .lut_mask = 64'h1010101049494949;
defparam \ss4|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N57
cyclonev_lcell_comb \ss4|OUT~1 (
// Equation(s):
// \ss4|OUT~1_combout  = ( !HEX_out[18] & ( HEX_out[17] & ( !HEX_out[16] $ (HEX_out[19]) ) ) ) # ( HEX_out[18] & ( !HEX_out[17] & ( (HEX_out[16] & !HEX_out[19]) ) ) ) # ( !HEX_out[18] & ( !HEX_out[17] & ( (!HEX_out[16]) # (!HEX_out[19]) ) ) )

	.dataa(gnd),
	.datab(!HEX_out[16]),
	.datac(!HEX_out[19]),
	.datad(gnd),
	.datae(!HEX_out[18]),
	.dataf(!HEX_out[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1 .extended_lut = "off";
defparam \ss4|OUT~1 .lut_mask = 64'hFCFC3030C3C30000;
defparam \ss4|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N30
cyclonev_lcell_comb \ss4|OUT~2 (
// Equation(s):
// \ss4|OUT~2_combout  = ( HEX_out[18] & ( HEX_out[17] ) ) # ( !HEX_out[18] & ( HEX_out[17] & ( (HEX_out[16]) # (HEX_out[19]) ) ) ) # ( HEX_out[18] & ( !HEX_out[17] & ( (!HEX_out[19]) # (HEX_out[16]) ) ) ) # ( !HEX_out[18] & ( !HEX_out[17] & ( HEX_out[19] ) 
// ) )

	.dataa(gnd),
	.datab(!HEX_out[19]),
	.datac(gnd),
	.datad(!HEX_out[16]),
	.datae(!HEX_out[18]),
	.dataf(!HEX_out[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~2 .extended_lut = "off";
defparam \ss4|OUT~2 .lut_mask = 64'h3333CCFF33FFFFFF;
defparam \ss4|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N36
cyclonev_lcell_comb \ss4|OUT~3 (
// Equation(s):
// \ss4|OUT~3_combout  = ( HEX_out[18] & ( HEX_out[17] & ( (HEX_out[19] & HEX_out[16]) ) ) ) # ( !HEX_out[18] & ( HEX_out[17] & ( (HEX_out[19] & !HEX_out[16]) ) ) ) # ( HEX_out[18] & ( !HEX_out[17] & ( (!HEX_out[19] & !HEX_out[16]) ) ) ) # ( !HEX_out[18] & ( 
// !HEX_out[17] & ( HEX_out[16] ) ) )

	.dataa(gnd),
	.datab(!HEX_out[19]),
	.datac(gnd),
	.datad(!HEX_out[16]),
	.datae(!HEX_out[18]),
	.dataf(!HEX_out[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~3 .extended_lut = "off";
defparam \ss4|OUT~3 .lut_mask = 64'h00FFCC0033000033;
defparam \ss4|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N42
cyclonev_lcell_comb \ss4|OUT~4 (
// Equation(s):
// \ss4|OUT~4_combout  = ( HEX_out[18] & ( HEX_out[17] & ( HEX_out[16] ) ) ) # ( !HEX_out[18] & ( HEX_out[17] & ( HEX_out[19] ) ) ) # ( HEX_out[18] & ( !HEX_out[17] & ( (HEX_out[19] & HEX_out[16]) ) ) ) # ( !HEX_out[18] & ( !HEX_out[17] & ( (HEX_out[19] & 
// HEX_out[16]) ) ) )

	.dataa(gnd),
	.datab(!HEX_out[19]),
	.datac(gnd),
	.datad(!HEX_out[16]),
	.datae(!HEX_out[18]),
	.dataf(!HEX_out[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~4 .extended_lut = "off";
defparam \ss4|OUT~4 .lut_mask = 64'h00330033333300FF;
defparam \ss4|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N51
cyclonev_lcell_comb \ss4|OUT~5 (
// Equation(s):
// \ss4|OUT~5_combout  = ( HEX_out[18] & ( HEX_out[17] & ( (HEX_out[16] & HEX_out[19]) ) ) ) # ( !HEX_out[18] & ( HEX_out[17] & ( (HEX_out[16] & !HEX_out[19]) ) ) ) # ( HEX_out[18] & ( !HEX_out[17] & ( HEX_out[19] ) ) ) # ( !HEX_out[18] & ( !HEX_out[17] & ( 
// (HEX_out[16] & HEX_out[19]) ) ) )

	.dataa(gnd),
	.datab(!HEX_out[16]),
	.datac(!HEX_out[19]),
	.datad(gnd),
	.datae(!HEX_out[18]),
	.dataf(!HEX_out[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~5 .extended_lut = "off";
defparam \ss4|OUT~5 .lut_mask = 64'h03030F0F30300303;
defparam \ss4|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N24
cyclonev_lcell_comb \ss4|OUT~6 (
// Equation(s):
// \ss4|OUT~6_combout  = ( HEX_out[18] & ( HEX_out[16] & ( (!HEX_out[17]) # (!HEX_out[19]) ) ) ) # ( !HEX_out[18] & ( HEX_out[16] & ( (!HEX_out[19]) # (HEX_out[17]) ) ) ) # ( HEX_out[18] & ( !HEX_out[16] & ( (!HEX_out[17]) # (!HEX_out[19]) ) ) ) # ( 
// !HEX_out[18] & ( !HEX_out[16] & ( (!HEX_out[17]) # (HEX_out[19]) ) ) )

	.dataa(!HEX_out[17]),
	.datab(!HEX_out[19]),
	.datac(gnd),
	.datad(gnd),
	.datae(!HEX_out[18]),
	.dataf(!HEX_out[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~6 .extended_lut = "off";
defparam \ss4|OUT~6 .lut_mask = 64'hBBBBEEEEDDDDEEEE;
defparam \ss4|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N6
cyclonev_lcell_comb \HEX_out[21]~15 (
// Equation(s):
// \HEX_out[21]~15_combout  = ( !regval2_EX[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[21]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[21]~15 .extended_lut = "off";
defparam \HEX_out[21]~15 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[21]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N20
dffeas \HEX_out[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[21]~15_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[21]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[21] .is_wysiwyg = "true";
defparam \HEX_out[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N21
cyclonev_lcell_comb \HEX_out[20]~17 (
// Equation(s):
// \HEX_out[20]~17_combout  = !regval2_EX[20]

	.dataa(!regval2_EX[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[20]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[20]~17 .extended_lut = "off";
defparam \HEX_out[20]~17 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \HEX_out[20]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N22
dffeas \HEX_out[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[20]~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[20]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[20] .is_wysiwyg = "true";
defparam \HEX_out[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N54
cyclonev_lcell_comb \HEX_out[22]~16 (
// Equation(s):
// \HEX_out[22]~16_combout  = ( !regval2_EX[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[22]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[22]~16 .extended_lut = "off";
defparam \HEX_out[22]~16 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[22]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N56
dffeas \HEX_out[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[22]~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[22]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[22] .is_wysiwyg = "true";
defparam \HEX_out[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N24
cyclonev_lcell_comb \HEX_out[23]~14 (
// Equation(s):
// \HEX_out[23]~14_combout  = ( !regval2_EX[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!regval2_EX[23]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[23]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[23]~14 .extended_lut = "off";
defparam \HEX_out[23]~14 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \HEX_out[23]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N17
dffeas \HEX_out[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[23]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[23]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[23] .is_wysiwyg = "true";
defparam \HEX_out[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N3
cyclonev_lcell_comb \ss5|OUT~0 (
// Equation(s):
// \ss5|OUT~0_combout  = ( HEX_out[23] & ( (HEX_out[21] & (!HEX_out[20] $ (!HEX_out[22]))) ) ) # ( !HEX_out[23] & ( (!HEX_out[20] & (!HEX_out[21] $ (!HEX_out[22]))) ) )

	.dataa(!HEX_out[21]),
	.datab(!HEX_out[20]),
	.datac(gnd),
	.datad(!HEX_out[22]),
	.datae(gnd),
	.dataf(!HEX_out[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~0 .extended_lut = "off";
defparam \ss5|OUT~0 .lut_mask = 64'h4488448811441144;
defparam \ss5|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N0
cyclonev_lcell_comb \ss5|OUT~1 (
// Equation(s):
// \ss5|OUT~1_combout  = ( HEX_out[23] & ( (!HEX_out[22] & (!HEX_out[21] $ (!HEX_out[20]))) ) ) # ( !HEX_out[23] & ( (!HEX_out[20] & (!HEX_out[21])) # (HEX_out[20] & ((!HEX_out[22]))) ) )

	.dataa(!HEX_out[21]),
	.datab(!HEX_out[20]),
	.datac(!HEX_out[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~1 .extended_lut = "off";
defparam \ss5|OUT~1 .lut_mask = 64'hB8B8B8B860606060;
defparam \ss5|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N39
cyclonev_lcell_comb \ss5|OUT~2 (
// Equation(s):
// \ss5|OUT~2_combout  = ( HEX_out[23] & ( (!HEX_out[21] & (HEX_out[20] & HEX_out[22])) ) ) # ( !HEX_out[23] & ( (!HEX_out[22] & ((!HEX_out[21]) # (HEX_out[20]))) ) )

	.dataa(!HEX_out[21]),
	.datab(!HEX_out[20]),
	.datac(gnd),
	.datad(!HEX_out[22]),
	.datae(gnd),
	.dataf(!HEX_out[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2 .extended_lut = "off";
defparam \ss5|OUT~2 .lut_mask = 64'hBB00BB0000220022;
defparam \ss5|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N36
cyclonev_lcell_comb \ss5|OUT~3 (
// Equation(s):
// \ss5|OUT~3_combout  = ( HEX_out[23] & ( (!HEX_out[21] & (!HEX_out[20] & !HEX_out[22])) # (HEX_out[21] & (!HEX_out[20] $ (!HEX_out[22]))) ) ) # ( !HEX_out[23] & ( (!HEX_out[21] & (!HEX_out[20] $ (HEX_out[22]))) ) )

	.dataa(!HEX_out[21]),
	.datab(!HEX_out[20]),
	.datac(!HEX_out[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3 .extended_lut = "off";
defparam \ss5|OUT~3 .lut_mask = 64'h8282828294949494;
defparam \ss5|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N15
cyclonev_lcell_comb \ss5|OUT~4 (
// Equation(s):
// \ss5|OUT~4_combout  = ( HEX_out[21] & ( (!HEX_out[22] & ((HEX_out[23]))) # (HEX_out[22] & (!HEX_out[20])) ) ) # ( !HEX_out[21] & ( (!HEX_out[20] & HEX_out[23]) ) )

	.dataa(!HEX_out[22]),
	.datab(!HEX_out[20]),
	.datac(gnd),
	.datad(!HEX_out[23]),
	.datae(gnd),
	.dataf(!HEX_out[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~4 .extended_lut = "off";
defparam \ss5|OUT~4 .lut_mask = 64'h00CC00CC44EE44EE;
defparam \ss5|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N12
cyclonev_lcell_comb \ss5|OUT~5 (
// Equation(s):
// \ss5|OUT~5_combout  = ( HEX_out[23] & ( (!HEX_out[22] & (!HEX_out[20] & !HEX_out[21])) # (HEX_out[22] & ((!HEX_out[20]) # (!HEX_out[21]))) ) ) # ( !HEX_out[23] & ( (!HEX_out[22] & (!HEX_out[20] & HEX_out[21])) ) )

	.dataa(!HEX_out[22]),
	.datab(!HEX_out[20]),
	.datac(!HEX_out[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~5 .extended_lut = "off";
defparam \ss5|OUT~5 .lut_mask = 64'h08080808D4D4D4D4;
defparam \ss5|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N18
cyclonev_lcell_comb \ss5|OUT~6 (
// Equation(s):
// \ss5|OUT~6_combout  = ( HEX_out[23] & ( (!HEX_out[22] & ((HEX_out[21]) # (HEX_out[20]))) # (HEX_out[22] & ((!HEX_out[21]))) ) ) # ( !HEX_out[23] & ( (!HEX_out[20]) # ((!HEX_out[21]) # (HEX_out[22])) ) )

	.dataa(gnd),
	.datab(!HEX_out[20]),
	.datac(!HEX_out[22]),
	.datad(!HEX_out[21]),
	.datae(gnd),
	.dataf(!HEX_out[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~6 .extended_lut = "off";
defparam \ss5|OUT~6 .lut_mask = 64'hFFCFFFCF3FF03FF0;
defparam \ss5|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
