;redcode
;assert 1
	SPL 0, <-702
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN 9, 2
	JMN @12, #200
	SUB @121, 103
	MOV 3, @20
	JMN @12, #208
	MOV 0, <-20
	JMN @72, #206
	SUB #72, @206
	SUB @127, 106
	SUB @127, 106
	MOV 12, @10
	SUB 3, @20
	SUB 3, @20
	MOV -7, -20
	JMP -7, -20
	CMP @121, 103
	DJN 9, 2
	SUB #72, @206
	MOV -7, <-20
	ADD 130, 9
	ADD -130, 9
	MOV 12, @10
	JMN @0, 400
	ADD 1, 20
	SUB 0, -2
	JMZ 1, 21
	SUB #72, @206
	SUB #0, @0
	ADD #130, 9
	JMZ 1, 21
	ADD 210, 30
	SPL @300, 90
	SLT @1, 2
	SPL @300, 90
	SUB 0, 10
	SUB 0, 10
	JMN @72, #206
	ADD 130, 9
	SPL 0, <-702
	SPL 0, <-702
	JMP <127, 103
	SLT 0, 0
	SLT 0, 0
	JMN @12, #208
	SUB 3, @541
	SLT 10, 29
	MOV -7, <-20
	DJN -1, @-20
