

================================================================
== Vivado HLS Report for 'AXIvideo2Mat2'
================================================================
* Date:           Sat Nov  6 09:15:18 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        VIP
* Solution:       VIP
* Product family: kintex7
* Target device:  xc7k325t-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.468|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  645|  646|  645|  646|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                       |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop_wait_for_start  |    0|    0|         1|          1|          1|     0|    yes   |
        |- loop_width           |  640|  640|         2|          1|          1|   640|    yes   |
        |- loop_wait_for_eol    |    0|    0|         1|          1|          1|     0|    yes   |
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 4 5 }
  Pipeline-2 : II = 1, D = 1, States = { 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 3 2 
2 --> 3 2 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 8 7 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.86>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sof_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %sof_read)"   --->   Operation 13 'read' 'sof_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_row_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_row)"   --->   Operation 14 'read' 'p_row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln207 = trunc i11 %p_row_read to i9" [VIP/vip.cpp:207]   --->   Operation 15 'trunc' 'trunc_ln207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.98ns)   --->   "%icmp_ln207 = icmp eq i9 %trunc_ln207, 0" [VIP/vip.cpp:207]   --->   Operation 16 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.87ns)   --->   "br i1 %icmp_ln207, label %loop_wait_for_start.preheader, label %.loopexit.preheader" [VIP/vip.cpp:207]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.87>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "br label %loop_wait_for_start" [VIP/vip.cpp:210]   --->   Operation 18 'br' <Predicate = (icmp_ln207)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str32) nounwind" [VIP/vip.cpp:210]   --->   Operation 19 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str32)" [VIP/vip.cpp:210]   --->   Operation 20 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [VIP/vip.cpp:211]   --->   Operation 21 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind" [VIP/vip.cpp:212]   --->   Operation 22 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)" [VIP/vip.cpp:213]   --->   Operation 23 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 0" [VIP/vip.cpp:213]   --->   Operation 24 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 3" [VIP/vip.cpp:213]   --->   Operation 25 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 4" [VIP/vip.cpp:213]   --->   Operation 26 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str32, i32 %tmp_s)" [VIP/vip.cpp:215]   --->   Operation 27 'specregionend' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp_user_V, label %.loopexit.preheader.loopexit, label %loop_wait_for_start" [VIP/vip.cpp:210]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.74>
ST_3 : Operation 29 [1/1] (0.87ns)   --->   "br label %.loopexit.preheader"   --->   Operation 29 'br' <Predicate = (icmp_ln207)> <Delay = 0.87>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%sof_1_ph = phi i1 [ %sof_read_1, %._crit_edge ], [ true, %.loopexit.preheader.loopexit ]"   --->   Operation 30 'phi' 'sof_1_ph' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%eol_ph = phi i1 [ undef, %._crit_edge ], [ %tmp_last_V, %.loopexit.preheader.loopexit ]"   --->   Operation 31 'phi' 'eol_ph' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%axi_0_1_ph = phi i24 [ undef, %._crit_edge ], [ %tmp_data_V, %.loopexit.preheader.loopexit ]"   --->   Operation 32 'phi' 'axi_0_1_ph' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i24"   --->   Operation 33 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%eol = alloca i1"   --->   Operation 34 'alloca' 'eol' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.87ns)   --->   "store i1 %eol_ph, i1* %eol" [VIP/vip.cpp:224]   --->   Operation 35 'store' <Predicate = true> <Delay = 0.87>
ST_3 : Operation 36 [1/1] (0.87ns)   --->   "store i24 %axi_0_1_ph, i24* %p_Val2_s" [VIP/vip.cpp:224]   --->   Operation 36 'store' <Predicate = true> <Delay = 0.87>
ST_3 : Operation 37 [1/1] (0.87ns)   --->   "br label %.loopexit" [VIP/vip.cpp:224]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.87>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sof_1 = phi i1 [ false, %hls_label_4 ], [ %sof_1_ph, %.loopexit.preheader ]"   --->   Operation 38 'phi' 'sof_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%t_V = phi i10 [ %j_V, %hls_label_4 ], [ 0, %.loopexit.preheader ]"   --->   Operation 39 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%eol_0 = phi i1 [ %eol_load, %hls_label_4 ], [ false, %.loopexit.preheader ]"   --->   Operation 40 'phi' 'eol_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.03ns)   --->   "%icmp_ln219 = icmp eq i10 %t_V, -384" [VIP/vip.cpp:219]   --->   Operation 41 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 1.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 0)"   --->   Operation 42 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.35ns)   --->   "%j_V = add i10 %t_V, 1" [VIP/vip.cpp:219]   --->   Operation 43 'add' 'j_V' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln219, label %.preheader.preheader, label %loop_width_begin" [VIP/vip.cpp:219]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.47ns)   --->   "%or_ln222 = or i1 %sof_1, %eol_0" [VIP/vip.cpp:222]   --->   Operation 45 'or' 'or_ln222' <Predicate = (!icmp_ln219)> <Delay = 0.47> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %or_ln222, label %hls_label_4, label %0" [VIP/vip.cpp:222]   --->   Operation 46 'br' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_42 = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)" [VIP/vip.cpp:227]   --->   Operation 47 'read' 'empty_42' <Predicate = (!icmp_ln219 & !or_ln222)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_42, 0" [VIP/vip.cpp:227]   --->   Operation 48 'extractvalue' 'tmp_data_V_1' <Predicate = (!icmp_ln219 & !or_ln222)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_42, 4" [VIP/vip.cpp:227]   --->   Operation 49 'extractvalue' 'tmp_last_V_1' <Predicate = (!icmp_ln219 & !or_ln222)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.87ns)   --->   "store i1 %tmp_last_V_1, i1* %eol" [VIP/vip.cpp:227]   --->   Operation 50 'store' <Predicate = (!icmp_ln219 & !or_ln222)> <Delay = 0.87>
ST_4 : Operation 51 [1/1] (0.87ns)   --->   "store i24 %tmp_data_V_1, i24* %p_Val2_s" [VIP/vip.cpp:227]   --->   Operation 51 'store' <Predicate = (!icmp_ln219 & !or_ln222)> <Delay = 0.87>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br label %.loopexit" [VIP/vip.cpp:219]   --->   Operation 52 'br' <Predicate = (!icmp_ln219)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.46>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str16) nounwind" [VIP/vip.cpp:219]   --->   Operation 53 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str16)" [VIP/vip.cpp:219]   --->   Operation 54 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [VIP/vip.cpp:221]   --->   Operation 55 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br label %hls_label_4"   --->   Operation 56 'br' <Predicate = (!icmp_ln219 & !or_ln222)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i24* %p_Val2_s" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:49->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:71->VIP/vip.cpp:238]   --->   Operation 57 'load' 'p_Val2_1' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%eol_load = load i1* %eol"   --->   Operation 58 'load' 'eol_load' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = trunc i24 %p_Val2_1 to i8" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:49->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:71->VIP/vip.cpp:238]   --->   Operation 59 'trunc' 'tmp' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_1, i32 8, i32 15)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:49->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:71->VIP/vip.cpp:238]   --->   Operation 60 'partselect' 'tmp_8' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_1, i32 16, i32 23)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:49->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:71->VIP/vip.cpp:238]   --->   Operation 61 'partselect' 'tmp_9' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str38)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:696->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:240]   --->   Operation 62 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:700->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:240]   --->   Operation 63 'specprotocol' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (2.46ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_0_V, i8 %tmp)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:240]   --->   Operation 64 'write' <Predicate = (!icmp_ln219)> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 65 [1/1] (2.46ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_1_V, i8 %tmp_8)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:240]   --->   Operation 65 'write' <Predicate = (!icmp_ln219)> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 66 [1/1] (2.46ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_2_V, i8 %tmp_9)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:240]   --->   Operation 66 'write' <Predicate = (!icmp_ln219)> <Delay = 2.46> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str38, i32 %tmp_3)" [G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:705->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:240]   --->   Operation 67 'specregionend' 'empty_43' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str16, i32 %tmp_1)" [VIP/vip.cpp:241]   --->   Operation 68 'specregionend' 'empty_44' <Predicate = (!icmp_ln219)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.87>
ST_6 : Operation 69 [1/1] (0.87ns)   --->   "br label %.preheader" [VIP/vip.cpp:242]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.87>

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%eol_2 = phi i1 [ %tmp_last_V_2, %loop_wait_for_eol ], [ %eol_0, %.preheader.preheader ]"   --->   Operation 70 'phi' 'eol_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %eol_2, label %1, label %loop_wait_for_eol" [VIP/vip.cpp:242]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str34) nounwind" [VIP/vip.cpp:242]   --->   Operation 72 'specloopname' <Predicate = (!eol_2)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str34)" [VIP/vip.cpp:242]   --->   Operation 73 'specregionbegin' 'tmp_2' <Predicate = (!eol_2)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [VIP/vip.cpp:243]   --->   Operation 74 'specpipeline' <Predicate = (!eol_2)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str) nounwind" [VIP/vip.cpp:244]   --->   Operation 75 'speclooptripcount' <Predicate = (!eol_2)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%empty_45 = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)" [VIP/vip.cpp:246]   --->   Operation 76 'read' 'empty_45' <Predicate = (!eol_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_45, 4" [VIP/vip.cpp:246]   --->   Operation 77 'extractvalue' 'tmp_last_V_2' <Predicate = (!eol_2)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str34, i32 %tmp_2)" [VIP/vip.cpp:249]   --->   Operation 78 'specregionend' 'empty_46' <Predicate = (!eol_2)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "br label %.preheader" [VIP/vip.cpp:249]   --->   Operation 79 'br' <Predicate = (!eol_2)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "ret i1 %sof_1"   --->   Operation 80 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.86ns
The critical path consists of the following:
	wire read on port 'p_row' [18]  (0 ns)
	'icmp' operation ('icmp_ln207', VIP/vip.cpp:207) [20]  (0.989 ns)
	multiplexor before 'phi' operation ('sof_1_ph') with incoming values : ('sof') [38]  (0.872 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 1.74ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmp.last.V') with incoming values : ('tmp.last.V', VIP/vip.cpp:213) [39]  (0.872 ns)
	'phi' operation ('tmp.last.V') with incoming values : ('tmp.last.V', VIP/vip.cpp:213) [39]  (0 ns)
	'store' operation ('store_ln224', VIP/vip.cpp:224) of variable 'tmp.last.V' on local variable 'eol' [43]  (0.872 ns)

 <State 4>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j.V') with incoming values : ('j.V', VIP/vip.cpp:219) [48]  (0 ns)
	'add' operation ('j.V', VIP/vip.cpp:219) [52]  (1.35 ns)

 <State 5>: 2.47ns
The critical path consists of the following:
	'load' operation ('__Val2__', G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:49->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:71->VIP/vip.cpp:238) on local variable '__Val2__' [68]  (0 ns)
	fifo write on port 'img_data_stream_0_V' (G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:703->G:/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:717->VIP/vip.cpp:240) [75]  (2.47 ns)

 <State 6>: 0.872ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('axi.last.V') with incoming values : ('eol_load') ('tmp.last.V', VIP/vip.cpp:246) [84]  (0.872 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
