{
  "65":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":368
        , "subtype":"exit"
        , "start":"6.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"8"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":369
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_A_extent_1"
        , "id":370
        , "subtype":"default"
        , "start":"0.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"2"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":371
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"31 (0x1F)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":372
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":373
        , "subtype":"select"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":374
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":375
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Arithmetic Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_B_extent_0"
        , "id":376
        , "subtype":"default"
        , "start":"0.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_B_extent_0'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"2"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":377
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"15 (0xF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":292
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":378
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":292
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":379
        , "subtype":"select"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":292
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":380
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":292
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":381
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Arithmetic Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"3"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":292
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_B_extent_1"
        , "id":382
        , "subtype":"default"
        , "start":"0.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_B_extent_1'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"6"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"<<"
        , "id":383
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Left Shift"
            , "Constant Operand":"6 (0x6)"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":296
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":384
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":292
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":385
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":386
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":387
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":388
        , "subtype":"select"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":389
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"-1 (0xFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":390
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":391
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":392
        , "subtype":"select"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":393
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"-1 (0xFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":394
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":395
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_aLoader_class.B2"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"6"
          }
        ]
        , "ffwdLinkID":
        [
          "427"
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":396
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_aLoader_class.B2"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"4"
          }
        ]
        , "ffwdLinkID":
        [
          "433"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":296
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":397
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_aLoader_class.B1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"4"
          }
        ]
        , "ffwdLinkID":
        [
          "415"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":398
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dests In":"kernel_aLoader_class.B2, kernel_aLoader_class.B2, kernel_aLoader_class.B7"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"4"
          }
        ]
        , "ffwdLinkID":
        [
          "439"
          , "446"
          , "682"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":399
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_aLoader_class.B2"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"6"
          }
        ]
        , "ffwdLinkID":
        [
          "424"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":400
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_aLoader_class.B1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"6"
          }
        ]
        , "ffwdLinkID":
        [
          "403"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":370
        , "to":371
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":371
        , "to":372
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":371
        , "to":374
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":372
        , "to":373
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":373
        , "to":374
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":374
        , "to":385
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":374
        , "to":375
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":375
        , "to":392
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":375
        , "to":391
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":376
        , "to":377
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":377
        , "to":378
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":377
        , "to":380
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":378
        , "to":379
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":379
        , "to":380
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":380
        , "to":384
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":380
        , "to":381
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":381
        , "to":388
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":381
        , "to":387
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":381
        , "to":383
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":382
        , "to":395
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":383
        , "to":396
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":384
        , "to":386
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":385
        , "to":397
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":385
        , "to":386
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":386
        , "to":398
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":387
        , "to":388
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":388
        , "to":389
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":389
        , "to":390
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":390
        , "to":399
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":391
        , "to":392
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":392
        , "to":393
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":393
        , "to":394
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":394
        , "to":400
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
    ]
  }
  , "67":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":401
        , "subtype":"exit"
        , "start":"4.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"72"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":402
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":403
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_aLoader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "400"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'i'"
        , "id":404
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'i'"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":289
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":405
        , "subtype":"select"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":289
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_A_extent_1"
        , "id":406
        , "subtype":"default"
        , "start":"0.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"2"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":407
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"15 (0xF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":295
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":408
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":295
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":409
        , "subtype":"select"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":295
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":410
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":295
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":411
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Arithmetic Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":295
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'i'"
        , "id":412
        , "subtype":"pop"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'i'"
            , "Max Fanout":"3"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":413
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":295
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"<<"
        , "id":414
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Left Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":297
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":415
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_aLoader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "397"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":416
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"3"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":417
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":418
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":420
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":402
        , "to":405
        , "details":
        [
          {
            "type":"table"
            , "Width":"16"
          }
        ]
      }
      , {
        "from":402
        , "to":404
        , "details":
        [
          {
            "type":"table"
            , "Width":"16"
          }
        ]
      }
      , {
        "from":402
        , "to":412
        , "details":
        [
          {
            "type":"table"
            , "Width":"16"
          }
        ]
      }
      , {
        "from":402
        , "to":401
        , "details":
        [
          {
            "type":"table"
            , "Width":"16"
          }
        ]
      }
      , {
        "from":403
        , "to":405
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":404
        , "to":405
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":405
        , "to":418
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":405
        , "to":416
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":406
        , "to":407
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":407
        , "to":408
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":407
        , "to":410
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":408
        , "to":409
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":409
        , "to":410
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":410
        , "to":411
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":411
        , "to":413
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":412
        , "to":420
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":412
        , "to":413
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":412
        , "to":414
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":413
        , "to":401
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":414
        , "to":401
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":415
        , "to":416
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":416
        , "to":412
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'i'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":416
        , "to":404
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'i'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"64"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":416
        , "to":417
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":416
        , "to":401
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":417
        , "to":401
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":418
        , "to":404
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'i'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"64"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":420
        , "to":412
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'i'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
      }
    ]
  }
  , "75":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":422
        , "subtype":"exit"
        , "start":"6.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"408"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":423
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":424
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_aLoader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "399"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'j'"
        , "id":425
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'j'"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":289
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":426
        , "subtype":"select"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":289
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":427
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_aLoader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "395"
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":428
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"15 (0xF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":293
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":429
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":293
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":430
        , "subtype":"select"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":293
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":431
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":293
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":432
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Arithmetic Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"2"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":293
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":433
        , "subtype":"ffwdDest"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_aLoader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "396"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":296
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"*"
        , "id":434
        , "subtype":"default"
        , "start":"3.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Multiply"
            , "Max Fanout":"2"
            , "Start Cycle":"3"
            , "Latency":"3"
            , "Implementation Preference":"Prefer DSP"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":296
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":435
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":293
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":436
        , "subtype":"default"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":292
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":437
        , "subtype":"select"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":292
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"<<"
        , "id":438
        , "subtype":"default"
        , "start":"5.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Left Shift"
            , "Constant Operand":"6 (0x6)"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":292
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":439
        , "subtype":"ffwdDest"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_aLoader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "398"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":440
        , "subtype":"default"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":441
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":294
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":442
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"-1 (0xFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":443
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'j'"
        , "id":444
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'j'"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":292
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":445
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":295
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":446
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_aLoader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "398"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":447
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"9"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":448
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":449
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":292
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'addr_temp'"
        , "id":451
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'addr_temp'"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":289
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":452
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":294
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":454
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":292
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":456
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":295
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":458
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":297
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":460
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":462
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":464
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":289
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":423
        , "to":426
        , "details":
        [
          {
            "type":"table"
            , "Width":"104"
          }
        ]
      }
      , {
        "from":423
        , "to":425
        , "details":
        [
          {
            "type":"table"
            , "Width":"104"
          }
        ]
      }
      , {
        "from":423
        , "to":451
        , "details":
        [
          {
            "type":"table"
            , "Width":"104"
          }
        ]
      }
      , {
        "from":423
        , "to":444
        , "details":
        [
          {
            "type":"table"
            , "Width":"104"
          }
        ]
      }
      , {
        "from":423
        , "to":456
        , "details":
        [
          {
            "type":"table"
            , "Width":"104"
          }
        ]
      }
      , {
        "from":423
        , "to":458
        , "details":
        [
          {
            "type":"table"
            , "Width":"104"
          }
        ]
      }
      , {
        "from":423
        , "to":460
        , "details":
        [
          {
            "type":"table"
            , "Width":"104"
          }
        ]
      }
      , {
        "from":423
        , "to":462
        , "details":
        [
          {
            "type":"table"
            , "Width":"104"
          }
        ]
      }
      , {
        "from":423
        , "to":464
        , "details":
        [
          {
            "type":"table"
            , "Width":"104"
          }
        ]
      }
      , {
        "from":423
        , "to":422
        , "details":
        [
          {
            "type":"table"
            , "Width":"104"
          }
        ]
      }
      , {
        "from":424
        , "to":426
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":425
        , "to":426
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":426
        , "to":449
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":426
        , "to":447
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":427
        , "to":428
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":428
        , "to":429
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":428
        , "to":431
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":429
        , "to":430
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":430
        , "to":431
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":431
        , "to":435
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":431
        , "to":432
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":432
        , "to":437
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":432
        , "to":436
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":432
        , "to":434
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":432
        , "to":422
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":433
        , "to":434
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":434
        , "to":422
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":435
        , "to":440
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":436
        , "to":437
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":437
        , "to":442
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":437
        , "to":438
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":438
        , "to":441
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":439
        , "to":440
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":440
        , "to":441
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":440
        , "to":422
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":441
        , "to":452
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":442
        , "to":443
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":443
        , "to":422
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":444
        , "to":454
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":444
        , "to":445
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":445
        , "to":422
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":446
        , "to":447
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":447
        , "to":464
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":447
        , "to":462
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
      }
      , {
        "from":447
        , "to":460
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":447
        , "to":458
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":447
        , "to":456
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":447
        , "to":444
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'j'"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":447
        , "to":451
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'addr_temp'"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":447
        , "to":425
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'j'"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"64"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":447
        , "to":448
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":447
        , "to":422
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":448
        , "to":422
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":449
        , "to":425
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'j'"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"64"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":451
        , "to":452
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":451
        , "to":422
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":452
        , "to":451
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'addr_temp'"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":452
        , "to":422
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":454
        , "to":444
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'j'"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":456
        , "to":456
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":456
        , "to":422
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":458
        , "to":458
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":458
        , "to":422
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":460
        , "to":460
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":460
        , "to":422
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":462
        , "to":462
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":462
        , "to":422
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":464
        , "to":464
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":464
        , "to":422
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
    ]
  }
  , "99":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":466
        , "subtype":"exit"
        , "start":"2.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"696"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":467
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"'k'"
        , "id":468
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'k'"
            , "Max Fanout":"3"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":293
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":469
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":470
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"3"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":295
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":471
        , "subtype":"select"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":295
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"<<"
        , "id":472
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Left Shift"
            , "Constant Operand":"2 (0x2)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":297
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":473
        , "subtype":"pop"
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"3"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":474
        , "subtype":"default"
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"14"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":477
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Global variable"
        , "id":478
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Global variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":289
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":479
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"64 (0x40)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":294
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":481
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":293
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":483
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":295
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":485
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":297
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":487
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":489
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":491
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":289
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Global variable"
        , "id":493
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Global variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":293
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Global variable"
        , "id":495
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Global variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":296
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":497
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":499
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":294
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":467
        , "to":478
        , "details":
        [
          {
            "type":"table"
            , "Width":"408"
          }
        ]
      }
      , {
        "from":467
        , "to":468
        , "details":
        [
          {
            "type":"table"
            , "Width":"408"
          }
        ]
      }
      , {
        "from":467
        , "to":483
        , "details":
        [
          {
            "type":"table"
            , "Width":"408"
          }
        ]
      }
      , {
        "from":467
        , "to":485
        , "details":
        [
          {
            "type":"table"
            , "Width":"408"
          }
        ]
      }
      , {
        "from":467
        , "to":487
        , "details":
        [
          {
            "type":"table"
            , "Width":"408"
          }
        ]
      }
      , {
        "from":467
        , "to":489
        , "details":
        [
          {
            "type":"table"
            , "Width":"408"
          }
        ]
      }
      , {
        "from":467
        , "to":491
        , "details":
        [
          {
            "type":"table"
            , "Width":"408"
          }
        ]
      }
      , {
        "from":467
        , "to":493
        , "details":
        [
          {
            "type":"table"
            , "Width":"408"
          }
        ]
      }
      , {
        "from":467
        , "to":495
        , "details":
        [
          {
            "type":"table"
            , "Width":"408"
          }
        ]
      }
      , {
        "from":467
        , "to":473
        , "details":
        [
          {
            "type":"table"
            , "Width":"408"
          }
        ]
      }
      , {
        "from":467
        , "to":470
        , "details":
        [
          {
            "type":"table"
            , "Width":"408"
          }
        ]
      }
      , {
        "from":467
        , "to":497
        , "details":
        [
          {
            "type":"table"
            , "Width":"408"
          }
        ]
      }
      , {
        "from":467
        , "to":499
        , "details":
        [
          {
            "type":"table"
            , "Width":"408"
          }
        ]
      }
      , {
        "from":467
        , "to":466
        , "details":
        [
          {
            "type":"table"
            , "Width":"408"
          }
        ]
      }
      , {
        "from":467
        , "to":474
        , "details":
        [
          {
            "type":"table"
            , "Width":"408"
          }
        ]
      }
      , {
        "from":468
        , "to":472
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":468
        , "to":481
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":468
        , "to":469
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":469
        , "to":471
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":470
        , "to":470
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":470
        , "to":471
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":470
        , "to":466
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":471
        , "to":466
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":472
        , "to":466
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":473
        , "to":473
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":473
        , "to":474
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":473
        , "to":466
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":474
        , "to":499
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":474
        , "to":497
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
      }
      , {
        "from":474
        , "to":470
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":474
        , "to":473
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":474
        , "to":495
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":474
        , "to":493
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":474
        , "to":491
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":474
        , "to":489
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":474
        , "to":487
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":474
        , "to":485
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":474
        , "to":483
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":474
        , "to":468
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'k'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":474
        , "to":478
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":474
        , "to":477
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":474
        , "to":474
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":474
        , "to":466
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":477
        , "to":466
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":478
        , "to":479
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":478
        , "to":466
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":479
        , "to":478
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":481
        , "to":468
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'k'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":483
        , "to":483
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":483
        , "to":466
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":485
        , "to":485
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":485
        , "to":466
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":487
        , "to":487
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":487
        , "to":466
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":489
        , "to":489
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":489
        , "to":466
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":491
        , "to":491
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":491
        , "to":466
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":493
        , "to":493
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":493
        , "to":466
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":495
        , "to":495
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":495
        , "to":466
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":497
        , "to":497
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":497
        , "to":466
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":499
        , "to":499
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":499
        , "to":466
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
    ]
  }
  , "143":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":501
        , "subtype":"exit"
        , "start":"69.00"
        , "end":"72.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"69"
            , "Latency":"3"
            , "Exit FIFO Depth":"512"
            , "Exit FIFO Width":"576"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":502
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":503
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"3"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":295
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":504
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":295
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":505
        , "subtype":"select"
        , "start":"3.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"3"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":295
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":506
        , "subtype":"pop"
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":507
        , "subtype":"default"
        , "start":"69.00"
        , "end":"69.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"1"
            , "Start Cycle":"69"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":295
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Global variable"
        , "id":508
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Global variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":293
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"<<"
        , "id":509
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Left Shift"
            , "Constant Operand":"6 (0x6)"
            , "Max Fanout":"4"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":296
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Global variable"
        , "id":510
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Global variable"
            , "Max Fanout":"4"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":289
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Global variable"
        , "id":511
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Global variable"
            , "Max Fanout":"3"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":296
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"/"
        , "id":512
        , "subtype":"default"
        , "start":"3.00"
        , "end":"34.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Signed Integer Divide"
            , "Max Fanout":"698"
            , "Start Cycle":"3"
            , "Latency":"31"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":296
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"*"
        , "id":513
        , "subtype":"default"
        , "start":"3.00"
        , "end":"68.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Multiply"
            , "Max Fanout":"3"
            , "Start Cycle":"3"
            , "Latency":"65"
            , "Implementation Preference":"Prefer DSP"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":296
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"32-bit Signed Integer Remainder"
        , "id":514
        , "subtype":"default"
        , "start":"2.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Signed Integer Remainder"
            , "Max Fanout":"3"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":296
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":648
        , "subtype":"default"
        , "start":"68.00"
        , "end":"68.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"68"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":296
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"<<"
        , "id":649
        , "subtype":"default"
        , "start":"68.00"
        , "end":"69.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Left Shift"
            , "Constant Operand":"2 (0x2)"
            , "Max Fanout":"1"
            , "Start Cycle":"68"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":296
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'kk_ii_iii'"
        , "id":650
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'kk_ii_iii'"
            , "Max Fanout":"3"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":294
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":651
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit And"
            , "Constant Operand":"15 (0xF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":297
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":652
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":297
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":653
        , "subtype":"default"
        , "start":"2.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":297
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_A_extent_1"
        , "id":654
        , "subtype":"default"
        , "start":"0.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"3"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":655
        , "subtype":"default"
        , "start":"3.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"3"
            , "Start Cycle":"3"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":297
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":656
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Logical Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":297
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":657
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":297
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":658
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":297
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"<<"
        , "id":659
        , "subtype":"default"
        , "start":"2.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Left Shift"
            , "Constant Operand":"2 (0x2)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":297
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_B_extent_1"
        , "id":660
        , "subtype":"default"
        , "start":"0.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_B_extent_1'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"3"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":661
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":297
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":662
        , "subtype":"select"
        , "start":"3.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"3"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":297
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_A_serializer_mem_channel"
        , "id":663
        , "subtype":"default"
        , "start":"0.00"
        , "end":"69.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_A_serializer_mem_channel'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"69"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":664
        , "subtype":"default"
        , "start":"69.00"
        , "end":"69.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"6"
            , "Start Cycle":"69"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":665
        , "subtype":"select"
        , "start":"69.00"
        , "end":"69.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"69"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":666
        , "subtype":"select"
        , "start":"69.00"
        , "end":"69.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"69"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":298
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":667
        , "subtype":"default"
        , "start":"69.00"
        , "end":"69.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"1"
            , "Start Cycle":"69"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":298
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":668
        , "subtype":"default"
        , "start":"69.00"
        , "end":"69.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"69"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":298
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":669
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":304
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":670
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":294
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":671
        , "subtype":"default"
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"11"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":681
        , "subtype":"default"
        , "start":"69.00"
        , "end":"69.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":682
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_aLoader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "398"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":683
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":289
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":685
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":294
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":687
        , "subtype":"select"
        , "start":"2.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":289
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":688
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":690
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":692
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":295
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":694
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":696
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":291
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":502
        , "to":503
        , "details":
        [
          {
            "type":"table"
            , "Width":"696"
          }
        ]
      }
      , {
        "from":502
        , "to":510
        , "details":
        [
          {
            "type":"table"
            , "Width":"696"
          }
        ]
      }
      , {
        "from":502
        , "to":650
        , "details":
        [
          {
            "type":"table"
            , "Width":"696"
          }
        ]
      }
      , {
        "from":502
        , "to":652
        , "details":
        [
          {
            "type":"table"
            , "Width":"696"
          }
        ]
      }
      , {
        "from":502
        , "to":688
        , "details":
        [
          {
            "type":"table"
            , "Width":"696"
          }
        ]
      }
      , {
        "from":502
        , "to":690
        , "details":
        [
          {
            "type":"table"
            , "Width":"696"
          }
        ]
      }
      , {
        "from":502
        , "to":683
        , "details":
        [
          {
            "type":"table"
            , "Width":"696"
          }
        ]
      }
      , {
        "from":502
        , "to":508
        , "details":
        [
          {
            "type":"table"
            , "Width":"696"
          }
        ]
      }
      , {
        "from":502
        , "to":511
        , "details":
        [
          {
            "type":"table"
            , "Width":"696"
          }
        ]
      }
      , {
        "from":502
        , "to":506
        , "details":
        [
          {
            "type":"table"
            , "Width":"696"
          }
        ]
      }
      , {
        "from":502
        , "to":692
        , "details":
        [
          {
            "type":"table"
            , "Width":"696"
          }
        ]
      }
      , {
        "from":502
        , "to":694
        , "details":
        [
          {
            "type":"table"
            , "Width":"696"
          }
        ]
      }
      , {
        "from":502
        , "to":685
        , "details":
        [
          {
            "type":"table"
            , "Width":"696"
          }
        ]
      }
      , {
        "from":502
        , "to":504
        , "details":
        [
          {
            "type":"table"
            , "Width":"696"
          }
        ]
      }
      , {
        "from":502
        , "to":657
        , "details":
        [
          {
            "type":"table"
            , "Width":"696"
          }
        ]
      }
      , {
        "from":502
        , "to":696
        , "details":
        [
          {
            "type":"table"
            , "Width":"696"
          }
        ]
      }
      , {
        "from":502
        , "to":501
        , "details":
        [
          {
            "type":"table"
            , "Width":"696"
          }
        ]
      }
      , {
        "from":502
        , "to":671
        , "details":
        [
          {
            "type":"table"
            , "Width":"696"
          }
        ]
      }
      , {
        "from":503
        , "to":503
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":503
        , "to":662
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":503
        , "to":505
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":504
        , "to":504
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":504
        , "to":505
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":505
        , "to":507
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":505
        , "to":665
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":506
        , "to":506
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":506
        , "to":671
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":506
        , "to":667
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":506
        , "to":507
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":507
        , "to":501
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":508
        , "to":508
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":508
        , "to":509
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":509
        , "to":514
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":509
        , "to":513
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":510
        , "to":514
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":510
        , "to":514
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":510
        , "to":514
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":510
        , "to":512
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":510
        , "to":669
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":511
        , "to":511
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":511
        , "to":512
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":512
        , "to":513
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":513
        , "to":648
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":514
        , "to":648
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":648
        , "to":649
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":649
        , "to":664
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":650
        , "to":670
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":650
        , "to":651
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":650
        , "to":656
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":651
        , "to":653
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":652
        , "to":652
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":652
        , "to":653
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":653
        , "to":655
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":654
        , "to":655
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":655
        , "to":665
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":655
        , "to":501
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":656
        , "to":658
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":657
        , "to":657
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":657
        , "to":658
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":658
        , "to":659
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":659
        , "to":661
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":660
        , "to":661
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":661
        , "to":662
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":662
        , "to":666
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":662
        , "to":501
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":663
        , "to":664
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":664
        , "to":501
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":665
        , "to":666
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":666
        , "to":667
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":667
        , "to":668
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":668
        , "to":501
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":669
        , "to":510
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":670
        , "to":650
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'kk_ii_iii'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":671
        , "to":696
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
      }
      , {
        "from":671
        , "to":657
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":671
        , "to":504
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":671
        , "to":685
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":671
        , "to":694
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":671
        , "to":692
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":671
        , "to":506
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":671
        , "to":511
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":671
        , "to":508
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":671
        , "to":683
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":671
        , "to":690
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":671
        , "to":688
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":671
        , "to":652
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":671
        , "to":503
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":671
        , "to":650
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'kk_ii_iii'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":671
        , "to":510
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":671
        , "to":681
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":671
        , "to":671
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":671
        , "to":501
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":681
        , "to":501
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":682
        , "to":687
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":683
        , "to":683
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":683
        , "to":687
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":685
        , "to":685
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":685
        , "to":687
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":687
        , "to":501
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":688
        , "to":688
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":688
        , "to":501
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":690
        , "to":690
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":690
        , "to":501
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":692
        , "to":692
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":694
        , "to":694
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":694
        , "to":501
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":696
        , "to":696
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":696
        , "to":501
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "156":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":698
        , "subtype":"exit"
        , "start":"1.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"1"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"24"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":699
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":699
        , "to":698
        , "details":
        [
          {
            "type":"table"
            , "Width":"16"
          }
        ]
      }
    ]
  }
  , "158":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":700
        , "subtype":"exit"
        , "start":"20.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"20"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"528"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":701
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":702
        , "subtype":"default"
        , "start":"7.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":703
        , "subtype":"default"
        , "start":"8.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"8"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":704
        , "subtype":"default"
        , "start":"7.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":705
        , "subtype":"default"
        , "start":"8.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"8"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":706
        , "subtype":"default"
        , "start":"7.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":707
        , "subtype":"default"
        , "start":"8.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"8"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":708
        , "subtype":"default"
        , "start":"7.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":709
        , "subtype":"default"
        , "start":"8.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"8"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'aFeeder_time_stamp_shreg,aFeeder_cycle'"
        , "id":710
        , "subtype":"pop"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'aFeeder_time_stamp_shreg,aFeeder_cycle'"
            , "Max Fanout":"2"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":321
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":711
        , "subtype":"default"
        , "start":"5.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":712
        , "subtype":"default"
        , "start":"6.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"6"
            , "Start Cycle":"6"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":319
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":713
        , "subtype":"default"
        , "start":"7.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit And"
            , "Constant Operand":"3 (0x3)"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":347
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":714
        , "subtype":"default"
        , "start":"7.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":347
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":715
        , "subtype":"default"
        , "start":"7.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Logical Right Shift"
            , "Constant Operand":"6 (0x6)"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":348
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":716
        , "subtype":"default"
        , "start":"7.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit And"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"2"
            , "Start Cycle":"7"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":348
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":717
        , "subtype":"default"
        , "start":"7.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Logical Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":348
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":718
        , "subtype":"default"
        , "start":"7.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Logical Right Shift"
            , "Constant Operand":"2 (0x2)"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":348
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":719
        , "subtype":"default"
        , "start":"8.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"12"
            , "Start Cycle":"8"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":348
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":720
        , "subtype":"load/store"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"128 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":348
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":721
        , "subtype":"default"
        , "start":"7.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"4"
            , "Start Cycle":"7"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":350
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":722
        , "subtype":"default"
        , "start":"8.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"8"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":723
        , "subtype":"default"
        , "start":"8.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"12"
            , "Start Cycle":"8"
            , "Latency":"2"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":724
        , "subtype":"load/store"
        , "start":"10.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"128 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"4"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'aFeeder_channel_array'"
        , "id":725
        , "subtype":"pop"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'aFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":726
        , "subtype":"select"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'aFeeder_channel_array'"
        , "id":728
        , "subtype":"pop"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'aFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":729
        , "subtype":"select"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'aFeeder_channel_array'"
        , "id":731
        , "subtype":"pop"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'aFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":732
        , "subtype":"select"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'aFeeder_channel_array'"
        , "id":734
        , "subtype":"pop"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'aFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":735
        , "subtype":"select"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":737
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":738
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":739
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":740
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":741
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":742
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":743
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":744
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":745
        , "subtype":"default"
        , "start":"7.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":746
        , "subtype":"default"
        , "start":"8.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"6"
            , "Start Cycle":"8"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":319
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":747
        , "subtype":"default"
        , "start":"9.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit And"
            , "Constant Operand":"3 (0x3)"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":347
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":748
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":347
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":749
        , "subtype":"default"
        , "start":"9.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Logical Right Shift"
            , "Constant Operand":"6 (0x6)"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":348
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":750
        , "subtype":"default"
        , "start":"9.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit And"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"2"
            , "Start Cycle":"9"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":348
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":751
        , "subtype":"default"
        , "start":"9.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Logical Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":348
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":752
        , "subtype":"default"
        , "start":"9.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Logical Right Shift"
            , "Constant Operand":"2 (0x2)"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":348
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":753
        , "subtype":"default"
        , "start":"9.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"12"
            , "Start Cycle":"9"
            , "Latency":"2"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":348
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":754
        , "subtype":"load/store"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"128 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":348
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":755
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"4"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":350
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":756
        , "subtype":"default"
        , "start":"9.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":757
        , "subtype":"default"
        , "start":"9.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"12"
            , "Start Cycle":"9"
            , "Latency":"3"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":758
        , "subtype":"load/store"
        , "start":"12.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"128 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"4"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'aFeeder_channel_array'"
        , "id":759
        , "subtype":"pop"
        , "start":"16.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'aFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":760
        , "subtype":"select"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'aFeeder_channel_array'"
        , "id":762
        , "subtype":"pop"
        , "start":"16.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'aFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":763
        , "subtype":"select"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'aFeeder_channel_array'"
        , "id":765
        , "subtype":"pop"
        , "start":"16.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'aFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":766
        , "subtype":"select"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'aFeeder_channel_array'"
        , "id":768
        , "subtype":"pop"
        , "start":"16.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'aFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":769
        , "subtype":"select"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":771
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":772
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":773
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":774
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":775
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":776
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":777
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":778
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":779
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":780
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"6"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":319
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":781
        , "subtype":"default"
        , "start":"11.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit And"
            , "Constant Operand":"3 (0x3)"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":347
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":782
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":347
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":783
        , "subtype":"default"
        , "start":"11.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Logical Right Shift"
            , "Constant Operand":"6 (0x6)"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":348
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":784
        , "subtype":"default"
        , "start":"11.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit And"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"2"
            , "Start Cycle":"11"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":348
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":785
        , "subtype":"default"
        , "start":"11.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Logical Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":348
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":786
        , "subtype":"default"
        , "start":"11.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Logical Right Shift"
            , "Constant Operand":"2 (0x2)"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":348
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":787
        , "subtype":"default"
        , "start":"11.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"12"
            , "Start Cycle":"11"
            , "Latency":"2"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":348
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":788
        , "subtype":"load/store"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"128 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":348
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":789
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"4"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":350
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":790
        , "subtype":"default"
        , "start":"11.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":791
        , "subtype":"default"
        , "start":"11.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"12"
            , "Start Cycle":"11"
            , "Latency":"3"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":792
        , "subtype":"load/store"
        , "start":"14.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"128 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"4"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'aFeeder_channel_array'"
        , "id":793
        , "subtype":"pop"
        , "start":"18.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'aFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"18"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":317
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":794
        , "subtype":"select"
        , "start":"18.00"
        , "end":"19.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"18"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'aFeeder_channel_array'"
        , "id":796
        , "subtype":"pop"
        , "start":"18.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'aFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"18"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":317
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":797
        , "subtype":"select"
        , "start":"18.00"
        , "end":"19.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"18"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'aFeeder_channel_array'"
        , "id":799
        , "subtype":"pop"
        , "start":"18.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'aFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"18"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":317
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":800
        , "subtype":"select"
        , "start":"18.00"
        , "end":"19.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"18"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'aFeeder_channel_array'"
        , "id":802
        , "subtype":"pop"
        , "start":"18.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'aFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"18"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":317
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":803
        , "subtype":"select"
        , "start":"18.00"
        , "end":"19.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"18"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":805
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":806
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":807
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":808
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":809
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":810
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":811
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":812
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":813
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":814
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"5"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":319
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":815
        , "subtype":"default"
        , "start":"13.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit And"
            , "Constant Operand":"3 (0x3)"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":347
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":816
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":347
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":817
        , "subtype":"default"
        , "start":"13.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Logical Right Shift"
            , "Constant Operand":"6 (0x6)"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":348
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":818
        , "subtype":"default"
        , "start":"13.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit And"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"2"
            , "Start Cycle":"13"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":348
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":819
        , "subtype":"default"
        , "start":"13.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Logical Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":348
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":820
        , "subtype":"default"
        , "start":"13.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Logical Right Shift"
            , "Constant Operand":"2 (0x2)"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":348
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":821
        , "subtype":"default"
        , "start":"13.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"12"
            , "Start Cycle":"13"
            , "Latency":"2"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":348
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":822
        , "subtype":"load/store"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"128 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":348
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":823
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"5"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":350
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":824
        , "subtype":"default"
        , "start":"13.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":825
        , "subtype":"default"
        , "start":"13.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"12"
            , "Start Cycle":"13"
            , "Latency":"3"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":826
        , "subtype":"load/store"
        , "start":"16.00"
        , "end":"20.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"128 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"4"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'aFeeder_channel_array'"
        , "id":827
        , "subtype":"pop"
        , "start":"20.00"
        , "end":"20.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'aFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"20"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":828
        , "subtype":"select"
        , "start":"20.00"
        , "end":"20.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"20"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'aFeeder_channel_array'"
        , "id":830
        , "subtype":"pop"
        , "start":"20.00"
        , "end":"20.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'aFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"20"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":831
        , "subtype":"select"
        , "start":"20.00"
        , "end":"20.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"20"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'aFeeder_channel_array'"
        , "id":833
        , "subtype":"pop"
        , "start":"20.00"
        , "end":"20.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'aFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"20"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":834
        , "subtype":"select"
        , "start":"20.00"
        , "end":"20.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"20"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'aFeeder_channel_array'"
        , "id":836
        , "subtype":"pop"
        , "start":"20.00"
        , "end":"20.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'aFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"20"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":837
        , "subtype":"select"
        , "start":"20.00"
        , "end":"20.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"20"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":351
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":839
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":357
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":701
        , "to":836
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":701
        , "to":833
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":701
        , "to":830
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":701
        , "to":827
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":701
        , "to":802
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":701
        , "to":799
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":701
        , "to":796
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":701
        , "to":793
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":701
        , "to":768
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":701
        , "to":765
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":701
        , "to":762
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":701
        , "to":759
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":701
        , "to":734
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":701
        , "to":731
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":701
        , "to":728
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":701
        , "to":725
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":701
        , "to":710
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":701
        , "to":702
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":701
        , "to":704
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":701
        , "to":706
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":701
        , "to":708
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":702
        , "to":703
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":703
        , "to":737
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":703
        , "to":720
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":704
        , "to":705
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":705
        , "to":739
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":705
        , "to":720
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":706
        , "to":707
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":707
        , "to":741
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":707
        , "to":720
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":708
        , "to":709
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":709
        , "to":743
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":709
        , "to":720
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":710
        , "to":839
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":710
        , "to":711
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":711
        , "to":712
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":712
        , "to":745
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":712
        , "to":721
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":712
        , "to":718
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":712
        , "to":717
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":712
        , "to":715
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":712
        , "to":713
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":713
        , "to":714
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":714
        , "to":720
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":715
        , "to":716
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":716
        , "to":722
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":716
        , "to":719
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":717
        , "to":719
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":717
        , "to":723
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":718
        , "to":719
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":718
        , "to":723
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":719
        , "to":720
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":721
        , "to":724
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":721
        , "to":735
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":721
        , "to":732
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":721
        , "to":729
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":721
        , "to":726
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":722
        , "to":723
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":723
        , "to":724
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":724
        , "to":726
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":724
        , "to":729
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":724
        , "to":732
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":724
        , "to":735
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":725
        , "to":726
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":726
        , "to":725
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'aFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":726
        , "to":700
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":728
        , "to":729
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":729
        , "to":728
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'aFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":729
        , "to":700
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":731
        , "to":732
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":732
        , "to":731
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'aFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":732
        , "to":700
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":734
        , "to":735
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":735
        , "to":734
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'aFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":735
        , "to":700
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":737
        , "to":738
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":738
        , "to":771
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":738
        , "to":754
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":739
        , "to":740
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":740
        , "to":773
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":740
        , "to":754
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":741
        , "to":742
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":742
        , "to":775
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":742
        , "to":754
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":743
        , "to":744
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":744
        , "to":777
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":744
        , "to":754
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":745
        , "to":746
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":746
        , "to":779
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":746
        , "to":755
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":746
        , "to":752
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":746
        , "to":751
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":746
        , "to":749
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":746
        , "to":747
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":747
        , "to":748
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":748
        , "to":754
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":749
        , "to":750
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":750
        , "to":756
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":750
        , "to":753
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":751
        , "to":753
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":751
        , "to":757
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":752
        , "to":753
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":752
        , "to":757
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":753
        , "to":754
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":755
        , "to":758
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":755
        , "to":769
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":755
        , "to":766
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":755
        , "to":763
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":755
        , "to":760
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":756
        , "to":757
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":757
        , "to":758
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":758
        , "to":760
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":758
        , "to":763
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":758
        , "to":766
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":758
        , "to":769
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":759
        , "to":760
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":760
        , "to":759
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'aFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"17"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":760
        , "to":700
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":762
        , "to":763
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":763
        , "to":762
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'aFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"17"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":763
        , "to":700
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":765
        , "to":766
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":766
        , "to":765
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'aFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"17"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":766
        , "to":700
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":768
        , "to":769
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":769
        , "to":768
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'aFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"17"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":769
        , "to":700
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":771
        , "to":772
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":772
        , "to":805
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":772
        , "to":788
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":773
        , "to":774
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":774
        , "to":807
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":774
        , "to":788
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":775
        , "to":776
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":776
        , "to":809
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":776
        , "to":788
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":777
        , "to":778
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":778
        , "to":811
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":778
        , "to":788
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":779
        , "to":780
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":780
        , "to":813
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":780
        , "to":789
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":780
        , "to":786
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":780
        , "to":785
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":780
        , "to":783
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":780
        , "to":781
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":781
        , "to":782
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":782
        , "to":788
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":783
        , "to":784
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":784
        , "to":790
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":784
        , "to":787
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":785
        , "to":787
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":785
        , "to":791
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":786
        , "to":787
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":786
        , "to":791
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":787
        , "to":788
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":789
        , "to":792
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":789
        , "to":803
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":789
        , "to":800
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":789
        , "to":797
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":789
        , "to":794
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":790
        , "to":791
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":791
        , "to":792
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":792
        , "to":794
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":792
        , "to":797
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":792
        , "to":800
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":792
        , "to":803
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":793
        , "to":794
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":794
        , "to":793
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'aFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"19"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":794
        , "to":700
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":796
        , "to":797
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":797
        , "to":796
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'aFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"19"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":797
        , "to":700
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":799
        , "to":800
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":800
        , "to":799
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'aFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"19"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":800
        , "to":700
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":802
        , "to":803
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":803
        , "to":802
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'aFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"19"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":803
        , "to":700
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":805
        , "to":806
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":806
        , "to":822
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":807
        , "to":808
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":808
        , "to":822
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":809
        , "to":810
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":810
        , "to":822
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":811
        , "to":812
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":812
        , "to":822
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":813
        , "to":814
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":814
        , "to":823
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":814
        , "to":820
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":814
        , "to":819
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":814
        , "to":817
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":814
        , "to":815
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":815
        , "to":816
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":816
        , "to":822
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":817
        , "to":818
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":818
        , "to":824
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":818
        , "to":821
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":819
        , "to":821
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":819
        , "to":825
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":820
        , "to":821
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":820
        , "to":825
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":821
        , "to":822
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":823
        , "to":826
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":823
        , "to":837
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":823
        , "to":834
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":823
        , "to":831
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":823
        , "to":828
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":823
        , "to":700
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":824
        , "to":825
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":825
        , "to":826
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":826
        , "to":828
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":826
        , "to":831
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":826
        , "to":834
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":826
        , "to":837
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":827
        , "to":828
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":828
        , "to":827
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'aFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"20"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":828
        , "to":700
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":830
        , "to":831
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":831
        , "to":830
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'aFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"20"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":831
        , "to":700
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":833
        , "to":834
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":834
        , "to":833
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'aFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"20"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":834
        , "to":700
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":836
        , "to":837
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":837
        , "to":836
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'aFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"20"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":837
        , "to":700
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":839
        , "to":710
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'aFeeder_time_stamp_shreg,aFeeder_cycle'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
      }
    ]
  }
  , "161":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":841
        , "subtype":"exit"
        , "start":"6.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"8"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":842
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_A_extent_1"
        , "id":843
        , "subtype":"default"
        , "start":"0.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"2"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":844
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"31 (0x1F)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":845
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":846
        , "subtype":"select"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":847
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":848
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Arithmetic Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_B_extent_0"
        , "id":849
        , "subtype":"default"
        , "start":"0.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_B_extent_0'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"2"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":850
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"15 (0xF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":517
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":851
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":517
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":852
        , "subtype":"select"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":517
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":853
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":517
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":854
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Arithmetic Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"3"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":517
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_B_extent_1"
        , "id":855
        , "subtype":"default"
        , "start":"0.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_B_extent_1'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"6"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"<<"
        , "id":856
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Left Shift"
            , "Constant Operand":"6 (0x6)"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":521
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":857
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":517
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":858
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":859
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":860
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":861
        , "subtype":"select"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":862
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"-1 (0xFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":863
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":864
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":865
        , "subtype":"select"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":866
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"-1 (0xFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":867
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":868
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_bLoader_class.B2"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"6"
          }
        ]
        , "ffwdLinkID":
        [
          "899"
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":869
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_bLoader_class.B2"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"4"
          }
        ]
        , "ffwdLinkID":
        [
          "905"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":521
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":870
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_bLoader_class.B1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"4"
          }
        ]
        , "ffwdLinkID":
        [
          "887"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":871
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dests In":"kernel_bLoader_class.B2, kernel_bLoader_class.B2, kernel_bLoader_class.B7"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"4"
          }
        ]
        , "ffwdLinkID":
        [
          "911"
          , "919"
          , "1145"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":872
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_bLoader_class.B2"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"6"
          }
        ]
        , "ffwdLinkID":
        [
          "896"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":873
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_bLoader_class.B1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"6"
          }
        ]
        , "ffwdLinkID":
        [
          "876"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":843
        , "to":844
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":844
        , "to":845
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":844
        , "to":847
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":845
        , "to":846
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":846
        , "to":847
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":847
        , "to":858
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":847
        , "to":848
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":848
        , "to":865
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":848
        , "to":864
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":849
        , "to":850
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":850
        , "to":851
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":850
        , "to":853
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":851
        , "to":852
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":852
        , "to":853
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":853
        , "to":857
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":853
        , "to":854
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":854
        , "to":861
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":854
        , "to":860
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":854
        , "to":856
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":855
        , "to":868
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":856
        , "to":869
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":857
        , "to":859
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":858
        , "to":870
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":858
        , "to":859
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":859
        , "to":871
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":860
        , "to":861
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":861
        , "to":862
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":862
        , "to":863
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":863
        , "to":872
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":864
        , "to":865
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":865
        , "to":866
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":866
        , "to":867
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":867
        , "to":873
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
    ]
  }
  , "163":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":874
        , "subtype":"exit"
        , "start":"4.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"40"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":875
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":876
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_bLoader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "873"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'i'"
        , "id":877
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'i'"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":514
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":878
        , "subtype":"select"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":514
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_A_extent_1"
        , "id":879
        , "subtype":"default"
        , "start":"0.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"2"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":880
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"15 (0xF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":520
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":881
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":520
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":882
        , "subtype":"select"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":520
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":883
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":520
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":884
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Arithmetic Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":520
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'i'"
        , "id":885
        , "subtype":"pop"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'i'"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":886
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":520
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":887
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_bLoader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "870"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":888
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"3"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":889
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":890
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":892
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":875
        , "to":878
        , "details":
        [
          {
            "type":"table"
            , "Width":"16"
          }
        ]
      }
      , {
        "from":875
        , "to":877
        , "details":
        [
          {
            "type":"table"
            , "Width":"16"
          }
        ]
      }
      , {
        "from":875
        , "to":885
        , "details":
        [
          {
            "type":"table"
            , "Width":"16"
          }
        ]
      }
      , {
        "from":875
        , "to":874
        , "details":
        [
          {
            "type":"table"
            , "Width":"16"
          }
        ]
      }
      , {
        "from":876
        , "to":878
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":877
        , "to":878
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":878
        , "to":890
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":878
        , "to":888
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":879
        , "to":880
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":880
        , "to":881
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":880
        , "to":883
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":881
        , "to":882
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":882
        , "to":883
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":883
        , "to":884
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":884
        , "to":886
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":885
        , "to":892
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":885
        , "to":886
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":886
        , "to":874
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":887
        , "to":888
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":888
        , "to":885
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'i'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":888
        , "to":877
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'i'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"64"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":888
        , "to":889
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":888
        , "to":874
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":889
        , "to":874
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":890
        , "to":877
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'i'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"64"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":892
        , "to":885
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'i'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
      }
    ]
  }
  , "170":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":894
        , "subtype":"exit"
        , "start":"6.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"344"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":895
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":896
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_bLoader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "872"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'j'"
        , "id":897
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'j'"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":514
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":898
        , "subtype":"select"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":514
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":899
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_bLoader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "868"
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":900
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"15 (0xF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":518
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":901
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":518
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":902
        , "subtype":"select"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":518
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":903
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":518
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":904
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Arithmetic Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"2"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":518
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":905
        , "subtype":"ffwdDest"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_bLoader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "869"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":521
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"*"
        , "id":906
        , "subtype":"default"
        , "start":"3.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Multiply"
            , "Max Fanout":"2"
            , "Start Cycle":"3"
            , "Latency":"3"
            , "Implementation Preference":"Prefer DSP"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":521
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":907
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":518
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":908
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":517
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":909
        , "subtype":"select"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":517
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"<<"
        , "id":910
        , "subtype":"default"
        , "start":"5.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Left Shift"
            , "Constant Operand":"6 (0x6)"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":517
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":911
        , "subtype":"ffwdDest"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_bLoader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "871"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":912
        , "subtype":"default"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":913
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":519
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":914
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"-1 (0xFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":915
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'j'"
        , "id":916
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'j'"
            , "Max Fanout":"3"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":517
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":917
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":520
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"<<"
        , "id":918
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Left Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":522
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":919
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_bLoader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "871"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":920
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"8"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":921
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":922
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":517
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'addr_temp'"
        , "id":924
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'addr_temp'"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":514
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":925
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":519
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":927
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":517
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":929
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":520
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":931
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":933
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":935
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":514
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":895
        , "to":898
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":895
        , "to":897
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":895
        , "to":924
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":895
        , "to":916
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":895
        , "to":929
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":895
        , "to":931
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":895
        , "to":933
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":895
        , "to":935
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":895
        , "to":894
        , "details":
        [
          {
            "type":"table"
            , "Width":"72"
          }
        ]
      }
      , {
        "from":896
        , "to":898
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":897
        , "to":898
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":898
        , "to":922
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":898
        , "to":920
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":899
        , "to":900
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":900
        , "to":901
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":900
        , "to":903
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":901
        , "to":902
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":902
        , "to":903
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":903
        , "to":907
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":903
        , "to":904
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":904
        , "to":909
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":904
        , "to":908
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":904
        , "to":906
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":905
        , "to":906
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":906
        , "to":894
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":907
        , "to":912
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":908
        , "to":909
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":909
        , "to":914
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":909
        , "to":910
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":910
        , "to":913
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":911
        , "to":912
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":912
        , "to":913
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":912
        , "to":894
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":913
        , "to":925
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":914
        , "to":915
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":915
        , "to":894
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":916
        , "to":927
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":916
        , "to":917
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":916
        , "to":918
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":917
        , "to":894
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":918
        , "to":894
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":919
        , "to":920
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":920
        , "to":935
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":920
        , "to":933
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
      }
      , {
        "from":920
        , "to":931
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":920
        , "to":929
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":920
        , "to":916
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'j'"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":920
        , "to":924
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'addr_temp'"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":920
        , "to":897
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'j'"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"64"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":920
        , "to":921
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":920
        , "to":894
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":921
        , "to":894
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":922
        , "to":897
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'j'"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"64"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":924
        , "to":925
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":924
        , "to":894
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":925
        , "to":924
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'addr_temp'"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":925
        , "to":894
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":927
        , "to":916
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'j'"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":929
        , "to":929
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":929
        , "to":894
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":931
        , "to":931
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":931
        , "to":894
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":933
        , "to":933
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":933
        , "to":894
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":935
        , "to":935
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":935
        , "to":894
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
    ]
  }
  , "192":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":937
        , "subtype":"exit"
        , "start":"2.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"600"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":938
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"'k'"
        , "id":939
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'k'"
            , "Max Fanout":"3"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":518
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":940
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":941
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"3"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":520
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":942
        , "subtype":"select"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":520
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"<<"
        , "id":943
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Left Shift"
            , "Constant Operand":"2 (0x2)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":522
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":944
        , "subtype":"pop"
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"3"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":945
        , "subtype":"default"
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"13"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":948
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Global variable"
        , "id":949
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Global variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":514
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":950
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"64 (0x40)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":519
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":952
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":518
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":954
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":520
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":956
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":958
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":960
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":514
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Global variable"
        , "id":962
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Global variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":521
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":964
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":522
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":966
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":968
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":519
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":938
        , "to":949
        , "details":
        [
          {
            "type":"table"
            , "Width":"344"
          }
        ]
      }
      , {
        "from":938
        , "to":939
        , "details":
        [
          {
            "type":"table"
            , "Width":"344"
          }
        ]
      }
      , {
        "from":938
        , "to":954
        , "details":
        [
          {
            "type":"table"
            , "Width":"344"
          }
        ]
      }
      , {
        "from":938
        , "to":956
        , "details":
        [
          {
            "type":"table"
            , "Width":"344"
          }
        ]
      }
      , {
        "from":938
        , "to":958
        , "details":
        [
          {
            "type":"table"
            , "Width":"344"
          }
        ]
      }
      , {
        "from":938
        , "to":960
        , "details":
        [
          {
            "type":"table"
            , "Width":"344"
          }
        ]
      }
      , {
        "from":938
        , "to":962
        , "details":
        [
          {
            "type":"table"
            , "Width":"344"
          }
        ]
      }
      , {
        "from":938
        , "to":944
        , "details":
        [
          {
            "type":"table"
            , "Width":"344"
          }
        ]
      }
      , {
        "from":938
        , "to":941
        , "details":
        [
          {
            "type":"table"
            , "Width":"344"
          }
        ]
      }
      , {
        "from":938
        , "to":964
        , "details":
        [
          {
            "type":"table"
            , "Width":"344"
          }
        ]
      }
      , {
        "from":938
        , "to":966
        , "details":
        [
          {
            "type":"table"
            , "Width":"344"
          }
        ]
      }
      , {
        "from":938
        , "to":968
        , "details":
        [
          {
            "type":"table"
            , "Width":"344"
          }
        ]
      }
      , {
        "from":938
        , "to":937
        , "details":
        [
          {
            "type":"table"
            , "Width":"344"
          }
        ]
      }
      , {
        "from":938
        , "to":945
        , "details":
        [
          {
            "type":"table"
            , "Width":"344"
          }
        ]
      }
      , {
        "from":939
        , "to":943
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":939
        , "to":952
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":939
        , "to":940
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":940
        , "to":942
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":941
        , "to":941
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":941
        , "to":942
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":941
        , "to":937
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":942
        , "to":937
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":943
        , "to":937
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":944
        , "to":944
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":944
        , "to":945
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":944
        , "to":937
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":945
        , "to":968
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":945
        , "to":966
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
      }
      , {
        "from":945
        , "to":964
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":945
        , "to":941
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":945
        , "to":944
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":945
        , "to":962
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":945
        , "to":960
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":945
        , "to":958
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":945
        , "to":956
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":945
        , "to":954
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":945
        , "to":939
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'k'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":945
        , "to":949
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":945
        , "to":948
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":945
        , "to":945
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":945
        , "to":937
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":948
        , "to":937
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":949
        , "to":950
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":949
        , "to":937
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":950
        , "to":949
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":952
        , "to":939
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'k'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":954
        , "to":954
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":954
        , "to":937
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":956
        , "to":956
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":956
        , "to":937
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":958
        , "to":958
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":958
        , "to":937
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":960
        , "to":960
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":960
        , "to":937
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":962
        , "to":962
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":962
        , "to":937
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":964
        , "to":964
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":964
        , "to":937
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":966
        , "to":966
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":966
        , "to":937
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":968
        , "to":968
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":968
        , "to":937
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
    ]
  }
  , "233":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":970
        , "subtype":"exit"
        , "start":"68.00"
        , "end":"71.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"68"
            , "Latency":"3"
            , "Exit FIFO Depth":"512"
            , "Exit FIFO Width":"512"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":971
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":972
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":520
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":973
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":520
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":974
        , "subtype":"select"
        , "start":"3.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"3"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":520
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":975
        , "subtype":"pop"
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"3"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":976
        , "subtype":"default"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"3"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":520
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Global variable"
        , "id":977
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Global variable"
            , "Max Fanout":"4"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":514
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Global variable"
        , "id":978
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Global variable"
            , "Max Fanout":"3"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":521
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"32-bit Signed Integer Remainder"
        , "id":979
        , "subtype":"default"
        , "start":"2.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Signed Integer Remainder"
            , "Max Fanout":"3"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":521
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"<<"
        , "id":1113
        , "subtype":"default"
        , "start":"67.00"
        , "end":"68.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Left Shift"
            , "Constant Operand":"2 (0x2)"
            , "Max Fanout":"1"
            , "Start Cycle":"67"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":521
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'kk_jj_jjj'"
        , "id":1114
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'kk_jj_jjj'"
            , "Max Fanout":"3"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":519
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":1115
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Logical Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":522
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1116
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":522
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":1117
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":522
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"<<"
        , "id":1118
        , "subtype":"default"
        , "start":"2.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Left Shift"
            , "Constant Operand":"2 (0x2)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":522
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_B_extent_1"
        , "id":1119
        , "subtype":"default"
        , "start":"0.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_B_extent_1'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"3"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1120
        , "subtype":"default"
        , "start":"3.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"3"
            , "Start Cycle":"3"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":522
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":1121
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit And"
            , "Constant Operand":"15 (0xF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":522
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1122
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":522
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Or"
        , "id":1123
        , "subtype":"default"
        , "start":"2.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Or"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":522
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_B_extent_0"
        , "id":1124
        , "subtype":"default"
        , "start":"0.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_B_extent_0'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"3"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1125
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":522
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1126
        , "subtype":"select"
        , "start":"3.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"3"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":522
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_B_serializer_mem_channel"
        , "id":1127
        , "subtype":"default"
        , "start":"0.00"
        , "end":"68.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_B_serializer_mem_channel'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"68"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":1128
        , "subtype":"default"
        , "start":"68.00"
        , "end":"68.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"4"
            , "Start Cycle":"68"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1129
        , "subtype":"select"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1130
        , "subtype":"select"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":523
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":1131
        , "subtype":"default"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"3"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":523
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":1132
        , "subtype":"default"
        , "start":"68.00"
        , "end":"68.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"68"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":523
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":1133
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":529
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":1134
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":519
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":1135
        , "subtype":"default"
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"9"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":1144
        , "subtype":"default"
        , "start":"68.00"
        , "end":"68.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":1145
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_bLoader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "871"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1146
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":514
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1148
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":519
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1150
        , "subtype":"select"
        , "start":"2.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":514
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1151
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"3"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1153
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"3"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1155
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":520
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1157
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"3"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":1159
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":516
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":971
        , "to":972
        , "details":
        [
          {
            "type":"table"
            , "Width":"600"
          }
        ]
      }
      , {
        "from":971
        , "to":977
        , "details":
        [
          {
            "type":"table"
            , "Width":"600"
          }
        ]
      }
      , {
        "from":971
        , "to":1114
        , "details":
        [
          {
            "type":"table"
            , "Width":"600"
          }
        ]
      }
      , {
        "from":971
        , "to":1151
        , "details":
        [
          {
            "type":"table"
            , "Width":"600"
          }
        ]
      }
      , {
        "from":971
        , "to":1153
        , "details":
        [
          {
            "type":"table"
            , "Width":"600"
          }
        ]
      }
      , {
        "from":971
        , "to":1146
        , "details":
        [
          {
            "type":"table"
            , "Width":"600"
          }
        ]
      }
      , {
        "from":971
        , "to":978
        , "details":
        [
          {
            "type":"table"
            , "Width":"600"
          }
        ]
      }
      , {
        "from":971
        , "to":975
        , "details":
        [
          {
            "type":"table"
            , "Width":"600"
          }
        ]
      }
      , {
        "from":971
        , "to":1155
        , "details":
        [
          {
            "type":"table"
            , "Width":"600"
          }
        ]
      }
      , {
        "from":971
        , "to":1122
        , "details":
        [
          {
            "type":"table"
            , "Width":"600"
          }
        ]
      }
      , {
        "from":971
        , "to":1157
        , "details":
        [
          {
            "type":"table"
            , "Width":"600"
          }
        ]
      }
      , {
        "from":971
        , "to":1148
        , "details":
        [
          {
            "type":"table"
            , "Width":"600"
          }
        ]
      }
      , {
        "from":971
        , "to":973
        , "details":
        [
          {
            "type":"table"
            , "Width":"600"
          }
        ]
      }
      , {
        "from":971
        , "to":1116
        , "details":
        [
          {
            "type":"table"
            , "Width":"600"
          }
        ]
      }
      , {
        "from":971
        , "to":1159
        , "details":
        [
          {
            "type":"table"
            , "Width":"600"
          }
        ]
      }
      , {
        "from":971
        , "to":970
        , "details":
        [
          {
            "type":"table"
            , "Width":"600"
          }
        ]
      }
      , {
        "from":971
        , "to":1135
        , "details":
        [
          {
            "type":"table"
            , "Width":"600"
          }
        ]
      }
      , {
        "from":972
        , "to":972
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":972
        , "to":1126
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":972
        , "to":974
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":973
        , "to":973
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":973
        , "to":974
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":974
        , "to":976
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":974
        , "to":1129
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":975
        , "to":975
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":975
        , "to":1135
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":975
        , "to":1131
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":975
        , "to":976
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":976
        , "to":970
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":977
        , "to":979
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":977
        , "to":979
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":977
        , "to":979
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":977
        , "to":1133
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":978
        , "to":979
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":978
        , "to":978
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":979
        , "to":1113
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1113
        , "to":1128
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1114
        , "to":1134
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1114
        , "to":1115
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1114
        , "to":1121
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1115
        , "to":1117
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1116
        , "to":1116
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1116
        , "to":1117
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1117
        , "to":1118
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1118
        , "to":1120
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1119
        , "to":1120
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1120
        , "to":1129
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1120
        , "to":970
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1121
        , "to":1123
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1122
        , "to":1122
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1122
        , "to":1123
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1123
        , "to":1125
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1124
        , "to":1125
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1125
        , "to":1126
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1126
        , "to":1130
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1126
        , "to":970
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1127
        , "to":1128
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":1128
        , "to":970
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":1129
        , "to":1130
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1130
        , "to":1131
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1131
        , "to":1132
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1132
        , "to":970
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1133
        , "to":977
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1134
        , "to":1114
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'kk_jj_jjj'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1135
        , "to":1159
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
      }
      , {
        "from":1135
        , "to":1116
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1135
        , "to":973
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1135
        , "to":1148
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1135
        , "to":1157
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1135
        , "to":1122
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1135
        , "to":1155
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1135
        , "to":975
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1135
        , "to":978
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1135
        , "to":1146
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1135
        , "to":1153
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1135
        , "to":1151
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1135
        , "to":972
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1135
        , "to":1114
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'kk_jj_jjj'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1135
        , "to":977
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1135
        , "to":1144
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1135
        , "to":1135
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1135
        , "to":970
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1144
        , "to":970
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1145
        , "to":1150
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1146
        , "to":1146
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1146
        , "to":1150
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1148
        , "to":1148
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1148
        , "to":1150
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1150
        , "to":970
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1151
        , "to":1151
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1151
        , "to":970
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1153
        , "to":1153
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1153
        , "to":970
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1155
        , "to":1155
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1157
        , "to":1157
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1157
        , "to":970
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1159
        , "to":1159
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1159
        , "to":970
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "246":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":1161
        , "subtype":"exit"
        , "start":"1.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"1"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"24"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":1162
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":1162
        , "to":1161
        , "details":
        [
          {
            "type":"table"
            , "Width":"16"
          }
        ]
      }
    ]
  }
  , "248":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":1163
        , "subtype":"exit"
        , "start":"20.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"20"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"528"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":1164
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1165
        , "subtype":"default"
        , "start":"7.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1166
        , "subtype":"default"
        , "start":"8.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"8"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1167
        , "subtype":"default"
        , "start":"7.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1168
        , "subtype":"default"
        , "start":"8.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"8"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1169
        , "subtype":"default"
        , "start":"7.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1170
        , "subtype":"default"
        , "start":"8.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"8"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1171
        , "subtype":"default"
        , "start":"7.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1172
        , "subtype":"default"
        , "start":"8.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"8"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'bFeeder_time_stamp_shreg,bFeeder_cycle'"
        , "id":1173
        , "subtype":"pop"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'bFeeder_time_stamp_shreg,bFeeder_cycle'"
            , "Max Fanout":"2"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":546
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1174
        , "subtype":"default"
        , "start":"5.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1175
        , "subtype":"default"
        , "start":"6.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"6"
            , "Start Cycle":"6"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":544
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":1176
        , "subtype":"default"
        , "start":"7.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit And"
            , "Constant Operand":"3 (0x3)"
            , "Max Fanout":"2"
            , "Start Cycle":"7"
            , "Latency":"2"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":572
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1177
        , "subtype":"default"
        , "start":"9.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":572
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":1178
        , "subtype":"default"
        , "start":"7.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Logical Right Shift"
            , "Constant Operand":"6 (0x6)"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":573
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":1179
        , "subtype":"default"
        , "start":"7.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit And"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"2"
            , "Start Cycle":"7"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":573
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":1180
        , "subtype":"default"
        , "start":"7.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Logical Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":573
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":1181
        , "subtype":"default"
        , "start":"7.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Logical Right Shift"
            , "Constant Operand":"2 (0x2)"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":573
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":1182
        , "subtype":"default"
        , "start":"8.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"16"
            , "Start Cycle":"8"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":573
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":1183
        , "subtype":"load/store"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"128 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":573
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1184
        , "subtype":"default"
        , "start":"7.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"4"
            , "Start Cycle":"7"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":575
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":1185
        , "subtype":"default"
        , "start":"8.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"8"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":1186
        , "subtype":"default"
        , "start":"8.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"16"
            , "Start Cycle":"8"
            , "Latency":"2"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":1187
        , "subtype":"load/store"
        , "start":"10.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"128 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"4"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'bFeeder_channel_array'"
        , "id":1188
        , "subtype":"pop"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'bFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1189
        , "subtype":"select"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'bFeeder_channel_array'"
        , "id":1191
        , "subtype":"pop"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'bFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1192
        , "subtype":"select"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'bFeeder_channel_array'"
        , "id":1194
        , "subtype":"pop"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'bFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1195
        , "subtype":"select"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'bFeeder_channel_array'"
        , "id":1197
        , "subtype":"pop"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'bFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1198
        , "subtype":"select"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1200
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1201
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1202
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1203
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1204
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1205
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1206
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1207
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1208
        , "subtype":"default"
        , "start":"7.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1209
        , "subtype":"default"
        , "start":"8.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"6"
            , "Start Cycle":"8"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":544
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":1210
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit And"
            , "Constant Operand":"3 (0x3)"
            , "Max Fanout":"2"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":572
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1211
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":572
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":1212
        , "subtype":"default"
        , "start":"9.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Logical Right Shift"
            , "Constant Operand":"6 (0x6)"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":573
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":1213
        , "subtype":"default"
        , "start":"9.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit And"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"2"
            , "Start Cycle":"9"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":573
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":1214
        , "subtype":"default"
        , "start":"9.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Logical Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":573
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":1215
        , "subtype":"default"
        , "start":"9.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Logical Right Shift"
            , "Constant Operand":"2 (0x2)"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":573
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":1216
        , "subtype":"default"
        , "start":"9.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"16"
            , "Start Cycle":"9"
            , "Latency":"2"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":573
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":1217
        , "subtype":"load/store"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"128 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":573
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1218
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"4"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":575
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":1219
        , "subtype":"default"
        , "start":"9.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":1220
        , "subtype":"default"
        , "start":"9.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"16"
            , "Start Cycle":"9"
            , "Latency":"3"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":1221
        , "subtype":"load/store"
        , "start":"12.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"128 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"4"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'bFeeder_channel_array'"
        , "id":1222
        , "subtype":"pop"
        , "start":"16.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'bFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1223
        , "subtype":"select"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'bFeeder_channel_array'"
        , "id":1225
        , "subtype":"pop"
        , "start":"16.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'bFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1226
        , "subtype":"select"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'bFeeder_channel_array'"
        , "id":1228
        , "subtype":"pop"
        , "start":"16.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'bFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1229
        , "subtype":"select"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'bFeeder_channel_array'"
        , "id":1231
        , "subtype":"pop"
        , "start":"16.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'bFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1232
        , "subtype":"select"
        , "start":"16.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"16"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1234
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1235
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1236
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1237
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1238
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1239
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1240
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1241
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1242
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1243
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"6"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":544
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":1244
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit And"
            , "Constant Operand":"3 (0x3)"
            , "Max Fanout":"2"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":572
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1245
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":572
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":1246
        , "subtype":"default"
        , "start":"11.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Logical Right Shift"
            , "Constant Operand":"6 (0x6)"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":573
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":1247
        , "subtype":"default"
        , "start":"11.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit And"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"2"
            , "Start Cycle":"11"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":573
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":1248
        , "subtype":"default"
        , "start":"11.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Logical Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":573
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":1249
        , "subtype":"default"
        , "start":"11.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Logical Right Shift"
            , "Constant Operand":"2 (0x2)"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":573
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":1250
        , "subtype":"default"
        , "start":"11.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"16"
            , "Start Cycle":"11"
            , "Latency":"2"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":573
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":1251
        , "subtype":"load/store"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"128 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":573
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1252
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"4"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":575
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":1253
        , "subtype":"default"
        , "start":"11.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":1254
        , "subtype":"default"
        , "start":"11.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"16"
            , "Start Cycle":"11"
            , "Latency":"3"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":1255
        , "subtype":"load/store"
        , "start":"14.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"128 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"4"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'bFeeder_channel_array'"
        , "id":1256
        , "subtype":"pop"
        , "start":"18.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'bFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"18"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":542
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1257
        , "subtype":"select"
        , "start":"18.00"
        , "end":"19.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"18"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'bFeeder_channel_array'"
        , "id":1259
        , "subtype":"pop"
        , "start":"18.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'bFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"18"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":542
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1260
        , "subtype":"select"
        , "start":"18.00"
        , "end":"19.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"18"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'bFeeder_channel_array'"
        , "id":1262
        , "subtype":"pop"
        , "start":"18.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'bFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"18"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":542
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1263
        , "subtype":"select"
        , "start":"18.00"
        , "end":"19.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"18"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'bFeeder_channel_array'"
        , "id":1265
        , "subtype":"pop"
        , "start":"18.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'bFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"18"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":542
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1266
        , "subtype":"select"
        , "start":"18.00"
        , "end":"19.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"18"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1268
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1269
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1270
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1271
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1272
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1273
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1274
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1275
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":789
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1276
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1277
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"5"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":544
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":1278
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit And"
            , "Constant Operand":"3 (0x3)"
            , "Max Fanout":"2"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":572
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1279
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":572
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":1280
        , "subtype":"default"
        , "start":"13.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Logical Right Shift"
            , "Constant Operand":"6 (0x6)"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":573
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":1281
        , "subtype":"default"
        , "start":"13.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit And"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"2"
            , "Start Cycle":"13"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":573
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":1282
        , "subtype":"default"
        , "start":"13.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Logical Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":573
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":1283
        , "subtype":"default"
        , "start":"13.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Logical Right Shift"
            , "Constant Operand":"2 (0x2)"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":573
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":1284
        , "subtype":"default"
        , "start":"13.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"16"
            , "Start Cycle":"13"
            , "Latency":"2"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":573
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"ST"
        , "id":1285
        , "subtype":"load/store"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Store"
            , "Width":"128 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":573
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1286
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"5"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":575
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":1287
        , "subtype":"default"
        , "start":"13.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":1288
        , "subtype":"default"
        , "start":"13.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"16"
            , "Start Cycle":"13"
            , "Latency":"3"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"LD"
        , "id":1289
        , "subtype":"load/store"
        , "start":"16.00"
        , "end":"20.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Load"
            , "Width":"128 bits"
            , "LSU Style":"Pipelined never-stall"
            , "Stall-free":"Yes"
            , "Global Memory":"No"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"4"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'bFeeder_channel_array'"
        , "id":1290
        , "subtype":"pop"
        , "start":"20.00"
        , "end":"20.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'bFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"20"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1291
        , "subtype":"select"
        , "start":"20.00"
        , "end":"20.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"20"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'bFeeder_channel_array'"
        , "id":1293
        , "subtype":"pop"
        , "start":"20.00"
        , "end":"20.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'bFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"20"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1294
        , "subtype":"select"
        , "start":"20.00"
        , "end":"20.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"20"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'bFeeder_channel_array'"
        , "id":1296
        , "subtype":"pop"
        , "start":"20.00"
        , "end":"20.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'bFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"20"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1297
        , "subtype":"select"
        , "start":"20.00"
        , "end":"20.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"20"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'bFeeder_channel_array'"
        , "id":1299
        , "subtype":"pop"
        , "start":"20.00"
        , "end":"20.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'bFeeder_channel_array'"
            , "Max Fanout":"1"
            , "Start Cycle":"20"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1300
        , "subtype":"select"
        , "start":"20.00"
        , "end":"20.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"20"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":576
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":1302
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":582
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":1164
        , "to":1299
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":1164
        , "to":1296
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":1164
        , "to":1293
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":1164
        , "to":1290
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":1164
        , "to":1265
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":1164
        , "to":1262
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":1164
        , "to":1259
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":1164
        , "to":1256
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":1164
        , "to":1231
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":1164
        , "to":1228
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":1164
        , "to":1225
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":1164
        , "to":1222
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":1164
        , "to":1197
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":1164
        , "to":1194
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":1164
        , "to":1191
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":1164
        , "to":1188
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":1164
        , "to":1173
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":1164
        , "to":1165
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":1164
        , "to":1167
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":1164
        , "to":1169
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":1164
        , "to":1171
        , "details":
        [
          {
            "type":"table"
            , "Width":"144"
          }
        ]
      }
      , {
        "from":1165
        , "to":1166
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1166
        , "to":1200
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1166
        , "to":1183
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1167
        , "to":1168
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1168
        , "to":1202
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1168
        , "to":1183
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1169
        , "to":1170
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1170
        , "to":1204
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1170
        , "to":1183
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1171
        , "to":1172
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1172
        , "to":1206
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1172
        , "to":1183
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1173
        , "to":1302
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1173
        , "to":1174
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1174
        , "to":1175
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1175
        , "to":1208
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1175
        , "to":1184
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1175
        , "to":1181
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1175
        , "to":1180
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1175
        , "to":1178
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1175
        , "to":1176
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1176
        , "to":1177
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1176
        , "to":1186
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1177
        , "to":1183
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1178
        , "to":1179
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1179
        , "to":1185
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1179
        , "to":1182
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1180
        , "to":1182
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1180
        , "to":1186
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1181
        , "to":1182
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1182
        , "to":1183
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":1184
        , "to":1187
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1184
        , "to":1198
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1184
        , "to":1195
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1184
        , "to":1192
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1184
        , "to":1189
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1185
        , "to":1186
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1186
        , "to":1187
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":1187
        , "to":1189
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":1187
        , "to":1192
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":1187
        , "to":1195
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":1187
        , "to":1198
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":1188
        , "to":1189
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1189
        , "to":1188
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'bFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1189
        , "to":1163
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1191
        , "to":1192
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1192
        , "to":1191
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'bFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1192
        , "to":1163
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1194
        , "to":1195
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1195
        , "to":1194
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'bFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1195
        , "to":1163
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1197
        , "to":1198
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1198
        , "to":1197
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'bFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1198
        , "to":1163
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1200
        , "to":1201
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1201
        , "to":1234
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1201
        , "to":1217
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1202
        , "to":1203
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1203
        , "to":1236
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1203
        , "to":1217
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1204
        , "to":1205
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1205
        , "to":1238
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1205
        , "to":1217
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1206
        , "to":1207
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1207
        , "to":1240
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1207
        , "to":1217
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1208
        , "to":1209
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1209
        , "to":1242
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1209
        , "to":1218
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1209
        , "to":1215
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1209
        , "to":1214
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1209
        , "to":1212
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1209
        , "to":1210
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1210
        , "to":1211
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1210
        , "to":1220
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1211
        , "to":1217
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1212
        , "to":1213
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1213
        , "to":1219
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1213
        , "to":1216
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1214
        , "to":1216
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1214
        , "to":1220
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1215
        , "to":1216
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1216
        , "to":1217
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":1218
        , "to":1221
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1218
        , "to":1232
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1218
        , "to":1229
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1218
        , "to":1226
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1218
        , "to":1223
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1219
        , "to":1220
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1220
        , "to":1221
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":1221
        , "to":1223
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":1221
        , "to":1226
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":1221
        , "to":1229
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":1221
        , "to":1232
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":1222
        , "to":1223
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1223
        , "to":1222
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'bFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"17"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1223
        , "to":1163
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1225
        , "to":1226
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1226
        , "to":1225
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'bFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"17"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1226
        , "to":1163
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1228
        , "to":1229
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1229
        , "to":1228
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'bFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"17"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1229
        , "to":1163
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1231
        , "to":1232
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1232
        , "to":1231
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'bFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1232
        , "to":1163
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1234
        , "to":1235
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1235
        , "to":1268
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1235
        , "to":1251
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1236
        , "to":1237
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1237
        , "to":1270
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1237
        , "to":1251
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1238
        , "to":1239
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1239
        , "to":1272
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1239
        , "to":1251
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1240
        , "to":1241
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1241
        , "to":1274
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1241
        , "to":1251
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1242
        , "to":1243
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1243
        , "to":1276
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1243
        , "to":1252
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1243
        , "to":1249
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1243
        , "to":1248
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1243
        , "to":1246
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1243
        , "to":1244
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1244
        , "to":1245
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1244
        , "to":1254
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1245
        , "to":1251
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1246
        , "to":1247
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1247
        , "to":1253
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1247
        , "to":1250
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1248
        , "to":1250
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1248
        , "to":1254
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1249
        , "to":1250
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1250
        , "to":1251
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":1252
        , "to":1255
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1252
        , "to":1266
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1252
        , "to":1263
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1252
        , "to":1260
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1252
        , "to":1257
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1253
        , "to":1254
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1254
        , "to":1255
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":1255
        , "to":1257
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":1255
        , "to":1260
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":1255
        , "to":1263
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":1255
        , "to":1266
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":1256
        , "to":1257
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1257
        , "to":1256
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'bFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"19"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1257
        , "to":1163
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1259
        , "to":1260
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1260
        , "to":1259
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'bFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"19"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1260
        , "to":1163
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1262
        , "to":1263
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1263
        , "to":1262
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'bFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"19"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1263
        , "to":1163
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1265
        , "to":1266
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1266
        , "to":1265
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'bFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"19"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1266
        , "to":1163
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1268
        , "to":1269
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1269
        , "to":1285
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1270
        , "to":1271
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1271
        , "to":1285
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1272
        , "to":1273
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1273
        , "to":1285
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1274
        , "to":1275
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1275
        , "to":1285
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1276
        , "to":1277
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1277
        , "to":1286
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1277
        , "to":1283
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1277
        , "to":1282
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1277
        , "to":1280
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1277
        , "to":1278
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1278
        , "to":1279
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1278
        , "to":1288
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1279
        , "to":1285
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1280
        , "to":1281
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1281
        , "to":1287
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1281
        , "to":1284
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1282
        , "to":1284
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1282
        , "to":1288
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1283
        , "to":1284
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1284
        , "to":1285
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":1286
        , "to":1289
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1286
        , "to":1300
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1286
        , "to":1297
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1286
        , "to":1294
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1286
        , "to":1291
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1286
        , "to":1163
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1287
        , "to":1288
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1288
        , "to":1289
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":1289
        , "to":1291
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":1289
        , "to":1294
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":1289
        , "to":1297
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":1289
        , "to":1300
        , "details":
        [
          {
            "type":"table"
            , "Width":"128"
          }
        ]
      }
      , {
        "from":1290
        , "to":1291
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1291
        , "to":1290
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'bFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"20"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1291
        , "to":1163
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1293
        , "to":1294
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1294
        , "to":1293
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'bFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"20"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1294
        , "to":1163
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1296
        , "to":1297
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1297
        , "to":1296
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'bFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"20"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1297
        , "to":1163
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1299
        , "to":1300
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1300
        , "to":1299
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'bFeeder_channel_array'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"20"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1300
        , "to":1163
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1302
        , "to":1173
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'bFeeder_time_stamp_shreg,bFeeder_cycle'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
      }
    ]
  }
  , "251":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":1304
        , "subtype":"exit"
        , "start":"6.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"8"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":1305
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_A_extent_1"
        , "id":1306
        , "subtype":"default"
        , "start":"0.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"2"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":1307
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"31 (0x1F)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1308
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1309
        , "subtype":"select"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":1310
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":1311
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Arithmetic Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_B_extent_0"
        , "id":1312
        , "subtype":"default"
        , "start":"0.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_B_extent_0'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"2"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":1313
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"15 (0xF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":593
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1314
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":593
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1315
        , "subtype":"select"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":593
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":1316
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":593
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":1317
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Arithmetic Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":593
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_B_extent_1"
        , "id":1318
        , "subtype":"default"
        , "start":"0.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_B_extent_1'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"2"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":1319
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"15 (0xF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":594
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1320
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":594
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1321
        , "subtype":"select"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":594
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":1322
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":594
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":1323
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Arithmetic Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":594
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1324
        , "subtype":"default"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":594
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1325
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":593
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1326
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":1327
        , "subtype":"default"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":1328
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1329
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1330
        , "subtype":"select"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":1331
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"-1 (0xFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":1332
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1333
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1334
        , "subtype":"select"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":1335
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"-1 (0xFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":1336
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1337
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1338
        , "subtype":"select"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":1339
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"-1 (0xFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":1340
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":1341
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_SignalGenerator.B1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"4"
          }
        ]
        , "ffwdLinkID":
        [
          "1360"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":1342
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_SignalGenerator.B2"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"5"
          }
        ]
        , "ffwdLinkID":
        [
          "1372"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":1343
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dests In":"kernel_SignalGenerator.B4, kernel_SignalGenerator.B7, kernel_SignalGenerator.B7"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"5"
          }
        ]
        , "ffwdLinkID":
        [
          "1396"
          , "1412"
          , "1428"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":1344
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_SignalGenerator.B4"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"6"
          }
        ]
        , "ffwdLinkID":
        [
          "1383"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":1345
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_SignalGenerator.B2"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"6"
          }
        ]
        , "ffwdLinkID":
        [
          "1369"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":1346
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_SignalGenerator.B1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"6"
          }
        ]
        , "ffwdLinkID":
        [
          "1349"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":1306
        , "to":1307
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1307
        , "to":1308
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1307
        , "to":1310
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1308
        , "to":1309
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1309
        , "to":1310
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1310
        , "to":1326
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1310
        , "to":1311
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1311
        , "to":1338
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1311
        , "to":1337
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1312
        , "to":1313
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1313
        , "to":1314
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1313
        , "to":1316
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1314
        , "to":1315
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1315
        , "to":1316
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1316
        , "to":1325
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1316
        , "to":1317
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1317
        , "to":1334
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1317
        , "to":1333
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1318
        , "to":1319
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1319
        , "to":1320
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1319
        , "to":1322
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1320
        , "to":1321
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1321
        , "to":1322
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1322
        , "to":1324
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1322
        , "to":1323
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1323
        , "to":1330
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1323
        , "to":1329
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1324
        , "to":1328
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1325
        , "to":1327
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1326
        , "to":1341
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1326
        , "to":1327
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1327
        , "to":1342
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1327
        , "to":1328
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1328
        , "to":1343
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1329
        , "to":1330
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1330
        , "to":1331
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1331
        , "to":1332
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1332
        , "to":1344
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":1333
        , "to":1334
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1334
        , "to":1335
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1335
        , "to":1336
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1336
        , "to":1345
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":1337
        , "to":1338
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1338
        , "to":1339
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1339
        , "to":1340
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1340
        , "to":1346
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
    ]
  }
  , "253":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":1347
        , "subtype":"exit"
        , "start":"4.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"32"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":1348
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":1349
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_SignalGenerator.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "1346"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'i'"
        , "id":1350
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'i'"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1351
        , "subtype":"select"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_A_extent_1"
        , "id":1352
        , "subtype":"default"
        , "start":"0.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"2"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":1353
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"15 (0xF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":596
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1354
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":596
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1355
        , "subtype":"select"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":596
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":1356
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":596
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":1357
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Arithmetic Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":596
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'i'"
        , "id":1358
        , "subtype":"pop"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'i'"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1359
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":596
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":1360
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_SignalGenerator.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "1341"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":1361
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"3"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":1362
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":1363
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":1365
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":1348
        , "to":1351
        , "details":
        [
          {
            "type":"table"
            , "Width":"16"
          }
        ]
      }
      , {
        "from":1348
        , "to":1350
        , "details":
        [
          {
            "type":"table"
            , "Width":"16"
          }
        ]
      }
      , {
        "from":1348
        , "to":1358
        , "details":
        [
          {
            "type":"table"
            , "Width":"16"
          }
        ]
      }
      , {
        "from":1349
        , "to":1351
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":1350
        , "to":1351
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":1351
        , "to":1363
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":1351
        , "to":1361
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":1352
        , "to":1353
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1353
        , "to":1354
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1353
        , "to":1356
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1354
        , "to":1355
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1355
        , "to":1356
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1356
        , "to":1357
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1357
        , "to":1359
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1358
        , "to":1365
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1358
        , "to":1359
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1359
        , "to":1347
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1360
        , "to":1361
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1361
        , "to":1358
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'i'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1361
        , "to":1350
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'i'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"64"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1361
        , "to":1362
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1361
        , "to":1347
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1362
        , "to":1347
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1363
        , "to":1350
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'i'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"64"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1365
        , "to":1358
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'i'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
      }
    ]
  }
  , "257":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":1367
        , "subtype":"exit"
        , "start":"2.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"56"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":1368
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":1369
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_SignalGenerator.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "1345"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'j'"
        , "id":1370
        , "subtype":"pop"
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'j'"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":593
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1371
        , "subtype":"select"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":593
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":1372
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_SignalGenerator.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "1342"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":1373
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"6"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":1374
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":1375
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":593
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1377
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":596
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":1379
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":1368
        , "to":1371
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1368
        , "to":1370
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1368
        , "to":1377
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1368
        , "to":1379
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1368
        , "to":1367
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1369
        , "to":1371
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":1370
        , "to":1371
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":1371
        , "to":1375
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":1371
        , "to":1373
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":1372
        , "to":1373
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1373
        , "to":1379
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
      }
      , {
        "from":1373
        , "to":1377
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1373
        , "to":1370
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'j'"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"64"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1373
        , "to":1374
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1373
        , "to":1367
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1374
        , "to":1367
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1375
        , "to":1370
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'j'"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"64"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1377
        , "to":1377
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1377
        , "to":1367
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1379
        , "to":1379
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1379
        , "to":1367
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "265":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":1381
        , "subtype":"exit"
        , "start":"4.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"104"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":1382
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":1383
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_SignalGenerator.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "1344"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'k'"
        , "id":1384
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'k'"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":594
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1385
        , "subtype":"select"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":594
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'k'"
        , "id":1386
        , "subtype":"pop"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'k'"
            , "Max Fanout":"3"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":594
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1387
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":597
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_B_extent_1"
        , "id":1388
        , "subtype":"default"
        , "start":"0.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_B_extent_1'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"2"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":1389
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"-1 (0xFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":598
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_B_extent_1"
        , "id":1390
        , "subtype":"default"
        , "start":"0.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_B_extent_1'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"2"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1391
        , "subtype":"default"
        , "start":"2.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":598
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1392
        , "subtype":"select"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":598
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":1393
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":598
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":1394
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Arithmetic Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":598
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1395
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":598
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":1396
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_SignalGenerator.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "1343"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":1397
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"6"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":1398
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":1399
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":594
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":1401
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":594
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1403
        , "subtype":"pop"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":596
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1405
        , "subtype":"pop"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":1407
        , "subtype":"pop"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":1382
        , "to":1385
        , "details":
        [
          {
            "type":"table"
            , "Width":"56"
          }
        ]
      }
      , {
        "from":1382
        , "to":1384
        , "details":
        [
          {
            "type":"table"
            , "Width":"56"
          }
        ]
      }
      , {
        "from":1382
        , "to":1386
        , "details":
        [
          {
            "type":"table"
            , "Width":"56"
          }
        ]
      }
      , {
        "from":1382
        , "to":1403
        , "details":
        [
          {
            "type":"table"
            , "Width":"56"
          }
        ]
      }
      , {
        "from":1382
        , "to":1405
        , "details":
        [
          {
            "type":"table"
            , "Width":"56"
          }
        ]
      }
      , {
        "from":1382
        , "to":1407
        , "details":
        [
          {
            "type":"table"
            , "Width":"56"
          }
        ]
      }
      , {
        "from":1382
        , "to":1381
        , "details":
        [
          {
            "type":"table"
            , "Width":"56"
          }
        ]
      }
      , {
        "from":1383
        , "to":1385
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":1384
        , "to":1385
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":1385
        , "to":1399
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":1385
        , "to":1397
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":1386
        , "to":1401
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1386
        , "to":1395
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1386
        , "to":1387
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1387
        , "to":1381
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1388
        , "to":1389
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1389
        , "to":1393
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1390
        , "to":1391
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1391
        , "to":1392
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1392
        , "to":1393
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1393
        , "to":1394
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1394
        , "to":1395
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1395
        , "to":1381
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1396
        , "to":1397
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1397
        , "to":1407
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
      }
      , {
        "from":1397
        , "to":1405
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1397
        , "to":1403
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1397
        , "to":1386
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'k'"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1397
        , "to":1384
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'k'"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"64"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1397
        , "to":1398
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1397
        , "to":1381
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1398
        , "to":1381
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1399
        , "to":1384
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'k'"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"64"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1401
        , "to":1386
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'k'"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1403
        , "to":1403
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1403
        , "to":1381
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1405
        , "to":1405
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1405
        , "to":1381
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1407
        , "to":1407
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1407
        , "to":1381
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "283":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":1409
        , "subtype":"exit"
        , "start":"3.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"3"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"128"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":1410
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1411
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"3"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":596
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":1412
        , "subtype":"ffwdDest"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_SignalGenerator.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "1343"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":1413
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'kk_ii_jj'"
        , "id":1414
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'kk_ii_jj'"
            , "Max Fanout":"3"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":595
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":1415
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit And"
            , "Constant Operand":"2147483632 (0x7FFFFFF0)"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":597
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1416
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":597
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1417
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":597
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1418
        , "subtype":"select"
        , "start":"2.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":597
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1419
        , "subtype":"default"
        , "start":"2.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":598
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1420
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"3"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":598
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1421
        , "subtype":"select"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":598
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":1422
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit And"
            , "Constant Operand":"15 (0xF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":599
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1423
        , "subtype":"default"
        , "start":"2.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":599
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1424
        , "subtype":"select"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":599
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1425
        , "subtype":"select"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":599
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1426
        , "subtype":"select"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":599
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":1427
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":595
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":1428
        , "subtype":"ffwdDest"
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_SignalGenerator.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "1343"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":1429
        , "subtype":"default"
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"5"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":1434
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1435
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1437
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":1439
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":592
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":1410
        , "to":1411
        , "details":
        [
          {
            "type":"table"
            , "Width":"104"
          }
        ]
      }
      , {
        "from":1410
        , "to":1414
        , "details":
        [
          {
            "type":"table"
            , "Width":"104"
          }
        ]
      }
      , {
        "from":1410
        , "to":1435
        , "details":
        [
          {
            "type":"table"
            , "Width":"104"
          }
        ]
      }
      , {
        "from":1410
        , "to":1437
        , "details":
        [
          {
            "type":"table"
            , "Width":"104"
          }
        ]
      }
      , {
        "from":1410
        , "to":1417
        , "details":
        [
          {
            "type":"table"
            , "Width":"104"
          }
        ]
      }
      , {
        "from":1410
        , "to":1420
        , "details":
        [
          {
            "type":"table"
            , "Width":"104"
          }
        ]
      }
      , {
        "from":1410
        , "to":1439
        , "details":
        [
          {
            "type":"table"
            , "Width":"104"
          }
        ]
      }
      , {
        "from":1410
        , "to":1409
        , "details":
        [
          {
            "type":"table"
            , "Width":"104"
          }
        ]
      }
      , {
        "from":1410
        , "to":1429
        , "details":
        [
          {
            "type":"table"
            , "Width":"104"
          }
        ]
      }
      , {
        "from":1411
        , "to":1411
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1411
        , "to":1426
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1411
        , "to":1409
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1412
        , "to":1413
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1413
        , "to":1409
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1414
        , "to":1427
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1414
        , "to":1415
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1414
        , "to":1422
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1415
        , "to":1419
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1415
        , "to":1416
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1416
        , "to":1418
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1417
        , "to":1417
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1417
        , "to":1418
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1418
        , "to":1409
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1419
        , "to":1425
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1419
        , "to":1421
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1420
        , "to":1420
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1420
        , "to":1424
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1420
        , "to":1421
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1421
        , "to":1409
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1422
        , "to":1423
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1423
        , "to":1424
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1424
        , "to":1425
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1425
        , "to":1426
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1426
        , "to":1409
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1427
        , "to":1414
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'kk_ii_jj'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1428
        , "to":1429
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1429
        , "to":1439
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
      }
      , {
        "from":1429
        , "to":1420
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1429
        , "to":1417
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1429
        , "to":1437
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1429
        , "to":1435
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1429
        , "to":1411
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1429
        , "to":1414
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'kk_ii_jj'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1429
        , "to":1434
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1429
        , "to":1429
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1429
        , "to":1409
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1434
        , "to":1409
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1435
        , "to":1435
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1435
        , "to":1409
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1437
        , "to":1437
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1437
        , "to":1409
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1439
        , "to":1439
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1439
        , "to":1409
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "289":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":1441
        , "subtype":"exit"
        , "start":"1.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"1"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"24"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":1442
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1443
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1444
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1445
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1446
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1447
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1448
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1449
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1450
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1451
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1452
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1453
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1454
        , "subtype":"default"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"0"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":1442
        , "to":1441
        , "details":
        [
          {
            "type":"table"
            , "Width":"16"
          }
        ]
      }
      , {
        "from":1443
        , "to":1444
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1445
        , "to":1446
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1446
        , "to":1449
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1447
        , "to":1448
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1448
        , "to":1451
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1449
        , "to":1450
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1451
        , "to":1452
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1452
        , "to":1453
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1453
        , "to":1454
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
    ]
  }
  , "297":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":1455
        , "subtype":"exit"
        , "start":"27.00"
        , "end":"30.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"27"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"144"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":1456
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1457
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":1458
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"5-bit Logical Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":1459
        , "subtype":"default"
        , "start":"7.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"2"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1460
        , "subtype":"pop"
        , "start":"27.00"
        , "end":"27.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"27"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1461
        , "subtype":"pop"
        , "start":"25.00"
        , "end":"25.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"25"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1462
        , "subtype":"pop"
        , "start":"25.00"
        , "end":"25.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"25"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1463
        , "subtype":"pop"
        , "start":"25.00"
        , "end":"25.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"25"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1464
        , "subtype":"pop"
        , "start":"23.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1465
        , "subtype":"pop"
        , "start":"8.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"8"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1466
        , "subtype":"pop"
        , "start":"10.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1467
        , "subtype":"pop"
        , "start":"12.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1468
        , "subtype":"pop"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1469
        , "subtype":"pop"
        , "start":"10.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1470
        , "subtype":"pop"
        , "start":"10.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1471
        , "subtype":"pop"
        , "start":"12.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1472
        , "subtype":"pop"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1473
        , "subtype":"pop"
        , "start":"12.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1474
        , "subtype":"pop"
        , "start":"12.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1475
        , "subtype":"pop"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1476
        , "subtype":"pop"
        , "start":"16.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1477
        , "subtype":"pop"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1478
        , "subtype":"pop"
        , "start":"14.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1479
        , "subtype":"pop"
        , "start":"16.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1480
        , "subtype":"pop"
        , "start":"18.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"18"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1481
        , "subtype":"pop"
        , "start":"19.00"
        , "end":"19.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"19"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1482
        , "subtype":"pop"
        , "start":"21.00"
        , "end":"21.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"21"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1483
        , "subtype":"pop"
        , "start":"23.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1484
        , "subtype":"pop"
        , "start":"21.00"
        , "end":"21.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"21"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1485
        , "subtype":"pop"
        , "start":"21.00"
        , "end":"21.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"21"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1486
        , "subtype":"pop"
        , "start":"23.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1487
        , "subtype":"pop"
        , "start":"23.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1488
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"5-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"-"
        , "id":1489
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"5-bit Integer Subtract"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":1491
        , "subtype":"default"
        , "start":"5.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"8-bit And"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"4"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":627
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":1492
        , "subtype":"default"
        , "start":"5.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"8-bit And"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"13"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":628
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1493
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":617
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1494
        , "subtype":"select"
        , "start":"6.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"6"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1496
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":617
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1497
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1499
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":617
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1500
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1502
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":617
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1503
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1505
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":617
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1506
        , "subtype":"select"
        , "start":"6.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"6"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1508
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":617
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1509
        , "subtype":"select"
        , "start":"6.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1511
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":617
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1512
        , "subtype":"select"
        , "start":"6.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1514
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":617
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1515
        , "subtype":"select"
        , "start":"6.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"6"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1517
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":617
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1518
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1520
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":617
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1521
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1523
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":617
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1524
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1526
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":617
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1527
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1529
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":617
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1530
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1532
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":617
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1533
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1535
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":617
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1536
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1538
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":617
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1539
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1541
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":644
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1542
        , "subtype":"select"
        , "start":"6.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"6"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1544
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":644
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1545
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1547
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":644
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1548
        , "subtype":"select"
        , "start":"6.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"6"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1550
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":644
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1551
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1553
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":644
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1554
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1556
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":644
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1557
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1559
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":644
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1560
        , "subtype":"select"
        , "start":"6.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1562
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":644
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1563
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"3"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1565
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":644
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1566
        , "subtype":"select"
        , "start":"6.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1568
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":644
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1569
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1571
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":644
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1572
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1574
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":644
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1575
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1577
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":616
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1578
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1580
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":616
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1581
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1583
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":616
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1584
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1586
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":616
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1587
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
              , "line":74
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1589
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1590
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1591
        , "subtype":"default"
        , "start":"6.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1592
        , "subtype":"default"
        , "start":"7.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"7"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1593
        , "subtype":"default"
        , "start":"6.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1594
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1595
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1596
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1597
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1598
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1599
        , "subtype":"default"
        , "start":"6.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1600
        , "subtype":"default"
        , "start":"7.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"7"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1601
        , "subtype":"default"
        , "start":"8.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"8"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1602
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1603
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1604
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1605
        , "subtype":"default"
        , "start":"9.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"8-bit Integer Compare"
            , "Max Fanout":"6"
            , "Start Cycle":"9"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":664
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1606
        , "subtype":"default"
        , "start":"8.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"8"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1607
        , "subtype":"select"
        , "start":"9.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"f32 Dot-4"
        , "id":1608
        , "subtype":"default"
        , "start":"8.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Floating-point Dot Product of Size 4"
            , "Max Fanout":"1"
            , "Start Cycle":"8"
            , "Latency":"10"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":666
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1609
        , "subtype":"default"
        , "start":"18.00"
        , "end":"19.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"18"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":663
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1611
        , "subtype":"default"
        , "start":"18.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"8-bit Integer Compare"
            , "Max Fanout":"3"
            , "Start Cycle":"18"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":673
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1612
        , "subtype":"select"
        , "start":"19.00"
        , "end":"19.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"19"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":673
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1613
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1614
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1615
        , "subtype":"default"
        , "start":"8.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"8"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1616
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1617
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1618
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1619
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1620
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1621
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1622
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1623
        , "subtype":"default"
        , "start":"6.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1624
        , "subtype":"default"
        , "start":"7.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"7"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1625
        , "subtype":"default"
        , "start":"8.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"8"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1626
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1627
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1628
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1629
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1630
        , "subtype":"select"
        , "start":"11.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"f32 Dot-4"
        , "id":1631
        , "subtype":"default"
        , "start":"10.00"
        , "end":"20.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Floating-point Dot Product of Size 4"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"10"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":666
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1632
        , "subtype":"default"
        , "start":"20.00"
        , "end":"21.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"20"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":663
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1634
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1635
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1636
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1637
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1638
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1639
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1640
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1641
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1642
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1643
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1644
        , "subtype":"default"
        , "start":"8.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"8"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1645
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1646
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1647
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1648
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1649
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1650
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1651
        , "subtype":"select"
        , "start":"13.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"f32 Dot-4"
        , "id":1652
        , "subtype":"default"
        , "start":"12.00"
        , "end":"22.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Floating-point Dot Product of Size 4"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"10"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":666
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1653
        , "subtype":"default"
        , "start":"22.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"22"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":663
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1655
        , "subtype":"default"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1656
        , "subtype":"default"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1657
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1658
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1659
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1660
        , "subtype":"default"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1661
        , "subtype":"default"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1662
        , "subtype":"default"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1663
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1664
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1665
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1666
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1667
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1668
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1669
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1670
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1671
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1672
        , "subtype":"select"
        , "start":"15.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"f32 Dot-4"
        , "id":1673
        , "subtype":"default"
        , "start":"14.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Floating-point Dot Product of Size 4"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"10"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":666
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1674
        , "subtype":"default"
        , "start":"24.00"
        , "end":"25.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"24"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":663
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1676
        , "subtype":"default"
        , "start":"6.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1677
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1678
        , "subtype":"default"
        , "start":"6.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1679
        , "subtype":"default"
        , "start":"7.00"
        , "end":"8.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"7"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1680
        , "subtype":"default"
        , "start":"8.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"8"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1681
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1682
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1683
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1684
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1685
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1686
        , "subtype":"default"
        , "start":"8.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"8"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1687
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1688
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1689
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1690
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1691
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1692
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1693
        , "subtype":"select"
        , "start":"11.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"f32 Dot-4"
        , "id":1694
        , "subtype":"default"
        , "start":"10.00"
        , "end":"20.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Floating-point Dot Product of Size 4"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"10"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":666
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1695
        , "subtype":"default"
        , "start":"20.00"
        , "end":"21.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"20"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":663
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1697
        , "subtype":"select"
        , "start":"21.00"
        , "end":"21.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"21"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":673
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1698
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1699
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1700
        , "subtype":"default"
        , "start":"8.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"8"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1701
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1702
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1703
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1704
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1705
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1706
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1707
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1708
        , "subtype":"default"
        , "start":"8.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"8"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1709
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1710
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1711
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1712
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1713
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1714
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1715
        , "subtype":"select"
        , "start":"11.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"f32 Dot-4"
        , "id":1716
        , "subtype":"default"
        , "start":"10.00"
        , "end":"20.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Floating-point Dot Product of Size 4"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"10"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":666
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1717
        , "subtype":"default"
        , "start":"20.00"
        , "end":"21.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"20"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":663
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1719
        , "subtype":"select"
        , "start":"21.00"
        , "end":"21.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"21"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":673
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1720
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1721
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1722
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1723
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1724
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1725
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1726
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1727
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1728
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1729
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1730
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1731
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1732
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1733
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1734
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1735
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1736
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1737
        , "subtype":"select"
        , "start":"13.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"f32 Dot-4"
        , "id":1738
        , "subtype":"default"
        , "start":"12.00"
        , "end":"22.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Floating-point Dot Product of Size 4"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"10"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":666
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1739
        , "subtype":"default"
        , "start":"22.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"22"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":663
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1741
        , "subtype":"select"
        , "start":"23.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":673
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1742
        , "subtype":"default"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1743
        , "subtype":"default"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1744
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1745
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1746
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1747
        , "subtype":"default"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1748
        , "subtype":"default"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1749
        , "subtype":"default"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1750
        , "subtype":"default"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1751
        , "subtype":"default"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1752
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1753
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1754
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1755
        , "subtype":"default"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1756
        , "subtype":"default"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1757
        , "subtype":"default"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1758
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1759
        , "subtype":"select"
        , "start":"15.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"f32 Dot-4"
        , "id":1760
        , "subtype":"default"
        , "start":"14.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Floating-point Dot Product of Size 4"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"10"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":666
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1761
        , "subtype":"default"
        , "start":"24.00"
        , "end":"25.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"24"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":663
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1763
        , "subtype":"select"
        , "start":"25.00"
        , "end":"25.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"25"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":673
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1764
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1765
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1766
        , "subtype":"default"
        , "start":"8.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"8"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1767
        , "subtype":"default"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1768
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1769
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1770
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1771
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1772
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1773
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1774
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1775
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1776
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1777
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1778
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1779
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1780
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1781
        , "subtype":"select"
        , "start":"13.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"f32 Dot-4"
        , "id":1782
        , "subtype":"default"
        , "start":"12.00"
        , "end":"22.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Floating-point Dot Product of Size 4"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"10"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":666
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1783
        , "subtype":"default"
        , "start":"22.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"22"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":663
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1785
        , "subtype":"select"
        , "start":"23.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":673
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1786
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1787
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1788
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1789
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1790
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1791
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1792
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1793
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1794
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1795
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1796
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1797
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1798
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1799
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1800
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1801
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1802
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1803
        , "subtype":"select"
        , "start":"13.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"f32 Dot-4"
        , "id":1804
        , "subtype":"default"
        , "start":"12.00"
        , "end":"22.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Floating-point Dot Product of Size 4"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"10"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":666
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1805
        , "subtype":"default"
        , "start":"22.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"22"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":663
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1807
        , "subtype":"select"
        , "start":"23.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":673
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1808
        , "subtype":"default"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1809
        , "subtype":"default"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1810
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1811
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1812
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1813
        , "subtype":"default"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1814
        , "subtype":"default"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1815
        , "subtype":"default"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1816
        , "subtype":"default"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1817
        , "subtype":"default"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1818
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1819
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1820
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1821
        , "subtype":"default"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1822
        , "subtype":"default"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1823
        , "subtype":"default"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1824
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1825
        , "subtype":"select"
        , "start":"15.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"f32 Dot-4"
        , "id":1826
        , "subtype":"default"
        , "start":"14.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Floating-point Dot Product of Size 4"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"10"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":666
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1827
        , "subtype":"default"
        , "start":"24.00"
        , "end":"25.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"24"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":663
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1829
        , "subtype":"select"
        , "start":"25.00"
        , "end":"25.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"25"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":673
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1830
        , "subtype":"default"
        , "start":"17.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"17"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1831
        , "subtype":"default"
        , "start":"18.00"
        , "end":"19.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"18"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1832
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1833
        , "subtype":"default"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1834
        , "subtype":"default"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1835
        , "subtype":"default"
        , "start":"17.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"17"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1836
        , "subtype":"default"
        , "start":"17.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"17"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1837
        , "subtype":"default"
        , "start":"18.00"
        , "end":"19.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"18"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1838
        , "subtype":"default"
        , "start":"17.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"17"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1839
        , "subtype":"default"
        , "start":"18.00"
        , "end":"19.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"18"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1840
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1841
        , "subtype":"default"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1842
        , "subtype":"default"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1843
        , "subtype":"default"
        , "start":"17.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"17"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1844
        , "subtype":"default"
        , "start":"17.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"17"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1845
        , "subtype":"default"
        , "start":"18.00"
        , "end":"19.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"18"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1846
        , "subtype":"default"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1847
        , "subtype":"select"
        , "start":"17.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"17"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"f32 Dot-4"
        , "id":1848
        , "subtype":"default"
        , "start":"16.00"
        , "end":"26.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Floating-point Dot Product of Size 4"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"10"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":666
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1849
        , "subtype":"default"
        , "start":"26.00"
        , "end":"27.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"26"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":663
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1851
        , "subtype":"select"
        , "start":"27.00"
        , "end":"27.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"27"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":673
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1852
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1853
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1854
        , "subtype":"default"
        , "start":"10.00"
        , "end":"11.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1855
        , "subtype":"default"
        , "start":"11.00"
        , "end":"12.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"11"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1856
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1857
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1858
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1859
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1860
        , "subtype":"default"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1861
        , "subtype":"default"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1862
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1863
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1864
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1865
        , "subtype":"default"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1866
        , "subtype":"default"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1867
        , "subtype":"default"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1868
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1869
        , "subtype":"select"
        , "start":"15.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"f32 Dot-4"
        , "id":1870
        , "subtype":"default"
        , "start":"14.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Floating-point Dot Product of Size 4"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"10"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":666
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1871
        , "subtype":"default"
        , "start":"24.00"
        , "end":"25.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"24"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":663
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1873
        , "subtype":"pop"
        , "start":"25.00"
        , "end":"25.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"25"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":619
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1874
        , "subtype":"select"
        , "start":"25.00"
        , "end":"25.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"25"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":673
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1876
        , "subtype":"default"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1877
        , "subtype":"default"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1878
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1879
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1880
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1881
        , "subtype":"default"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1882
        , "subtype":"default"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1883
        , "subtype":"default"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1884
        , "subtype":"default"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1885
        , "subtype":"default"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1886
        , "subtype":"default"
        , "start":"12.00"
        , "end":"13.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"12"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1887
        , "subtype":"default"
        , "start":"13.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"13"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1888
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1889
        , "subtype":"default"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1890
        , "subtype":"default"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1891
        , "subtype":"default"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1892
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1893
        , "subtype":"select"
        , "start":"15.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"f32 Dot-4"
        , "id":1894
        , "subtype":"default"
        , "start":"14.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Floating-point Dot Product of Size 4"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"10"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":666
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1895
        , "subtype":"default"
        , "start":"24.00"
        , "end":"25.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"24"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":663
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1897
        , "subtype":"pop"
        , "start":"25.00"
        , "end":"25.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"25"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":619
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1898
        , "subtype":"select"
        , "start":"25.00"
        , "end":"25.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"25"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":673
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1900
        , "subtype":"default"
        , "start":"17.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"17"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1901
        , "subtype":"default"
        , "start":"18.00"
        , "end":"19.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"18"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1902
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1903
        , "subtype":"default"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1904
        , "subtype":"default"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1905
        , "subtype":"default"
        , "start":"17.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"17"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1906
        , "subtype":"default"
        , "start":"17.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"17"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1907
        , "subtype":"default"
        , "start":"18.00"
        , "end":"19.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"18"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1908
        , "subtype":"default"
        , "start":"17.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"17"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1909
        , "subtype":"default"
        , "start":"18.00"
        , "end":"19.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"18"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1910
        , "subtype":"default"
        , "start":"14.00"
        , "end":"15.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"14"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1911
        , "subtype":"default"
        , "start":"15.00"
        , "end":"16.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"15"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1912
        , "subtype":"default"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1913
        , "subtype":"default"
        , "start":"17.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"17"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1914
        , "subtype":"default"
        , "start":"17.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"17"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1915
        , "subtype":"default"
        , "start":"18.00"
        , "end":"19.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"18"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1916
        , "subtype":"default"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1917
        , "subtype":"select"
        , "start":"17.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"17"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"f32 Dot-4"
        , "id":1918
        , "subtype":"default"
        , "start":"16.00"
        , "end":"26.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Floating-point Dot Product of Size 4"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"10"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":666
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1919
        , "subtype":"default"
        , "start":"26.00"
        , "end":"27.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"26"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":663
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1921
        , "subtype":"pop"
        , "start":"27.00"
        , "end":"27.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"27"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1922
        , "subtype":"select"
        , "start":"27.00"
        , "end":"27.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"27"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":673
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1924
        , "subtype":"default"
        , "start":"19.00"
        , "end":"20.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"19"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1925
        , "subtype":"default"
        , "start":"20.00"
        , "end":"21.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"20"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1926
        , "subtype":"default"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1927
        , "subtype":"default"
        , "start":"17.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"17"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1928
        , "subtype":"default"
        , "start":"18.00"
        , "end":"19.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"18"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1929
        , "subtype":"default"
        , "start":"19.00"
        , "end":"20.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"19"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1930
        , "subtype":"default"
        , "start":"19.00"
        , "end":"20.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"19"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1931
        , "subtype":"default"
        , "start":"20.00"
        , "end":"21.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"20"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1932
        , "subtype":"default"
        , "start":"19.00"
        , "end":"20.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"19"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1933
        , "subtype":"default"
        , "start":"20.00"
        , "end":"21.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"20"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1934
        , "subtype":"default"
        , "start":"16.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"16"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1935
        , "subtype":"default"
        , "start":"17.00"
        , "end":"18.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"17"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1936
        , "subtype":"default"
        , "start":"18.00"
        , "end":"19.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"18"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1937
        , "subtype":"default"
        , "start":"19.00"
        , "end":"20.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"19"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1938
        , "subtype":"default"
        , "start":"19.00"
        , "end":"20.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"19"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1939
        , "subtype":"default"
        , "start":"20.00"
        , "end":"21.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"20"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1940
        , "subtype":"default"
        , "start":"18.00"
        , "end":"19.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"18"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1941
        , "subtype":"select"
        , "start":"19.00"
        , "end":"19.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"19"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":25
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"f32 Dot-4"
        , "id":1942
        , "subtype":"default"
        , "start":"18.00"
        , "end":"28.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Floating-point Dot Product of Size 4"
            , "Max Fanout":"1"
            , "Start Cycle":"18"
            , "Latency":"10"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":666
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1943
        , "subtype":"default"
        , "start":"28.00"
        , "end":"29.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"2"
            , "Start Cycle":"28"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":663
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":1945
        , "subtype":"pop"
        , "start":"29.00"
        , "end":"29.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"1"
            , "Start Cycle":"29"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":619
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1946
        , "subtype":"select"
        , "start":"29.00"
        , "end":"29.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"29"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":673
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'Z_pipe_base'"
        , "id":1948
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'Z_pipe_base'"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":621
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'Z_pipe_iter'"
        , "id":1949
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'Z_pipe_iter'"
            , "Max Fanout":"3"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":700
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1950
        , "subtype":"select"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":679
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1952
        , "subtype":"default"
        , "start":"19.00"
        , "end":"20.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"19"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1953
        , "subtype":"default"
        , "start":"20.00"
        , "end":"21.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"20"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1954
        , "subtype":"default"
        , "start":"21.00"
        , "end":"22.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"21"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1955
        , "subtype":"default"
        , "start":"22.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"22"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1956
        , "subtype":"select"
        , "start":"21.00"
        , "end":"21.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"21"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":686
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1957
        , "subtype":"default"
        , "start":"21.00"
        , "end":"22.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"21"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1958
        , "subtype":"default"
        , "start":"22.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"22"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1959
        , "subtype":"default"
        , "start":"23.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1960
        , "subtype":"default"
        , "start":"24.00"
        , "end":"25.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"24"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1961
        , "subtype":"default"
        , "start":"23.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1962
        , "subtype":"default"
        , "start":"24.00"
        , "end":"25.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"24"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1963
        , "subtype":"select"
        , "start":"23.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":686
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1964
        , "subtype":"default"
        , "start":"23.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1965
        , "subtype":"default"
        , "start":"24.00"
        , "end":"25.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"24"
            , "Latency":"1"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1966
        , "subtype":"default"
        , "start":"25.00"
        , "end":"26.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"25"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1967
        , "subtype":"default"
        , "start":"26.00"
        , "end":"27.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"26"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":686
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1968
        , "subtype":"default"
        , "start":"25.00"
        , "end":"26.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"25"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1969
        , "subtype":"default"
        , "start":"26.00"
        , "end":"27.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"26"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":686
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1970
        , "subtype":"default"
        , "start":"25.00"
        , "end":"26.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"25"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1971
        , "subtype":"default"
        , "start":"26.00"
        , "end":"27.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"26"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":686
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":1972
        , "subtype":"select"
        , "start":"25.00"
        , "end":"25.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"25"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":686
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1973
        , "subtype":"default"
        , "start":"25.00"
        , "end":"26.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"25"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1974
        , "subtype":"default"
        , "start":"26.00"
        , "end":"27.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"26"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":686
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":1975
        , "subtype":"default"
        , "start":"7.00"
        , "end":"7.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"64 (0x40)"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":689
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":1976
        , "subtype":"default"
        , "start":"8.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"8"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":689
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1977
        , "subtype":"default"
        , "start":"21.00"
        , "end":"22.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"21"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1978
        , "subtype":"default"
        , "start":"22.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"22"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":619
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1980
        , "subtype":"default"
        , "start":"23.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1981
        , "subtype":"default"
        , "start":"24.00"
        , "end":"25.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"24"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":619
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1983
        , "subtype":"default"
        , "start":"25.00"
        , "end":"26.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"25"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1984
        , "subtype":"default"
        , "start":"26.00"
        , "end":"27.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"26"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":619
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1986
        , "subtype":"default"
        , "start":"21.00"
        , "end":"22.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"21"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1987
        , "subtype":"default"
        , "start":"22.00"
        , "end":"23.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"22"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":619
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1989
        , "subtype":"default"
        , "start":"23.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1990
        , "subtype":"default"
        , "start":"24.00"
        , "end":"25.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"24"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":619
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1992
        , "subtype":"default"
        , "start":"25.00"
        , "end":"26.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"25"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1993
        , "subtype":"default"
        , "start":"26.00"
        , "end":"27.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"26"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":619
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1995
        , "subtype":"default"
        , "start":"23.00"
        , "end":"24.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1996
        , "subtype":"default"
        , "start":"24.00"
        , "end":"25.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"24"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":619
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1998
        , "subtype":"default"
        , "start":"25.00"
        , "end":"26.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"25"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":1999
        , "subtype":"default"
        , "start":"26.00"
        , "end":"27.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"26"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":619
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":2001
        , "subtype":"default"
        , "start":"27.00"
        , "end":"28.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"27"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":2002
        , "subtype":"default"
        , "start":"28.00"
        , "end":"29.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"28"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":619
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":2004
        , "subtype":"default"
        , "start":"25.00"
        , "end":"26.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"25"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":2005
        , "subtype":"default"
        , "start":"26.00"
        , "end":"27.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"26"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":619
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":2007
        , "subtype":"default"
        , "start":"27.00"
        , "end":"28.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"27"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":2008
        , "subtype":"default"
        , "start":"28.00"
        , "end":"29.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"28"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":619
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":2010
        , "subtype":"default"
        , "start":"29.00"
        , "end":"30.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"29"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
              , "line":23
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"reg"
        , "id":2011
        , "subtype":"default"
        , "start":"30.00"
        , "end":"31.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"reg"
            , "Max Fanout":"1"
            , "Start Cycle":"30"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":619
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2013
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":700
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":1456
        , "to":1494
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1497
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1500
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1503
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1506
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1509
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1512
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1515
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1518
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1521
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1524
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1527
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1530
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1533
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1536
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1539
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1542
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1545
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1548
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1551
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1554
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1557
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1560
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1563
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1566
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1569
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1572
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1575
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1578
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1581
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1584
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1587
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1950
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1491
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1492
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1949
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1948
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1945
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1921
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1897
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1873
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1586
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1583
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1580
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1577
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1574
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1571
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1568
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1565
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1562
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1559
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1556
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1553
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1550
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1547
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1544
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1541
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1538
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1535
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1532
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1529
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1526
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1523
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1520
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1517
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1514
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1511
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1508
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1505
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1502
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1499
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1496
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1493
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1456
        , "to":1457
        , "details":
        [
          {
            "type":"table"
            , "Width":"1072"
          }
        ]
      }
      , {
        "from":1457
        , "to":1458
        , "details":
        [
          {
            "type":"table"
            , "Width":"5"
          }
        ]
      }
      , {
        "from":1457
        , "to":1489
        , "details":
        [
          {
            "type":"table"
            , "Width":"5"
          }
        ]
      }
      , {
        "from":1458
        , "to":1488
        , "details":
        [
          {
            "type":"table"
            , "Width":"5"
          }
        ]
      }
      , {
        "from":1458
        , "to":1459
        , "details":
        [
          {
            "type":"table"
            , "Width":"5"
          }
        ]
      }
      , {
        "from":1459
        , "to":1487
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1459
        , "to":1486
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1459
        , "to":1485
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1459
        , "to":1484
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1459
        , "to":1483
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1459
        , "to":1482
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1459
        , "to":1481
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1459
        , "to":1480
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1459
        , "to":1479
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1459
        , "to":1478
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1459
        , "to":1477
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1459
        , "to":1476
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1459
        , "to":1475
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1459
        , "to":1474
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1459
        , "to":1473
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1459
        , "to":1472
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1459
        , "to":1471
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1459
        , "to":1470
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1459
        , "to":1469
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1459
        , "to":1468
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1459
        , "to":1467
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1459
        , "to":1466
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1459
        , "to":1465
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1459
        , "to":1464
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1459
        , "to":1463
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1459
        , "to":1462
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1459
        , "to":1461
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1459
        , "to":1460
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1460
        , "to":1851
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1461
        , "to":1763
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1462
        , "to":1972
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1463
        , "to":1829
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1464
        , "to":1741
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1465
        , "to":1606
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1466
        , "to":1692
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1467
        , "to":1780
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1468
        , "to":1868
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1469
        , "to":1629
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1470
        , "to":1714
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1471
        , "to":1802
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1472
        , "to":1892
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1473
        , "to":1650
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1474
        , "to":1736
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1475
        , "to":1824
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1476
        , "to":1916
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1477
        , "to":1671
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1478
        , "to":1758
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1479
        , "to":1846
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1480
        , "to":1940
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1481
        , "to":1612
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1482
        , "to":1697
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1483
        , "to":1785
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1484
        , "to":1956
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1485
        , "to":1719
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1486
        , "to":1807
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1487
        , "to":1963
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1488
        , "to":1489
        , "details":
        [
          {
            "type":"table"
            , "Width":"5"
          }
        ]
      }
      , {
        "from":1489
        , "to":1457
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"8"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1491
        , "to":1605
        , "details":
        [
          {
            "type":"table"
            , "Width":"8"
          }
        ]
      }
      , {
        "from":1492
        , "to":1611
        , "details":
        [
          {
            "type":"table"
            , "Width":"8"
          }
        ]
      }
      , {
        "from":1493
        , "to":1494
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1494
        , "to":1493
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1494
        , "to":1852
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1496
        , "to":1497
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1497
        , "to":1496
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1497
        , "to":1854
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1499
        , "to":1500
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1500
        , "to":1499
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1500
        , "to":1856
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1502
        , "to":1503
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1503
        , "to":1502
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1503
        , "to":1858
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1505
        , "to":1506
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1506
        , "to":1505
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1506
        , "to":1764
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1508
        , "to":1509
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1509
        , "to":1508
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1509
        , "to":1766
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1511
        , "to":1512
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1512
        , "to":1511
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1512
        , "to":1768
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1514
        , "to":1515
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1515
        , "to":1514
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1515
        , "to":1770
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1517
        , "to":1518
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1518
        , "to":1517
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1518
        , "to":1676
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1520
        , "to":1521
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1521
        , "to":1520
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1521
        , "to":1678
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1523
        , "to":1524
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1524
        , "to":1523
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1524
        , "to":1680
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1526
        , "to":1527
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1527
        , "to":1526
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1527
        , "to":1682
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1529
        , "to":1530
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1530
        , "to":1529
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1530
        , "to":1589
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1532
        , "to":1533
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1533
        , "to":1532
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1533
        , "to":1591
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1535
        , "to":1536
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1536
        , "to":1535
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1536
        , "to":1593
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1538
        , "to":1539
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1539
        , "to":1538
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1539
        , "to":1595
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1541
        , "to":1542
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1542
        , "to":1541
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1542
        , "to":1663
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1544
        , "to":1545
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1545
        , "to":1544
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1545
        , "to":1665
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1547
        , "to":1548
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1548
        , "to":1547
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1548
        , "to":1667
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1550
        , "to":1551
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1551
        , "to":1550
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1551
        , "to":1669
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1553
        , "to":1554
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1554
        , "to":1553
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1554
        , "to":1642
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1556
        , "to":1557
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1557
        , "to":1556
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1557
        , "to":1644
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1559
        , "to":1560
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1560
        , "to":1559
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1560
        , "to":1646
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1562
        , "to":1563
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1563
        , "to":1562
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1563
        , "to":1648
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1565
        , "to":1566
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1566
        , "to":1565
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"7"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1566
        , "to":1621
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1568
        , "to":1569
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1569
        , "to":1568
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1569
        , "to":1623
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1571
        , "to":1572
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1572
        , "to":1571
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1572
        , "to":1625
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1574
        , "to":1575
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1575
        , "to":1574
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1575
        , "to":1627
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1577
        , "to":1578
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1578
        , "to":1577
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1578
        , "to":1597
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1580
        , "to":1581
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1581
        , "to":1580
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1581
        , "to":1599
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1583
        , "to":1584
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1584
        , "to":1583
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1584
        , "to":1601
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1586
        , "to":1587
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1587
        , "to":1586
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1587
        , "to":1603
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1589
        , "to":1590
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1590
        , "to":1613
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1590
        , "to":1608
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1591
        , "to":1592
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1592
        , "to":1615
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1592
        , "to":1608
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1593
        , "to":1594
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1594
        , "to":1617
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1594
        , "to":1608
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1595
        , "to":1596
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1596
        , "to":1619
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1596
        , "to":1608
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1597
        , "to":1598
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1598
        , "to":1684
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1598
        , "to":1608
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1599
        , "to":1600
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1600
        , "to":1686
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1600
        , "to":1608
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1601
        , "to":1602
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1602
        , "to":1688
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1602
        , "to":1608
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1603
        , "to":1604
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1604
        , "to":1690
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1604
        , "to":1608
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1605
        , "to":1941
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1605
        , "to":1917
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1605
        , "to":1893
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1605
        , "to":1869
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1605
        , "to":1847
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1605
        , "to":1825
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1605
        , "to":1803
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1605
        , "to":1781
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1605
        , "to":1759
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1605
        , "to":1737
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1605
        , "to":1715
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1605
        , "to":1693
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1605
        , "to":1672
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1605
        , "to":1651
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1605
        , "to":1630
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1605
        , "to":1607
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1606
        , "to":1607
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1607
        , "to":1608
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1608
        , "to":1609
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1609
        , "to":1465
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"16"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"19"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1609
        , "to":1612
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1611
        , "to":1946
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1611
        , "to":1922
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1611
        , "to":1898
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1611
        , "to":1874
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1611
        , "to":1697
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1611
        , "to":1719
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1611
        , "to":1741
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1611
        , "to":1763
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1611
        , "to":1785
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1611
        , "to":1807
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1611
        , "to":1829
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1611
        , "to":1851
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1611
        , "to":1956
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1611
        , "to":1963
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1611
        , "to":1972
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1611
        , "to":1612
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1612
        , "to":1952
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1613
        , "to":1614
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1614
        , "to":1634
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1614
        , "to":1631
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1615
        , "to":1616
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1616
        , "to":1636
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1616
        , "to":1631
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1617
        , "to":1618
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1618
        , "to":1638
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1618
        , "to":1631
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1619
        , "to":1620
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1620
        , "to":1640
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1620
        , "to":1631
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1621
        , "to":1622
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1622
        , "to":1706
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1622
        , "to":1631
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1623
        , "to":1624
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1624
        , "to":1708
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1624
        , "to":1631
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1625
        , "to":1626
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1626
        , "to":1710
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1626
        , "to":1631
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1627
        , "to":1628
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1628
        , "to":1712
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1628
        , "to":1631
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1629
        , "to":1630
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1630
        , "to":1631
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1631
        , "to":1632
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1632
        , "to":1469
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"16"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"21"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1632
        , "to":1956
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1634
        , "to":1635
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1635
        , "to":1655
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1635
        , "to":1652
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1636
        , "to":1637
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1637
        , "to":1657
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1637
        , "to":1652
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1638
        , "to":1639
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1639
        , "to":1659
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1639
        , "to":1652
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1640
        , "to":1641
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1641
        , "to":1661
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1641
        , "to":1652
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1642
        , "to":1643
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1643
        , "to":1728
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1643
        , "to":1652
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1644
        , "to":1645
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1645
        , "to":1730
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1645
        , "to":1652
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1646
        , "to":1647
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1647
        , "to":1732
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1647
        , "to":1652
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1648
        , "to":1649
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1649
        , "to":1734
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1649
        , "to":1652
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1650
        , "to":1651
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1651
        , "to":1652
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1652
        , "to":1653
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1653
        , "to":1473
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"16"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1653
        , "to":1963
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1655
        , "to":1656
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1656
        , "to":1673
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1657
        , "to":1658
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1658
        , "to":1673
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1659
        , "to":1660
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1660
        , "to":1673
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1661
        , "to":1662
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1662
        , "to":1673
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1663
        , "to":1664
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1664
        , "to":1750
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1664
        , "to":1673
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1665
        , "to":1666
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1666
        , "to":1752
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1666
        , "to":1673
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1667
        , "to":1668
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1668
        , "to":1754
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1668
        , "to":1673
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1669
        , "to":1670
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1670
        , "to":1756
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1670
        , "to":1673
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1671
        , "to":1672
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1672
        , "to":1673
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1673
        , "to":1674
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1674
        , "to":1477
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"16"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"25"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1674
        , "to":1972
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1676
        , "to":1677
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1677
        , "to":1698
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1677
        , "to":1694
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1678
        , "to":1679
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1679
        , "to":1700
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1679
        , "to":1694
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1680
        , "to":1681
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1681
        , "to":1702
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1681
        , "to":1694
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1682
        , "to":1683
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1683
        , "to":1704
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1683
        , "to":1694
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1684
        , "to":1685
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1685
        , "to":1772
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1685
        , "to":1694
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1686
        , "to":1687
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1687
        , "to":1774
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1687
        , "to":1694
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1688
        , "to":1689
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1689
        , "to":1776
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1689
        , "to":1694
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1690
        , "to":1691
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1691
        , "to":1778
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1691
        , "to":1694
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1692
        , "to":1693
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1693
        , "to":1694
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1694
        , "to":1695
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1695
        , "to":1466
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"16"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"21"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1695
        , "to":1697
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1697
        , "to":1977
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1698
        , "to":1699
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1699
        , "to":1720
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1699
        , "to":1716
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1700
        , "to":1701
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1701
        , "to":1722
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1701
        , "to":1716
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1702
        , "to":1703
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1703
        , "to":1724
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1703
        , "to":1716
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1704
        , "to":1705
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1705
        , "to":1726
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1705
        , "to":1716
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1706
        , "to":1707
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1707
        , "to":1794
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1707
        , "to":1716
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1708
        , "to":1709
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1709
        , "to":1796
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1709
        , "to":1716
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1710
        , "to":1711
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1711
        , "to":1798
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1711
        , "to":1716
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1712
        , "to":1713
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1713
        , "to":1800
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1713
        , "to":1716
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1714
        , "to":1715
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1715
        , "to":1716
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1716
        , "to":1717
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1717
        , "to":1470
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"16"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"21"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1717
        , "to":1719
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1719
        , "to":1986
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1720
        , "to":1721
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1721
        , "to":1742
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1721
        , "to":1738
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1722
        , "to":1723
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1723
        , "to":1744
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1723
        , "to":1738
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1724
        , "to":1725
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1725
        , "to":1746
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1725
        , "to":1738
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1726
        , "to":1727
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1727
        , "to":1748
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1727
        , "to":1738
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1728
        , "to":1729
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1729
        , "to":1816
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1729
        , "to":1738
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1730
        , "to":1731
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1731
        , "to":1818
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1731
        , "to":1738
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1732
        , "to":1733
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1733
        , "to":1820
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1733
        , "to":1738
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1734
        , "to":1735
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1735
        , "to":1822
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1735
        , "to":1738
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1736
        , "to":1737
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1737
        , "to":1738
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1738
        , "to":1739
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1739
        , "to":1474
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"16"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1739
        , "to":1741
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1741
        , "to":1995
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1742
        , "to":1743
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1743
        , "to":1760
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1744
        , "to":1745
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1745
        , "to":1760
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1746
        , "to":1747
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1747
        , "to":1760
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1748
        , "to":1749
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1749
        , "to":1760
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1750
        , "to":1751
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1751
        , "to":1838
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1751
        , "to":1760
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1752
        , "to":1753
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1753
        , "to":1840
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1753
        , "to":1760
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1754
        , "to":1755
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1755
        , "to":1842
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1755
        , "to":1760
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1756
        , "to":1757
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1757
        , "to":1844
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1757
        , "to":1760
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1758
        , "to":1759
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1759
        , "to":1760
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1760
        , "to":1761
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1761
        , "to":1478
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"16"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"25"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1761
        , "to":1763
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1763
        , "to":2004
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1764
        , "to":1765
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1765
        , "to":1786
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1765
        , "to":1782
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1766
        , "to":1767
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1767
        , "to":1788
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1767
        , "to":1782
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1768
        , "to":1769
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1769
        , "to":1790
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1769
        , "to":1782
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1770
        , "to":1771
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1771
        , "to":1792
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1771
        , "to":1782
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1772
        , "to":1773
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1773
        , "to":1860
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1773
        , "to":1782
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1774
        , "to":1775
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1775
        , "to":1862
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1775
        , "to":1782
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1776
        , "to":1777
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1777
        , "to":1864
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1777
        , "to":1782
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1778
        , "to":1779
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1779
        , "to":1866
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1779
        , "to":1782
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1780
        , "to":1781
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1781
        , "to":1782
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1782
        , "to":1783
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1783
        , "to":1467
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"16"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1783
        , "to":1785
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1785
        , "to":1980
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1786
        , "to":1787
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1787
        , "to":1808
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1787
        , "to":1804
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1788
        , "to":1789
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1789
        , "to":1810
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1789
        , "to":1804
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1790
        , "to":1791
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1791
        , "to":1812
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1791
        , "to":1804
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1792
        , "to":1793
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1793
        , "to":1814
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1793
        , "to":1804
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1794
        , "to":1795
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1795
        , "to":1884
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1795
        , "to":1804
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1796
        , "to":1797
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1797
        , "to":1886
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1797
        , "to":1804
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1798
        , "to":1799
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1799
        , "to":1888
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1799
        , "to":1804
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1800
        , "to":1801
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1801
        , "to":1890
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1801
        , "to":1804
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1802
        , "to":1803
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1803
        , "to":1804
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1804
        , "to":1805
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1805
        , "to":1471
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"16"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1805
        , "to":1807
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1807
        , "to":1989
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1808
        , "to":1809
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1809
        , "to":1830
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1809
        , "to":1826
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1810
        , "to":1811
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1811
        , "to":1832
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1811
        , "to":1826
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1812
        , "to":1813
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1813
        , "to":1834
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1813
        , "to":1826
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1814
        , "to":1815
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1815
        , "to":1836
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1815
        , "to":1826
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1816
        , "to":1817
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1817
        , "to":1908
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1817
        , "to":1826
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1818
        , "to":1819
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1819
        , "to":1910
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1819
        , "to":1826
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1820
        , "to":1821
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1821
        , "to":1912
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1821
        , "to":1826
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1822
        , "to":1823
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1823
        , "to":1914
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1823
        , "to":1826
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1824
        , "to":1825
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1825
        , "to":1826
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1826
        , "to":1827
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1827
        , "to":1475
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"16"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"25"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1827
        , "to":1829
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1829
        , "to":1998
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1830
        , "to":1831
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1831
        , "to":1848
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1832
        , "to":1833
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1833
        , "to":1848
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1834
        , "to":1835
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1835
        , "to":1848
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1836
        , "to":1837
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1837
        , "to":1848
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1838
        , "to":1839
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1839
        , "to":1932
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1839
        , "to":1848
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1840
        , "to":1841
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1841
        , "to":1934
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1841
        , "to":1848
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1842
        , "to":1843
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1843
        , "to":1936
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1843
        , "to":1848
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1844
        , "to":1845
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1845
        , "to":1938
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1845
        , "to":1848
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1846
        , "to":1847
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1847
        , "to":1848
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1848
        , "to":1849
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1849
        , "to":1479
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"16"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"27"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1849
        , "to":1851
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1851
        , "to":2007
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1852
        , "to":1853
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1853
        , "to":1876
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1853
        , "to":1870
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1854
        , "to":1855
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1855
        , "to":1878
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1855
        , "to":1870
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1856
        , "to":1857
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1857
        , "to":1880
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1857
        , "to":1870
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1858
        , "to":1859
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1859
        , "to":1882
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1859
        , "to":1870
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1860
        , "to":1861
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1861
        , "to":1870
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1862
        , "to":1863
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1863
        , "to":1870
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1864
        , "to":1865
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1865
        , "to":1870
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1866
        , "to":1867
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1867
        , "to":1870
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1868
        , "to":1869
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1869
        , "to":1870
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1870
        , "to":1871
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1871
        , "to":1468
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"16"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"25"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1871
        , "to":1874
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1873
        , "to":1874
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1874
        , "to":1873
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"25"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1874
        , "to":1983
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1876
        , "to":1877
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1877
        , "to":1900
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1877
        , "to":1894
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1878
        , "to":1879
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1879
        , "to":1902
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1879
        , "to":1894
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1880
        , "to":1881
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1881
        , "to":1904
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1881
        , "to":1894
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1882
        , "to":1883
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1883
        , "to":1906
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1883
        , "to":1894
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1884
        , "to":1885
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1885
        , "to":1894
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1886
        , "to":1887
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1887
        , "to":1894
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1888
        , "to":1889
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1889
        , "to":1894
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1890
        , "to":1891
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1891
        , "to":1894
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1892
        , "to":1893
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1893
        , "to":1894
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1894
        , "to":1895
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1895
        , "to":1472
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"16"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"25"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1895
        , "to":1898
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1897
        , "to":1898
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1898
        , "to":1897
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"25"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1898
        , "to":1992
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1900
        , "to":1901
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1901
        , "to":1924
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1901
        , "to":1918
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1902
        , "to":1903
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1903
        , "to":1926
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1903
        , "to":1918
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1904
        , "to":1905
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1905
        , "to":1928
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1905
        , "to":1918
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1906
        , "to":1907
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1907
        , "to":1930
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1907
        , "to":1918
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1908
        , "to":1909
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1909
        , "to":1918
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1910
        , "to":1911
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1911
        , "to":1918
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1912
        , "to":1913
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1913
        , "to":1918
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1914
        , "to":1915
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1915
        , "to":1918
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1916
        , "to":1917
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1917
        , "to":1918
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1918
        , "to":1919
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1919
        , "to":1476
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"16"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"27"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1919
        , "to":1922
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1921
        , "to":1922
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1922
        , "to":1921
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"27"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1922
        , "to":2001
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1924
        , "to":1925
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1925
        , "to":1942
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1926
        , "to":1927
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1927
        , "to":1942
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1928
        , "to":1929
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1929
        , "to":1942
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1930
        , "to":1931
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1931
        , "to":1942
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1932
        , "to":1933
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1933
        , "to":1942
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1934
        , "to":1935
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1935
        , "to":1942
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1936
        , "to":1937
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1937
        , "to":1942
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1938
        , "to":1939
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1939
        , "to":1942
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1940
        , "to":1941
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1941
        , "to":1942
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1942
        , "to":1943
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1943
        , "to":1480
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"16"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"29"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1943
        , "to":1946
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1945
        , "to":1946
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1946
        , "to":1945
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"29"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1946
        , "to":2010
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1948
        , "to":1950
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1949
        , "to":1950
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1949
        , "to":2013
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1949
        , "to":1976
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1950
        , "to":1948
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'Z_pipe_base'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1950
        , "to":1975
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1952
        , "to":1953
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1953
        , "to":1954
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1954
        , "to":1955
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1955
        , "to":1959
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1956
        , "to":1957
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1957
        , "to":1958
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1958
        , "to":1961
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1959
        , "to":1960
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1960
        , "to":1966
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1961
        , "to":1962
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1962
        , "to":1968
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1963
        , "to":1964
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1964
        , "to":1965
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1965
        , "to":1970
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1966
        , "to":1967
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1967
        , "to":1455
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1968
        , "to":1969
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1969
        , "to":1455
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1970
        , "to":1971
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1971
        , "to":1455
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1972
        , "to":1973
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1973
        , "to":1974
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1974
        , "to":1455
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1975
        , "to":1976
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1976
        , "to":1455
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":1977
        , "to":1978
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1978
        , "to":1481
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"16"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1980
        , "to":1981
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1981
        , "to":1482
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"16"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"25"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1983
        , "to":1984
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1984
        , "to":1483
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"16"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"27"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1986
        , "to":1987
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1987
        , "to":1484
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"16"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"23"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1989
        , "to":1990
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1990
        , "to":1485
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"16"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"25"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1992
        , "to":1993
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1993
        , "to":1486
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"16"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"27"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1995
        , "to":1996
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1996
        , "to":1487
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"16"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"25"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":1998
        , "to":1999
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":1999
        , "to":1464
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"16"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"27"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2001
        , "to":2002
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2002
        , "to":1463
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"16"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"29"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2004
        , "to":2005
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2005
        , "to":1462
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"16"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"27"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2007
        , "to":2008
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2008
        , "to":1461
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"16"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"29"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2010
        , "to":2011
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2011
        , "to":1460
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"16"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"31"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2013
        , "to":1949
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'Z_pipe_iter'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
    ]
  }
  , "300":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":2015
        , "subtype":"exit"
        , "start":"6.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"8"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":2016
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_A_extent_1"
        , "id":2017
        , "subtype":"default"
        , "start":"0.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"2"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2018
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"15 (0xF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":2019
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":2020
        , "subtype":"select"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2021
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":2022
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Arithmetic Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_B_extent_0"
        , "id":2023
        , "subtype":"default"
        , "start":"0.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_B_extent_0'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"2"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2024
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"15 (0xF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":854
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":2025
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":854
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":2026
        , "subtype":"select"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":854
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2027
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":854
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":2028
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Arithmetic Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":854
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_p3"
        , "id":2029
        , "subtype":"default"
        , "start":"0.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_p3'"
            , "Max Fanout":"3"
            , "Start Cycle":"0"
            , "Latency":"5"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"FP Compare"
        , "id":2030
        , "subtype":"default"
        , "start":"5.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Floating-point Compare"
            , "Max Fanout":"4"
            , "Start Cycle":"5"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":856
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":2031
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":854
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":2032
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":2033
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":854
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":2034
        , "subtype":"select"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":854
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"<<"
        , "id":2035
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Left Shift"
            , "Constant Operand":"6 (0x6)"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":854
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2036
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"-1 (0xFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2037
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":2038
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":2039
        , "subtype":"select"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2040
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"-1 (0xFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2041
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":2042
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_cLoader_class.B5"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"6"
          }
        ]
        , "ffwdLinkID":
        [
          "2084"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":856
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":2043
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_cLoader_class.B1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"4"
          }
        ]
        , "ffwdLinkID":
        [
          "2053"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":854
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":2044
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dests In":"kernel_cLoader_class.B1, kernel_cLoader_class.B1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"4"
          }
        ]
        , "ffwdLinkID":
        [
          "2054"
          , "2058"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":2045
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_cLoader_class.B1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"5"
          }
        ]
        , "ffwdLinkID":
        [
          "2056"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":854
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":2046
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_cLoader_class.B2"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"6"
          }
        ]
        , "ffwdLinkID":
        [
          "2068"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":2047
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_cLoader_class.B1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"6"
          }
        ]
        , "ffwdLinkID":
        [
          "2050"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2017
        , "to":2018
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2018
        , "to":2019
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2018
        , "to":2021
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2019
        , "to":2020
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2020
        , "to":2021
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2021
        , "to":2032
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2021
        , "to":2022
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2022
        , "to":2039
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2022
        , "to":2038
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2023
        , "to":2024
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2024
        , "to":2025
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2024
        , "to":2027
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2025
        , "to":2026
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2026
        , "to":2027
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2027
        , "to":2031
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2027
        , "to":2028
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2028
        , "to":2034
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2028
        , "to":2033
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2029
        , "to":2030
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2030
        , "to":2042
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2031
        , "to":2043
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2032
        , "to":2044
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2033
        , "to":2034
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2034
        , "to":2036
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2034
        , "to":2035
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2035
        , "to":2045
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2036
        , "to":2037
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2037
        , "to":2046
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":2038
        , "to":2039
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2039
        , "to":2040
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2040
        , "to":2041
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2041
        , "to":2047
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
    ]
  }
  , "302":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":2048
        , "subtype":"exit"
        , "start":"3.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"3"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"64"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":2049
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":2050
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_cLoader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "2047"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'i'"
        , "id":2051
        , "subtype":"pop"
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'i'"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":851
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":2052
        , "subtype":"select"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":851
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":2053
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_cLoader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "2043"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":854
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":2054
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_cLoader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "2044"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":2055
        , "subtype":"default"
        , "start":"2.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":2056
        , "subtype":"ffwdDest"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_cLoader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "2045"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":854
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":2057
        , "subtype":"select"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":855
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":2058
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_cLoader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "2044"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":2059
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"3"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":2060
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2061
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'addr_temp'"
        , "id":2063
        , "subtype":"pop"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'addr_temp'"
            , "Max Fanout":"2"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":851
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2064
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":855
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2049
        , "to":2052
        , "details":
        [
          {
            "type":"table"
            , "Width":"16"
          }
        ]
      }
      , {
        "from":2049
        , "to":2051
        , "details":
        [
          {
            "type":"table"
            , "Width":"16"
          }
        ]
      }
      , {
        "from":2049
        , "to":2063
        , "details":
        [
          {
            "type":"table"
            , "Width":"16"
          }
        ]
      }
      , {
        "from":2050
        , "to":2052
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":2051
        , "to":2052
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":2052
        , "to":2061
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":2052
        , "to":2059
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":2053
        , "to":2055
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2054
        , "to":2055
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2055
        , "to":2057
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2055
        , "to":2048
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2056
        , "to":2057
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2057
        , "to":2064
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2058
        , "to":2059
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2059
        , "to":2063
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'addr_temp'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2059
        , "to":2051
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'i'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"64"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2059
        , "to":2060
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2059
        , "to":2048
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2060
        , "to":2048
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2061
        , "to":2051
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'i'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"64"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2063
        , "to":2064
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2063
        , "to":2048
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2064
        , "to":2063
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'addr_temp'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
    ]
  }
  , "307":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":2066
        , "subtype":"exit"
        , "start":"2.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"120"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":2067
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":2068
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_cLoader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "2046"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'j'"
        , "id":2069
        , "subtype":"pop"
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'j'"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":851
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":2070
        , "subtype":"select"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":851
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":2071
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"3"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":2072
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"7"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":2074
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2075
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":854
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Global variable"
        , "id":2077
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Global variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":851
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2078
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"64 (0x40)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":855
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":2080
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2067
        , "to":2070
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":2067
        , "to":2069
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":2067
        , "to":2077
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":2067
        , "to":2071
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":2067
        , "to":2080
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":2067
        , "to":2066
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":2068
        , "to":2070
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":2069
        , "to":2070
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":2070
        , "to":2075
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":2070
        , "to":2072
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":2071
        , "to":2071
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2071
        , "to":2072
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2071
        , "to":2066
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2072
        , "to":2080
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
      }
      , {
        "from":2072
        , "to":2071
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2072
        , "to":2077
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2072
        , "to":2069
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'j'"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"64"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2072
        , "to":2074
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2072
        , "to":2066
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2074
        , "to":2066
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2075
        , "to":2069
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'j'"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"64"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2077
        , "to":2078
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2077
        , "to":2066
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2078
        , "to":2077
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2080
        , "to":2080
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2080
        , "to":2066
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "319":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":2082
        , "subtype":"exit"
        , "start":"2.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"160"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":2083
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":2084
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_cLoader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "2042"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":856
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":2085
        , "subtype":"pop"
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"3"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":2086
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":858
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":2087
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":856
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Global variable"
        , "id":2088
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Global variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":851
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"<<"
        , "id":2089
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Left Shift"
            , "Constant Operand":"2 (0x2)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":858
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_C_serializer_mem_channel"
        , "id":2090
        , "subtype":"default"
        , "start":"0.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_C_serializer_mem_channel'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"2"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":2091
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"3"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2092
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":864
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":2093
        , "subtype":"default"
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"5"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":2096
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":2097
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":2099
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":853
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2083
        , "to":2085
        , "details":
        [
          {
            "type":"table"
            , "Width":"120"
          }
        ]
      }
      , {
        "from":2083
        , "to":2088
        , "details":
        [
          {
            "type":"table"
            , "Width":"120"
          }
        ]
      }
      , {
        "from":2083
        , "to":2097
        , "details":
        [
          {
            "type":"table"
            , "Width":"120"
          }
        ]
      }
      , {
        "from":2083
        , "to":2099
        , "details":
        [
          {
            "type":"table"
            , "Width":"120"
          }
        ]
      }
      , {
        "from":2083
        , "to":2082
        , "details":
        [
          {
            "type":"table"
            , "Width":"120"
          }
        ]
      }
      , {
        "from":2083
        , "to":2093
        , "details":
        [
          {
            "type":"table"
            , "Width":"120"
          }
        ]
      }
      , {
        "from":2084
        , "to":2086
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2085
        , "to":2085
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2085
        , "to":2093
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2085
        , "to":2086
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2086
        , "to":2087
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2087
        , "to":2082
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2088
        , "to":2092
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2088
        , "to":2089
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2089
        , "to":2091
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2090
        , "to":2091
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":2091
        , "to":2082
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":2092
        , "to":2088
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2093
        , "to":2099
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
      }
      , {
        "from":2093
        , "to":2097
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2093
        , "to":2085
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2093
        , "to":2088
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2093
        , "to":2096
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2093
        , "to":2093
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2093
        , "to":2082
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2096
        , "to":2082
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2097
        , "to":2097
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2097
        , "to":2082
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2099
        , "to":2099
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2099
        , "to":2082
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "324":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":2101
        , "subtype":"exit"
        , "start":"6.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"8"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":2102
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_A_extent_1"
        , "id":2103
        , "subtype":"default"
        , "start":"0.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"2"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2104
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"15 (0xF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":2105
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":2106
        , "subtype":"select"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2107
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":2108
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Arithmetic Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_B_extent_0"
        , "id":2109
        , "subtype":"default"
        , "start":"0.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_B_extent_0'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"2"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2110
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"15 (0xF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":878
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":2111
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":878
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":2112
        , "subtype":"select"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":878
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2113
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":878
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":2114
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Arithmetic Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":878
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_p3"
        , "id":2115
        , "subtype":"default"
        , "start":"0.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_p3'"
            , "Max Fanout":"3"
            , "Start Cycle":"0"
            , "Latency":"2"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"FP Compare"
        , "id":2116
        , "subtype":"default"
        , "start":"2.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Floating-point Compare"
            , "Max Fanout":"4"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":881
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":2117
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":878
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":2118
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":2119
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":2120
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":2121
        , "subtype":"select"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2122
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"-1 (0xFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2123
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":2124
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":2125
        , "subtype":"select"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2126
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"-1 (0xFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2127
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":2128
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dests In":"kernel_Out_class.B5, kernel_Out_class.B5, kernel_Out_class.B5, kernel_Out_class.B5, kernel_Out_class.B5"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"3"
          }
        ]
        , "ffwdLinkID":
        [
          "2180"
          , "2182"
          , "2184"
          , "2186"
          , "2159"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":881
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":2129
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_Out_class.B1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"4"
          }
        ]
        , "ffwdLinkID":
        [
          "2138"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":2130
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dests In":"kernel_Out_class.B2, kernel_Out_class.B5, kernel_Out_class.B5, kernel_Out_class.B5"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"4"
          }
        ]
        , "ffwdLinkID":
        [
          "2148"
          , "2157"
          , "2160"
          , "2163"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":2131
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_Out_class.B2"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"6"
          }
        ]
        , "ffwdLinkID":
        [
          "2145"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":2132
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_Out_class.B1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"6"
          }
        ]
        , "ffwdLinkID":
        [
          "2135"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2103
        , "to":2104
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2104
        , "to":2105
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2104
        , "to":2107
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2105
        , "to":2106
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2106
        , "to":2107
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2107
        , "to":2118
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2107
        , "to":2108
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2108
        , "to":2125
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2108
        , "to":2124
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2109
        , "to":2110
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2110
        , "to":2111
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2110
        , "to":2113
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2111
        , "to":2112
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2112
        , "to":2113
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2113
        , "to":2117
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2113
        , "to":2114
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2114
        , "to":2121
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2114
        , "to":2120
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2115
        , "to":2116
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2116
        , "to":2128
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2117
        , "to":2119
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2118
        , "to":2129
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2118
        , "to":2119
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2119
        , "to":2130
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2120
        , "to":2121
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2121
        , "to":2122
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2122
        , "to":2123
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2123
        , "to":2131
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":2124
        , "to":2125
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2125
        , "to":2126
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2126
        , "to":2127
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2127
        , "to":2132
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
    ]
  }
  , "326":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":2133
        , "subtype":"exit"
        , "start":"2.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"24"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":2134
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":2135
        , "subtype":"ffwdDest"
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_Out_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "2132"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'i'"
        , "id":2136
        , "subtype":"pop"
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'i'"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":2137
        , "subtype":"select"
        , "start":"1.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"1"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":2138
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_Out_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "2129"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":2139
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"4"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":2140
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2141
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2134
        , "to":2137
        , "details":
        [
          {
            "type":"table"
            , "Width":"16"
          }
        ]
      }
      , {
        "from":2134
        , "to":2136
        , "details":
        [
          {
            "type":"table"
            , "Width":"16"
          }
        ]
      }
      , {
        "from":2135
        , "to":2137
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":2136
        , "to":2137
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":2137
        , "to":2141
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":2137
        , "to":2139
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":2138
        , "to":2139
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2139
        , "to":2136
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'i'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"64"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2139
        , "to":2140
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2139
        , "to":2133
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2140
        , "to":2133
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2141
        , "to":2136
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'i'"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"64"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
    ]
  }
  , "329":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":2143
        , "subtype":"exit"
        , "start":"2.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"40"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":2144
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":2145
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_Out_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "2131"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'j'"
        , "id":2146
        , "subtype":"pop"
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'j'"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":878
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":2147
        , "subtype":"select"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":878
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":2148
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_Out_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "2130"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":2149
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"5"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":2150
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2151
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":878
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":2153
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2144
        , "to":2147
        , "details":
        [
          {
            "type":"table"
            , "Width":"24"
          }
        ]
      }
      , {
        "from":2144
        , "to":2146
        , "details":
        [
          {
            "type":"table"
            , "Width":"24"
          }
        ]
      }
      , {
        "from":2144
        , "to":2153
        , "details":
        [
          {
            "type":"table"
            , "Width":"24"
          }
        ]
      }
      , {
        "from":2144
        , "to":2143
        , "details":
        [
          {
            "type":"table"
            , "Width":"24"
          }
        ]
      }
      , {
        "from":2145
        , "to":2147
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":2146
        , "to":2147
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":2147
        , "to":2151
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":2147
        , "to":2149
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":2148
        , "to":2149
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2149
        , "to":2153
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
      }
      , {
        "from":2149
        , "to":2146
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'j'"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"64"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2149
        , "to":2150
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2149
        , "to":2143
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2150
        , "to":2143
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2151
        , "to":2146
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'j'"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"64"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2153
        , "to":2153
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2153
        , "to":2143
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "337":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":2155
        , "subtype":"exit"
        , "start":"2.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"64"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":2156
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":2157
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_Out_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "2130"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":2158
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":2159
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_Out_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "2128"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":881
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":2160
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_Out_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "2130"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":2161
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":2162
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":2163
        , "subtype":"ffwdDest"
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_Out_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "2130"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":2164
        , "subtype":"default"
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"4"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":2165
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":2166
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":2168
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":877
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2156
        , "to":2166
        , "details":
        [
          {
            "type":"table"
            , "Width":"40"
          }
        ]
      }
      , {
        "from":2156
        , "to":2168
        , "details":
        [
          {
            "type":"table"
            , "Width":"40"
          }
        ]
      }
      , {
        "from":2156
        , "to":2155
        , "details":
        [
          {
            "type":"table"
            , "Width":"40"
          }
        ]
      }
      , {
        "from":2156
        , "to":2164
        , "details":
        [
          {
            "type":"table"
            , "Width":"40"
          }
        ]
      }
      , {
        "from":2157
        , "to":2158
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2158
        , "to":2155
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2159
        , "to":2161
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2160
        , "to":2161
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2161
        , "to":2162
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2162
        , "to":2155
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2163
        , "to":2164
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2164
        , "to":2168
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
      }
      , {
        "from":2164
        , "to":2166
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2164
        , "to":2165
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2164
        , "to":2164
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2164
        , "to":2155
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2165
        , "to":2155
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2166
        , "to":2166
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2166
        , "to":2155
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2168
        , "to":2168
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2168
        , "to":2155
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "340":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":2170
        , "subtype":"exit"
        , "start":"14.00"
        , "end":"17.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"14"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"136"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":2171
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_p3"
        , "id":2172
        , "subtype":"default"
        , "start":"0.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_p3'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"6"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"f32 *"
        , "id":2173
        , "subtype":"default"
        , "start":"6.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Floating-point Multiply"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"3"
            , "Rounding Scheme":"IEEE-754 RNE Rounding"
            , "Implementation Preference":"Prefer DSP"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":1053
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_p3"
        , "id":2174
        , "subtype":"default"
        , "start":"0.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_p3'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"6"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"f32 *"
        , "id":2175
        , "subtype":"default"
        , "start":"6.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Floating-point Multiply"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"3"
            , "Rounding Scheme":"IEEE-754 RNE Rounding"
            , "Implementation Preference":"Prefer DSP"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":1053
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_p3"
        , "id":2176
        , "subtype":"default"
        , "start":"0.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_p3'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"6"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"f32 *"
        , "id":2177
        , "subtype":"default"
        , "start":"6.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Floating-point Multiply"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"3"
            , "Rounding Scheme":"IEEE-754 RNE Rounding"
            , "Implementation Preference":"Prefer DSP"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":1053
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_p3"
        , "id":2178
        , "subtype":"default"
        , "start":"0.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_p3'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"6"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"f32 *"
        , "id":2179
        , "subtype":"default"
        , "start":"6.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Floating-point Multiply"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"3"
            , "Rounding Scheme":"IEEE-754 RNE Rounding"
            , "Implementation Preference":"Prefer DSP"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":1053
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":2180
        , "subtype":"ffwdDest"
        , "start":"10.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_Out_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "2128"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":881
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":2181
        , "subtype":"select"
        , "start":"10.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":1053
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":2182
        , "subtype":"ffwdDest"
        , "start":"9.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_Out_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "2128"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":881
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":2183
        , "subtype":"select"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":1053
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":2184
        , "subtype":"ffwdDest"
        , "start":"9.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_Out_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "2128"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":881
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":2185
        , "subtype":"select"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":1053
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":2186
        , "subtype":"ffwdDest"
        , "start":"9.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_Out_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "2128"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":881
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":2187
        , "subtype":"select"
        , "start":"9.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"9"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":1053
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_p2"
        , "id":2188
        , "subtype":"default"
        , "start":"0.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_p2'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"10"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_p2"
        , "id":2189
        , "subtype":"default"
        , "start":"0.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_p2'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"10"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_p2"
        , "id":2190
        , "subtype":"default"
        , "start":"0.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_p2'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"10"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_p2"
        , "id":2191
        , "subtype":"default"
        , "start":"0.00"
        , "end":"10.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_p2'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"10"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"f32 FP *+"
        , "id":2192
        , "subtype":"default"
        , "start":"10.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Floating-point Multiply-Add"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"4"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":1053
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"f32 FP *+"
        , "id":2193
        , "subtype":"default"
        , "start":"10.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Floating-point Multiply-Add"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"4"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":1053
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"f32 FP *+"
        , "id":2194
        , "subtype":"default"
        , "start":"10.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Floating-point Multiply-Add"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"4"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":1053
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"f32 FP *+"
        , "id":2195
        , "subtype":"default"
        , "start":"10.00"
        , "end":"14.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Floating-point Multiply-Add"
            , "Max Fanout":"1"
            , "Start Cycle":"10"
            , "Latency":"4"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
              , "line":1053
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2171
        , "to":2179
        , "details":
        [
          {
            "type":"table"
            , "Width":"264"
          }
        ]
      }
      , {
        "from":2171
        , "to":2177
        , "details":
        [
          {
            "type":"table"
            , "Width":"264"
          }
        ]
      }
      , {
        "from":2171
        , "to":2175
        , "details":
        [
          {
            "type":"table"
            , "Width":"264"
          }
        ]
      }
      , {
        "from":2171
        , "to":2173
        , "details":
        [
          {
            "type":"table"
            , "Width":"264"
          }
        ]
      }
      , {
        "from":2171
        , "to":2195
        , "details":
        [
          {
            "type":"table"
            , "Width":"264"
          }
        ]
      }
      , {
        "from":2171
        , "to":2194
        , "details":
        [
          {
            "type":"table"
            , "Width":"264"
          }
        ]
      }
      , {
        "from":2171
        , "to":2193
        , "details":
        [
          {
            "type":"table"
            , "Width":"264"
          }
        ]
      }
      , {
        "from":2171
        , "to":2192
        , "details":
        [
          {
            "type":"table"
            , "Width":"264"
          }
        ]
      }
      , {
        "from":2172
        , "to":2173
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2173
        , "to":2181
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2174
        , "to":2175
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2175
        , "to":2183
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2176
        , "to":2177
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2177
        , "to":2185
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2178
        , "to":2179
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2179
        , "to":2187
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2180
        , "to":2181
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2181
        , "to":2192
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2182
        , "to":2183
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2183
        , "to":2193
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2184
        , "to":2185
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2185
        , "to":2194
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2186
        , "to":2187
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2187
        , "to":2195
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2188
        , "to":2192
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2189
        , "to":2193
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2190
        , "to":2194
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2191
        , "to":2195
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2192
        , "to":2170
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2193
        , "to":2170
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2194
        , "to":2170
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2195
        , "to":2170
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
    ]
  }
  , "344":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":2196
        , "subtype":"exit"
        , "start":"6.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"8"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":2197
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_A_extent_1"
        , "id":2198
        , "subtype":"default"
        , "start":"0.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"2"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2199
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"15 (0xF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":2200
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":2201
        , "subtype":"select"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2202
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":2203
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Arithmetic Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_B_extent_0"
        , "id":2204
        , "subtype":"default"
        , "start":"0.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_B_extent_0'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"2"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2205
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"15 (0xF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":976
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":2206
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":976
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":2207
        , "subtype":"select"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":976
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2208
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":976
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":">>"
        , "id":2209
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Arithmetic Right Shift"
            , "Constant Operand":"4 (0x4)"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":976
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":2210
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":976
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":2211
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":2212
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":976
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":2213
        , "subtype":"select"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":976
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"<<"
        , "id":2214
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Left Shift"
            , "Constant Operand":"6 (0x6)"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":976
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2215
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"-1 (0xFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2216
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Compare"
        , "id":2217
        , "subtype":"default"
        , "start":"4.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Compare"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":2218
        , "subtype":"select"
        , "start":"4.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"4"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2219
        , "subtype":"default"
        , "start":"5.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"-1 (0xFFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2220
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":2221
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_unloader_class.B1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"4"
          }
        ]
        , "ffwdLinkID":
        [
          "2231"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":976
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":2222
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"4.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dests In":"kernel_unloader_class.B1, kernel_unloader_class.B1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"4"
          }
        ]
        , "ffwdLinkID":
        [
          "2232"
          , "2236"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":2223
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_unloader_class.B1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"5"
          }
        ]
        , "ffwdLinkID":
        [
          "2234"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":976
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":2224
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_unloader_class.B2"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"6"
          }
        ]
        , "ffwdLinkID":
        [
          "2246"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Src"
        , "id":2225
        , "subtype":"ffwdSource"
        , "start":"0.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Source"
            , "FFwd Dest In":"kernel_unloader_class.B1"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"6"
          }
        ]
        , "ffwdLinkID":
        [
          "2228"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2198
        , "to":2199
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2199
        , "to":2200
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2199
        , "to":2202
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2200
        , "to":2201
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2201
        , "to":2202
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2202
        , "to":2211
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2202
        , "to":2203
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2203
        , "to":2218
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2203
        , "to":2217
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2204
        , "to":2205
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2205
        , "to":2206
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2205
        , "to":2208
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2206
        , "to":2207
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2207
        , "to":2208
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2208
        , "to":2210
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2208
        , "to":2209
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2209
        , "to":2213
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2209
        , "to":2212
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2210
        , "to":2221
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2211
        , "to":2222
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2212
        , "to":2213
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2213
        , "to":2215
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2213
        , "to":2214
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2214
        , "to":2223
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2215
        , "to":2216
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2216
        , "to":2224
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":2217
        , "to":2218
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2218
        , "to":2219
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2219
        , "to":2220
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2220
        , "to":2225
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
    ]
  }
  , "346":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":2226
        , "subtype":"exit"
        , "start":"3.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"3"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"64"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":2227
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":2228
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_unloader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "2225"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Global variable"
        , "id":2229
        , "subtype":"pop"
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Global variable"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":973
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":2230
        , "subtype":"select"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":973
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":2231
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_unloader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "2221"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":976
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":2232
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_unloader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "2222"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":2233
        , "subtype":"default"
        , "start":"2.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"1"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":2234
        , "subtype":"ffwdDest"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_unloader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "2223"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":976
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":2235
        , "subtype":"select"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Select"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":977
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":2236
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_unloader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "2222"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":2237
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"3"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":2238
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2239
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Global variable"
        , "id":2241
        , "subtype":"pop"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Global variable"
            , "Max Fanout":"2"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":973
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2242
        , "subtype":"default"
        , "start":"3.00"
        , "end":"3.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":977
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2227
        , "to":2230
        , "details":
        [
          {
            "type":"table"
            , "Width":"16"
          }
        ]
      }
      , {
        "from":2227
        , "to":2229
        , "details":
        [
          {
            "type":"table"
            , "Width":"16"
          }
        ]
      }
      , {
        "from":2227
        , "to":2241
        , "details":
        [
          {
            "type":"table"
            , "Width":"16"
          }
        ]
      }
      , {
        "from":2228
        , "to":2230
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":2229
        , "to":2230
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":2230
        , "to":2239
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":2230
        , "to":2237
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":2231
        , "to":2233
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2232
        , "to":2233
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2233
        , "to":2235
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2233
        , "to":2226
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2234
        , "to":2235
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2235
        , "to":2242
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2236
        , "to":2237
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2237
        , "to":2241
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2237
        , "to":2229
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"64"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2237
        , "to":2238
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2237
        , "to":2226
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2238
        , "to":2226
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2239
        , "to":2229
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"64"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2241
        , "to":2242
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2241
        , "to":2226
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2242
        , "to":2241
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"3"
            , "Latency":"0"
          }
        ]
      }
    ]
  }
  , "351":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":2244
        , "subtype":"exit"
        , "start":"2.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"120"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":2245
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"FFwd Dest"
        , "id":2246
        , "subtype":"ffwdDest"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"FFwd Destination"
            , "FFwd Src In":"kernel_unloader_class.B0"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "ffwdLinkID":
        [
          "2224"
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"'j'"
        , "id":2247
        , "subtype":"pop"
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"'j'"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":973
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Select"
        , "id":2248
        , "subtype":"select"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Select"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":973
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":2249
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"3"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":2250
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"7"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":2252
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2253
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"33-bit Integer Add"
            , "Constant Operand":"-1 (0x1FFFFFFFF)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":976
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Global variable"
        , "id":2255
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Global variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":973
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2256
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"64 (0x40)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":977
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":2258
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2245
        , "to":2248
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":2245
        , "to":2247
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":2245
        , "to":2255
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":2245
        , "to":2249
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":2245
        , "to":2258
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":2245
        , "to":2244
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":2246
        , "to":2248
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":2247
        , "to":2248
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":2248
        , "to":2253
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":2248
        , "to":2250
        , "details":
        [
          {
            "type":"table"
            , "Width":"33"
          }
        ]
      }
      , {
        "from":2249
        , "to":2249
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2249
        , "to":2250
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2249
        , "to":2244
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2250
        , "to":2258
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
      }
      , {
        "from":2250
        , "to":2249
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2250
        , "to":2255
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2250
        , "to":2247
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'j'"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"64"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2250
        , "to":2252
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2250
        , "to":2244
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2252
        , "to":2244
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2253
        , "to":2247
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"'j'"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"64"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2255
        , "to":2256
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2255
        , "to":2244
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2256
        , "to":2255
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"2"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2258
        , "to":2258
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2258
        , "to":2244
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "363":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":2260
        , "subtype":"exit"
        , "start":"2.00"
        , "end":"5.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"136"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":2261
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":2262
        , "subtype":"pop"
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"3"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Xor"
        , "id":2263
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit Xor"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"And"
        , "id":2264
        , "subtype":"default"
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"1-bit And"
            , "Max Fanout":"4"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":2266
        , "subtype":"default"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Feedback"
        , "id":2267
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Unknown variable"
            , "Max Fanout":"2"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Loop Orch"
        , "id":2269
        , "subtype":"pop"
        , "start":"2.00"
        , "end":"2.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":975
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2261
        , "to":2262
        , "details":
        [
          {
            "type":"table"
            , "Width":"120"
          }
        ]
      }
      , {
        "from":2261
        , "to":2267
        , "details":
        [
          {
            "type":"table"
            , "Width":"120"
          }
        ]
      }
      , {
        "from":2261
        , "to":2269
        , "details":
        [
          {
            "type":"table"
            , "Width":"120"
          }
        ]
      }
      , {
        "from":2261
        , "to":2260
        , "details":
        [
          {
            "type":"table"
            , "Width":"120"
          }
        ]
      }
      , {
        "from":2261
        , "to":2264
        , "details":
        [
          {
            "type":"table"
            , "Width":"120"
          }
        ]
      }
      , {
        "from":2262
        , "to":2262
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2262
        , "to":2264
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2262
        , "to":2263
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2263
        , "to":2260
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2264
        , "to":2269
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Loop Orchestration Logic"
          }
        ]
      }
      , {
        "from":2264
        , "to":2267
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2264
        , "to":2262
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2264
        , "to":2266
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2264
        , "to":2264
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2264
        , "to":2260
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2266
        , "to":2260
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2267
        , "to":2267
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Unknown variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"1"
            , "Max Fanout":"1"
            , "Start Cycle":"2"
            , "Latency":"0"
          }
        ]
      }
      , {
        "from":2267
        , "to":2260
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2269
        , "to":2269
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
      , {
        "from":2269
        , "to":2260
        , "details":
        [
          {
            "type":"table"
            , "Width":"1"
          }
        ]
      }
    ]
  }
  , "365":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":2271
        , "subtype":"exit"
        , "start":"6.00"
        , "end":"9.00"
        , "details":
        [
          {
            "type":"table"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"72"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":2272
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Max Fanout":"0"
            , "Start Cycle":"5"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Global variable"
        , "id":2273
        , "subtype":"pop"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Read"
            , "Variable":"Global variable"
            , "Max Fanout":"2"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":973
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"<<"
        , "id":2274
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Left Shift"
            , "Constant Operand":"2 (0x2)"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":979
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"arg_unloader_mem_channel"
        , "id":2275
        , "subtype":"default"
        , "start":"0.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Input Synchronization for 'arg_unloader_mem_channel'"
            , "Max Fanout":"1"
            , "Start Cycle":"0"
            , "Latency":"6"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Ptr. Comp."
        , "id":2276
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Pointer Computation"
            , "Max Fanout":"3"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"+"
        , "id":2277
        , "subtype":"default"
        , "start":"6.00"
        , "end":"6.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer Add"
            , "Constant Operand":"1 (0x1)"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
              , "line":983
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":2272
        , "to":2273
        , "details":
        [
          {
            "type":"table"
            , "Width":"56"
          }
        ]
      }
      , {
        "from":2272
        , "to":2273
        , "details":
        [
          {
            "type":"table"
            , "Width":"56"
          }
        ]
      }
      , {
        "from":2273
        , "to":2277
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2273
        , "to":2274
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2274
        , "to":2276
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":2275
        , "to":2276
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":2276
        , "to":2271
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":2277
        , "to":2273
        , "reverse":1
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Feedback Write"
            , "Variable":"Global variable"
            , "Feedback FIFO Depth":"1"
            , "Feedback FIFO Width":"32"
            , "Max Fanout":"1"
            , "Start Cycle":"6"
            , "Latency":"0"
          }
        ]
      }
    ]
  }
}
