// Seed: 3373357324
module module_0 ();
  wire id_2 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0();
  reg id_4 = 1, id_5;
  wire id_6;
  reg id_7;
  logic [7:0] id_8;
  wire id_9;
  always @(posedge id_9) begin
    id_1[1 : 1] <= 1;
  end
  assign id_8[1&1] = id_7;
  initial id_7 = #id_10 1;
  wire id_11;
  final begin
    id_5 <= (1);
  end
endmodule
