m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/CSC_342/intelFPGA/20.1
Eemdad_mdshahid_02_15_2022_majority
Z0 w1644969978
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 2
Z3 dE:/CSC_342/Assignments/Emdad_MdShahid_ModelSim_Tutorial/Emdad_MdShahid_Majority
Z4 8E:/CSC_342/Assignments/Emdad_MdShahid_ModelSim_Tutorial/Emdad_MdShahid_Majority/Emdad_MdShahid_02_15_2022_Majority.vhd
Z5 FE:/CSC_342/Assignments/Emdad_MdShahid_ModelSim_Tutorial/Emdad_MdShahid_Majority/Emdad_MdShahid_02_15_2022_Majority.vhd
l0
L4 1
V6[61L`R:9<?GNM3SU<_Gi1
!s100 9JN5mUc64^<FZB;0kmnkA0
Z6 OV;C;2020.1;71
32
Z7 !s110 1644970169
!i10b 1
Z8 !s108 1644970169.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/CSC_342/Assignments/Emdad_MdShahid_ModelSim_Tutorial/Emdad_MdShahid_Majority/Emdad_MdShahid_02_15_2022_Majority.vhd|
Z10 !s107 E:/CSC_342/Assignments/Emdad_MdShahid_ModelSim_Tutorial/Emdad_MdShahid_Majority/Emdad_MdShahid_02_15_2022_Majority.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Abehaviour
R1
R2
DEx4 work 34 emdad_mdshahid_02_15_2022_majority 0 22 6[61L`R:9<?GNM3SU<_Gi1
!i122 2
l10
L9 4
Z13 VQ9MX?W_=;3zP`M=iYQIVY3
Z14 !s100 CF9NF5h<L6P6l2ngdc8`A1
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
