Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Mon Aug 17 16:39:49 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.777        0.000                      0                68989        0.039        0.000                      0                68989        3.225        0.000                       0                 26638  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.777        0.000                      0                68989        0.039        0.000                      0                68989        3.225        0.000                       0                 26638  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 fsm85/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C2_0/mem_reg[0][0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 2.146ns (34.602%)  route 4.056ns (65.398%))
  Logic Levels:           16  (CARRY8=7 LUT3=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.037     0.037    fsm85/clk
    SLICE_X19Y88         FDRE                                         r  fsm85/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y88         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm85/out_reg[2]/Q
                         net (fo=49, routed)          0.235     0.365    fsm85/out_reg_n_0_[2]
    SLICE_X19Y87         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198     0.563 f  fsm85/out[1]_i_6__7/O
                         net (fo=2, routed)           0.209     0.772    fsm84/done_i_3__6
    SLICE_X18Y87         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     0.886 r  fsm84/i__i_4/O
                         net (fo=11, routed)          0.127     1.013    fsm83/done_reg_89
    SLICE_X18Y86         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.100     1.113 f  fsm83/out[0]_i_2__218/O
                         net (fo=115, routed)         0.522     1.635    par_done_reg278/mem_reg[0][0][31]_0
    SLICE_X24Y80         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     1.674 r  par_done_reg278/mem[0][0][15]_i_3__1/O
                         net (fo=191, routed)         0.993     2.667    par_done_reg278/C2_0_addr03
    SLICE_X43Y122        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     2.765 r  par_done_reg278/mem[0][0][7]_i_64/O
                         net (fo=1, routed)           0.024     2.789    add27/S[5]
    SLICE_X43Y122        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.991 r  add27/mem_reg[0][0][7]_i_53/CO[7]
                         net (fo=1, routed)           0.028     3.019    add27/mem_reg[0][0][7]_i_53_n_0
    SLICE_X43Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     3.091 r  add27/mem_reg[0][0][15]_i_54/O[0]
                         net (fo=2, routed)           0.750     3.841    par_done_reg278/out[8]
    SLICE_X43Y75         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.064     3.905 r  par_done_reg278/mem[0][0][15]_i_53/O
                         net (fo=1, routed)           0.014     3.919    add28/mem[0][0][15]_i_36[0]
    SLICE_X43Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.160 r  add28/mem_reg[0][0][15]_i_37/CO[7]
                         net (fo=1, routed)           0.028     4.188    add28/mem_reg[0][0][15]_i_37_n_0
    SLICE_X43Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     4.285 r  add28/mem_reg[0][0][23]_i_36/O[1]
                         net (fo=2, routed)           0.243     4.528    add29/mem_reg[0][0][31]_i_24_0[17]
    SLICE_X44Y76         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     4.592 r  add29/mem[0][0][23]_i_34/O
                         net (fo=1, routed)           0.010     4.602    add29/mem[0][0][23]_i_34_n_0
    SLICE_X44Y76         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.892 r  add29/mem_reg[0][0][23]_i_19/O[5]
                         net (fo=1, routed)           0.487     5.379    add30/mem_reg[0][0][31]_i_6_1[21]
    SLICE_X40Y68         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     5.441 r  add30/mem[0][0][23]_i_13/O
                         net (fo=1, routed)           0.024     5.465    add30/mem[0][0][23]_i_13_n_0
    SLICE_X40Y68         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     5.667 r  add30/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.695    add30/mem_reg[0][0][23]_i_2_n_0
    SLICE_X40Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     5.841 r  add30/mem_reg[0][0][31]_i_6/O[7]
                         net (fo=1, routed)           0.276     6.117    bin_read2_0/out[31]
    SLICE_X41Y68         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     6.181 r  bin_read2_0/mem[0][0][31]_i_2__4/O
                         net (fo=1, routed)           0.058     6.239    C2_0/D[31]
    SLICE_X41Y68         FDRE                                         r  C2_0/mem_reg[0][0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=28406, unset)        0.024     7.024    C2_0/clk
    SLICE_X41Y68         FDRE                                         r  C2_0/mem_reg[0][0][31]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X41Y68         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    C2_0/mem_reg[0][0][31]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 fsm85/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C2_0/mem_reg[0][0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 2.120ns (34.483%)  route 4.028ns (65.517%))
  Logic Levels:           16  (CARRY8=7 LUT3=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.037     0.037    fsm85/clk
    SLICE_X19Y88         FDRE                                         r  fsm85/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y88         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm85/out_reg[2]/Q
                         net (fo=49, routed)          0.235     0.365    fsm85/out_reg_n_0_[2]
    SLICE_X19Y87         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198     0.563 f  fsm85/out[1]_i_6__7/O
                         net (fo=2, routed)           0.209     0.772    fsm84/done_i_3__6
    SLICE_X18Y87         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     0.886 r  fsm84/i__i_4/O
                         net (fo=11, routed)          0.127     1.013    fsm83/done_reg_89
    SLICE_X18Y86         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.100     1.113 f  fsm83/out[0]_i_2__218/O
                         net (fo=115, routed)         0.522     1.635    par_done_reg278/mem_reg[0][0][31]_0
    SLICE_X24Y80         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     1.674 r  par_done_reg278/mem[0][0][15]_i_3__1/O
                         net (fo=191, routed)         0.993     2.667    par_done_reg278/C2_0_addr03
    SLICE_X43Y122        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     2.765 r  par_done_reg278/mem[0][0][7]_i_64/O
                         net (fo=1, routed)           0.024     2.789    add27/S[5]
    SLICE_X43Y122        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.991 r  add27/mem_reg[0][0][7]_i_53/CO[7]
                         net (fo=1, routed)           0.028     3.019    add27/mem_reg[0][0][7]_i_53_n_0
    SLICE_X43Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     3.091 r  add27/mem_reg[0][0][15]_i_54/O[0]
                         net (fo=2, routed)           0.750     3.841    par_done_reg278/out[8]
    SLICE_X43Y75         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.064     3.905 r  par_done_reg278/mem[0][0][15]_i_53/O
                         net (fo=1, routed)           0.014     3.919    add28/mem[0][0][15]_i_36[0]
    SLICE_X43Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.160 r  add28/mem_reg[0][0][15]_i_37/CO[7]
                         net (fo=1, routed)           0.028     4.188    add28/mem_reg[0][0][15]_i_37_n_0
    SLICE_X43Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     4.285 r  add28/mem_reg[0][0][23]_i_36/O[1]
                         net (fo=2, routed)           0.243     4.528    add29/mem_reg[0][0][31]_i_24_0[17]
    SLICE_X44Y76         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     4.592 r  add29/mem[0][0][23]_i_34/O
                         net (fo=1, routed)           0.010     4.602    add29/mem[0][0][23]_i_34_n_0
    SLICE_X44Y76         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.892 r  add29/mem_reg[0][0][23]_i_19/O[5]
                         net (fo=1, routed)           0.487     5.379    add30/mem_reg[0][0][31]_i_6_1[21]
    SLICE_X40Y68         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     5.441 r  add30/mem[0][0][23]_i_13/O
                         net (fo=1, routed)           0.024     5.465    add30/mem[0][0][23]_i_13_n_0
    SLICE_X40Y68         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     5.667 r  add30/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.695    add30/mem_reg[0][0][23]_i_2_n_0
    SLICE_X40Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     5.840 r  add30/mem_reg[0][0][31]_i_6/O[5]
                         net (fo=1, routed)           0.236     6.076    bin_read2_0/out[29]
    SLICE_X39Y68         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.039     6.115 r  bin_read2_0/mem[0][0][29]_i_1__3/O
                         net (fo=1, routed)           0.070     6.185    C2_0/D[29]
    SLICE_X39Y68         FDRE                                         r  C2_0/mem_reg[0][0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=28406, unset)        0.026     7.026    C2_0/clk
    SLICE_X39Y68         FDRE                                         r  C2_0/mem_reg[0][0][29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X39Y68         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     7.018    C2_0/mem_reg[0][0][29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 fsm85/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C2_0/mem_reg[0][0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 2.078ns (33.855%)  route 4.060ns (66.145%))
  Logic Levels:           16  (CARRY8=7 LUT3=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.037     0.037    fsm85/clk
    SLICE_X19Y88         FDRE                                         r  fsm85/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y88         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm85/out_reg[2]/Q
                         net (fo=49, routed)          0.235     0.365    fsm85/out_reg_n_0_[2]
    SLICE_X19Y87         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198     0.563 f  fsm85/out[1]_i_6__7/O
                         net (fo=2, routed)           0.209     0.772    fsm84/done_i_3__6
    SLICE_X18Y87         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     0.886 r  fsm84/i__i_4/O
                         net (fo=11, routed)          0.127     1.013    fsm83/done_reg_89
    SLICE_X18Y86         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.100     1.113 f  fsm83/out[0]_i_2__218/O
                         net (fo=115, routed)         0.522     1.635    par_done_reg278/mem_reg[0][0][31]_0
    SLICE_X24Y80         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     1.674 r  par_done_reg278/mem[0][0][15]_i_3__1/O
                         net (fo=191, routed)         0.993     2.667    par_done_reg278/C2_0_addr03
    SLICE_X43Y122        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     2.765 r  par_done_reg278/mem[0][0][7]_i_64/O
                         net (fo=1, routed)           0.024     2.789    add27/S[5]
    SLICE_X43Y122        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.991 r  add27/mem_reg[0][0][7]_i_53/CO[7]
                         net (fo=1, routed)           0.028     3.019    add27/mem_reg[0][0][7]_i_53_n_0
    SLICE_X43Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     3.091 r  add27/mem_reg[0][0][15]_i_54/O[0]
                         net (fo=2, routed)           0.750     3.841    par_done_reg278/out[8]
    SLICE_X43Y75         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.064     3.905 r  par_done_reg278/mem[0][0][15]_i_53/O
                         net (fo=1, routed)           0.014     3.919    add28/mem[0][0][15]_i_36[0]
    SLICE_X43Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.160 r  add28/mem_reg[0][0][15]_i_37/CO[7]
                         net (fo=1, routed)           0.028     4.188    add28/mem_reg[0][0][15]_i_37_n_0
    SLICE_X43Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     4.285 r  add28/mem_reg[0][0][23]_i_36/O[1]
                         net (fo=2, routed)           0.243     4.528    add29/mem_reg[0][0][31]_i_24_0[17]
    SLICE_X44Y76         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     4.592 r  add29/mem[0][0][23]_i_34/O
                         net (fo=1, routed)           0.010     4.602    add29/mem[0][0][23]_i_34_n_0
    SLICE_X44Y76         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.892 r  add29/mem_reg[0][0][23]_i_19/O[5]
                         net (fo=1, routed)           0.487     5.379    add30/mem_reg[0][0][31]_i_6_1[21]
    SLICE_X40Y68         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     5.441 r  add30/mem[0][0][23]_i_13/O
                         net (fo=1, routed)           0.024     5.465    add30/mem[0][0][23]_i_13_n_0
    SLICE_X40Y68         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     5.667 r  add30/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.695    add30/mem_reg[0][0][23]_i_2_n_0
    SLICE_X40Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     5.799 r  add30/mem_reg[0][0][31]_i_6/O[3]
                         net (fo=1, routed)           0.261     6.060    bin_read2_0/out[27]
    SLICE_X39Y68         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.038     6.098 r  bin_read2_0/mem[0][0][27]_i_1__3/O
                         net (fo=1, routed)           0.077     6.175    C2_0/D[27]
    SLICE_X39Y68         FDRE                                         r  C2_0/mem_reg[0][0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=28406, unset)        0.026     7.026    C2_0/clk
    SLICE_X39Y68         FDRE                                         r  C2_0/mem_reg[0][0][27]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X39Y68         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    C2_0/mem_reg[0][0][27]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.175    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 fsm85/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C2_0/mem_reg[0][0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.124ns  (logic 2.071ns (33.818%)  route 4.053ns (66.182%))
  Logic Levels:           16  (CARRY8=7 LUT3=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.037     0.037    fsm85/clk
    SLICE_X19Y88         FDRE                                         r  fsm85/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y88         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm85/out_reg[2]/Q
                         net (fo=49, routed)          0.235     0.365    fsm85/out_reg_n_0_[2]
    SLICE_X19Y87         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198     0.563 f  fsm85/out[1]_i_6__7/O
                         net (fo=2, routed)           0.209     0.772    fsm84/done_i_3__6
    SLICE_X18Y87         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     0.886 r  fsm84/i__i_4/O
                         net (fo=11, routed)          0.127     1.013    fsm83/done_reg_89
    SLICE_X18Y86         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.100     1.113 f  fsm83/out[0]_i_2__218/O
                         net (fo=115, routed)         0.522     1.635    par_done_reg278/mem_reg[0][0][31]_0
    SLICE_X24Y80         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     1.674 r  par_done_reg278/mem[0][0][15]_i_3__1/O
                         net (fo=191, routed)         0.993     2.667    par_done_reg278/C2_0_addr03
    SLICE_X43Y122        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     2.765 r  par_done_reg278/mem[0][0][7]_i_64/O
                         net (fo=1, routed)           0.024     2.789    add27/S[5]
    SLICE_X43Y122        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.991 r  add27/mem_reg[0][0][7]_i_53/CO[7]
                         net (fo=1, routed)           0.028     3.019    add27/mem_reg[0][0][7]_i_53_n_0
    SLICE_X43Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     3.091 r  add27/mem_reg[0][0][15]_i_54/O[0]
                         net (fo=2, routed)           0.750     3.841    par_done_reg278/out[8]
    SLICE_X43Y75         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.064     3.905 r  par_done_reg278/mem[0][0][15]_i_53/O
                         net (fo=1, routed)           0.014     3.919    add28/mem[0][0][15]_i_36[0]
    SLICE_X43Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.160 r  add28/mem_reg[0][0][15]_i_37/CO[7]
                         net (fo=1, routed)           0.028     4.188    add28/mem_reg[0][0][15]_i_37_n_0
    SLICE_X43Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     4.285 r  add28/mem_reg[0][0][23]_i_36/O[1]
                         net (fo=2, routed)           0.243     4.528    add29/mem_reg[0][0][31]_i_24_0[17]
    SLICE_X44Y76         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     4.592 r  add29/mem[0][0][23]_i_34/O
                         net (fo=1, routed)           0.010     4.602    add29/mem[0][0][23]_i_34_n_0
    SLICE_X44Y76         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.892 r  add29/mem_reg[0][0][23]_i_19/O[5]
                         net (fo=1, routed)           0.487     5.379    add30/mem_reg[0][0][31]_i_6_1[21]
    SLICE_X40Y68         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     5.441 r  add30/mem[0][0][23]_i_13/O
                         net (fo=1, routed)           0.024     5.465    add30/mem[0][0][23]_i_13_n_0
    SLICE_X40Y68         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     5.667 r  add30/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.695    add30/mem_reg[0][0][23]_i_2_n_0
    SLICE_X40Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     5.767 r  add30/mem_reg[0][0][31]_i_6/O[0]
                         net (fo=1, routed)           0.273     6.040    bin_read2_0/out[24]
    SLICE_X38Y69         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     6.103 r  bin_read2_0/mem[0][0][24]_i_1__3/O
                         net (fo=1, routed)           0.058     6.161    C2_0/D[24]
    SLICE_X38Y69         FDRE                                         r  C2_0/mem_reg[0][0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=28406, unset)        0.024     7.024    C2_0/clk
    SLICE_X38Y69         FDRE                                         r  C2_0/mem_reg[0][0][24]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X38Y69         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    C2_0/mem_reg[0][0][24]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.161    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 fsm85/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C2_0/mem_reg[0][0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.099ns  (logic 2.096ns (34.366%)  route 4.003ns (65.634%))
  Logic Levels:           16  (CARRY8=7 LUT3=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.037     0.037    fsm85/clk
    SLICE_X19Y88         FDRE                                         r  fsm85/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y88         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm85/out_reg[2]/Q
                         net (fo=49, routed)          0.235     0.365    fsm85/out_reg_n_0_[2]
    SLICE_X19Y87         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198     0.563 f  fsm85/out[1]_i_6__7/O
                         net (fo=2, routed)           0.209     0.772    fsm84/done_i_3__6
    SLICE_X18Y87         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     0.886 r  fsm84/i__i_4/O
                         net (fo=11, routed)          0.127     1.013    fsm83/done_reg_89
    SLICE_X18Y86         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.100     1.113 f  fsm83/out[0]_i_2__218/O
                         net (fo=115, routed)         0.522     1.635    par_done_reg278/mem_reg[0][0][31]_0
    SLICE_X24Y80         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     1.674 r  par_done_reg278/mem[0][0][15]_i_3__1/O
                         net (fo=191, routed)         0.993     2.667    par_done_reg278/C2_0_addr03
    SLICE_X43Y122        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     2.765 r  par_done_reg278/mem[0][0][7]_i_64/O
                         net (fo=1, routed)           0.024     2.789    add27/S[5]
    SLICE_X43Y122        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.991 r  add27/mem_reg[0][0][7]_i_53/CO[7]
                         net (fo=1, routed)           0.028     3.019    add27/mem_reg[0][0][7]_i_53_n_0
    SLICE_X43Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     3.091 r  add27/mem_reg[0][0][15]_i_54/O[0]
                         net (fo=2, routed)           0.750     3.841    par_done_reg278/out[8]
    SLICE_X43Y75         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.064     3.905 r  par_done_reg278/mem[0][0][15]_i_53/O
                         net (fo=1, routed)           0.014     3.919    add28/mem[0][0][15]_i_36[0]
    SLICE_X43Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.160 r  add28/mem_reg[0][0][15]_i_37/CO[7]
                         net (fo=1, routed)           0.028     4.188    add28/mem_reg[0][0][15]_i_37_n_0
    SLICE_X43Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     4.285 r  add28/mem_reg[0][0][23]_i_36/O[1]
                         net (fo=2, routed)           0.243     4.528    add29/mem_reg[0][0][31]_i_24_0[17]
    SLICE_X44Y76         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     4.592 r  add29/mem[0][0][23]_i_34/O
                         net (fo=1, routed)           0.010     4.602    add29/mem[0][0][23]_i_34_n_0
    SLICE_X44Y76         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.892 r  add29/mem_reg[0][0][23]_i_19/O[5]
                         net (fo=1, routed)           0.487     5.379    add30/mem_reg[0][0][31]_i_6_1[21]
    SLICE_X40Y68         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     5.441 r  add30/mem[0][0][23]_i_13/O
                         net (fo=1, routed)           0.024     5.465    add30/mem[0][0][23]_i_13_n_0
    SLICE_X40Y68         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     5.667 r  add30/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.695    add30/mem_reg[0][0][23]_i_2_n_0
    SLICE_X40Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     5.792 r  add30/mem_reg[0][0][31]_i_6/O[1]
                         net (fo=1, routed)           0.222     6.014    bin_read2_0/out[25]
    SLICE_X38Y69         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     6.077 r  bin_read2_0/mem[0][0][25]_i_1__3/O
                         net (fo=1, routed)           0.059     6.136    C2_0/D[25]
    SLICE_X38Y69         FDRE                                         r  C2_0/mem_reg[0][0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=28406, unset)        0.024     7.024    C2_0/clk
    SLICE_X38Y69         FDRE                                         r  C2_0/mem_reg[0][0][25]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X38Y69         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    C2_0/mem_reg[0][0][25]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.136    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 fsm85/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C2_0/mem_reg[0][0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.089ns  (logic 2.060ns (33.832%)  route 4.029ns (66.169%))
  Logic Levels:           16  (CARRY8=7 LUT3=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.037     0.037    fsm85/clk
    SLICE_X19Y88         FDRE                                         r  fsm85/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y88         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm85/out_reg[2]/Q
                         net (fo=49, routed)          0.235     0.365    fsm85/out_reg_n_0_[2]
    SLICE_X19Y87         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198     0.563 f  fsm85/out[1]_i_6__7/O
                         net (fo=2, routed)           0.209     0.772    fsm84/done_i_3__6
    SLICE_X18Y87         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     0.886 r  fsm84/i__i_4/O
                         net (fo=11, routed)          0.127     1.013    fsm83/done_reg_89
    SLICE_X18Y86         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.100     1.113 f  fsm83/out[0]_i_2__218/O
                         net (fo=115, routed)         0.522     1.635    par_done_reg278/mem_reg[0][0][31]_0
    SLICE_X24Y80         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     1.674 r  par_done_reg278/mem[0][0][15]_i_3__1/O
                         net (fo=191, routed)         0.993     2.667    par_done_reg278/C2_0_addr03
    SLICE_X43Y122        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     2.765 r  par_done_reg278/mem[0][0][7]_i_64/O
                         net (fo=1, routed)           0.024     2.789    add27/S[5]
    SLICE_X43Y122        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.991 r  add27/mem_reg[0][0][7]_i_53/CO[7]
                         net (fo=1, routed)           0.028     3.019    add27/mem_reg[0][0][7]_i_53_n_0
    SLICE_X43Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     3.091 r  add27/mem_reg[0][0][15]_i_54/O[0]
                         net (fo=2, routed)           0.750     3.841    par_done_reg278/out[8]
    SLICE_X43Y75         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.064     3.905 r  par_done_reg278/mem[0][0][15]_i_53/O
                         net (fo=1, routed)           0.014     3.919    add28/mem[0][0][15]_i_36[0]
    SLICE_X43Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.160 r  add28/mem_reg[0][0][15]_i_37/CO[7]
                         net (fo=1, routed)           0.028     4.188    add28/mem_reg[0][0][15]_i_37_n_0
    SLICE_X43Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     4.285 r  add28/mem_reg[0][0][23]_i_36/O[1]
                         net (fo=2, routed)           0.243     4.528    add29/mem_reg[0][0][31]_i_24_0[17]
    SLICE_X44Y76         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     4.592 r  add29/mem[0][0][23]_i_34/O
                         net (fo=1, routed)           0.010     4.602    add29/mem[0][0][23]_i_34_n_0
    SLICE_X44Y76         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.892 r  add29/mem_reg[0][0][23]_i_19/O[5]
                         net (fo=1, routed)           0.487     5.379    add30/mem_reg[0][0][31]_i_6_1[21]
    SLICE_X40Y68         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     5.441 r  add30/mem[0][0][23]_i_13/O
                         net (fo=1, routed)           0.024     5.465    add30/mem[0][0][23]_i_13_n_0
    SLICE_X40Y68         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     5.667 r  add30/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.695    add30/mem_reg[0][0][23]_i_2_n_0
    SLICE_X40Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     5.781 r  add30/mem_reg[0][0][31]_i_6/O[2]
                         net (fo=1, routed)           0.225     6.006    bin_read2_0/out[26]
    SLICE_X39Y68         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.038     6.044 r  bin_read2_0/mem[0][0][26]_i_1__4/O
                         net (fo=1, routed)           0.082     6.126    C2_0/D[26]
    SLICE_X39Y68         FDRE                                         r  C2_0/mem_reg[0][0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=28406, unset)        0.026     7.026    C2_0/clk
    SLICE_X39Y68         FDRE                                         r  C2_0/mem_reg[0][0][26]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X39Y68         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    C2_0/mem_reg[0][0][26]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.126    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 fsm85/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C2_0/mem_reg[0][0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 2.103ns (34.600%)  route 3.975ns (65.400%))
  Logic Levels:           16  (CARRY8=7 LUT3=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.037     0.037    fsm85/clk
    SLICE_X19Y88         FDRE                                         r  fsm85/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y88         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm85/out_reg[2]/Q
                         net (fo=49, routed)          0.235     0.365    fsm85/out_reg_n_0_[2]
    SLICE_X19Y87         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198     0.563 f  fsm85/out[1]_i_6__7/O
                         net (fo=2, routed)           0.209     0.772    fsm84/done_i_3__6
    SLICE_X18Y87         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     0.886 r  fsm84/i__i_4/O
                         net (fo=11, routed)          0.127     1.013    fsm83/done_reg_89
    SLICE_X18Y86         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.100     1.113 f  fsm83/out[0]_i_2__218/O
                         net (fo=115, routed)         0.522     1.635    par_done_reg278/mem_reg[0][0][31]_0
    SLICE_X24Y80         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     1.674 r  par_done_reg278/mem[0][0][15]_i_3__1/O
                         net (fo=191, routed)         0.993     2.667    par_done_reg278/C2_0_addr03
    SLICE_X43Y122        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     2.765 r  par_done_reg278/mem[0][0][7]_i_64/O
                         net (fo=1, routed)           0.024     2.789    add27/S[5]
    SLICE_X43Y122        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.991 r  add27/mem_reg[0][0][7]_i_53/CO[7]
                         net (fo=1, routed)           0.028     3.019    add27/mem_reg[0][0][7]_i_53_n_0
    SLICE_X43Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     3.091 r  add27/mem_reg[0][0][15]_i_54/O[0]
                         net (fo=2, routed)           0.750     3.841    par_done_reg278/out[8]
    SLICE_X43Y75         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.064     3.905 r  par_done_reg278/mem[0][0][15]_i_53/O
                         net (fo=1, routed)           0.014     3.919    add28/mem[0][0][15]_i_36[0]
    SLICE_X43Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.160 r  add28/mem_reg[0][0][15]_i_37/CO[7]
                         net (fo=1, routed)           0.028     4.188    add28/mem_reg[0][0][15]_i_37_n_0
    SLICE_X43Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     4.285 r  add28/mem_reg[0][0][23]_i_36/O[1]
                         net (fo=2, routed)           0.243     4.528    add29/mem_reg[0][0][31]_i_24_0[17]
    SLICE_X44Y76         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     4.592 r  add29/mem[0][0][23]_i_34/O
                         net (fo=1, routed)           0.010     4.602    add29/mem[0][0][23]_i_34_n_0
    SLICE_X44Y76         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.892 r  add29/mem_reg[0][0][23]_i_19/O[5]
                         net (fo=1, routed)           0.487     5.379    add30/mem_reg[0][0][31]_i_6_1[21]
    SLICE_X40Y68         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     5.441 r  add30/mem[0][0][23]_i_13/O
                         net (fo=1, routed)           0.024     5.465    add30/mem[0][0][23]_i_13_n_0
    SLICE_X40Y68         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     5.667 r  add30/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.695    add30/mem_reg[0][0][23]_i_2_n_0
    SLICE_X40Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     5.824 r  add30/mem_reg[0][0][31]_i_6/O[6]
                         net (fo=1, routed)           0.196     6.020    bin_read2_0/out[30]
    SLICE_X41Y68         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.038     6.058 r  bin_read2_0/mem[0][0][30]_i_1__3/O
                         net (fo=1, routed)           0.057     6.115    C2_0/D[30]
    SLICE_X41Y68         FDRE                                         r  C2_0/mem_reg[0][0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=28406, unset)        0.025     7.025    C2_0/clk
    SLICE_X41Y68         FDRE                                         r  C2_0/mem_reg[0][0][30]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X41Y68         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    C2_0/mem_reg[0][0][30]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.922ns  (required time - arrival time)
  Source:                 fsm85/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C2_0/mem_reg[0][0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 2.085ns (34.417%)  route 3.973ns (65.583%))
  Logic Levels:           16  (CARRY8=7 LUT3=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.037     0.037    fsm85/clk
    SLICE_X19Y88         FDRE                                         r  fsm85/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y88         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm85/out_reg[2]/Q
                         net (fo=49, routed)          0.235     0.365    fsm85/out_reg_n_0_[2]
    SLICE_X19Y87         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198     0.563 f  fsm85/out[1]_i_6__7/O
                         net (fo=2, routed)           0.209     0.772    fsm84/done_i_3__6
    SLICE_X18Y87         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     0.886 r  fsm84/i__i_4/O
                         net (fo=11, routed)          0.127     1.013    fsm83/done_reg_89
    SLICE_X18Y86         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.100     1.113 f  fsm83/out[0]_i_2__218/O
                         net (fo=115, routed)         0.522     1.635    par_done_reg278/mem_reg[0][0][31]_0
    SLICE_X24Y80         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     1.674 r  par_done_reg278/mem[0][0][15]_i_3__1/O
                         net (fo=191, routed)         0.993     2.667    par_done_reg278/C2_0_addr03
    SLICE_X43Y122        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     2.765 r  par_done_reg278/mem[0][0][7]_i_64/O
                         net (fo=1, routed)           0.024     2.789    add27/S[5]
    SLICE_X43Y122        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.991 r  add27/mem_reg[0][0][7]_i_53/CO[7]
                         net (fo=1, routed)           0.028     3.019    add27/mem_reg[0][0][7]_i_53_n_0
    SLICE_X43Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     3.091 r  add27/mem_reg[0][0][15]_i_54/O[0]
                         net (fo=2, routed)           0.750     3.841    par_done_reg278/out[8]
    SLICE_X43Y75         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.064     3.905 r  par_done_reg278/mem[0][0][15]_i_53/O
                         net (fo=1, routed)           0.014     3.919    add28/mem[0][0][15]_i_36[0]
    SLICE_X43Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.241     4.160 r  add28/mem_reg[0][0][15]_i_37/CO[7]
                         net (fo=1, routed)           0.028     4.188    add28/mem_reg[0][0][15]_i_37_n_0
    SLICE_X43Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     4.285 r  add28/mem_reg[0][0][23]_i_36/O[1]
                         net (fo=2, routed)           0.243     4.528    add29/mem_reg[0][0][31]_i_24_0[17]
    SLICE_X44Y76         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     4.592 r  add29/mem[0][0][23]_i_34/O
                         net (fo=1, routed)           0.010     4.602    add29/mem[0][0][23]_i_34_n_0
    SLICE_X44Y76         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.290     4.892 r  add29/mem_reg[0][0][23]_i_19/O[5]
                         net (fo=1, routed)           0.487     5.379    add30/mem_reg[0][0][31]_i_6_1[21]
    SLICE_X40Y68         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.062     5.441 r  add30/mem[0][0][23]_i_13/O
                         net (fo=1, routed)           0.024     5.465    add30/mem[0][0][23]_i_13_n_0
    SLICE_X40Y68         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     5.667 r  add30/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.695    add30/mem_reg[0][0][23]_i_2_n_0
    SLICE_X40Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     5.804 r  add30/mem_reg[0][0][31]_i_6/O[4]
                         net (fo=1, routed)           0.191     5.995    bin_read2_0/out[28]
    SLICE_X41Y68         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.040     6.035 r  bin_read2_0/mem[0][0][28]_i_1__3/O
                         net (fo=1, routed)           0.060     6.095    C2_0/D[28]
    SLICE_X41Y68         FDRE                                         r  C2_0/mem_reg[0][0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=28406, unset)        0.025     7.025    C2_0/clk
    SLICE_X41Y68         FDRE                                         r  C2_0/mem_reg[0][0][28]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X41Y68         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    C2_0/mem_reg[0][0][28]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -6.095    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 fsm85/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C1_1/mem_reg[0][0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 2.463ns (40.717%)  route 3.586ns (59.283%))
  Logic Levels:           16  (CARRY8=7 LUT3=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.037     0.037    fsm85/clk
    SLICE_X19Y88         FDRE                                         r  fsm85/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y88         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm85/out_reg[2]/Q
                         net (fo=49, routed)          0.235     0.365    fsm85/out_reg_n_0_[2]
    SLICE_X19Y87         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198     0.563 f  fsm85/out[1]_i_6__7/O
                         net (fo=2, routed)           0.209     0.772    fsm84/done_i_3__6
    SLICE_X18Y87         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     0.886 r  fsm84/i__i_4/O
                         net (fo=11, routed)          0.246     1.132    fsm83/done_reg_89
    SLICE_X17Y86         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     1.309 f  fsm83/out[0]_i_2__217/O
                         net (fo=110, routed)         0.350     1.659    C1_1/out_reg[0]_0
    SLICE_X23Y85         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     1.775 r  C1_1/mem[0][0][26]_i_3/O
                         net (fo=288, routed)         0.748     2.523    add7/C1_1_addr03
    SLICE_X36Y106        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     2.622 r  add7/mem[0][0][7]_i_66/O
                         net (fo=1, routed)           0.010     2.632    add7/mem[0][0][7]_i_66_n_0
    SLICE_X36Y106        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     2.827 r  add7/mem_reg[0][0][7]_i_53/CO[7]
                         net (fo=1, routed)           0.028     2.855    add7/mem_reg[0][0][7]_i_53_n_0
    SLICE_X36Y107        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     2.927 r  add7/mem_reg[0][0][15]_i_53/O[0]
                         net (fo=2, routed)           0.713     3.640    add8/mem_reg[0][0][26]_i_48_0[8]
    SLICE_X36Y60         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     3.740 r  add8/mem[0][0][15]_i_52/O
                         net (fo=1, routed)           0.011     3.751    add8/mem[0][0][15]_i_52_n_0
    SLICE_X36Y60         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     3.989 r  add8/mem_reg[0][0][15]_i_36/CO[7]
                         net (fo=1, routed)           0.028     4.017    add8/mem_reg[0][0][15]_i_36_n_0
    SLICE_X36Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     4.089 r  add8/mem_reg[0][0][23]_i_36/O[0]
                         net (fo=2, routed)           0.446     4.535    add9/mem_reg[0][0][26]_i_32_0[16]
    SLICE_X30Y60         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.684 r  add9/mem[0][0][23]_i_35/O
                         net (fo=1, routed)           0.011     4.695    add9/mem[0][0][23]_i_35_n_0
    SLICE_X30Y60         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.295     4.990 r  add9/mem_reg[0][0][23]_i_19/O[5]
                         net (fo=1, routed)           0.289     5.279    add10/mem_reg[0][0][26]_i_8_0[21]
    SLICE_X27Y61         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     5.341 r  add10/mem[0][0][23]_i_13/O
                         net (fo=1, routed)           0.012     5.353    add10/mem[0][0][23]_i_13_n_0
    SLICE_X27Y61         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     5.550 r  add10/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.578    add10/mem_reg[0][0][23]_i_2_n_0
    SLICE_X27Y62         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     5.687 r  add10/mem_reg[0][0][26]_i_8/O[4]
                         net (fo=1, routed)           0.164     5.851    C1_1/out[28]
    SLICE_X27Y63         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     6.028 r  C1_1/mem[0][0][28]_i_1__8/O
                         net (fo=1, routed)           0.058     6.086    C1_1/mem[0][0][28]_i_1__8_n_0
    SLICE_X27Y63         FDRE                                         r  C1_1/mem_reg[0][0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=28406, unset)        0.024     7.024    C1_1/clk
    SLICE_X27Y63         FDRE                                         r  C1_1/mem_reg[0][0][28]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X27Y63         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    C1_1/mem_reg[0][0][28]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -6.086    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 fsm85/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C2_0/mem_reg[0][0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 2.070ns (34.397%)  route 3.948ns (65.603%))
  Logic Levels:           15  (CARRY8=6 LUT3=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.037     0.037    fsm85/clk
    SLICE_X19Y88         FDRE                                         r  fsm85/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y88         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.130 f  fsm85/out_reg[2]/Q
                         net (fo=49, routed)          0.235     0.365    fsm85/out_reg_n_0_[2]
    SLICE_X19Y87         LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.198     0.563 f  fsm85/out[1]_i_6__7/O
                         net (fo=2, routed)           0.209     0.772    fsm84/done_i_3__6
    SLICE_X18Y87         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     0.886 r  fsm84/i__i_4/O
                         net (fo=11, routed)          0.127     1.013    fsm83/done_reg_89
    SLICE_X18Y86         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.100     1.113 f  fsm83/out[0]_i_2__218/O
                         net (fo=115, routed)         0.522     1.635    par_done_reg278/mem_reg[0][0][31]_0
    SLICE_X24Y80         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     1.674 r  par_done_reg278/mem[0][0][15]_i_3__1/O
                         net (fo=191, routed)         0.993     2.667    par_done_reg278/C2_0_addr03
    SLICE_X43Y122        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     2.765 r  par_done_reg278/mem[0][0][7]_i_64/O
                         net (fo=1, routed)           0.024     2.789    add27/S[5]
    SLICE_X43Y122        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     2.991 r  add27/mem_reg[0][0][7]_i_53/CO[7]
                         net (fo=1, routed)           0.028     3.019    add27/mem_reg[0][0][7]_i_53_n_0
    SLICE_X43Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     3.091 r  add27/mem_reg[0][0][15]_i_54/O[0]
                         net (fo=2, routed)           0.750     3.841    par_done_reg278/out[8]
    SLICE_X43Y75         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.064     3.905 r  par_done_reg278/mem[0][0][15]_i_53/O
                         net (fo=1, routed)           0.014     3.919    add28/mem[0][0][15]_i_36[0]
    SLICE_X43Y75         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.299     4.218 r  add28/mem_reg[0][0][15]_i_37/O[7]
                         net (fo=2, routed)           0.256     4.474    add29/mem_reg[0][0][31]_i_24_0[15]
    SLICE_X44Y75         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.538 r  add29/mem[0][0][15]_i_29/O
                         net (fo=1, routed)           0.011     4.549    add29/mem[0][0][15]_i_29_n_0
    SLICE_X44Y75         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     4.697 r  add29/mem_reg[0][0][15]_i_20/CO[7]
                         net (fo=1, routed)           0.028     4.725    add29/mem_reg[0][0][15]_i_20_n_0
    SLICE_X44Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     4.797 r  add29/mem_reg[0][0][23]_i_19/O[0]
                         net (fo=1, routed)           0.445     5.242    add30/mem_reg[0][0][31]_i_6_1[16]
    SLICE_X40Y68         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     5.392 r  add30/mem[0][0][23]_i_18/O
                         net (fo=1, routed)           0.014     5.406    add30/mem[0][0][23]_i_18_n_0
    SLICE_X40Y68         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.257     5.663 r  add30/mem_reg[0][0][23]_i_2/O[4]
                         net (fo=1, routed)           0.222     5.885    bin_read2_0/out[20]
    SLICE_X39Y67         LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     5.985 r  bin_read2_0/mem[0][0][20]_i_1__3/O
                         net (fo=1, routed)           0.070     6.055    C2_0/D[20]
    SLICE_X39Y67         FDRE                                         r  C2_0/mem_reg[0][0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=28406, unset)        0.026     7.026    C2_0/clk
    SLICE_X39Y67         FDRE                                         r  C2_0/mem_reg[0][0][20]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X39Y67         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027     7.018    C2_0/mem_reg[0][0][20]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -6.055    
  -------------------------------------------------------------------
                         slack                                  0.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mult_pipe123/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read123_0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.038ns (41.758%)  route 0.053ns (58.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.013     0.013    mult_pipe123/clk
    SLICE_X29Y54         FDRE                                         r  mult_pipe123/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe123/out_reg[13]/Q
                         net (fo=1, routed)           0.053     0.104    bin_read123_0/Q[13]
    SLICE_X29Y55         FDRE                                         r  bin_read123_0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.019     0.019    bin_read123_0/clk
    SLICE_X29Y55         FDRE                                         r  bin_read123_0/out_reg[13]/C
                         clock pessimism              0.000     0.019    
    SLICE_X29Y55         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.065    bin_read123_0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mult_pipe13/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read13_0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.037ns (40.217%)  route 0.055ns (59.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.013     0.013    mult_pipe13/clk
    SLICE_X45Y57         FDRE                                         r  mult_pipe13/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe13/out_reg[8]/Q
                         net (fo=1, routed)           0.055     0.105    bin_read13_0/Q[8]
    SLICE_X46Y57         FDRE                                         r  bin_read13_0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.019     0.019    bin_read13_0/clk
    SLICE_X46Y57         FDRE                                         r  bin_read13_0/out_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X46Y57         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read13_0/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mult_pipe4/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read4_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.037ns (40.217%)  route 0.055ns (59.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.013     0.013    mult_pipe4/clk
    SLICE_X20Y61         FDRE                                         r  mult_pipe4/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y61         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe4/out_reg[21]/Q
                         net (fo=1, routed)           0.055     0.105    bin_read4_0/Q[21]
    SLICE_X21Y61         FDRE                                         r  bin_read4_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.019     0.019    bin_read4_0/clk
    SLICE_X21Y61         FDRE                                         r  bin_read4_0/out_reg[21]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y61         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read4_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mult_pipe41/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read41_0/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.012     0.012    mult_pipe41/clk
    SLICE_X22Y116        FDRE                                         r  mult_pipe41/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe41/out_reg[16]/Q
                         net (fo=1, routed)           0.055     0.106    bin_read41_0/Q[16]
    SLICE_X22Y115        FDRE                                         r  bin_read41_0/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.019     0.019    bin_read41_0/clk
    SLICE_X22Y115        FDRE                                         r  bin_read41_0/out_reg[16]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y115        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read41_0/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mult_pipe29/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read29_0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.038ns (40.860%)  route 0.055ns (59.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.013     0.013    mult_pipe29/clk
    SLICE_X29Y103        FDRE                                         r  mult_pipe29/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe29/out_reg[24]/Q
                         net (fo=1, routed)           0.055     0.106    bin_read29_0/Q[24]
    SLICE_X30Y103        FDRE                                         r  bin_read29_0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.018     0.018    bin_read29_0/clk
    SLICE_X30Y103        FDRE                                         r  bin_read29_0/out_reg[24]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y103        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read29_0/out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mult_pipe59/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read59_0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.038ns (40.860%)  route 0.055ns (59.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.013     0.013    mult_pipe59/clk
    SLICE_X43Y143        FDRE                                         r  mult_pipe59/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y143        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe59/out_reg[13]/Q
                         net (fo=1, routed)           0.055     0.106    bin_read59_0/Q[13]
    SLICE_X44Y143        FDRE                                         r  bin_read59_0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.018     0.018    bin_read59_0/clk
    SLICE_X44Y143        FDRE                                         r  bin_read59_0/out_reg[13]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y143        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read59_0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mult_pipe8/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read8_0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.040ns (42.105%)  route 0.055ns (57.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.012     0.012    mult_pipe8/clk
    SLICE_X27Y82         FDRE                                         r  mult_pipe8/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y82         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  mult_pipe8/out_reg[10]/Q
                         net (fo=1, routed)           0.055     0.107    bin_read8_0/Q[10]
    SLICE_X26Y82         FDRE                                         r  bin_read8_0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.019     0.019    bin_read8_0/clk
    SLICE_X26Y82         FDRE                                         r  bin_read8_0/out_reg[10]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y82         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read8_0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bin_read133_0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_2_2_30/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.041ns (43.158%)  route 0.054ns (56.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.012     0.012    bin_read133_0/clk
    SLICE_X26Y92         FDRE                                         r  bin_read133_0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  bin_read133_0/out_reg[0]/Q
                         net (fo=1, routed)           0.054     0.107    v_2_2_30/out_reg[0]_1
    SLICE_X27Y92         FDRE                                         r  v_2_2_30/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.019     0.019    v_2_2_30/clk
    SLICE_X27Y92         FDRE                                         r  v_2_2_30/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y92         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    v_2_2_30/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe10/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read10_0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.012     0.012    mult_pipe10/clk
    SLICE_X22Y90         FDRE                                         r  mult_pipe10/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y90         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe10/out_reg[0]/Q
                         net (fo=1, routed)           0.056     0.107    bin_read10_0/Q[0]
    SLICE_X22Y91         FDRE                                         r  bin_read10_0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.018     0.018    bin_read10_0/clk
    SLICE_X22Y91         FDRE                                         r  bin_read10_0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y91         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read10_0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe125/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read125_0/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.013     0.013    mult_pipe125/clk
    SLICE_X29Y76         FDRE                                         r  mult_pipe125/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe125/out_reg[19]/Q
                         net (fo=1, routed)           0.055     0.107    bin_read125_0/Q[19]
    SLICE_X30Y76         FDRE                                         r  bin_read125_0/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=28406, unset)        0.018     0.018    bin_read125_0/clk
    SLICE_X30Y76         FDRE                                         r  bin_read125_0/out_reg[19]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y76         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read125_0/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y30  mult_pipe129/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y65  mult_pipe49/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y17  mult_pipe137/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y49  mult_pipe17/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y42  mult_pipe24/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y70  mult_pipe57/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y58  mult_pipe66/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y19  mult_pipe120/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y48  mult_pipe40/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y9   mult_pipe102/out_tmp_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y112  A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y116  A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y116  A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y127  A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y116  A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y116  A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y128  A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y120  A0_0/mem_reg[0][0][15]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y120  A0_0/mem_reg[0][0][16]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y118  A0_0/mem_reg[0][0][17]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y112  A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y112  A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y116  A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y116  A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y116  A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y116  A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y127  A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y127  A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y116  A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y116  A0_0/mem_reg[0][0][12]/C



