m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/19.1
vboothMult
!s110 1708142295
!i10b 1
!s100 IM`8alIKNE?9`:f5oc[i>2
I0fnklC8PXQC@UR;9oh7dJ1
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dC:/Users/Tao Wang/Desktop/EEC180/lab5/test/tb_appendix
w1708141292
8C:/Users/Tao Wang/Desktop/EEC180/lab5/hdl/boothMult.v
FC:/Users/Tao Wang/Desktop/EEC180/lab5/hdl/boothMult.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
Z3 !s108 1708142294.000000
!s107 C:/Users/Tao Wang/Desktop/EEC180/lab5/hdl/boothMult.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Tao Wang/Desktop/EEC180/lab5/hdl/boothMult.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
nbooth@mult
vtb_booth
!s110 1708142294
!i10b 1
!s100 `md[43I;]kKCRGG9:bJbc1
I@eC<RhIFBTn<mSIPUB4NO2
R0
R1
w1708142289
8C:/Users/Tao Wang/Desktop/EEC180/lab5/test/tb_appendix/tb_booth.v
FC:/Users/Tao Wang/Desktop/EEC180/lab5/test/tb_appendix/tb_booth.v
L0 1
R2
r1
!s85 0
31
R3
!s107 C:/Users/Tao Wang/Desktop/EEC180/lab5/test/tb_appendix/tb_booth.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Tao Wang/Desktop/EEC180/lab5/test/tb_appendix/tb_booth.v|
!i113 1
R4
R5
