Timing Analyzer report for Servo_Controller
Sun Jan 26 00:43:43 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_50MHz'
 13. Slow 1200mV 85C Model Setup: 'Base_Controller:u1_Base_Controller|clk_1MHz'
 14. Slow 1200mV 85C Model Setup: 'Base_Controller:u2_Base_Controller|clk_1MHz'
 15. Slow 1200mV 85C Model Hold: 'clk_50MHz'
 16. Slow 1200mV 85C Model Hold: 'Base_Controller:u1_Base_Controller|clk_1MHz'
 17. Slow 1200mV 85C Model Hold: 'Base_Controller:u2_Base_Controller|clk_1MHz'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'clk_50MHz'
 26. Slow 1200mV 0C Model Setup: 'Base_Controller:u1_Base_Controller|clk_1MHz'
 27. Slow 1200mV 0C Model Setup: 'Base_Controller:u2_Base_Controller|clk_1MHz'
 28. Slow 1200mV 0C Model Hold: 'clk_50MHz'
 29. Slow 1200mV 0C Model Hold: 'Base_Controller:u1_Base_Controller|clk_1MHz'
 30. Slow 1200mV 0C Model Hold: 'Base_Controller:u2_Base_Controller|clk_1MHz'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'clk_50MHz'
 38. Fast 1200mV 0C Model Setup: 'Base_Controller:u1_Base_Controller|clk_1MHz'
 39. Fast 1200mV 0C Model Setup: 'Base_Controller:u2_Base_Controller|clk_1MHz'
 40. Fast 1200mV 0C Model Hold: 'clk_50MHz'
 41. Fast 1200mV 0C Model Hold: 'Base_Controller:u1_Base_Controller|clk_1MHz'
 42. Fast 1200mV 0C Model Hold: 'Base_Controller:u2_Base_Controller|clk_1MHz'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Servo_Controller                                    ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.1%      ;
;     Processors 3-4         ;   0.4%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                   ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+
; Clock Name                                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                         ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+
; Base_Controller:u1_Base_Controller|clk_1MHz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Base_Controller:u1_Base_Controller|clk_1MHz } ;
; Base_Controller:u2_Base_Controller|clk_1MHz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Base_Controller:u2_Base_Controller|clk_1MHz } ;
; clk_50MHz                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50MHz }                                   ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                         ;
+------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note                                                          ;
+------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
; 315.46 MHz ; 250.0 MHz       ; clk_50MHz                                   ; limit due to minimum period restriction (max I/O toggle rate) ;
; 350.63 MHz ; 350.63 MHz      ; Base_Controller:u1_Base_Controller|clk_1MHz ;                                                               ;
; 358.04 MHz ; 358.04 MHz      ; Base_Controller:u2_Base_Controller|clk_1MHz ;                                                               ;
+------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                  ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk_50MHz                                   ; -2.170 ; -50.464       ;
; Base_Controller:u1_Base_Controller|clk_1MHz ; -1.852 ; -27.774       ;
; Base_Controller:u2_Base_Controller|clk_1MHz ; -1.793 ; -26.421       ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                  ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; clk_50MHz                                   ; 0.343 ; 0.000         ;
; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.345 ; 0.000         ;
; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.346 ; 0.000         ;
+---------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                    ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk_50MHz                                   ; -3.000 ; -44.000       ;
; Base_Controller:u1_Base_Controller|clk_1MHz ; -1.000 ; -17.000       ;
; Base_Controller:u2_Base_Controller|clk_1MHz ; -1.000 ; -17.000       ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50MHz'                                                                 ;
+--------+-------------+-------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+-------------+--------------+-------------+--------------+------------+------------+
; -2.170 ; counter[1]  ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.270      ; 3.435      ;
; -2.170 ; counter[1]  ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.270      ; 3.435      ;
; -2.163 ; counter[0]  ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.270      ; 3.428      ;
; -2.163 ; counter[0]  ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.270      ; 3.428      ;
; -2.042 ; counter[4]  ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.270      ; 3.307      ;
; -2.042 ; counter[4]  ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.270      ; 3.307      ;
; -2.038 ; counter[10] ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.270      ; 3.303      ;
; -2.038 ; counter[10] ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.270      ; 3.303      ;
; -2.002 ; counter[2]  ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.270      ; 3.267      ;
; -2.002 ; counter[2]  ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.270      ; 3.267      ;
; -1.962 ; counter[1]  ; counter[26] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.897      ;
; -1.960 ; counter[0]  ; counter[27] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.895      ;
; -1.956 ; counter[1]  ; counter[27] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.891      ;
; -1.904 ; counter[3]  ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.270      ; 3.169      ;
; -1.904 ; counter[3]  ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.270      ; 3.169      ;
; -1.903 ; counter[7]  ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.270      ; 3.168      ;
; -1.903 ; counter[7]  ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.270      ; 3.168      ;
; -1.881 ; counter[0]  ; counter[26] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.816      ;
; -1.874 ; counter[5]  ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.270      ; 3.139      ;
; -1.874 ; counter[5]  ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.270      ; 3.139      ;
; -1.848 ; counter[1]  ; state[0]    ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.300      ; 3.143      ;
; -1.848 ; counter[0]  ; state[0]    ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.300      ; 3.143      ;
; -1.847 ; counter[3]  ; counter[26] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.782      ;
; -1.846 ; counter[1]  ; counter[24] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.781      ;
; -1.845 ; counter[2]  ; counter[27] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.780      ;
; -1.841 ; counter[3]  ; counter[27] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.776      ;
; -1.841 ; counter[12] ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.270      ; 3.106      ;
; -1.841 ; counter[12] ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.270      ; 3.106      ;
; -1.778 ; counter[8]  ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.270      ; 3.043      ;
; -1.778 ; counter[8]  ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.270      ; 3.043      ;
; -1.766 ; counter[2]  ; counter[26] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.701      ;
; -1.765 ; counter[0]  ; counter[24] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.700      ;
; -1.763 ; counter[6]  ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.270      ; 3.028      ;
; -1.763 ; counter[6]  ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.270      ; 3.028      ;
; -1.762 ; counter[24] ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.268      ; 3.025      ;
; -1.762 ; counter[24] ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.268      ; 3.025      ;
; -1.758 ; counter[25] ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.098     ; 2.655      ;
; -1.758 ; counter[25] ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.098     ; 2.655      ;
; -1.749 ; counter[10] ; state[0]    ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.300      ; 3.044      ;
; -1.746 ; counter[4]  ; state[0]    ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.300      ; 3.041      ;
; -1.735 ; counter[5]  ; counter[26] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.670      ;
; -1.731 ; counter[3]  ; counter[24] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.666      ;
; -1.730 ; counter[1]  ; counter[22] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.665      ;
; -1.729 ; counter[5]  ; counter[27] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.664      ;
; -1.728 ; counter[0]  ; counter[23] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.663      ;
; -1.726 ; counter[4]  ; counter[27] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.661      ;
; -1.724 ; counter[1]  ; counter[23] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.659      ;
; -1.681 ; counter[2]  ; state[0]    ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.300      ; 2.976      ;
; -1.656 ; counter[4]  ; counter[26] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.591      ;
; -1.650 ; counter[2]  ; counter[24] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.585      ;
; -1.649 ; counter[0]  ; counter[22] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.584      ;
; -1.633 ; counter[11] ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.270      ; 2.898      ;
; -1.633 ; counter[11] ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.270      ; 2.898      ;
; -1.629 ; counter[7]  ; counter[26] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.564      ;
; -1.626 ; counter[6]  ; counter[27] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.561      ;
; -1.623 ; counter[7]  ; counter[27] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.558      ;
; -1.619 ; counter[5]  ; counter[24] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.554      ;
; -1.615 ; counter[3]  ; counter[22] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.550      ;
; -1.614 ; counter[1]  ; counter[20] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.549      ;
; -1.614 ; counter[18] ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.268      ; 2.877      ;
; -1.614 ; counter[18] ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.268      ; 2.877      ;
; -1.613 ; counter[2]  ; counter[23] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.548      ;
; -1.612 ; counter[0]  ; counter[21] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.547      ;
; -1.609 ; counter[3]  ; counter[23] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.544      ;
; -1.608 ; counter[1]  ; counter[21] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.543      ;
; -1.590 ; counter[21] ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.268      ; 2.853      ;
; -1.590 ; counter[21] ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.268      ; 2.853      ;
; -1.579 ; counter[5]  ; state[0]    ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.300      ; 2.874      ;
; -1.575 ; counter[3]  ; state[0]    ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.300      ; 2.870      ;
; -1.571 ; counter[27] ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.268      ; 2.834      ;
; -1.571 ; counter[27] ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.268      ; 2.834      ;
; -1.545 ; counter[6]  ; counter[26] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.480      ;
; -1.542 ; counter[9]  ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.270      ; 2.807      ;
; -1.542 ; counter[9]  ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.270      ; 2.807      ;
; -1.540 ; counter[4]  ; counter[24] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.475      ;
; -1.534 ; counter[2]  ; counter[22] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.469      ;
; -1.533 ; counter[0]  ; counter[20] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.468      ;
; -1.533 ; counter[14] ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.268      ; 2.796      ;
; -1.533 ; counter[14] ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.268      ; 2.796      ;
; -1.532 ; counter[13] ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.270      ; 2.797      ;
; -1.532 ; counter[13] ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.270      ; 2.797      ;
; -1.513 ; counter[7]  ; counter[24] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.448      ;
; -1.508 ; counter[9]  ; counter[26] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.443      ;
; -1.508 ; counter[17] ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.268      ; 2.771      ;
; -1.508 ; counter[17] ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.268      ; 2.771      ;
; -1.505 ; counter[23] ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.268      ; 2.768      ;
; -1.505 ; counter[23] ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.268      ; 2.768      ;
; -1.503 ; counter[5]  ; counter[22] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.438      ;
; -1.502 ; counter[9]  ; counter[27] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.437      ;
; -1.499 ; counter[3]  ; counter[20] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.434      ;
; -1.498 ; counter[1]  ; counter[18] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.433      ;
; -1.497 ; counter[8]  ; counter[27] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.432      ;
; -1.497 ; counter[5]  ; counter[23] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.432      ;
; -1.497 ; counter[2]  ; counter[21] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.432      ;
; -1.496 ; counter[0]  ; counter[19] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.431      ;
; -1.494 ; counter[4]  ; counter[23] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.429      ;
; -1.493 ; counter[0]  ; counter[25] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.291      ; 2.779      ;
; -1.493 ; counter[3]  ; counter[21] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.428      ;
; -1.492 ; counter[1]  ; counter[19] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.060     ; 2.427      ;
; -1.489 ; counter[1]  ; counter[25] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.291      ; 2.775      ;
+--------+-------------+-------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Base_Controller:u1_Base_Controller|clk_1MHz'                                                                                                                                                                            ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.852 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.425     ; 2.422      ;
; -1.829 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.427     ; 2.397      ;
; -1.822 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.065     ; 2.752      ;
; -1.822 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.065     ; 2.752      ;
; -1.817 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.425     ; 2.387      ;
; -1.808 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.075     ; 2.728      ;
; -1.803 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.427     ; 2.371      ;
; -1.803 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.427     ; 2.371      ;
; -1.796 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.425     ; 2.366      ;
; -1.737 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.425     ; 2.307      ;
; -1.714 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.427     ; 2.282      ;
; -1.702 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.425     ; 2.272      ;
; -1.698 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.425     ; 2.268      ;
; -1.693 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.075     ; 2.613      ;
; -1.693 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.075     ; 2.613      ;
; -1.681 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.425     ; 2.251      ;
; -1.674 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.065     ; 2.604      ;
; -1.674 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.065     ; 2.604      ;
; -1.658 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.425     ; 2.228      ;
; -1.655 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.062     ; 2.588      ;
; -1.655 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.062     ; 2.588      ;
; -1.645 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.425     ; 2.215      ;
; -1.635 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.427     ; 2.203      ;
; -1.623 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.425     ; 2.193      ;
; -1.622 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.427     ; 2.190      ;
; -1.614 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.075     ; 2.534      ;
; -1.610 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.425     ; 2.180      ;
; -1.603 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.065     ; 2.533      ;
; -1.603 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.065     ; 2.533      ;
; -1.602 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.425     ; 2.172      ;
; -1.601 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.075     ; 2.521      ;
; -1.600 ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 2.165      ;
; -1.589 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.425     ; 2.159      ;
; -1.585 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.075     ; 2.505      ;
; -1.583 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.075     ; 2.503      ;
; -1.583 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.075     ; 2.503      ;
; -1.582 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.425     ; 2.152      ;
; -1.578 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.075     ; 2.498      ;
; -1.576 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.075     ; 2.496      ;
; -1.571 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.503      ;
; -1.563 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.062     ; 2.496      ;
; -1.563 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.062     ; 2.496      ;
; -1.562 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.425     ; 2.132      ;
; -1.553 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.485      ;
; -1.552 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.425     ; 2.122      ;
; -1.549 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.481      ;
; -1.539 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.427     ; 2.107      ;
; -1.534 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.425     ; 2.104      ;
; -1.530 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.425     ; 2.100      ;
; -1.527 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.425     ; 2.097      ;
; -1.518 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.075     ; 2.438      ;
; -1.489 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.075     ; 2.409      ;
; -1.486 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.075     ; 2.406      ;
; -1.485 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.075     ; 2.405      ;
; -1.474 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.425     ; 2.044      ;
; -1.473 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.285      ; 2.753      ;
; -1.473 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.285      ; 2.753      ;
; -1.472 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.285      ; 2.752      ;
; -1.472 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.285      ; 2.752      ;
; -1.472 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.285      ; 2.752      ;
; -1.471 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.285      ; 2.751      ;
; -1.470 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.075     ; 2.390      ;
; -1.468 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.075     ; 2.388      ;
; -1.468 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.075     ; 2.388      ;
; -1.467 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.425     ; 2.037      ;
; -1.465 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.427     ; 2.033      ;
; -1.461 ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 2.026      ;
; -1.461 ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 2.026      ;
; -1.461 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.075     ; 2.381      ;
; -1.454 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.077     ; 2.372      ;
; -1.454 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.077     ; 2.372      ;
; -1.453 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.077     ; 2.371      ;
; -1.453 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.077     ; 2.371      ;
; -1.453 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.077     ; 2.371      ;
; -1.452 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.077     ; 2.370      ;
; -1.449 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.425     ; 2.019      ;
; -1.423 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.355      ;
; -1.413 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.065     ; 2.343      ;
; -1.413 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.065     ; 2.343      ;
; -1.405 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.075     ; 2.325      ;
; -1.405 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.337      ;
; -1.404 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.060     ; 2.339      ;
; -1.401 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.333      ;
; -1.389 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.075     ; 2.309      ;
; -1.389 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.075     ; 2.309      ;
; -1.386 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.060     ; 2.321      ;
; -1.382 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.060     ; 2.317      ;
; -1.378 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.425     ; 1.948      ;
; -1.376 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.075     ; 2.296      ;
; -1.376 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.075     ; 2.296      ;
; -1.375 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 1.940      ;
; -1.375 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.425     ; 1.945      ;
; -1.374 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.075     ; 2.294      ;
; -1.370 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.075     ; 2.290      ;
; -1.369 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.075     ; 2.289      ;
; -1.363 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.077     ; 2.281      ;
; -1.358 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.427     ; 1.926      ;
; -1.354 ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 1.919      ;
; -1.352 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.284      ;
; -1.351 ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.428     ; 1.918      ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Base_Controller:u2_Base_Controller|clk_1MHz'                                                                                                                                                                            ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.793 ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.060     ; 2.728      ;
; -1.699 ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.060     ; 2.634      ;
; -1.677 ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.060     ; 2.612      ;
; -1.665 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.427     ; 2.233      ;
; -1.663 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.427     ; 2.231      ;
; -1.660 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 2.225      ;
; -1.659 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 2.224      ;
; -1.658 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 2.223      ;
; -1.657 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 2.222      ;
; -1.656 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 2.221      ;
; -1.655 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 2.220      ;
; -1.654 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 2.219      ;
; -1.653 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 2.218      ;
; -1.647 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.427     ; 2.215      ;
; -1.620 ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.060     ; 2.555      ;
; -1.607 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.060     ; 2.542      ;
; -1.605 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.060     ; 2.540      ;
; -1.602 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.534      ;
; -1.601 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.533      ;
; -1.600 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.532      ;
; -1.599 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.531      ;
; -1.598 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.530      ;
; -1.597 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.529      ;
; -1.596 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.528      ;
; -1.595 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.527      ;
; -1.590 ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.060     ; 2.525      ;
; -1.588 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.060     ; 2.523      ;
; -1.583 ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.060     ; 2.518      ;
; -1.583 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.515      ;
; -1.581 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.513      ;
; -1.578 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.066     ; 2.507      ;
; -1.577 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.066     ; 2.506      ;
; -1.576 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.066     ; 2.505      ;
; -1.575 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.066     ; 2.504      ;
; -1.574 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.066     ; 2.503      ;
; -1.573 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.066     ; 2.502      ;
; -1.572 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.066     ; 2.501      ;
; -1.571 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.066     ; 2.500      ;
; -1.559 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.427     ; 2.127      ;
; -1.531 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.427     ; 2.099      ;
; -1.503 ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.060     ; 2.438      ;
; -1.484 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.427     ; 2.052      ;
; -1.482 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.427     ; 2.050      ;
; -1.475 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.060     ; 2.410      ;
; -1.474 ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.060     ; 2.409      ;
; -1.473 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.060     ; 2.408      ;
; -1.472 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.060     ; 2.407      ;
; -1.471 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.060     ; 2.406      ;
; -1.470 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.402      ;
; -1.469 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.401      ;
; -1.468 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.400      ;
; -1.467 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.399      ;
; -1.466 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.398      ;
; -1.465 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.397      ;
; -1.465 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.397      ;
; -1.464 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.396      ;
; -1.463 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.395      ;
; -1.463 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.395      ;
; -1.460 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.066     ; 2.389      ;
; -1.459 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.066     ; 2.388      ;
; -1.458 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.066     ; 2.387      ;
; -1.457 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.066     ; 2.386      ;
; -1.456 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.066     ; 2.385      ;
; -1.455 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.066     ; 2.384      ;
; -1.454 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.066     ; 2.383      ;
; -1.453 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.066     ; 2.382      ;
; -1.432 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.060     ; 2.367      ;
; -1.431 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.427     ; 1.999      ;
; -1.430 ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.060     ; 2.365      ;
; -1.429 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.427     ; 1.997      ;
; -1.427 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.359      ;
; -1.427 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.427     ; 1.995      ;
; -1.426 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 1.991      ;
; -1.426 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.358      ;
; -1.426 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.060     ; 2.361      ;
; -1.425 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 1.990      ;
; -1.425 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.357      ;
; -1.425 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.060     ; 2.360      ;
; -1.424 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 1.989      ;
; -1.424 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.356      ;
; -1.424 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.060     ; 2.359      ;
; -1.423 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 1.988      ;
; -1.423 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.355      ;
; -1.422 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 1.987      ;
; -1.422 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.354      ;
; -1.422 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 1.987      ;
; -1.421 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 1.986      ;
; -1.421 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.353      ;
; -1.421 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 1.986      ;
; -1.420 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 1.985      ;
; -1.420 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.352      ;
; -1.420 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 1.985      ;
; -1.419 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 1.984      ;
; -1.419 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 1.984      ;
; -1.418 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 1.983      ;
; -1.417 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 1.982      ;
; -1.416 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 1.981      ;
; -1.415 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.430     ; 1.980      ;
; -1.402 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.334      ;
; -1.401 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.333      ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50MHz'                                                                                                                                                                    ;
+-------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.343 ; value1[3]                                     ; value1[3]                                     ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; state[0]                                      ; state[0]                                      ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; state[1]                                      ; state[1]                                      ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; Base_Controller:u1_Base_Controller|counter[4] ; Base_Controller:u1_Base_Controller|counter[4] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; Base_Controller:u1_Base_Controller|counter[3] ; Base_Controller:u1_Base_Controller|counter[3] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; Base_Controller:u1_Base_Controller|counter[2] ; Base_Controller:u1_Base_Controller|counter[2] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; Base_Controller:u1_Base_Controller|counter[1] ; Base_Controller:u1_Base_Controller|counter[1] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.076      ; 0.577      ;
; 0.347 ; Base_Controller:u1_Base_Controller|counter[0] ; Base_Controller:u1_Base_Controller|counter[0] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.076      ; 0.580      ;
; 0.390 ; Base_Controller:u1_Base_Controller|counter[1] ; Base_Controller:u1_Base_Controller|counter[2] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.076      ; 0.623      ;
; 0.484 ; counter[24]                                   ; counter[25]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.428      ; 1.069      ;
; 0.495 ; Base_Controller:u1_Base_Controller|clk_1MHz   ; Base_Controller:u1_Base_Controller|clk_1MHz   ; Base_Controller:u1_Base_Controller|clk_1MHz ; clk_50MHz   ; 0.000        ; 2.198      ; 3.079      ;
; 0.498 ; Base_Controller:u2_Base_Controller|clk_1MHz   ; Base_Controller:u2_Base_Controller|clk_1MHz   ; Base_Controller:u2_Base_Controller|clk_1MHz ; clk_50MHz   ; 0.000        ; 2.198      ; 3.082      ;
; 0.522 ; state[0]                                      ; value2[10]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.046      ; 0.725      ;
; 0.555 ; counter[25]                                   ; counter[25]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.077      ; 0.789      ;
; 0.556 ; counter[1]                                    ; counter[1]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 0.775      ;
; 0.557 ; counter[3]                                    ; counter[3]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 0.776      ;
; 0.558 ; counter[4]                                    ; counter[4]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; counter[27]                                   ; counter[27]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; Base_Controller:u1_Base_Controller|counter[4] ; Base_Controller:u1_Base_Controller|counter[3] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.076      ; 0.793      ;
; 0.560 ; counter[10]                                   ; counter[10]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; counter[5]                                    ; counter[5]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; counter[26]                                   ; counter[26]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; counter[8]                                    ; counter[8]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; counter[2]                                    ; counter[2]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 0.780      ;
; 0.563 ; counter[24]                                   ; counter[24]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 0.782      ;
; 0.567 ; state[0]                                      ; state[1]                                      ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.077      ; 0.801      ;
; 0.568 ; counter[13]                                   ; counter[13]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; counter[11]                                   ; counter[11]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; counter[17]                                   ; counter[17]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; counter[9]                                    ; counter[9]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; counter[19]                                   ; counter[19]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; counter[15]                                   ; counter[15]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; counter[14]                                   ; counter[14]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; counter[7]                                    ; counter[7]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; counter[23]                                   ; counter[23]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; counter[12]                                   ; counter[12]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; counter[16]                                   ; counter[16]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; counter[18]                                   ; counter[18]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; counter[6]                                    ; counter[6]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 0.793      ;
; 0.575 ; counter[22]                                   ; counter[22]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 0.794      ;
; 0.578 ; counter[20]                                   ; counter[20]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 0.797      ;
; 0.580 ; Base_Controller:u1_Base_Controller|counter[0] ; Base_Controller:u1_Base_Controller|counter[2] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.076      ; 0.813      ;
; 0.580 ; counter[21]                                   ; counter[21]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; counter[0]                                    ; counter[0]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 0.799      ;
; 0.582 ; Base_Controller:u1_Base_Controller|counter[0] ; Base_Controller:u1_Base_Controller|counter[1] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.076      ; 0.815      ;
; 0.585 ; state[0]                                      ; value1[3]                                     ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.077      ; 0.819      ;
; 0.590 ; counter[23]                                   ; counter[25]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.428      ; 1.175      ;
; 0.608 ; counter[22]                                   ; counter[25]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.428      ; 1.193      ;
; 0.616 ; state[1]                                      ; value1[3]                                     ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.077      ; 0.850      ;
; 0.678 ; counter[15]                                   ; value2[7]                                     ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.406      ; 1.241      ;
; 0.710 ; counter[21]                                   ; counter[25]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.428      ; 1.295      ;
; 0.721 ; counter[22]                                   ; value2[7]                                     ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.406      ; 1.284      ;
; 0.724 ; counter[20]                                   ; counter[25]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.428      ; 1.309      ;
; 0.755 ; Base_Controller:u1_Base_Controller|counter[3] ; Base_Controller:u1_Base_Controller|counter[4] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.076      ; 0.988      ;
; 0.813 ; counter[19]                                   ; counter[25]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.428      ; 1.398      ;
; 0.831 ; counter[1]                                    ; counter[2]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.050      ;
; 0.831 ; counter[18]                                   ; counter[25]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.428      ; 1.416      ;
; 0.832 ; counter[3]                                    ; counter[4]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.051      ;
; 0.834 ; counter[5]                                    ; counter[6]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.053      ;
; 0.841 ; counter[13]                                   ; counter[14]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.064      ; 1.062      ;
; 0.843 ; counter[11]                                   ; counter[12]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; counter[9]                                    ; counter[10]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; counter[15]                                   ; counter[16]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; counter[17]                                   ; counter[18]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.063      ;
; 0.845 ; counter[7]                                    ; counter[8]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; counter[19]                                   ; counter[20]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.064      ;
; 0.846 ; counter[23]                                   ; counter[24]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; counter[4]                                    ; counter[5]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.065      ;
; 0.847 ; counter[0]                                    ; counter[1]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.066      ;
; 0.847 ; counter[10]                                   ; counter[11]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.066      ;
; 0.848 ; counter[2]                                    ; counter[3]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.067      ;
; 0.848 ; counter[26]                                   ; counter[27]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.067      ;
; 0.848 ; counter[8]                                    ; counter[9]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.067      ;
; 0.848 ; counter[4]                                    ; counter[6]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.067      ;
; 0.849 ; counter[0]                                    ; counter[2]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.068      ;
; 0.849 ; counter[10]                                   ; counter[12]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.068      ;
; 0.850 ; counter[2]                                    ; counter[4]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.069      ;
; 0.850 ; counter[8]                                    ; counter[10]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.069      ;
; 0.852 ; counter[24]                                   ; counter[26]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.071      ;
; 0.854 ; counter[21]                                   ; counter[22]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.073      ;
; 0.858 ; counter[14]                                   ; counter[15]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.077      ;
; 0.859 ; counter[12]                                   ; counter[13]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.078      ;
; 0.859 ; counter[12]                                   ; counter[14]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.064      ; 1.080      ;
; 0.860 ; counter[16]                                   ; counter[17]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; counter[14]                                   ; counter[16]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; counter[18]                                   ; counter[19]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; counter[6]                                    ; counter[7]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.080      ;
; 0.862 ; counter[22]                                   ; counter[23]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; counter[16]                                   ; counter[18]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.081      ;
; 0.863 ; counter[6]                                    ; counter[8]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; counter[18]                                   ; counter[20]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.082      ;
; 0.864 ; counter[22]                                   ; counter[24]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.083      ;
; 0.864 ; state[1]                                      ; state[0]                                      ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.077      ; 1.098      ;
; 0.866 ; counter[20]                                   ; counter[21]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.085      ;
; 0.868 ; counter[20]                                   ; counter[22]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.062      ; 1.087      ;
; 0.888 ; Base_Controller:u1_Base_Controller|counter[1] ; Base_Controller:u1_Base_Controller|counter[3] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.076      ; 1.121      ;
; 0.893 ; counter[12]                                   ; value2[7]                                     ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.408      ; 1.458      ;
; 0.921 ; Base_Controller:u1_Base_Controller|counter[1] ; Base_Controller:u1_Base_Controller|counter[4] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.076      ; 1.154      ;
; 0.924 ; counter[17]                                   ; counter[25]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.428      ; 1.509      ;
; 0.928 ; Base_Controller:u1_Base_Controller|counter[2] ; Base_Controller:u1_Base_Controller|counter[3] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.076      ; 1.161      ;
+-------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Base_Controller:u1_Base_Controller|clk_1MHz'                                                                                                                                                                            ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.345 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.078      ; 0.580      ;
; 0.637 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.078      ; 0.872      ;
; 0.638 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.078      ; 0.873      ;
; 0.667 ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.078      ; 0.902      ;
; 0.683 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.078      ; 0.918      ;
; 0.758 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 0.992      ;
; 0.787 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.428      ; 1.372      ;
; 0.846 ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.078      ; 1.081      ;
; 0.847 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.081      ;
; 0.861 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.081      ;
; 0.862 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.062      ; 1.081      ;
; 0.863 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.083      ;
; 0.882 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.428      ; 1.467      ;
; 0.898 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.428      ; 1.483      ;
; 0.913 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.427      ; 1.497      ;
; 0.915 ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.149      ;
; 0.950 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.078      ; 1.185      ;
; 0.964 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.184      ;
; 0.993 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.428      ; 1.578      ;
; 0.994 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.428      ; 1.579      ;
; 1.001 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; -0.287     ; 0.871      ;
; 1.001 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.428      ; 1.586      ;
; 1.004 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; -0.287     ; 0.874      ;
; 1.008 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.427      ; 1.592      ;
; 1.009 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.428      ; 1.594      ;
; 1.010 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.597      ;
; 1.029 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.263      ;
; 1.035 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.269      ;
; 1.046 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.280      ;
; 1.050 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.284      ;
; 1.051 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; -0.287     ; 0.921      ;
; 1.065 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.062      ; 1.284      ;
; 1.072 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.428      ; 1.657      ;
; 1.085 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.075      ; 1.317      ;
; 1.085 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.075      ; 1.317      ;
; 1.085 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.075      ; 1.317      ;
; 1.096 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.428      ; 1.681      ;
; 1.102 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.427      ; 1.686      ;
; 1.104 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.428      ; 1.689      ;
; 1.104 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.691      ;
; 1.105 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.428      ; 1.690      ;
; 1.114 ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.078      ; 1.349      ;
; 1.116 ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.078      ; 1.351      ;
; 1.118 ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.352      ;
; 1.121 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.708      ;
; 1.123 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; -0.287     ; 0.993      ;
; 1.128 ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.078      ; 1.363      ;
; 1.135 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.355      ;
; 1.135 ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.078      ; 1.370      ;
; 1.135 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.078      ; 1.370      ;
; 1.136 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.429      ; 1.722      ;
; 1.138 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.372      ;
; 1.151 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.065      ; 1.373      ;
; 1.161 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.395      ;
; 1.180 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.400      ;
; 1.182 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.416      ;
; 1.183 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.428      ; 1.768      ;
; 1.197 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.427      ; 1.781      ;
; 1.208 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.428      ; 1.793      ;
; 1.211 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.445      ;
; 1.215 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.802      ;
; 1.216 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.428      ; 1.801      ;
; 1.224 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.811      ;
; 1.230 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.429      ; 1.816      ;
; 1.230 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.464      ;
; 1.231 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.075      ; 1.463      ;
; 1.232 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.075      ; 1.464      ;
; 1.232 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.819      ;
; 1.233 ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.078      ; 1.468      ;
; 1.233 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.075      ; 1.465      ;
; 1.238 ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.078      ; 1.473      ;
; 1.245 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.065      ; 1.467      ;
; 1.246 ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.078      ; 1.481      ;
; 1.247 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.467      ;
; 1.254 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.078      ; 1.489      ;
; 1.254 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.078      ; 1.489      ;
; 1.263 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.065      ; 1.485      ;
; 1.279 ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; -0.287     ; 1.149      ;
; 1.280 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.500      ;
; 1.286 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.428      ; 1.871      ;
; 1.294 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.428      ; 1.879      ;
; 1.296 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.065      ; 1.518      ;
; 1.300 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.534      ;
; 1.304 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.538      ;
; 1.313 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.075      ; 1.545      ;
; 1.314 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.075      ; 1.546      ;
; 1.316 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.075      ; 1.548      ;
; 1.317 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.075      ; 1.549      ;
; 1.318 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.075      ; 1.550      ;
; 1.318 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.905      ;
; 1.319 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.553      ;
; 1.321 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.555      ;
; 1.322 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.556      ;
; 1.325 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.545      ;
; 1.326 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.913      ;
; 1.336 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.062      ; 1.555      ;
; 1.339 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.573      ;
; 1.349 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.569      ;
; 1.351 ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.585      ;
; 1.357 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.065      ; 1.579      ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Base_Controller:u2_Base_Controller|clk_1MHz'                                                                                                                                                                            ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.346 ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 0.580      ;
; 0.682 ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 0.902      ;
; 0.685 ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.427      ; 1.269      ;
; 0.690 ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.427      ; 1.274      ;
; 0.754 ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; -0.287     ; 0.624      ;
; 0.754 ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; -0.287     ; 0.624      ;
; 0.832 ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.066      ;
; 0.849 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.083      ;
; 0.861 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.081      ;
; 0.865 ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.085      ;
; 0.881 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.427      ; 1.465      ;
; 0.882 ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.427      ; 1.466      ;
; 0.900 ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.427      ; 1.484      ;
; 0.903 ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.427      ; 1.487      ;
; 0.908 ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.427      ; 1.492      ;
; 0.945 ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.179      ;
; 0.962 ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.182      ;
; 0.962 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.182      ;
; 0.963 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.183      ;
; 0.965 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.185      ;
; 0.965 ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.185      ;
; 0.988 ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.427      ; 1.572      ;
; 0.990 ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.224      ;
; 0.993 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.427      ; 1.577      ;
; 0.994 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.427      ; 1.578      ;
; 1.006 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.427      ; 1.590      ;
; 1.006 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.593      ;
; 1.007 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.427      ; 1.591      ;
; 1.012 ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.427      ; 1.596      ;
; 1.025 ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.427      ; 1.609      ;
; 1.043 ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.263      ;
; 1.044 ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.427      ; 1.628      ;
; 1.063 ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.283      ;
; 1.067 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.287      ;
; 1.067 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.287      ;
; 1.069 ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.289      ;
; 1.100 ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.427      ; 1.684      ;
; 1.101 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.335      ;
; 1.104 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.691      ;
; 1.105 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.427      ; 1.689      ;
; 1.106 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.427      ; 1.690      ;
; 1.118 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.705      ;
; 1.119 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.427      ; 1.703      ;
; 1.120 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.707      ;
; 1.122 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.709      ;
; 1.131 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.718      ;
; 1.132 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.719      ;
; 1.136 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.356      ;
; 1.138 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.372      ;
; 1.145 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.379      ;
; 1.147 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.066      ; 1.370      ;
; 1.147 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.381      ;
; 1.148 ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.368      ;
; 1.148 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.066      ; 1.371      ;
; 1.216 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.803      ;
; 1.216 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.803      ;
; 1.229 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.816      ;
; 1.232 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.819      ;
; 1.232 ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.819      ;
; 1.236 ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.456      ;
; 1.238 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.458      ;
; 1.239 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.459      ;
; 1.245 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.066      ; 1.468      ;
; 1.245 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.832      ;
; 1.246 ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.466      ;
; 1.246 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.066      ; 1.469      ;
; 1.246 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.833      ;
; 1.247 ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.467      ;
; 1.254 ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.474      ;
; 1.255 ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.475      ;
; 1.255 ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.475      ;
; 1.255 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.475      ;
; 1.261 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.495      ;
; 1.261 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.066      ; 1.484      ;
; 1.262 ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.427      ; 1.846      ;
; 1.262 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.066      ; 1.485      ;
; 1.294 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.528      ;
; 1.311 ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; -0.287     ; 1.181      ;
; 1.311 ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; -0.287     ; 1.181      ;
; 1.312 ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; -0.287     ; 1.182      ;
; 1.313 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.077      ; 1.547      ;
; 1.318 ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.538      ;
; 1.326 ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.913      ;
; 1.327 ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.547      ;
; 1.328 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.915      ;
; 1.341 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.928      ;
; 1.342 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.929      ;
; 1.344 ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.931      ;
; 1.345 ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.932      ;
; 1.348 ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.568      ;
; 1.349 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.569      ;
; 1.351 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.571      ;
; 1.356 ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.576      ;
; 1.356 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.576      ;
; 1.356 ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.576      ;
; 1.357 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.066      ; 1.580      ;
; 1.357 ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.944      ;
; 1.358 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.066      ; 1.581      ;
; 1.358 ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.430      ; 1.945      ;
; 1.361 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.066      ; 1.584      ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                          ;
+------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note                                                          ;
+------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
; 347.95 MHz ; 250.0 MHz       ; clk_50MHz                                   ; limit due to minimum period restriction (max I/O toggle rate) ;
; 395.26 MHz ; 395.26 MHz      ; Base_Controller:u1_Base_Controller|clk_1MHz ;                                                               ;
; 406.67 MHz ; 406.67 MHz      ; Base_Controller:u2_Base_Controller|clk_1MHz ;                                                               ;
+------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk_50MHz                                   ; -1.874 ; -40.562       ;
; Base_Controller:u1_Base_Controller|clk_1MHz ; -1.530 ; -22.633       ;
; Base_Controller:u2_Base_Controller|clk_1MHz ; -1.459 ; -21.604       ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; clk_50MHz                                   ; 0.299 ; 0.000         ;
; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.307 ; 0.000         ;
; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.307 ; 0.000         ;
+---------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk_50MHz                                   ; -3.000 ; -44.000       ;
; Base_Controller:u1_Base_Controller|clk_1MHz ; -1.000 ; -17.000       ;
; Base_Controller:u2_Base_Controller|clk_1MHz ; -1.000 ; -17.000       ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50MHz'                                                                                                                                    ;
+--------+-----------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.874 ; counter[1]                                    ; value2[10]                                  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.240      ; 3.109      ;
; -1.874 ; counter[1]                                    ; value2[7]                                   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.240      ; 3.109      ;
; -1.867 ; counter[0]                                    ; value2[10]                                  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.240      ; 3.102      ;
; -1.867 ; counter[0]                                    ; value2[7]                                   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.240      ; 3.102      ;
; -1.755 ; counter[4]                                    ; value2[10]                                  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.240      ; 2.990      ;
; -1.755 ; counter[4]                                    ; value2[7]                                   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.240      ; 2.990      ;
; -1.751 ; counter[10]                                   ; value2[10]                                  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.240      ; 2.986      ;
; -1.751 ; counter[10]                                   ; value2[7]                                   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.240      ; 2.986      ;
; -1.732 ; counter[2]                                    ; value2[10]                                  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.240      ; 2.967      ;
; -1.732 ; counter[2]                                    ; value2[7]                                   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.240      ; 2.967      ;
; -1.641 ; counter[3]                                    ; value2[10]                                  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.240      ; 2.876      ;
; -1.641 ; counter[3]                                    ; value2[7]                                   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.240      ; 2.876      ;
; -1.613 ; counter[5]                                    ; value2[10]                                  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.240      ; 2.848      ;
; -1.613 ; counter[5]                                    ; value2[7]                                   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.240      ; 2.848      ;
; -1.599 ; counter[7]                                    ; value2[10]                                  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.240      ; 2.834      ;
; -1.599 ; counter[7]                                    ; value2[7]                                   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.240      ; 2.834      ;
; -1.595 ; counter[1]                                    ; counter[26]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.536      ;
; -1.594 ; counter[0]                                    ; counter[27]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.535      ;
; -1.577 ; counter[1]                                    ; counter[27]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.518      ;
; -1.544 ; counter[12]                                   ; value2[10]                                  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.240      ; 2.779      ;
; -1.544 ; counter[12]                                   ; value2[7]                                   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.240      ; 2.779      ;
; -1.532 ; counter[1]                                    ; state[0]                                    ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.269      ; 2.796      ;
; -1.531 ; counter[0]                                    ; state[0]                                    ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.269      ; 2.795      ;
; -1.527 ; counter[0]                                    ; counter[26]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.468      ;
; -1.523 ; counter[8]                                    ; value2[10]                                  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.240      ; 2.758      ;
; -1.523 ; counter[8]                                    ; value2[7]                                   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.240      ; 2.758      ;
; -1.515 ; counter[6]                                    ; value2[10]                                  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.240      ; 2.750      ;
; -1.515 ; counter[6]                                    ; value2[7]                                   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.240      ; 2.750      ;
; -1.495 ; counter[1]                                    ; counter[24]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.436      ;
; -1.495 ; counter[24]                                   ; value2[10]                                  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.239      ; 2.729      ;
; -1.495 ; counter[24]                                   ; value2[7]                                   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.239      ; 2.729      ;
; -1.495 ; counter[3]                                    ; counter[26]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.436      ;
; -1.495 ; counter[2]                                    ; counter[27]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.436      ;
; -1.481 ; counter[25]                                   ; value2[10]                                  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.090     ; 2.386      ;
; -1.481 ; counter[25]                                   ; value2[7]                                   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.090     ; 2.386      ;
; -1.477 ; counter[3]                                    ; counter[27]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.418      ;
; -1.445 ; counter[10]                                   ; state[0]                                    ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.269      ; 2.709      ;
; -1.444 ; counter[4]                                    ; state[0]                                    ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.269      ; 2.708      ;
; -1.427 ; counter[2]                                    ; counter[26]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.368      ;
; -1.427 ; counter[0]                                    ; counter[24]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.368      ;
; -1.398 ; counter[5]                                    ; counter[26]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.339      ;
; -1.395 ; counter[1]                                    ; counter[22]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.336      ;
; -1.395 ; counter[3]                                    ; counter[24]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.336      ;
; -1.394 ; counter[0]                                    ; counter[23]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.335      ;
; -1.393 ; counter[4]                                    ; counter[27]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.334      ;
; -1.383 ; counter[11]                                   ; value2[10]                                  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.240      ; 2.618      ;
; -1.383 ; counter[11]                                   ; value2[7]                                   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.240      ; 2.618      ;
; -1.380 ; counter[5]                                    ; counter[27]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.321      ;
; -1.380 ; counter[2]                                    ; state[0]                                    ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.269      ; 2.644      ;
; -1.377 ; counter[1]                                    ; counter[23]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.318      ;
; -1.370 ; counter[18]                                   ; value2[10]                                  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.239      ; 2.604      ;
; -1.370 ; counter[18]                                   ; value2[7]                                   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.239      ; 2.604      ;
; -1.336 ; counter[4]                                    ; counter[26]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.277      ;
; -1.336 ; counter[21]                                   ; value2[10]                                  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.239      ; 2.570      ;
; -1.336 ; counter[21]                                   ; value2[7]                                   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.239      ; 2.570      ;
; -1.335 ; counter[27]                                   ; value2[10]                                  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.239      ; 2.569      ;
; -1.335 ; counter[27]                                   ; value2[7]                                   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.239      ; 2.569      ;
; -1.327 ; counter[2]                                    ; counter[24]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.268      ;
; -1.327 ; counter[0]                                    ; counter[22]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.268      ;
; -1.322 ; counter[9]                                    ; value2[10]                                  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.240      ; 2.557      ;
; -1.322 ; counter[9]                                    ; value2[7]                                   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.240      ; 2.557      ;
; -1.308 ; counter[7]                                    ; counter[26]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.249      ;
; -1.308 ; counter[6]                                    ; counter[27]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.249      ;
; -1.298 ; counter[5]                                    ; counter[24]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.239      ;
; -1.295 ; counter[1]                                    ; counter[20]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.236      ;
; -1.295 ; counter[3]                                    ; counter[22]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.236      ;
; -1.295 ; counter[2]                                    ; counter[23]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.236      ;
; -1.294 ; counter[0]                                    ; counter[21]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.235      ;
; -1.292 ; counter[5]                                    ; state[0]                                    ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.269      ; 2.556      ;
; -1.290 ; counter[7]                                    ; counter[27]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.231      ;
; -1.288 ; counter[3]                                    ; state[0]                                    ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.269      ; 2.552      ;
; -1.282 ; counter[14]                                   ; value2[10]                                  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.239      ; 2.516      ;
; -1.282 ; counter[14]                                   ; value2[7]                                   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.239      ; 2.516      ;
; -1.277 ; counter[3]                                    ; counter[23]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.218      ;
; -1.277 ; counter[1]                                    ; counter[21]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.218      ;
; -1.273 ; counter[13]                                   ; value2[10]                                  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.240      ; 2.508      ;
; -1.273 ; counter[13]                                   ; value2[7]                                   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.240      ; 2.508      ;
; -1.258 ; counter[17]                                   ; value2[10]                                  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.239      ; 2.492      ;
; -1.258 ; counter[17]                                   ; value2[7]                                   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.239      ; 2.492      ;
; -1.257 ; counter[23]                                   ; value2[10]                                  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.239      ; 2.491      ;
; -1.257 ; counter[23]                                   ; value2[7]                                   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.239      ; 2.491      ;
; -1.240 ; counter[26]                                   ; value2[10]                                  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.239      ; 2.474      ;
; -1.240 ; counter[26]                                   ; value2[7]                                   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.239      ; 2.474      ;
; -1.238 ; counter[6]                                    ; counter[26]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.179      ;
; -1.236 ; counter[4]                                    ; counter[24]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.177      ;
; -1.227 ; counter[2]                                    ; counter[22]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.168      ;
; -1.227 ; counter[0]                                    ; counter[20]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.168      ;
; -1.211 ; Base_Controller:u1_Base_Controller|counter[0] ; Base_Controller:u2_Base_Controller|clk_1MHz ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.353     ; 1.853      ;
; -1.211 ; Base_Controller:u1_Base_Controller|counter[0] ; Base_Controller:u1_Base_Controller|clk_1MHz ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.353     ; 1.853      ;
; -1.211 ; counter[20]                                   ; value2[10]                                  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.239      ; 2.445      ;
; -1.211 ; counter[20]                                   ; value2[7]                                   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.239      ; 2.445      ;
; -1.209 ; counter[15]                                   ; value2[10]                                  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.239      ; 2.443      ;
; -1.209 ; counter[15]                                   ; value2[7]                                   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.239      ; 2.443      ;
; -1.208 ; counter[7]                                    ; counter[24]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.149      ;
; -1.203 ; counter[9]                                    ; counter[26]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.144      ;
; -1.199 ; counter[8]                                    ; state[0]                                    ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.269      ; 2.463      ;
; -1.198 ; counter[5]                                    ; counter[22]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.139      ;
; -1.196 ; counter[8]                                    ; counter[27]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.137      ;
; -1.195 ; counter[1]                                    ; counter[18]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.136      ;
; -1.195 ; counter[3]                                    ; counter[20]                                 ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.054     ; 2.136      ;
+--------+-----------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Base_Controller:u1_Base_Controller|clk_1MHz'                                                                                                                                                                             ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.530 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.378     ; 2.147      ;
; -1.513 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.059     ; 2.449      ;
; -1.513 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.059     ; 2.449      ;
; -1.503 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.382     ; 2.116      ;
; -1.496 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.382     ; 2.109      ;
; -1.496 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.382     ; 2.109      ;
; -1.487 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.378     ; 2.104      ;
; -1.473 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.378     ; 2.090      ;
; -1.468 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.400      ;
; -1.431 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.378     ; 2.048      ;
; -1.404 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.382     ; 2.017      ;
; -1.388 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.378     ; 2.005      ;
; -1.388 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.378     ; 2.005      ;
; -1.377 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.059     ; 2.313      ;
; -1.377 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.059     ; 2.313      ;
; -1.374 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.378     ; 1.991      ;
; -1.369 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.301      ;
; -1.365 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.378     ; 1.982      ;
; -1.363 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.295      ;
; -1.360 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.300      ;
; -1.360 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.300      ;
; -1.353 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.378     ; 1.970      ;
; -1.338 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.382     ; 1.951      ;
; -1.326 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.382     ; 1.939      ;
; -1.322 ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.387     ; 1.930      ;
; -1.322 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.378     ; 1.939      ;
; -1.316 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.059     ; 2.252      ;
; -1.316 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.059     ; 2.252      ;
; -1.310 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.378     ; 1.927      ;
; -1.307 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.378     ; 1.924      ;
; -1.303 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.235      ;
; -1.296 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.378     ; 1.913      ;
; -1.291 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.231      ;
; -1.291 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.223      ;
; -1.287 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.227      ;
; -1.287 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.227      ;
; -1.283 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.378     ; 1.900      ;
; -1.281 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.378     ; 1.898      ;
; -1.277 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.378     ; 1.894      ;
; -1.276 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.208      ;
; -1.274 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.214      ;
; -1.273 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.205      ;
; -1.272 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.064     ; 2.203      ;
; -1.270 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.210      ;
; -1.264 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.196      ;
; -1.262 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.194      ;
; -1.257 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.378     ; 1.874      ;
; -1.256 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.382     ; 1.869      ;
; -1.253 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.378     ; 1.870      ;
; -1.240 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.378     ; 1.857      ;
; -1.221 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.153      ;
; -1.203 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.064     ; 2.134      ;
; -1.201 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.255      ; 2.451      ;
; -1.200 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.255      ; 2.450      ;
; -1.200 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.255      ; 2.450      ;
; -1.200 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.255      ; 2.450      ;
; -1.199 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.255      ; 2.449      ;
; -1.198 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.255      ; 2.448      ;
; -1.195 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.127      ;
; -1.194 ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.387     ; 1.802      ;
; -1.194 ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.387     ; 1.802      ;
; -1.193 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.378     ; 1.810      ;
; -1.187 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.378     ; 1.804      ;
; -1.186 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.118      ;
; -1.184 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.068     ; 2.111      ;
; -1.184 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.068     ; 2.111      ;
; -1.183 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.068     ; 2.110      ;
; -1.183 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.068     ; 2.110      ;
; -1.183 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.068     ; 2.110      ;
; -1.183 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.068     ; 2.110      ;
; -1.182 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.382     ; 1.795      ;
; -1.182 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.378     ; 1.799      ;
; -1.176 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.108      ;
; -1.174 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.106      ;
; -1.173 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.064     ; 2.104      ;
; -1.163 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.095      ;
; -1.155 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.095      ;
; -1.148 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.059     ; 2.084      ;
; -1.148 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.059     ; 2.084      ;
; -1.138 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.078      ;
; -1.138 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.051     ; 2.082      ;
; -1.134 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.074      ;
; -1.125 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.057      ;
; -1.124 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.387     ; 1.732      ;
; -1.122 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.064     ; 2.053      ;
; -1.121 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.051     ; 2.065      ;
; -1.117 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.051     ; 2.061      ;
; -1.112 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.378     ; 1.729      ;
; -1.108 ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.387     ; 1.716      ;
; -1.108 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.040      ;
; -1.104 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.378     ; 1.721      ;
; -1.096 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.028      ;
; -1.095 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.064     ; 2.026      ;
; -1.095 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.027      ;
; -1.095 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.382     ; 1.708      ;
; -1.094 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.034      ;
; -1.094 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.034      ;
; -1.091 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.063     ; 2.023      ;
; -1.090 ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.383     ; 1.702      ;
; -1.089 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.068     ; 2.016      ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Base_Controller:u2_Base_Controller|clk_1MHz'                                                                                                                                                                             ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.459 ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.053     ; 2.401      ;
; -1.379 ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.053     ; 2.321      ;
; -1.376 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.384     ; 1.987      ;
; -1.376 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.384     ; 1.987      ;
; -1.374 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.382     ; 1.987      ;
; -1.374 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.384     ; 1.985      ;
; -1.373 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.384     ; 1.984      ;
; -1.372 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.384     ; 1.983      ;
; -1.372 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.384     ; 1.983      ;
; -1.372 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.382     ; 1.985      ;
; -1.370 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.384     ; 1.981      ;
; -1.369 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.384     ; 1.980      ;
; -1.352 ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.053     ; 2.294      ;
; -1.344 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.382     ; 1.957      ;
; -1.331 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.271      ;
; -1.331 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.271      ;
; -1.329 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.053     ; 2.271      ;
; -1.329 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.269      ;
; -1.328 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.268      ;
; -1.327 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.267      ;
; -1.327 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.267      ;
; -1.327 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.053     ; 2.269      ;
; -1.325 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.265      ;
; -1.324 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.264      ;
; -1.312 ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.053     ; 2.254      ;
; -1.297 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.057     ; 2.235      ;
; -1.297 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.057     ; 2.235      ;
; -1.295 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.235      ;
; -1.295 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.057     ; 2.233      ;
; -1.294 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.057     ; 2.232      ;
; -1.293 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.057     ; 2.231      ;
; -1.293 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.057     ; 2.231      ;
; -1.293 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.233      ;
; -1.292 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.382     ; 1.905      ;
; -1.291 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.057     ; 2.229      ;
; -1.290 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.057     ; 2.228      ;
; -1.285 ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.053     ; 2.227      ;
; -1.283 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.053     ; 2.225      ;
; -1.272 ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.053     ; 2.214      ;
; -1.237 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.382     ; 1.850      ;
; -1.217 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.382     ; 1.830      ;
; -1.216 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.382     ; 1.829      ;
; -1.211 ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.053     ; 2.153      ;
; -1.203 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.143      ;
; -1.202 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.142      ;
; -1.202 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.142      ;
; -1.201 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.141      ;
; -1.200 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.140      ;
; -1.199 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.139      ;
; -1.198 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.057     ; 2.136      ;
; -1.198 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.057     ; 2.136      ;
; -1.198 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.138      ;
; -1.198 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.138      ;
; -1.197 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.053     ; 2.139      ;
; -1.196 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.136      ;
; -1.196 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.057     ; 2.134      ;
; -1.195 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.053     ; 2.137      ;
; -1.195 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.057     ; 2.133      ;
; -1.194 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.057     ; 2.132      ;
; -1.194 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.057     ; 2.132      ;
; -1.194 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.134      ;
; -1.192 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.057     ; 2.130      ;
; -1.191 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.057     ; 2.129      ;
; -1.185 ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.053     ; 2.127      ;
; -1.183 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.053     ; 2.125      ;
; -1.176 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.053     ; 2.118      ;
; -1.172 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.112      ;
; -1.172 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.112      ;
; -1.172 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.053     ; 2.114      ;
; -1.172 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.053     ; 2.114      ;
; -1.171 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.053     ; 2.113      ;
; -1.170 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.053     ; 2.112      ;
; -1.170 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.110      ;
; -1.169 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.109      ;
; -1.168 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.384     ; 1.779      ;
; -1.168 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.384     ; 1.779      ;
; -1.168 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.108      ;
; -1.168 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.108      ;
; -1.168 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.384     ; 1.779      ;
; -1.168 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.384     ; 1.779      ;
; -1.166 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.382     ; 1.779      ;
; -1.166 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.384     ; 1.777      ;
; -1.166 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.106      ;
; -1.166 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.382     ; 1.779      ;
; -1.166 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.384     ; 1.777      ;
; -1.165 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.384     ; 1.776      ;
; -1.165 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.105      ;
; -1.165 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.384     ; 1.776      ;
; -1.164 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.384     ; 1.775      ;
; -1.164 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.384     ; 1.775      ;
; -1.164 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.384     ; 1.775      ;
; -1.164 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.384     ; 1.775      ;
; -1.164 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.382     ; 1.777      ;
; -1.162 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.384     ; 1.773      ;
; -1.162 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.384     ; 1.773      ;
; -1.161 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.384     ; 1.772      ;
; -1.161 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.384     ; 1.772      ;
; -1.147 ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.053     ; 2.089      ;
; -1.138 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.078      ;
; -1.138 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.055     ; 2.078      ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50MHz'                                                                                                                                                                     ;
+-------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.299 ; value1[3]                                     ; value1[3]                                     ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; state[0]                                      ; state[0]                                      ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; state[1]                                      ; state[1]                                      ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; Base_Controller:u1_Base_Controller|counter[4] ; Base_Controller:u1_Base_Controller|counter[4] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; Base_Controller:u1_Base_Controller|counter[3] ; Base_Controller:u1_Base_Controller|counter[3] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; Base_Controller:u1_Base_Controller|counter[2] ; Base_Controller:u1_Base_Controller|counter[2] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; Base_Controller:u1_Base_Controller|counter[1] ; Base_Controller:u1_Base_Controller|counter[1] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.067      ; 0.511      ;
; 0.308 ; Base_Controller:u1_Base_Controller|counter[0] ; Base_Controller:u1_Base_Controller|counter[0] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.067      ; 0.519      ;
; 0.347 ; Base_Controller:u1_Base_Controller|counter[1] ; Base_Controller:u1_Base_Controller|counter[2] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.067      ; 0.558      ;
; 0.425 ; counter[24]                                   ; counter[25]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.384      ; 0.953      ;
; 0.458 ; Base_Controller:u2_Base_Controller|clk_1MHz   ; Base_Controller:u2_Base_Controller|clk_1MHz   ; Base_Controller:u2_Base_Controller|clk_1MHz ; clk_50MHz   ; 0.000        ; 1.989      ; 2.801      ;
; 0.461 ; Base_Controller:u1_Base_Controller|clk_1MHz   ; Base_Controller:u1_Base_Controller|clk_1MHz   ; Base_Controller:u1_Base_Controller|clk_1MHz ; clk_50MHz   ; 0.000        ; 1.989      ; 2.804      ;
; 0.465 ; state[0]                                      ; value2[10]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.039      ; 0.648      ;
; 0.499 ; counter[25]                                   ; counter[25]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.068      ; 0.711      ;
; 0.500 ; counter[3]                                    ; counter[3]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; counter[1]                                    ; counter[1]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; counter[27]                                   ; counter[27]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; counter[4]                                    ; counter[4]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; counter[10]                                   ; counter[10]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; counter[5]                                    ; counter[5]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; counter[2]                                    ; counter[2]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; counter[26]                                   ; counter[26]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.704      ;
; 0.505 ; counter[24]                                   ; counter[24]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.704      ;
; 0.505 ; counter[8]                                    ; counter[8]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.704      ;
; 0.506 ; Base_Controller:u1_Base_Controller|counter[4] ; Base_Controller:u1_Base_Controller|counter[3] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.067      ; 0.717      ;
; 0.508 ; state[0]                                      ; state[1]                                      ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.068      ; 0.720      ;
; 0.510 ; counter[13]                                   ; counter[13]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; counter[11]                                   ; counter[11]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; counter[17]                                   ; counter[17]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; counter[9]                                    ; counter[9]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; counter[19]                                   ; counter[19]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; counter[15]                                   ; counter[15]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.711      ;
; 0.514 ; counter[14]                                   ; counter[14]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; counter[7]                                    ; counter[7]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; counter[23]                                   ; counter[23]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; counter[16]                                   ; counter[16]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; counter[12]                                   ; counter[12]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; counter[18]                                   ; counter[18]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; counter[6]                                    ; counter[6]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; counter[22]                                   ; counter[22]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.716      ;
; 0.519 ; counter[20]                                   ; counter[20]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.718      ;
; 0.519 ; counter[0]                                    ; counter[0]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.718      ;
; 0.520 ; Base_Controller:u1_Base_Controller|counter[0] ; Base_Controller:u1_Base_Controller|counter[2] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.067      ; 0.731      ;
; 0.520 ; counter[23]                                   ; counter[25]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.384      ; 1.048      ;
; 0.521 ; counter[21]                                   ; counter[21]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.720      ;
; 0.522 ; Base_Controller:u1_Base_Controller|counter[0] ; Base_Controller:u1_Base_Controller|counter[1] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.067      ; 0.733      ;
; 0.525 ; state[0]                                      ; value1[3]                                     ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.068      ; 0.737      ;
; 0.533 ; counter[22]                                   ; counter[25]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.384      ; 1.061      ;
; 0.544 ; state[1]                                      ; value1[3]                                     ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.068      ; 0.756      ;
; 0.619 ; counter[15]                                   ; value2[7]                                     ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.362      ; 1.125      ;
; 0.622 ; counter[21]                                   ; counter[25]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.384      ; 1.150      ;
; 0.631 ; counter[20]                                   ; counter[25]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.384      ; 1.159      ;
; 0.662 ; counter[22]                                   ; value2[7]                                     ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.362      ; 1.168      ;
; 0.682 ; Base_Controller:u1_Base_Controller|counter[3] ; Base_Controller:u1_Base_Controller|counter[4] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.067      ; 0.893      ;
; 0.708 ; counter[19]                                   ; counter[25]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.384      ; 1.236      ;
; 0.724 ; counter[18]                                   ; counter[25]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.384      ; 1.252      ;
; 0.744 ; counter[3]                                    ; counter[4]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.943      ;
; 0.744 ; counter[1]                                    ; counter[2]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.943      ;
; 0.748 ; counter[5]                                    ; counter[6]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.947      ;
; 0.751 ; counter[4]                                    ; counter[5]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.950      ;
; 0.752 ; counter[0]                                    ; counter[1]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.951      ;
; 0.752 ; counter[10]                                   ; counter[11]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.951      ;
; 0.753 ; counter[13]                                   ; counter[14]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.056      ; 0.953      ;
; 0.753 ; counter[2]                                    ; counter[3]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.952      ;
; 0.754 ; counter[11]                                   ; counter[12]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; counter[26]                                   ; counter[27]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; counter[8]                                    ; counter[9]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; counter[9]                                    ; counter[10]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; counter[17]                                   ; counter[18]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; counter[19]                                   ; counter[20]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.955      ;
; 0.757 ; counter[15]                                   ; counter[16]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.956      ;
; 0.758 ; counter[4]                                    ; counter[6]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.957      ;
; 0.759 ; counter[7]                                    ; counter[8]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; counter[0]                                    ; counter[2]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; counter[10]                                   ; counter[12]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; counter[23]                                   ; counter[24]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; counter[2]                                    ; counter[4]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.959      ;
; 0.761 ; counter[24]                                   ; counter[26]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.960      ;
; 0.761 ; counter[8]                                    ; counter[10]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.960      ;
; 0.763 ; counter[14]                                   ; counter[15]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.962      ;
; 0.764 ; counter[12]                                   ; counter[13]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.963      ;
; 0.764 ; counter[16]                                   ; counter[17]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.963      ;
; 0.765 ; counter[18]                                   ; counter[19]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; counter[6]                                    ; counter[7]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; counter[21]                                   ; counter[22]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.965      ;
; 0.766 ; counter[22]                                   ; counter[23]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.965      ;
; 0.768 ; counter[20]                                   ; counter[21]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.967      ;
; 0.770 ; counter[12]                                   ; counter[14]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.056      ; 0.970      ;
; 0.770 ; counter[14]                                   ; counter[16]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.969      ;
; 0.771 ; counter[16]                                   ; counter[18]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.970      ;
; 0.772 ; counter[18]                                   ; counter[20]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; counter[6]                                    ; counter[8]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; state[1]                                      ; state[0]                                      ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.068      ; 0.984      ;
; 0.773 ; counter[22]                                   ; counter[24]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.972      ;
; 0.775 ; counter[20]                                   ; counter[22]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.055      ; 0.974      ;
; 0.803 ; Base_Controller:u1_Base_Controller|counter[1] ; Base_Controller:u1_Base_Controller|counter[3] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.067      ; 1.014      ;
; 0.803 ; counter[17]                                   ; counter[25]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.384      ; 1.331      ;
; 0.814 ; counter[12]                                   ; value2[7]                                     ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.363      ; 1.321      ;
; 0.819 ; counter[16]                                   ; counter[25]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.384      ; 1.347      ;
; 0.830 ; Base_Controller:u1_Base_Controller|counter[1] ; Base_Controller:u1_Base_Controller|counter[4] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.067      ; 1.041      ;
+-------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Base_Controller:u1_Base_Controller|clk_1MHz'                                                                                                                                                                             ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.307 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 0.519      ;
; 0.567 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 0.779      ;
; 0.568 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 0.780      ;
; 0.602 ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 0.814      ;
; 0.611 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 0.823      ;
; 0.681 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.067      ; 0.892      ;
; 0.704 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.383      ; 1.231      ;
; 0.760 ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 0.972      ;
; 0.761 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 0.973      ;
; 0.774 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 0.973      ;
; 0.774 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 0.973      ;
; 0.776 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 0.975      ;
; 0.786 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.383      ; 1.313      ;
; 0.799 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.383      ; 1.326      ;
; 0.818 ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.030      ;
; 0.823 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.382      ; 1.349      ;
; 0.853 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.065      ;
; 0.864 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.063      ;
; 0.880 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.383      ; 1.407      ;
; 0.881 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.383      ; 1.408      ;
; 0.890 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.383      ; 1.417      ;
; 0.892 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.387      ; 1.423      ;
; 0.894 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.383      ; 1.421      ;
; 0.894 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; -0.260     ; 0.778      ;
; 0.897 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; -0.260     ; 0.781      ;
; 0.905 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.382      ; 1.431      ;
; 0.926 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.138      ;
; 0.932 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.144      ;
; 0.940 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.152      ;
; 0.942 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; -0.260     ; 0.826      ;
; 0.945 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.157      ;
; 0.957 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.156      ;
; 0.968 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.383      ; 1.495      ;
; 0.972 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.383      ; 1.499      ;
; 0.975 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.383      ; 1.502      ;
; 0.975 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.387      ; 1.506      ;
; 0.976 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.383      ; 1.503      ;
; 0.984 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.191      ;
; 0.984 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.191      ;
; 0.984 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.191      ;
; 0.987 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.387      ; 1.518      ;
; 0.999 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.382      ; 1.525      ;
; 1.004 ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.069      ; 1.217      ;
; 1.006 ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.069      ; 1.219      ;
; 1.009 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; -0.260     ; 0.893      ;
; 1.009 ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.067      ; 1.220      ;
; 1.011 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.386      ; 1.541      ;
; 1.015 ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.227      ;
; 1.017 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.229      ;
; 1.018 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.230      ;
; 1.018 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.217      ;
; 1.029 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.059      ; 1.232      ;
; 1.030 ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.069      ; 1.243      ;
; 1.052 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.264      ;
; 1.060 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.383      ; 1.587      ;
; 1.066 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.383      ; 1.593      ;
; 1.068 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.382      ; 1.594      ;
; 1.070 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.383      ; 1.597      ;
; 1.070 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.387      ; 1.601      ;
; 1.078 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.387      ; 1.609      ;
; 1.079 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.291      ;
; 1.081 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.280      ;
; 1.082 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.387      ; 1.613      ;
; 1.083 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.067      ; 1.294      ;
; 1.094 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.386      ; 1.624      ;
; 1.097 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.309      ;
; 1.106 ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.318      ;
; 1.110 ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.322      ;
; 1.112 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.311      ;
; 1.112 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.059      ; 1.315      ;
; 1.113 ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.069      ; 1.326      ;
; 1.119 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.326      ;
; 1.119 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.326      ;
; 1.119 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.326      ;
; 1.124 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.059      ; 1.327      ;
; 1.145 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.357      ;
; 1.145 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.357      ;
; 1.145 ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; -0.259     ; 1.030      ;
; 1.153 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.352      ;
; 1.154 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.383      ; 1.681      ;
; 1.155 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.383      ; 1.682      ;
; 1.161 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.387      ; 1.692      ;
; 1.165 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.387      ; 1.696      ;
; 1.165 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.059      ; 1.368      ;
; 1.166 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.378      ;
; 1.170 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.382      ;
; 1.175 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.387      ;
; 1.184 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.396      ;
; 1.187 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.399      ;
; 1.200 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.399      ;
; 1.200 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.399      ;
; 1.200 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.412      ;
; 1.202 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.401      ;
; 1.205 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.412      ;
; 1.206 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.413      ;
; 1.207 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.059      ; 1.410      ;
; 1.208 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.415      ;
; 1.210 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.417      ;
; 1.211 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.063      ; 1.418      ;
; 1.214 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.059      ; 1.417      ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Base_Controller:u2_Base_Controller|clk_1MHz'                                                                                                                                                                             ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.307 ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 0.519      ;
; 0.615 ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 0.814      ;
; 0.625 ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.382      ; 1.151      ;
; 0.629 ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.382      ; 1.155      ;
; 0.673 ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; -0.259     ; 0.558      ;
; 0.674 ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; -0.259     ; 0.559      ;
; 0.759 ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 0.971      ;
; 0.764 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 0.976      ;
; 0.774 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 0.973      ;
; 0.777 ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 0.976      ;
; 0.784 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.382      ; 1.310      ;
; 0.801 ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.382      ; 1.327      ;
; 0.817 ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.382      ; 1.343      ;
; 0.819 ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.382      ; 1.345      ;
; 0.823 ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.382      ; 1.349      ;
; 0.858 ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.070      ;
; 0.862 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.061      ;
; 0.862 ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.061      ;
; 0.863 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.062      ;
; 0.865 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.064      ;
; 0.866 ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.065      ;
; 0.879 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.382      ; 1.405      ;
; 0.881 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.382      ; 1.407      ;
; 0.891 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.384      ; 1.419      ;
; 0.896 ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.382      ; 1.422      ;
; 0.898 ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.382      ; 1.424      ;
; 0.901 ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.113      ;
; 0.901 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.382      ; 1.427      ;
; 0.911 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.382      ; 1.437      ;
; 0.918 ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.382      ; 1.444      ;
; 0.939 ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.138      ;
; 0.956 ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.155      ;
; 0.960 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.159      ;
; 0.961 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.160      ;
; 0.962 ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.161      ;
; 0.971 ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.382      ; 1.497      ;
; 0.976 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.382      ; 1.502      ;
; 0.978 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.384      ; 1.506      ;
; 0.986 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.384      ; 1.514      ;
; 0.990 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.384      ; 1.518      ;
; 0.995 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.207      ;
; 0.998 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.382      ; 1.524      ;
; 1.004 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.382      ; 1.530      ;
; 1.008 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.384      ; 1.536      ;
; 1.011 ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.382      ; 1.537      ;
; 1.017 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.216      ;
; 1.018 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.384      ; 1.546      ;
; 1.019 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.231      ;
; 1.026 ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.225      ;
; 1.027 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.057      ; 1.228      ;
; 1.027 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.057      ; 1.228      ;
; 1.029 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.384      ; 1.557      ;
; 1.045 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.257      ;
; 1.050 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.262      ;
; 1.073 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.384      ; 1.601      ;
; 1.075 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.384      ; 1.603      ;
; 1.085 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.384      ; 1.613      ;
; 1.087 ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.384      ; 1.615      ;
; 1.095 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.384      ; 1.623      ;
; 1.105 ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.304      ;
; 1.107 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.384      ; 1.635      ;
; 1.110 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.309      ;
; 1.110 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.309      ;
; 1.114 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.057      ; 1.315      ;
; 1.114 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.057      ; 1.315      ;
; 1.117 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.384      ; 1.645      ;
; 1.122 ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.321      ;
; 1.122 ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.321      ;
; 1.122 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.321      ;
; 1.122 ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.321      ;
; 1.126 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.057      ; 1.327      ;
; 1.126 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.057      ; 1.327      ;
; 1.140 ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.339      ;
; 1.144 ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.343      ;
; 1.154 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.366      ;
; 1.165 ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.382      ; 1.691      ;
; 1.166 ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.384      ; 1.694      ;
; 1.170 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.384      ; 1.698      ;
; 1.174 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.386      ;
; 1.182 ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.384      ; 1.710      ;
; 1.183 ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.382      ;
; 1.183 ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.382      ;
; 1.183 ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.384      ; 1.711      ;
; 1.186 ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; -0.259     ; 1.071      ;
; 1.186 ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; -0.259     ; 1.071      ;
; 1.188 ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; -0.259     ; 1.073      ;
; 1.190 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.068      ; 1.402      ;
; 1.192 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.384      ; 1.720      ;
; 1.201 ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.400      ;
; 1.202 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.384      ; 1.730      ;
; 1.202 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.401      ;
; 1.204 ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.384      ; 1.732      ;
; 1.207 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.406      ;
; 1.211 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.057      ; 1.412      ;
; 1.211 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.057      ; 1.412      ;
; 1.212 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.057      ; 1.413      ;
; 1.214 ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.384      ; 1.742      ;
; 1.216 ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.415      ;
; 1.216 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.415      ;
; 1.217 ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.055      ; 1.416      ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk_50MHz                                   ; -0.745 ; -12.395       ;
; Base_Controller:u1_Base_Controller|clk_1MHz ; -0.621 ; -8.468        ;
; Base_Controller:u2_Base_Controller|clk_1MHz ; -0.569 ; -7.566        ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; clk_50MHz                                   ; 0.178 ; 0.000         ;
; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.186 ; 0.000         ;
; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.186 ; 0.000         ;
+---------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clk_50MHz                                   ; -3.000 ; -46.477       ;
; Base_Controller:u1_Base_Controller|clk_1MHz ; -1.000 ; -17.000       ;
; Base_Controller:u2_Base_Controller|clk_1MHz ; -1.000 ; -17.000       ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50MHz'                                                                  ;
+--------+-------------+-------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+-------------+--------------+-------------+--------------+------------+------------+
; -0.745 ; counter[1]  ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.144      ; 1.876      ;
; -0.745 ; counter[1]  ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.144      ; 1.876      ;
; -0.744 ; counter[0]  ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.144      ; 1.875      ;
; -0.744 ; counter[0]  ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.144      ; 1.875      ;
; -0.695 ; counter[1]  ; counter[27] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.647      ;
; -0.691 ; counter[1]  ; counter[26] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.643      ;
; -0.689 ; counter[10] ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.144      ; 1.820      ;
; -0.689 ; counter[10] ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.144      ; 1.820      ;
; -0.687 ; counter[4]  ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.144      ; 1.818      ;
; -0.687 ; counter[4]  ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.144      ; 1.818      ;
; -0.682 ; counter[0]  ; counter[27] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.634      ;
; -0.658 ; counter[2]  ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.144      ; 1.789      ;
; -0.658 ; counter[2]  ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.144      ; 1.789      ;
; -0.646 ; counter[0]  ; counter[26] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.598      ;
; -0.645 ; counter[7]  ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.144      ; 1.776      ;
; -0.645 ; counter[7]  ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.144      ; 1.776      ;
; -0.625 ; counter[3]  ; counter[27] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.577      ;
; -0.623 ; counter[1]  ; counter[24] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.575      ;
; -0.621 ; counter[1]  ; state[0]    ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.160      ; 1.768      ;
; -0.621 ; counter[3]  ; counter[26] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.573      ;
; -0.620 ; counter[0]  ; state[0]    ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.160      ; 1.767      ;
; -0.615 ; counter[2]  ; counter[27] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.567      ;
; -0.614 ; counter[12] ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.144      ; 1.745      ;
; -0.614 ; counter[12] ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.144      ; 1.745      ;
; -0.601 ; counter[3]  ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.144      ; 1.732      ;
; -0.601 ; counter[3]  ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.144      ; 1.732      ;
; -0.600 ; counter[5]  ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.144      ; 1.731      ;
; -0.600 ; counter[5]  ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.144      ; 1.731      ;
; -0.578 ; counter[2]  ; counter[26] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.530      ;
; -0.578 ; counter[0]  ; counter[24] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.530      ;
; -0.565 ; counter[10] ; state[0]    ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.160      ; 1.712      ;
; -0.563 ; counter[4]  ; state[0]    ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.160      ; 1.710      ;
; -0.562 ; counter[5]  ; counter[27] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.514      ;
; -0.559 ; counter[1]  ; counter[23] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.511      ;
; -0.558 ; counter[5]  ; counter[26] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.510      ;
; -0.555 ; counter[1]  ; counter[22] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.507      ;
; -0.553 ; counter[3]  ; counter[24] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.505      ;
; -0.547 ; counter[4]  ; counter[27] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.499      ;
; -0.546 ; counter[0]  ; counter[23] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.498      ;
; -0.544 ; counter[8]  ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.144      ; 1.675      ;
; -0.544 ; counter[8]  ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.144      ; 1.675      ;
; -0.538 ; counter[6]  ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.144      ; 1.669      ;
; -0.538 ; counter[6]  ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.144      ; 1.669      ;
; -0.534 ; counter[2]  ; state[0]    ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.160      ; 1.681      ;
; -0.520 ; counter[25] ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 1.452      ;
; -0.520 ; counter[25] ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 1.452      ;
; -0.513 ; counter[24] ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.143      ; 1.643      ;
; -0.513 ; counter[24] ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.143      ; 1.643      ;
; -0.510 ; counter[2]  ; counter[24] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.462      ;
; -0.510 ; counter[0]  ; counter[22] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.462      ;
; -0.509 ; counter[4]  ; counter[26] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.461      ;
; -0.499 ; counter[7]  ; counter[27] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.451      ;
; -0.495 ; counter[7]  ; counter[26] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.447      ;
; -0.491 ; counter[1]  ; counter[21] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.443      ;
; -0.490 ; counter[5]  ; counter[24] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.442      ;
; -0.489 ; counter[3]  ; counter[23] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.441      ;
; -0.487 ; counter[1]  ; counter[20] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.439      ;
; -0.485 ; counter[6]  ; counter[27] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.437      ;
; -0.485 ; counter[3]  ; counter[22] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.437      ;
; -0.479 ; counter[2]  ; counter[23] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.431      ;
; -0.478 ; counter[0]  ; counter[21] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.430      ;
; -0.477 ; counter[3]  ; state[0]    ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.160      ; 1.624      ;
; -0.476 ; counter[5]  ; state[0]    ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.160      ; 1.623      ;
; -0.467 ; counter[11] ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.144      ; 1.598      ;
; -0.467 ; counter[11] ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.144      ; 1.598      ;
; -0.447 ; counter[6]  ; counter[26] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.399      ;
; -0.446 ; counter[18] ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.143      ; 1.576      ;
; -0.446 ; counter[18] ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.143      ; 1.576      ;
; -0.442 ; counter[2]  ; counter[22] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.394      ;
; -0.442 ; counter[0]  ; counter[20] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.394      ;
; -0.441 ; counter[4]  ; counter[24] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.393      ;
; -0.437 ; counter[1]  ; counter[25] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.155      ; 1.579      ;
; -0.431 ; counter[21] ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.143      ; 1.561      ;
; -0.431 ; counter[21] ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.143      ; 1.561      ;
; -0.427 ; counter[9]  ; counter[27] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.379      ;
; -0.427 ; counter[7]  ; counter[24] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.379      ;
; -0.426 ; counter[5]  ; counter[23] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.378      ;
; -0.424 ; counter[0]  ; counter[25] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.155      ; 1.566      ;
; -0.423 ; counter[1]  ; counter[19] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.375      ;
; -0.423 ; counter[9]  ; counter[26] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.375      ;
; -0.422 ; counter[9]  ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.144      ; 1.553      ;
; -0.422 ; counter[9]  ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.144      ; 1.553      ;
; -0.422 ; counter[5]  ; counter[22] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.374      ;
; -0.421 ; counter[3]  ; counter[21] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.373      ;
; -0.420 ; counter[8]  ; state[0]    ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.160      ; 1.567      ;
; -0.419 ; counter[1]  ; counter[18] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.371      ;
; -0.417 ; counter[3]  ; counter[20] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.369      ;
; -0.414 ; counter[27] ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.143      ; 1.544      ;
; -0.414 ; counter[27] ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.143      ; 1.544      ;
; -0.412 ; counter[14] ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.143      ; 1.542      ;
; -0.412 ; counter[14] ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.143      ; 1.542      ;
; -0.411 ; counter[4]  ; counter[23] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.363      ;
; -0.411 ; counter[2]  ; counter[21] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.363      ;
; -0.410 ; counter[8]  ; counter[27] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.362      ;
; -0.410 ; counter[0]  ; counter[19] ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.035     ; 1.362      ;
; -0.409 ; counter[13] ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.144      ; 1.540      ;
; -0.409 ; counter[13] ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.144      ; 1.540      ;
; -0.399 ; counter[17] ; value2[10]  ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.143      ; 1.529      ;
; -0.399 ; counter[17] ; value2[7]   ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.143      ; 1.529      ;
; -0.397 ; counter[7]  ; state[0]    ; clk_50MHz    ; clk_50MHz   ; 1.000        ; 0.160      ; 1.544      ;
+--------+-------------+-------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Base_Controller:u1_Base_Controller|clk_1MHz'                                                                                                                                                                             ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -0.621 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.234     ; 1.374      ;
; -0.619 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.234     ; 1.372      ;
; -0.619 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.040     ; 1.566      ;
; -0.617 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.040     ; 1.564      ;
; -0.589 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.231     ; 1.345      ;
; -0.584 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.234     ; 1.337      ;
; -0.575 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.041     ; 1.521      ;
; -0.574 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.231     ; 1.330      ;
; -0.561 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.231     ; 1.317      ;
; -0.550 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.500      ;
; -0.548 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.498      ;
; -0.535 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.040     ; 1.482      ;
; -0.533 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.040     ; 1.480      ;
; -0.522 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.041     ; 1.468      ;
; -0.521 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.231     ; 1.277      ;
; -0.516 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.234     ; 1.269      ;
; -0.507 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.041     ; 1.453      ;
; -0.506 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.231     ; 1.262      ;
; -0.505 ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.237     ; 1.255      ;
; -0.493 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.231     ; 1.249      ;
; -0.491 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.441      ;
; -0.489 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.439      ;
; -0.489 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.040     ; 1.436      ;
; -0.488 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.231     ; 1.244      ;
; -0.487 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.040     ; 1.434      ;
; -0.478 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.231     ; 1.234      ;
; -0.473 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.234     ; 1.226      ;
; -0.470 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.231     ; 1.226      ;
; -0.465 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.234     ; 1.218      ;
; -0.464 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.041     ; 1.410      ;
; -0.463 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.231     ; 1.219      ;
; -0.461 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.041     ; 1.407      ;
; -0.456 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.041     ; 1.402      ;
; -0.456 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.231     ; 1.212      ;
; -0.455 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.041     ; 1.401      ;
; -0.455 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.231     ; 1.211      ;
; -0.454 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.041     ; 1.400      ;
; -0.454 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.404      ;
; -0.452 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.041     ; 1.398      ;
; -0.445 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.041     ; 1.391      ;
; -0.444 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.231     ; 1.200      ;
; -0.442 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.231     ; 1.198      ;
; -0.442 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.231     ; 1.198      ;
; -0.441 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.231     ; 1.197      ;
; -0.440 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.390      ;
; -0.439 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.389      ;
; -0.435 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.045     ; 1.377      ;
; -0.434 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.045     ; 1.376      ;
; -0.433 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.045     ; 1.375      ;
; -0.433 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.149      ; 1.569      ;
; -0.432 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.045     ; 1.374      ;
; -0.432 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.231     ; 1.188      ;
; -0.432 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.149      ; 1.568      ;
; -0.431 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.045     ; 1.373      ;
; -0.431 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.149      ; 1.567      ;
; -0.430 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.045     ; 1.372      ;
; -0.430 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.149      ; 1.566      ;
; -0.429 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.149      ; 1.565      ;
; -0.428 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.149      ; 1.564      ;
; -0.422 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.231     ; 1.178      ;
; -0.417 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.234     ; 1.170      ;
; -0.408 ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.237     ; 1.158      ;
; -0.408 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.041     ; 1.354      ;
; -0.407 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.231     ; 1.163      ;
; -0.406 ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.237     ; 1.156      ;
; -0.403 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.041     ; 1.349      ;
; -0.393 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.041     ; 1.339      ;
; -0.391 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.040     ; 1.338      ;
; -0.389 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.040     ; 1.336      ;
; -0.389 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.041     ; 1.335      ;
; -0.387 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.041     ; 1.333      ;
; -0.385 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.034     ; 1.338      ;
; -0.384 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.041     ; 1.330      ;
; -0.384 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.041     ; 1.330      ;
; -0.378 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.041     ; 1.324      ;
; -0.377 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.234     ; 1.130      ;
; -0.376 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.231     ; 1.132      ;
; -0.374 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.237     ; 1.124      ;
; -0.371 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.034     ; 1.324      ;
; -0.370 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.320      ;
; -0.370 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.034     ; 1.323      ;
; -0.367 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.231     ; 1.123      ;
; -0.364 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.152      ; 1.503      ;
; -0.363 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.152      ; 1.502      ;
; -0.362 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.152      ; 1.501      ;
; -0.361 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.152      ; 1.500      ;
; -0.360 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.152      ; 1.499      ;
; -0.359 ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.237     ; 1.109      ;
; -0.359 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.152      ; 1.498      ;
; -0.356 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.306      ;
; -0.355 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.305      ;
; -0.353 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.231     ; 1.109      ;
; -0.349 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.149      ; 1.485      ;
; -0.348 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.149      ; 1.484      ;
; -0.347 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.149      ; 1.483      ;
; -0.346 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.149      ; 1.482      ;
; -0.345 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.149      ; 1.481      ;
; -0.344 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; 0.149      ; 1.480      ;
; -0.343 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.041     ; 1.289      ;
; -0.342 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 1.000        ; -0.041     ; 1.288      ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Base_Controller:u2_Base_Controller|clk_1MHz'                                                                                                                                                                             ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -0.569 ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.035     ; 1.521      ;
; -0.516 ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.035     ; 1.468      ;
; -0.514 ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.035     ; 1.466      ;
; -0.512 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.236     ; 1.263      ;
; -0.511 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.236     ; 1.262      ;
; -0.511 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.236     ; 1.262      ;
; -0.510 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.236     ; 1.261      ;
; -0.510 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.236     ; 1.261      ;
; -0.510 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.236     ; 1.261      ;
; -0.509 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.236     ; 1.260      ;
; -0.509 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.236     ; 1.260      ;
; -0.507 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.457      ;
; -0.506 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.456      ;
; -0.506 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.456      ;
; -0.505 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.455      ;
; -0.505 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.455      ;
; -0.505 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.455      ;
; -0.504 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.454      ;
; -0.504 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.454      ;
; -0.503 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.234     ; 1.256      ;
; -0.500 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.234     ; 1.253      ;
; -0.498 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.035     ; 1.450      ;
; -0.495 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.035     ; 1.447      ;
; -0.483 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.039     ; 1.431      ;
; -0.482 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.039     ; 1.430      ;
; -0.482 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.039     ; 1.430      ;
; -0.481 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.039     ; 1.429      ;
; -0.481 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.039     ; 1.429      ;
; -0.481 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.039     ; 1.429      ;
; -0.480 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.039     ; 1.428      ;
; -0.480 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.039     ; 1.428      ;
; -0.474 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.424      ;
; -0.471 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.421      ;
; -0.470 ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.035     ; 1.422      ;
; -0.467 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.234     ; 1.220      ;
; -0.461 ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.035     ; 1.413      ;
; -0.451 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.035     ; 1.403      ;
; -0.451 ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.035     ; 1.403      ;
; -0.446 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.396      ;
; -0.445 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.395      ;
; -0.445 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.395      ;
; -0.444 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.394      ;
; -0.444 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.394      ;
; -0.444 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.394      ;
; -0.443 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.393      ;
; -0.443 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.393      ;
; -0.437 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.035     ; 1.389      ;
; -0.434 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.035     ; 1.386      ;
; -0.414 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.234     ; 1.167      ;
; -0.413 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.363      ;
; -0.412 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.362      ;
; -0.412 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.362      ;
; -0.411 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.361      ;
; -0.411 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.361      ;
; -0.411 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.361      ;
; -0.410 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.039     ; 1.358      ;
; -0.410 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.360      ;
; -0.410 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.360      ;
; -0.409 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.039     ; 1.357      ;
; -0.409 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.039     ; 1.357      ;
; -0.408 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.039     ; 1.356      ;
; -0.408 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.039     ; 1.356      ;
; -0.408 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.039     ; 1.356      ;
; -0.407 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.039     ; 1.355      ;
; -0.407 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.039     ; 1.355      ;
; -0.404 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.035     ; 1.356      ;
; -0.402 ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.035     ; 1.354      ;
; -0.401 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.351      ;
; -0.401 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.035     ; 1.353      ;
; -0.400 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.234     ; 1.153      ;
; -0.398 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.035     ; 1.350      ;
; -0.398 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.348      ;
; -0.387 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.234     ; 1.140      ;
; -0.385 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.234     ; 1.138      ;
; -0.385 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.236     ; 1.136      ;
; -0.384 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.236     ; 1.135      ;
; -0.384 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.236     ; 1.135      ;
; -0.383 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.236     ; 1.134      ;
; -0.383 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.236     ; 1.134      ;
; -0.383 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.236     ; 1.134      ;
; -0.383 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.035     ; 1.335      ;
; -0.382 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.236     ; 1.133      ;
; -0.382 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.236     ; 1.133      ;
; -0.382 ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.035     ; 1.334      ;
; -0.382 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.035     ; 1.334      ;
; -0.380 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.035     ; 1.332      ;
; -0.376 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.234     ; 1.129      ;
; -0.374 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.236     ; 1.125      ;
; -0.373 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.234     ; 1.126      ;
; -0.373 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.236     ; 1.124      ;
; -0.373 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.236     ; 1.124      ;
; -0.372 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.236     ; 1.123      ;
; -0.372 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.236     ; 1.123      ;
; -0.372 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.236     ; 1.123      ;
; -0.371 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.236     ; 1.122      ;
; -0.371 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.236     ; 1.122      ;
; -0.366 ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.035     ; 1.318      ;
; -0.362 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.234     ; 1.115      ;
; -0.359 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.309      ;
; -0.358 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 1.000        ; -0.037     ; 1.308      ;
+--------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50MHz'                                                                                                                                                                     ;
+-------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; 0.178 ; Base_Controller:u1_Base_Controller|counter[4] ; Base_Controller:u1_Base_Controller|counter[4] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Base_Controller:u1_Base_Controller|counter[3] ; Base_Controller:u1_Base_Controller|counter[3] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Base_Controller:u1_Base_Controller|counter[2] ; Base_Controller:u1_Base_Controller|counter[2] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Base_Controller:u1_Base_Controller|counter[1] ; Base_Controller:u1_Base_Controller|counter[1] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; value1[3]                                     ; value1[3]                                     ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; state[0]                                      ; state[0]                                      ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; state[1]                                      ; state[1]                                      ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; Base_Controller:u1_Base_Controller|counter[0] ; Base_Controller:u1_Base_Controller|counter[0] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.045      ; 0.314      ;
; 0.204 ; Base_Controller:u1_Base_Controller|counter[1] ; Base_Controller:u1_Base_Controller|counter[2] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.045      ; 0.333      ;
; 0.261 ; counter[24]                                   ; counter[25]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.234      ; 0.579      ;
; 0.279 ; state[0]                                      ; value2[10]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.028      ; 0.391      ;
; 0.291 ; Base_Controller:u1_Base_Controller|clk_1MHz   ; Base_Controller:u1_Base_Controller|clk_1MHz   ; Base_Controller:u1_Base_Controller|clk_1MHz ; clk_50MHz   ; 0.000        ; 1.248      ; 1.758      ;
; 0.297 ; counter[3]                                    ; counter[3]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; counter[1]                                    ; counter[1]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; counter[25]                                   ; counter[25]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; Base_Controller:u2_Base_Controller|clk_1MHz   ; Base_Controller:u2_Base_Controller|clk_1MHz   ; Base_Controller:u2_Base_Controller|clk_1MHz ; clk_50MHz   ; 0.000        ; 1.248      ; 1.764      ;
; 0.298 ; counter[8]                                    ; counter[8]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; counter[5]                                    ; counter[5]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; counter[4]                                    ; counter[4]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; Base_Controller:u1_Base_Controller|counter[4] ; Base_Controller:u1_Base_Controller|counter[3] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.045      ; 0.428      ;
; 0.299 ; counter[27]                                   ; counter[27]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; counter[10]                                   ; counter[10]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; counter[2]                                    ; counter[2]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; counter[26]                                   ; counter[26]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; counter[24]                                   ; counter[24]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; counter[13]                                   ; counter[13]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; counter[11]                                   ; counter[11]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; counter[9]                                    ; counter[9]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; counter[19]                                   ; counter[19]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; counter[17]                                   ; counter[17]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; counter[15]                                   ; counter[15]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; counter[12]                                   ; counter[12]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; counter[7]                                    ; counter[7]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; counter[6]                                    ; counter[6]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; counter[14]                                   ; counter[14]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; counter[23]                                   ; counter[23]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; counter[22]                                   ; counter[22]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; counter[18]                                   ; counter[18]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; counter[16]                                   ; counter[16]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; state[0]                                      ; state[1]                                      ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.044      ; 0.437      ;
; 0.310 ; counter[20]                                   ; counter[20]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; counter[0]                                    ; counter[0]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; Base_Controller:u1_Base_Controller|counter[0] ; Base_Controller:u1_Base_Controller|counter[2] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.045      ; 0.440      ;
; 0.311 ; counter[21]                                   ; counter[21]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; Base_Controller:u1_Base_Controller|counter[0] ; Base_Controller:u1_Base_Controller|counter[1] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.045      ; 0.441      ;
; 0.313 ; state[0]                                      ; value1[3]                                     ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.044      ; 0.441      ;
; 0.321 ; counter[23]                                   ; counter[25]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.234      ; 0.639      ;
; 0.331 ; state[1]                                      ; value1[3]                                     ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.044      ; 0.459      ;
; 0.333 ; counter[22]                                   ; counter[25]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.234      ; 0.651      ;
; 0.349 ; counter[15]                                   ; value2[7]                                     ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.223      ; 0.656      ;
; 0.372 ; counter[22]                                   ; value2[7]                                     ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.223      ; 0.679      ;
; 0.391 ; counter[21]                                   ; counter[25]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.234      ; 0.709      ;
; 0.400 ; Base_Controller:u1_Base_Controller|counter[3] ; Base_Controller:u1_Base_Controller|counter[4] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.045      ; 0.529      ;
; 0.402 ; counter[20]                                   ; counter[25]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.234      ; 0.720      ;
; 0.445 ; counter[12]                                   ; value2[7]                                     ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.225      ; 0.754      ;
; 0.446 ; counter[3]                                    ; counter[4]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; counter[1]                                    ; counter[2]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; counter[5]                                    ; counter[6]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.568      ;
; 0.450 ; counter[13]                                   ; counter[14]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.038      ; 0.572      ;
; 0.451 ; counter[19]                                   ; counter[25]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.234      ; 0.769      ;
; 0.452 ; counter[11]                                   ; counter[12]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; counter[9]                                    ; counter[10]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; counter[7]                                    ; counter[8]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; counter[17]                                   ; counter[18]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; counter[15]                                   ; counter[16]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; counter[19]                                   ; counter[20]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.574      ;
; 0.456 ; counter[4]                                    ; counter[5]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; counter[23]                                   ; counter[24]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; counter[8]                                    ; counter[9]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; counter[0]                                    ; counter[1]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; counter[10]                                   ; counter[11]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; counter[2]                                    ; counter[3]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; counter[26]                                   ; counter[27]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; counter[4]                                    ; counter[6]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; counter[8]                                    ; counter[10]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; state[1]                                      ; state[0]                                      ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.044      ; 0.588      ;
; 0.460 ; counter[21]                                   ; counter[22]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; counter[0]                                    ; counter[2]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; counter[10]                                   ; counter[12]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; counter[2]                                    ; counter[4]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.582      ;
; 0.462 ; counter[24]                                   ; counter[26]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.582      ;
; 0.463 ; counter[12]                                   ; counter[13]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; counter[6]                                    ; counter[7]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; counter[14]                                   ; counter[15]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; counter[18]                                   ; counter[19]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; counter[16]                                   ; counter[17]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; counter[22]                                   ; counter[23]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; counter[12]                                   ; counter[14]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.038      ; 0.587      ;
; 0.465 ; counter[18]                                   ; counter[25]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.234      ; 0.783      ;
; 0.466 ; counter[6]                                    ; counter[8]                                    ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; counter[14]                                   ; counter[16]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; counter[20]                                   ; counter[21]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; counter[16]                                   ; counter[18]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; counter[18]                                   ; counter[20]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; counter[22]                                   ; counter[24]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.588      ;
; 0.470 ; Base_Controller:u1_Base_Controller|counter[1] ; Base_Controller:u1_Base_Controller|counter[3] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.045      ; 0.599      ;
; 0.471 ; counter[20]                                   ; counter[22]                                   ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.036      ; 0.591      ;
; 0.485 ; Base_Controller:u1_Base_Controller|counter[2] ; Base_Controller:u1_Base_Controller|counter[3] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.045      ; 0.614      ;
; 0.488 ; counter[25]                                   ; value2[7]                                     ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.033      ; 0.605      ;
; 0.489 ; Base_Controller:u1_Base_Controller|counter[2] ; Base_Controller:u1_Base_Controller|counter[4] ; clk_50MHz                                   ; clk_50MHz   ; 0.000        ; 0.045      ; 0.618      ;
+-------+-----------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Base_Controller:u1_Base_Controller|clk_1MHz'                                                                                                                                                                             ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.186 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.314      ;
; 0.350 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.478      ;
; 0.350 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.478      ;
; 0.353 ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.481      ;
; 0.376 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.504      ;
; 0.401 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.529      ;
; 0.430 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.748      ;
; 0.457 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.045      ; 0.586      ;
; 0.458 ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.586      ;
; 0.463 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.584      ;
; 0.466 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.587      ;
; 0.483 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.801      ;
; 0.489 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.807      ;
; 0.492 ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.620      ;
; 0.492 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.810      ;
; 0.512 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.640      ;
; 0.519 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.640      ;
; 0.542 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.860      ;
; 0.545 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.863      ;
; 0.547 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; -0.153     ; 0.478      ;
; 0.547 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; -0.153     ; 0.478      ;
; 0.549 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.867      ;
; 0.549 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.867      ;
; 0.551 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.045      ; 0.680      ;
; 0.556 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.045      ; 0.685      ;
; 0.557 ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.875      ;
; 0.559 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.237      ; 0.880      ;
; 0.561 ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.045      ; 0.690      ;
; 0.564 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.045      ; 0.693      ;
; 0.572 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.693      ;
; 0.573 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; -0.153     ; 0.504      ;
; 0.578 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.896      ;
; 0.579 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.041      ; 0.704      ;
; 0.580 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.041      ; 0.705      ;
; 0.580 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.898      ;
; 0.580 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.041      ; 0.705      ;
; 0.595 ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.723      ;
; 0.595 ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.723      ;
; 0.597 ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.725      ;
; 0.599 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; -0.153     ; 0.530      ;
; 0.602 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.920      ;
; 0.607 ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.735      ;
; 0.610 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.928      ;
; 0.611 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.929      ;
; 0.611 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.237      ; 0.932      ;
; 0.614 ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.735      ;
; 0.615 ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.743      ;
; 0.615 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.743      ;
; 0.616 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.045      ; 0.745      ;
; 0.616 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.045      ; 0.745      ;
; 0.618 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.739      ;
; 0.618 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.237      ; 0.939      ;
; 0.619 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.747      ;
; 0.621 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.237      ; 0.942      ;
; 0.622 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.040      ; 0.746      ;
; 0.637 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.955      ;
; 0.640 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.958      ;
; 0.655 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.045      ; 0.784      ;
; 0.660 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.041      ; 0.785      ;
; 0.660 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.041      ; 0.785      ;
; 0.660 ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.041      ; 0.785      ;
; 0.662 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.790      ;
; 0.663 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.791      ;
; 0.666 ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.794      ;
; 0.668 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.986      ;
; 0.670 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.237      ; 0.991      ;
; 0.671 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.045      ; 0.800      ;
; 0.672 ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.800      ;
; 0.673 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[14] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.237      ; 0.994      ;
; 0.674 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.040      ; 0.798      ;
; 0.676 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.994      ;
; 0.678 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.237      ; 0.999      ;
; 0.680 ; Base_Controller:u1_Base_Controller|pwm_counter[13] ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.808      ;
; 0.680 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.801      ;
; 0.684 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.805      ;
; 0.686 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.237      ; 1.007      ;
; 0.690 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.040      ; 0.814      ;
; 0.691 ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; -0.153     ; 0.622      ;
; 0.694 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.040      ; 0.818      ;
; 0.697 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 1.015      ;
; 0.698 ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.045      ; 0.827      ;
; 0.700 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.041      ; 0.825      ;
; 0.700 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[2]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.041      ; 0.825      ;
; 0.701 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.045      ; 0.830      ;
; 0.702 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.041      ; 0.827      ;
; 0.703 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.041      ; 0.828      ;
; 0.703 ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.041      ; 0.828      ;
; 0.705 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 1.023      ;
; 0.709 ; Base_Controller:u1_Base_Controller|pwm_counter[9]  ; Base_Controller:u1_Base_Controller|pwm_counter[11] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.830      ;
; 0.711 ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.045      ; 0.840      ;
; 0.714 ; Base_Controller:u1_Base_Controller|pwm_counter[1]  ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.045      ; 0.843      ;
; 0.717 ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|pwm_counter[12] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.845      ;
; 0.719 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.840      ;
; 0.721 ; Base_Controller:u1_Base_Controller|pwm_counter[0]  ; Base_Controller:u1_Base_Controller|pwm_counter[4]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.045      ; 0.850      ;
; 0.724 ; Base_Controller:u1_Base_Controller|pwm_counter[3]  ; Base_Controller:u1_Base_Controller|pwm_counter[5]  ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.045      ; 0.853      ;
; 0.730 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[15] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.237      ; 1.051      ;
; 0.731 ; Base_Controller:u1_Base_Controller|pwm_counter[8]  ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.852      ;
; 0.738 ; Base_Controller:u1_Base_Controller|pwm_counter[6]  ; Base_Controller:u1_Base_Controller|pwm_counter[16] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.237      ; 1.059      ;
; 0.741 ; Base_Controller:u1_Base_Controller|pwm_counter[7]  ; Base_Controller:u1_Base_Controller|pwm_counter[10] ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 0.000        ; 0.040      ; 0.865      ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Base_Controller:u2_Base_Controller|clk_1MHz'                                                                                                                                                                             ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.186 ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.314      ;
; 0.357 ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.675      ;
; 0.361 ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.482      ;
; 0.361 ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.679      ;
; 0.407 ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; -0.153     ; 0.338      ;
; 0.407 ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; -0.153     ; 0.338      ;
; 0.441 ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.569      ;
; 0.458 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.586      ;
; 0.460 ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.778      ;
; 0.466 ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.587      ;
; 0.475 ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.793      ;
; 0.479 ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.797      ;
; 0.481 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.799      ;
; 0.495 ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.813      ;
; 0.504 ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.632      ;
; 0.518 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.839      ;
; 0.526 ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.654      ;
; 0.537 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.855      ;
; 0.541 ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.859      ;
; 0.541 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.859      ;
; 0.543 ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.861      ;
; 0.548 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.866      ;
; 0.555 ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.873      ;
; 0.557 ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.875      ;
; 0.558 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.236      ; 0.878      ;
; 0.559 ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.680      ;
; 0.572 ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.693      ;
; 0.574 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.695      ;
; 0.575 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.696      ;
; 0.575 ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.696      ;
; 0.578 ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.896      ;
; 0.584 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.902      ;
; 0.587 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.045      ; 0.716      ;
; 0.599 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.236      ; 0.919      ;
; 0.601 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.729      ;
; 0.602 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.045      ; 0.731      ;
; 0.608 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.926      ;
; 0.610 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.928      ;
; 0.612 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.236      ; 0.932      ;
; 0.614 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.735      ;
; 0.614 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.236      ; 0.934      ;
; 0.615 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.743      ;
; 0.618 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.236      ; 0.938      ;
; 0.620 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.236      ; 0.940      ;
; 0.621 ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.742      ;
; 0.622 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.039      ; 0.745      ;
; 0.624 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.236      ; 0.944      ;
; 0.624 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.039      ; 0.747      ;
; 0.657 ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.778      ;
; 0.658 ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.779      ;
; 0.659 ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.234      ; 0.977      ;
; 0.665 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.045      ; 0.794      ;
; 0.666 ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.787      ;
; 0.667 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.788      ;
; 0.668 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.789      ;
; 0.672 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.236      ; 0.992      ;
; 0.674 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.236      ; 0.994      ;
; 0.676 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.039      ; 0.799      ;
; 0.678 ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.799      ;
; 0.678 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.236      ; 0.998      ;
; 0.678 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.236      ; 0.998      ;
; 0.678 ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.039      ; 0.801      ;
; 0.680 ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.801      ;
; 0.680 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.801      ;
; 0.681 ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.802      ;
; 0.684 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.236      ; 1.004      ;
; 0.686 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.236      ; 1.006      ;
; 0.688 ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.045      ; 0.817      ;
; 0.688 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.039      ; 0.811      ;
; 0.690 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.039      ; 0.813      ;
; 0.691 ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.236      ; 1.011      ;
; 0.701 ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|pwm_counter[16] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; -0.153     ; 0.632      ;
; 0.701 ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; -0.153     ; 0.632      ;
; 0.702 ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; -0.153     ; 0.633      ;
; 0.704 ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.045      ; 0.833      ;
; 0.709 ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.830      ;
; 0.715 ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.044      ; 0.843      ;
; 0.720 ; Base_Controller:u2_Base_Controller|pwm_counter[0]  ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.841      ;
; 0.731 ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.852      ;
; 0.731 ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.852      ;
; 0.732 ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|pwm_counter[6]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.853      ;
; 0.733 ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.854      ;
; 0.734 ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.855      ;
; 0.734 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.855      ;
; 0.734 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[11] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.236      ; 1.054      ;
; 0.738 ; Base_Controller:u2_Base_Controller|pwm_counter[15] ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.859      ;
; 0.738 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[12] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.236      ; 1.058      ;
; 0.740 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[14] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.236      ; 1.060      ;
; 0.741 ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|pwm_counter[10] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.039      ; 0.864      ;
; 0.742 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[8]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.039      ; 0.865      ;
; 0.742 ; Base_Controller:u2_Base_Controller|pwm_counter[2]  ; Base_Controller:u2_Base_Controller|pwm_counter[13] ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.236      ; 1.062      ;
; 0.744 ; Base_Controller:u2_Base_Controller|pwm_counter[4]  ; Base_Controller:u2_Base_Controller|pwm_counter[9]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.039      ; 0.867      ;
; 0.746 ; Base_Controller:u2_Base_Controller|pwm_counter[1]  ; Base_Controller:u2_Base_Controller|pwm_counter[5]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.867      ;
; 0.747 ; Base_Controller:u2_Base_Controller|pwm_counter[3]  ; Base_Controller:u2_Base_Controller|pwm_counter[7]  ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 0.000        ; 0.037      ; 0.868      ;
+-------+----------------------------------------------------+----------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                        ;
+----------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                        ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                             ; -2.170   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  Base_Controller:u1_Base_Controller|clk_1MHz ; -1.852   ; 0.186 ; N/A      ; N/A     ; -1.000              ;
;  Base_Controller:u2_Base_Controller|clk_1MHz ; -1.793   ; 0.186 ; N/A      ; N/A     ; -1.000              ;
;  clk_50MHz                                   ; -2.170   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                              ; -104.659 ; 0.0   ; 0.0      ; 0.0     ; -80.477             ;
;  Base_Controller:u1_Base_Controller|clk_1MHz ; -27.774  ; 0.000 ; N/A      ; N/A     ; -17.000             ;
;  Base_Controller:u2_Base_Controller|clk_1MHz ; -26.421  ; 0.000 ; N/A      ; N/A     ; -17.000             ;
;  clk_50MHz                                   ; -50.464  ; 0.000 ; N/A      ; N/A     ; -46.477             ;
+----------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pwm_signal1   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwm_signal2   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_50MHz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ir                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwm_signal1   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pwm_signal2   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwm_signal1   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pwm_signal2   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwm_signal1   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pwm_signal2   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 357      ; 0        ; 0        ; 0        ;
; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 357      ; 0        ; 0        ; 0        ;
; Base_Controller:u1_Base_Controller|clk_1MHz ; clk_50MHz                                   ; 1        ; 1        ; 0        ; 0        ;
; Base_Controller:u2_Base_Controller|clk_1MHz ; clk_50MHz                                   ; 1        ; 1        ; 0        ; 0        ;
; clk_50MHz                                   ; clk_50MHz                                   ; 706      ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; 357      ; 0        ; 0        ; 0        ;
; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; 357      ; 0        ; 0        ; 0        ;
; Base_Controller:u1_Base_Controller|clk_1MHz ; clk_50MHz                                   ; 1        ; 1        ; 0        ; 0        ;
; Base_Controller:u2_Base_Controller|clk_1MHz ; clk_50MHz                                   ; 1        ; 1        ; 0        ; 0        ;
; clk_50MHz                                   ; clk_50MHz                                   ; 706      ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 34    ; 34   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                           ;
+---------------------------------------------+---------------------------------------------+------+-------------+
; Target                                      ; Clock                                       ; Type ; Status      ;
+---------------------------------------------+---------------------------------------------+------+-------------+
; Base_Controller:u1_Base_Controller|clk_1MHz ; Base_Controller:u1_Base_Controller|clk_1MHz ; Base ; Constrained ;
; Base_Controller:u2_Base_Controller|clk_1MHz ; Base_Controller:u2_Base_Controller|clk_1MHz ; Base ; Constrained ;
; clk_50MHz                                   ; clk_50MHz                                   ; Base ; Constrained ;
+---------------------------------------------+---------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ir         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pwm_signal1 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pwm_signal2 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ir         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pwm_signal1 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pwm_signal2 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Jan 26 00:43:40 2025
Info: Command: quartus_sta Servo_Controller -c Servo_Controller
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Servo_Controller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_50MHz clk_50MHz
    Info (332105): create_clock -period 1.000 -name Base_Controller:u1_Base_Controller|clk_1MHz Base_Controller:u1_Base_Controller|clk_1MHz
    Info (332105): create_clock -period 1.000 -name Base_Controller:u2_Base_Controller|clk_1MHz Base_Controller:u2_Base_Controller|clk_1MHz
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.170
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.170             -50.464 clk_50MHz 
    Info (332119):    -1.852             -27.774 Base_Controller:u1_Base_Controller|clk_1MHz 
    Info (332119):    -1.793             -26.421 Base_Controller:u2_Base_Controller|clk_1MHz 
Info (332146): Worst-case hold slack is 0.343
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.343               0.000 clk_50MHz 
    Info (332119):     0.345               0.000 Base_Controller:u1_Base_Controller|clk_1MHz 
    Info (332119):     0.346               0.000 Base_Controller:u2_Base_Controller|clk_1MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -44.000 clk_50MHz 
    Info (332119):    -1.000             -17.000 Base_Controller:u1_Base_Controller|clk_1MHz 
    Info (332119):    -1.000             -17.000 Base_Controller:u2_Base_Controller|clk_1MHz 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.874
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.874             -40.562 clk_50MHz 
    Info (332119):    -1.530             -22.633 Base_Controller:u1_Base_Controller|clk_1MHz 
    Info (332119):    -1.459             -21.604 Base_Controller:u2_Base_Controller|clk_1MHz 
Info (332146): Worst-case hold slack is 0.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.299               0.000 clk_50MHz 
    Info (332119):     0.307               0.000 Base_Controller:u1_Base_Controller|clk_1MHz 
    Info (332119):     0.307               0.000 Base_Controller:u2_Base_Controller|clk_1MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -44.000 clk_50MHz 
    Info (332119):    -1.000             -17.000 Base_Controller:u1_Base_Controller|clk_1MHz 
    Info (332119):    -1.000             -17.000 Base_Controller:u2_Base_Controller|clk_1MHz 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.745
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.745             -12.395 clk_50MHz 
    Info (332119):    -0.621              -8.468 Base_Controller:u1_Base_Controller|clk_1MHz 
    Info (332119):    -0.569              -7.566 Base_Controller:u2_Base_Controller|clk_1MHz 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 clk_50MHz 
    Info (332119):     0.186               0.000 Base_Controller:u1_Base_Controller|clk_1MHz 
    Info (332119):     0.186               0.000 Base_Controller:u2_Base_Controller|clk_1MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -46.477 clk_50MHz 
    Info (332119):    -1.000             -17.000 Base_Controller:u1_Base_Controller|clk_1MHz 
    Info (332119):    -1.000             -17.000 Base_Controller:u2_Base_Controller|clk_1MHz 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4787 megabytes
    Info: Processing ended: Sun Jan 26 00:43:43 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


