<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US5340700 - Method for improved lithographic patterning in a semiconductor fabrication ... - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Method for improved lithographic patterning in a semiconductor fabrication process"><meta name="DC.contributor" content="Jang F. Chen" scheme="inventor"><meta name="DC.contributor" content="James A. Matthews" scheme="inventor"><meta name="DC.contributor" content="Microunity Systems Engineering, Inc." scheme="assignee"><meta name="DC.date" content="1993-11-3" scheme="dateSubmitted"><meta name="DC.description" content="A method of printing a sub-resolution device feature having first and second edges spaced in close proximity to one another on a semiconductor substrate includes the steps of first depositing a radiation-sensitive material on the substrate, then providing a first mask image segment which corresponds to the first edge. The first mask image segment is then exposed with radiation using an imaging tool to produce a first pattern edge gradient. The first pattern edge gradient defines the first edge of the feature in the material. A second mask image segment is then provided corresponding to the second feature edge. This second mask image segment is exposed to radiation to produce a second pattern edge gradient which defines the second edge of the feature. Once the radiation-sensitive material has been developed, the two-dimensional feature is reproduced on the substrate."><meta name="DC.date" content="1994-8-23" scheme="issued"><meta name="DC.relation" content="US:4591540" scheme="references"><meta name="DC.relation" content="US:4835088" scheme="references"><meta name="citation_reference" content="Chien, Paul et al.; &quot;Proximity Effects in Submicron Optical Lithography&quot;: pp. 35-39, SPIE vol. 772 Optical Microlithography VI (1987)."><meta name="citation_reference" content="Chien, Paul et al.; Proximity Effects in Submicron Optical Lithography : pp. 35 39, SPIE vol. 772 Optical Microlithography VI (1987)."><meta name="citation_reference" content="Dunbrack, Steve K.; &quot;Masks for Sub-0.5 micron Optical Lithography&quot;: pp. 2-8, SPIE vol. 922 Optical/Laser Microlithography (1988)."><meta name="citation_reference" content="Dunbrack, Steve K.; Masks for Sub 0.5 micron Optical Lithography : pp. 2 8, SPIE vol. 922 Optical/Laser Microlithography (1988)."><meta name="citation_reference" content="Flanner III, Philip D. et al.; &quot;Two-Dimensional Optical Proximity Effects&quot;: pp. 239-244, SPIE vol. 633 Optical Microlithography V (1986)."><meta name="citation_reference" content="Flanner III, Philip D. et al.; Two Dimensional Optical Proximity Effects : pp. 239 244, SPIE vol. 633 Optical Microlithography V (1986)."><meta name="citation_reference" content="Ito et al.; &quot;Submicrometer Pattern Correction for Optical Lithography&quot; pp. 9-17, SPIE vol. 922 Optical/Laser Microlithography (1988)."><meta name="citation_reference" content="Ito et al.; Submicrometer Pattern Correction for Optical Lithography pp. 9 17, SPIE vol. 922 Optical/Laser Microlithography (1988)."><meta name="citation_reference" content="Liu, Albert C. et al.; &quot;A Study of Projected Optical Images for Typical IC Mask Patterns Illuminated by Partially Coherent Light&quot;; pp. 1251-1263, IEEE Transactions on Electron Devices, vol. ED-30, No. 10, Oct. 1983."><meta name="citation_reference" content="Liu, Albert C. et al.; A Study of Projected Optical Images for Typical IC Mask Patterns Illuminated by Partially Coherent Light ; pp. 1251 1263, IEEE Transactions on Electron Devices, vol. ED 30, No. 10, Oct. 1983."><meta name="citation_reference" content="Maxwell, Graeme D. et al.; &quot;An Analysis of the Relevance to Linewidth Control of Various Aerial Image Characteristics&quot;; pp. 213-223, SPIE vol. 633 Optical Microlithography V (1986)."><meta name="citation_reference" content="Maxwell, Graeme D. et al.; An Analysis of the Relevance to Linewidth Control of Various Aerial Image Characteristics ; pp. 213 223, SPIE vol. 633 Optical Microlithography V (1986)."><meta name="citation_reference" content="Meyerhofer, Dietrich; &quot;Resolution and Proximity Effect in Optical Lithography&quot;: pp. 174-187, SPIE vol. 922 Optical/Laser Microlithography (1988)."><meta name="citation_reference" content="Meyerhofer, Dietrich; Resolution and Proximity Effect in Optical Lithography : pp. 174 187, SPIE vol. 922 Optical/Laser Microlithography (1988)."><meta name="citation_reference" content="Nissan Cohen, Y. et al.; Variable Proximity Corrections for Submicron Optical Lithographic Masks ; pp. 13 14, Proc. 1987 Symp. VLSI Tech. (1987)."><meta name="citation_reference" content="Nissan-Cohen, Y. et al.; &quot;Variable Proximity Corrections for Submicron Optical Lithographic Masks&quot;; pp. 13-14, Proc. 1987 Symp. VLSI Tech. (1987)."><meta name="citation_reference" content="Ong, Edith, et al; &quot;Comparison of Proximity Effects in Contrast Enhancement Layer and Bi-layer Resist Processes&quot;; pp. 443-448, J. Vac. Sci. Technol. B5 (1), Jan./Feb. 1987."><meta name="citation_reference" content="Ong, Edith, et al; Comparison of Proximity Effects in Contrast Enhancement Layer and Bi layer Resist Processes ; pp. 443 448, J. Vac. Sci. Technol. B5 (1), Jan./Feb. 1987."><meta name="citation_reference" content="Rosenbluth, Alan E. et al.; &quot;A Critical Examination of Submicron Optical Lithography Using Simulated Projection Images&quot;; pp. 1190-1195, J. Vac. Sci. Technol. B., vol. 1 No. 4, Oct.-Dec. 1983."><meta name="citation_reference" content="Rosenbluth, Alan E. et al.; A Critical Examination of Submicron Optical Lithography Using Simulated Projection Images ; pp. 1190 1195, J. Vac. Sci. Technol. B., vol. 1 No. 4, Oct. Dec. 1983."><meta name="citation_reference" content="Shamma, Nader et al.; &quot;A Method for Correction of Proximity Effect in Optical Projection Lithography&quot;; pp. 145-156, Proc. KTI Interface (1989)."><meta name="citation_reference" content="Shamma, Nader et al.; A Method for Correction of Proximity Effect in Optical Projection Lithography ; pp. 145 156, Proc. KTI Interface (1989)."><meta name="citation_reference" content="Starikov, A.; &quot;Use of a Single Size Square Serif for Variable Print Bias Compensation in Microlithography: Method, Design, and Practice&quot;, pp. 34-46, SPIE vol. 1088 Optical/Laser Microlithography (1989)."><meta name="citation_reference" content="Starikov, A.; Use of a Single Size Square Serif for Variable Print Bias Compensation in Microlithography: Method, Design, and Practice , pp. 34 46, SPIE vol. 1088 Optical/Laser Microlithography (1989)."><meta name="citation_reference" content="White, L. K.; &quot;Contact Hole Imaging in Stepper Lithography&quot;, pp. 1-8, SPIE vol. 733 Optical Lithography VI (1987)."><meta name="citation_reference" content="White, L. K.; Contact Hole Imaging in Stepper Lithography , pp. 1 8, SPIE vol. 733 Optical Lithography VI (1987)."><meta name="citation_reference" content="Wolf, T. M. et al.; &quot;Proximity Effects of Lithiography and Etching in Submicron Processes&quot;: pp. 335-349, Proc. KTI Interface (1989)."><meta name="citation_reference" content="Wolf, T. M. et al.; Proximity Effects of Lithiography and Etching in Submicron Processes : pp. 335 349, Proc. KTI Interface (1989)."><meta name="citation_patent_number" content="US:5340700"><meta name="citation_patent_application_number" content="US:08/149,122"><link rel="canonical" href="http://www.google.com/patents/US5340700"/><meta property="og:url" content="http://www.google.com/patents/US5340700"/><meta name="title" content="Patent US5340700 - Method for improved lithographic patterning in a semiconductor fabrication process"/><meta name="description" content="A method of printing a sub-resolution device feature having first and second edges spaced in close proximity to one another on a semiconductor substrate includes the steps of first depositing a radiation-sensitive material on the substrate, then providing a first mask image segment which corresponds to the first edge. The first mask image segment is then exposed with radiation using an imaging tool to produce a first pattern edge gradient. The first pattern edge gradient defines the first edge of the feature in the material. A second mask image segment is then provided corresponding to the second feature edge. This second mask image segment is exposed to radiation to produce a second pattern edge gradient which defines the second edge of the feature. Once the radiation-sensitive material has been developed, the two-dimensional feature is reproduced on the substrate."/><meta property="og:title" content="Patent US5340700 - Method for improved lithographic patterning in a semiconductor fabrication process"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("iJjtU5P1FMOEogSY5YCYDg"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("JPN"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("iJjtU5P1FMOEogSY5YCYDg"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("JPN"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us5340700?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US5340700"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=6505BAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS5340700&amp;usg=AFQjCNEbxJ3qsmU3XwASuEgP6eiWr_5UUw" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US5340700.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US5340700.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US5340700" style="display:none"><span itemprop="description">A method of printing a sub-resolution device feature having first and second edges spaced in close proximity to one another on a semiconductor substrate includes the steps of first depositing a radiation-sensitive material on the substrate, then providing a first mask image segment which corresponds...</span><span itemprop="url">http://www.google.com/patents/US5340700?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US5340700 - Method for improved lithographic patterning in a semiconductor fabrication process</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US5340700 - Method for improved lithographic patterning in a semiconductor fabrication process" title="Patent US5340700 - Method for improved lithographic patterning in a semiconductor fabrication process"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US5340700 A</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 08/149,122</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Aug 23, 1994</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Nov 3, 1993</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Apr 6, 1992</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/CA2132005A1">CA2132005A1</a>, </span><span class="patent-bibdata-value"><a href="/patents/DE69319901D1">DE69319901D1</a>, </span><span class="patent-bibdata-value"><a href="/patents/DE69319901T2">DE69319901T2</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP0634028A1">EP0634028A1</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP0634028B1">EP0634028B1</a>, </span><span class="patent-bibdata-value"><a href="/patents/WO1993020482A1">WO1993020482A1</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">08149122, </span><span class="patent-bibdata-value">149122, </span><span class="patent-bibdata-value">US 5340700 A, </span><span class="patent-bibdata-value">US 5340700A, </span><span class="patent-bibdata-value">US-A-5340700, </span><span class="patent-bibdata-value">US5340700 A, </span><span class="patent-bibdata-value">US5340700A</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Jang+F.+Chen%22">Jang F. Chen</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22James+A.+Matthews%22">James A. Matthews</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Microunity+Systems+Engineering,+Inc.%22">Microunity Systems Engineering, Inc.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US5340700.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5340700.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5340700.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (2),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (28),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (83),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (10),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (9)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=6505BAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/5340700&usg=AFQjCNFZYnCtOsmyY-IcG13a7hOMBWJaWw">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=6505BAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D5340700&usg=AFQjCNGuPDCgA2iUVuA1_ZG_pgGY6wo8Qg">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=6505BAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D5340700A%26KC%3DA%26FT%3DD&usg=AFQjCNErQ_J4P3mgDuTEzkB7w_sKMl4lVQ">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT53873522" lang="EN" load-source="patent-office">Method for improved lithographic patterning in a semiconductor fabrication process</invention-title></span><br><span class="patent-number">US 5340700 A</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA37351380" lang="EN" load-source="patent-office"> <div class="abstract">A method of printing a sub-resolution device feature having first and second edges spaced in close proximity to one another on a semiconductor substrate includes the steps of first depositing a radiation-sensitive material on the substrate, then providing a first mask image segment which corresponds to the first edge. The first mask image segment is then exposed with radiation using an imaging tool to produce a first pattern edge gradient. The first pattern edge gradient defines the first edge of the feature in the material.</div>
    <div class="abstract">A second mask image segment is then provided corresponding to the second feature edge. This second mask image segment is exposed to radiation to produce a second pattern edge gradient which defines the second edge of the feature. Once the radiation-sensitive material has been developed, the two-dimensional feature is reproduced on the substrate.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(7)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5340700-2.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5340700-2.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5340700-3.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5340700-3.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5340700-4.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5340700-4.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5340700-5.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5340700-5.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5340700-6.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5340700-6.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5340700-7.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5340700-7.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5340700-8.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5340700-8.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(22)</span></span></div><div class="patent-text"><div mxw-id="PCLM4771434" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>We claim:</claim-statement> <div class="claim"> <div num="1" class="claim">
      <div class="claim-text">1. In a method for lithographically transferring a pattern from a mask into a radiation-sensitive material deposited over a semiconductor substrate utilizing an imaging tool, said pattern including a feature having first and second edges, each of said first and second edges having associated edge gradients, said first and second edges being spaced in close proximity to one another such that said associated edge gradients interact causing said feature to be distorted in said radiation-sensitive material, an improved method comprising the steps of:<div class="claim-text">a) providing a first rectilinear mask image segment, said first rectilinear mask image segment having a first set of mask edges, all opposing mask edges in said first set of mask edges being spaced a distance greater than the Rayleigh limit of said imaging tool and greater than the distance between said first and second edges, a single edge from said first set of mask edges corresponding to said first edge;</div> <div class="claim-text">b) exposing said first rectilinear mask image segment with radiation using said imaging tool such that said single edge from said first set of mask edges produces a first pattern edge gradient defining said first edge of said two-dimensional feature in said material;</div> <div class="claim-text">c) providing a second rectilinear mask image segment, said second rectilinear mask image segment having a second set of mask edges, all opposing mask edges in said second set of mask edges being spaced a distance greater than said Rayleigh limit of said imaging tool and greater than said distance between said first and second edges, a single edge from said second set of mask edges corresponding to said second edge;</div> <div class="claim-text">d) exposing said second rectilinear mask image segment with radiation using said imaging tool such that said single edge from said second set of mask edges produces a second pattern edge gradient defining said second edge of said two-dimensional feature in said material, wherein said first and second edges are separated by distance which is less than or equal to the Rayleigh limit of said imaging tool and wherein said second pattern edge gradient and said first pattern edge gradient do not interact;</div> <div class="claim-text">e) developing said radiation-sensitive material, thereby reproducing said feature on said substrate.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" class="claim">
      <div class="claim-text">2. The method as defined in claim 1 wherein said first and second edges are substantially parallel to each other.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" class="claim">
      <div class="claim-text">3. The method as defined in claim 1 wherein said first and second edges are orthogonal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" class="claim">
      <div class="claim-text">4. The method as defined in claim 3 wherein said feature comprises a device contact of an integrated circuit, and said first and second edges define a corner of said contact.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" class="claim">
      <div class="claim-text">5. The method as defined in claim 1 wherein said first and second mask image segments comprise a single mask image having an area which is larger than said two-dimensional feature.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" class="claim">
      <div class="claim-text">6. The method as defined in claim 1 wherein said first mask image segment is provided on a first mask and said second mask image segment is provided on a second mask.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" class="claim">
      <div class="claim-text">7. The method as defined in claim 5 wherein said mask image is rectangular in shape, and said first mask image segment is substantially parallel to said second image segment.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" class="claim">
      <div class="claim-text">8. The method as defined in claim 7 wherein step (d) comprises the step of offsetting said mask image relative to said substrate.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" class="claim">
      <div class="claim-text">9. The method as defined in claim 2 wherein said material comprises a negative-acting photoresist layer.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" class="claim">
      <div class="claim-text">10. The method as defined in either claim 5 or 6 wherein said first and second mask image segments each have associated therewith an additional sub-resolution edge segment, each of said additional segments being spaced a predetermined distance away from, and substantially parallel to, said associated mask image segment, said additional segments functioning to increase the slope of first and second patterned edge gradients to enhance said printing of said two-dimensional feature.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" class="claim">
      <div class="claim-text">11. The method as defined in claim 10 wherein said predetermined distance is approximately 1.1 times the Rayleigh limit of said imaging tool.</div>
    </div>
    </div> <div class="claim"> <div num="12" class="claim">
      <div class="claim-text">12. In a process for fabricating semiconductor devices, including a method of lithographically printing a rectangular feature on a mask into a photoresist layer deposited over a semiconductor substrate utilizing an imaging tool, said rectangular feature having at least two opposing feature edges each having associated edge gradients, said at least two opposing feature edges being spaced such that said associated edge gradients interact causing said feature to be distorted in said photoresist layer, an improved method comprising the steps of:<div class="claim-text">decomposing said rectangular feature into a rectangular mask image having a pair of opposing mask edges of a length which is greater than or equal to the length of said opposing feature edges, said opposing mask edges being spaced apart a predetermined distance which is greater than the spacing between said opposing feature edges and greater than the Rayleigh limit of said imaging tool;</div> <div class="claim-text">exposing a first one of said pair of opposing mask edges with radiation using said imaging tool to produce a first pattern edge gradient which defines a first one of said feature edges in said photoresist layer;</div> <div class="claim-text">offsetting said rectangular mask image relative to said substrate;</div> <div class="claim-text">exposing the second one of said pair of opposing mask edges with radiation using said imaging tool to produce a second pattern edge gradient defining the second one of said feature edges in said photoresist layer, wherein said spacing between said opposing feature edges is less than or equal to the Rayleigh limit of said imaging tool and wherein said second pattern edge gradient and said first pattern edge gradient do not interact.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" class="claim">
      <div class="claim-text">13. The method as defined in claim 12 wherein said predetermined distance is greater than said Rayleigh limit.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" class="claim">
      <div class="claim-text">14. The method as defined in claim 13 wherein said offsetting step offsets said mask image a distance approximately equal to said predetermined distance minus said spacing.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" class="claim">
      <div class="claim-text">15. The method as defined in claim 13 wherein said rectangular feature is a square.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" class="claim">
      <div class="claim-text">16. The method as defined in claim 13 wherein said decomposing step includes the step of calculating the length of said mask edges as having a minimum dimension, D, which is given by the equation<div class="claim-text"> <pre xml:space="preserve" listing-type="equation">D=S+(位/NA)</pre> </div> <div class="claim-text">where S is the length of said feature edges, 位 is the wavelength of said radiation, and NA is the numerical aperture of said imaging tool.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" class="claim">
      <div class="claim-text">17. The method as defined in claim 12 wherein said pair of mask edges each have associated therewith an additional sub-resolution edge segment, each of said additional segments being spaced a certain distance away from, and substantially parallel to, said associated mask edge, said additional segments functioning to increase the slope of said first and second pattern edge gradients, thereby enhancing said printing of said rectangular feature.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" class="claim">
      <div class="claim-text">18. The method ad defined in claim 17 wherein said certain distance is approximately 1.1 times said Rayleigh limit.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" class="claim">
      <div class="claim-text">19. The method as defined in claim 14 wherein said photoresist comprises a negative-acting resist layer.</div>
    </div>
    </div> <div class="claim"> <div num="20" class="claim">
      <div class="claim-text">20. A process for fabricating an integrated circuit (IC) on a silicon substrate using a lithographic tool, an imaging decomposition algorithm for printing an array of square contacts having an edge dimension which is less than or equal to the Rayleigh limit of said lithographic tool comprising the steps of:<div class="claim-text">(a) calculating a minimum critical dimension (CD) for said printing process based on said edge dimension;</div> <div class="claim-text">(b) forming a plurality of decomposed image squares, each of which corresponds to one of said contacts within said array, said image squares having a dimension which is greater than or equal to said minimum CD;</div> <div class="claim-text">(c) calculating the minimum horizontal, vertical and diagonal pitches required between adjacent contacts within said array based upon a process of decomposing each of said contacts by sequentially exposing each edge of said image squares with radiation to produce the corresponding edge of said contacts on said substrate, said squares being offset relative to said substrate prior to each subsequent exposure in said sequence to align each of said image square edges to said corresponding edges of said contacts;</div> <div class="claim-text">(d) identifying as belonging to a first set of contacts, which of said adjacent contacts in said array violates said pitches, said contacts which are not identified as belonging to said first set being included in a second set;</div> <div class="claim-text">(e) forming a first decomposed image mask comprising the image squares corresponding to said second set of said contacts; and</div> <div class="claim-text">(f) forming a second decomposed image mask comprising the image squares corresponding to said first set of said of contacts.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="21" class="claim">
      <div class="claim-text">21. The algorithm as defined in claim 20 wherein said critical dimension is defined by the equation<div class="claim-text"> <pre xml:space="preserve" listing-type="equation">CD=S+(位/NA)</pre> </div> <div class="claim-text">where S is the length of said edges of said contacts, 位 is the wavelength of said radiation, and NA is the numerical aperture of said lithographic tool.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="22" class="claim">
      <div class="claim-text">22. The algorithm as defined in claim 21 wherein said minimum horizontal and vertical pitches are equal to said minimum critical dimension, and said minimum diagonal pitch is defined as M, where M is by the equation ##EQU2##</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES66530425" lang="EN" load-source="patent-office" class="description">
    <p>This is a continuation application of application Ser. No.07/863,791, filed Apr. 6, 1992 abandoned Feb. 23, 1993.</p>
    <heading>FIELD OF THE INVENTION</heading> <p>The present invention relates to the field of lithography; more specifically, to methods of manufacturing semiconductor integrated circuits by means of transferring mask patterns onto the surface of a silicon substrate.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p>Lithography, as used in the manufacture of integrated circuits (ICs), involves the process of printing two-dimensional geometric shapes onto the surface of a semiconductor substrate. These shapes make up the parts of the circuit, such as the gate electrodes, contacts, vias, metal interconnects, and so on.</p>
    <p>As part of the IC lithographic process, a radiation-sensitive material, such as photoresist, is usually applied to the silicon wafer and dried. The photoresist layer is then exposed using the proper geometrical patterns through a photomask by means of an imaging tool. The imaging tool utilizes some source of light or radiation to expose the mask. After exposure, the wafer is usually soaked in a solution that develops the exposed images in the photoresist. By way of example, these masking patterns provide a way of developing electrical contacts on the silicon substrate.</p>
    <p>Quite commonly, the geometries used for fabricating IC devices are rectangular in shape. When printing rectilinear geometries, certain problems arise, particularly at the corner regions of the pattern. For example, during exposure to light or radiation the photoresist integrates energy contributions from all surrounding areas. This means that the exposure dose in one vicinity of the wafer is affected by the exposure dose in neighboring vicinities. This phenomenon is frequently referred to as the proximity effect.</p>
    <p>Since a corner region in a photoresist pattern lacks neighboring regions, the exposure dose in a corner will always be less than the exposure dose delivered to the body or to an elongated side of the pattern. As a result, the corners of a developed photoresist pattern will actually be somewhat rounded, rather than square, due to the fact that less energy has been delivered to the corners than to the other areas of the masking pattern. In low density circuits where device geometries are large, corner rounding has a negligible effect on device behavior. However, in very large-scale integrated circuits (VLSI), where device structures are much smaller (e.g., submicron), rounding effects can wreak considerable havoc on the circuit's performance. For instance, rounding of electrical contacts reduces the total area available for conduction, thereby resulting in an increased contact resistance.</p>
    <p>Table 1, shown below, illustrates how corner rounding can produce a loss of area in small contacts for a typical semiconductor process. Obviously, it is undesirable for any VLSI circuit to suffer from the detrimental effects of increased contact resistance resulting from a loss of contact area.</p>
    <p>
      </p> <pre xml:space="preserve" listing-type="tabular">              TABLE 1______________________________________               Actual Feature   Actual CD   Area Lost DuringDesign CD   (in Resist) Printing     % Area Loss______________________________________0.60 渭m   0.577 渭m 0.099 渭m<sup>2</sup>                            27.4%0.55 渭m   0.518 渭m 0.092 渭m<sup>2</sup>                            30.4%0.50 渭m   0.371 渭m 0.142 渭m<sup>2</sup>                            56.0%0.45 渭m   0.285 渭m 0.139 渭m<sup>2</sup>                            68.5%0.40 渭m   Not resolved               0.160 渭m<sup>2</sup>                            100%______________________________________</pre>
    
    <p>Another challenging task of the IC lithographic process is to print a two-dimensional feature, such as a contact mask, with feature sizes comparable to, or smaller than, the resolution limit to the imaging tool, Practitioners in the art understand that the resolution of an imaging tool is ordinarily defined as the minimum feature that the exposure tool can repeatedly print onto the wafer. By way of example, the resolution of a commercial imaging tool such as the ASM 5500/60 is around 0.47 microns. This means that as the critical dimensions of the mask features shrink--approaching the resolution limit of the lithographic equipment--the consistency between the mask layout and the actual layout pattern developed in the photoresist is significantly reduced. In fact, beyond a certain dimensional limit, some images are simply unresolvable (see, e.g., Table 1).</p>
    <p>FIGS. 1A-1C illustrate this phenomenon. FIG. 1A shows an isolated feature edge illuminated by a light or a radiation source. After the illuminated feature edge is passed through the lense of the associated imaging tool, an image intensity edge gradient is produced on the substrate surface. This aerial edge gradient represents the change in image intensity from the fully illuminated regions to the completely dark or masked regions of the substrate.</p>
    <p>FIG. 1B illustrates a feature having two close edges which are exposed simultaneously by an imaging tool. In accordance with the principles discussed above, each edge of the feature produces as its own aerial edge gradient with no diffraction at the edge separation shown. In other words, the adjacent edge gradients are not mixed due to the fact that the feature is completely resolvable by the imaging tool. Note that each edge gradient represents the characteristic of the imaging tool, which can be described by its numerical aperture (NA) and the exposure wavelength (位) of the source radiation.</p>
    <p>When the two feature edges are brought into close proximity during a single exposure, the two edge gradients begin to interact or diffract. At a certain minimum separation (shown in FIG. 1B), the two adjacent edge gradients still maintain their own identity. However, as the two edges are moved closer than the minimum resolvable separation of the imaging tool (as shown in FIG. 1C), diffraction causes a mixture of the edge gradients. The result is that the identity of each individual edge is lost. In other words, the combined aerial edge gradients are simply not resolvable.</p>
    <p>The minimum separation that must be maintained in a lithographic process to avoid overlapping of edge gradients is defined by the Rayleigh limit (i.e., the resolution) of the imaging tool. Mathematically, the Rayleigh limit can be expressed as:</p>
    <p>
      </p> <pre xml:space="preserve" listing-type="equation">Rayleigh limit=k(位/NA)</pre>
    
    <p>where k is an adjustable parameter dependent upon a variety of processing factors such as resist type. A typical value of k for a semiconductor production process is about 0.7. For a state-of-the-art imaging tool, such as the ASM 5500/60, 位=0.36 microns, NA=0.54, so that the minimum separation of two resolvable edges is approximately 0.47 microns. What this means is that this particular imaging tool is not useful for printing features that have critical dimensions or patterned edges which are spaced narrower than approximately 0.47 microns apart.</p>
    <p>Based on the Rayleigh criterion, it is apparent that in order to improve the resolution of photolithographic processes, a new generation of imaging tools may need to be created. These tools would have to achieve higher numerical apertures and/or utilize new exposure sources having much shorter wavelengths. The problem, however, is that such improved imaging tools are not commercially available at present. Moreover, the development of such tools will require substantial investment of capital as well as considerable advances in existing imaging technologies. Alternative techniques such as exposure tuning, contrast enhancement layers, phase shift masking, and E-beam or X-ray technologies are currently either very costly or offer only minimal improvements in the resolution limit.</p>
    <p>As will be seen, the present invention discloses a novel method of image decomposition which can be utilized in conjunction with existing imaging tools to radically improve the resolution limit of a lithographic process. The invented method is particularly well-suited for use in printing very small two-dimensional features such as contacts, vias, etc., on a semiconductor wafer. In addition, the invented method relieves the Rayleigh limit when imaging larger feature sizes and produces the desired two-dimensional patterns with much less complicated exposure routines as compared to prior art approaches. The net result is that the present invention markedly improves the overall lithographic process while extending the resolution limit far beyond that which is ordinarily achievable using standard imaging tools and techniques.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>A method of improving the lithographic patterning process for semiconductor manufacturing is disclosed. According to the present invention, feature edges are decomposed by means of uncorrelated edge exposures, wherein two feature edges that are separated by less than the Rayleigh limit of the imaging tool are printed by means of separate exposure stages using a decomposed image mask.</p>
    <p>Thus, one of the objects of the present invention is to overcome the aforementioned problems of prior art lithographic processes; especially when printing small features (e.g., device contacts).</p>
    <p>Another object of the present invention is to facilitate the printing of sub-resolution two-dimensional patterns (i.e., below the Rayleigh limit of the associated imaging tool). This ability is realized without modifications to the imaging tools hardware elements.</p>
    <p>Another object of the present invention is provide a simple lithographic method for printing orthogonal edges while minimizing rounding effects. The achieved result is a much more "squared" contact pattern--defined with significantly less two-dimensional shrinking problems.</p>
    <p>Yet another object of the present invention is to provide a lithographic method wherein adjacent feature edges are printed in an uncorrelated fashion. In accordance with one embodiment of the invention, only one feature edge is effectively exposed at a time. One consequence of the invented method is that the effective depth of focus is comparable to those larger features that have completely uncorrelated edges.</p>
    <p>It is still another object of the present invention to provide a lithographic processing method which is capable of benefiting from future improvements and advancements in the imaging tool technology field. As newer, better-performing lithographic tools are created, the present invention is capable of exploiting this new technology to the fullest extent. This means that through the use of the present invention, the resolution limit of an imaging tool can always be improved.</p>
    <p>It is another object of the present invention to provide a method which may be combined with advanced resist process technology to further extend the resolution limit of the lithographic system.</p>
    <p>It is still another object of the present invention to provide an image decomposition algorithm which can be integrated into current computer aided design (CAD) tools to become an automated procedure for use in a lithographic process. In such a case, the decomposition process becomes transparent to the integrated circuit designer. Furthermore, using the image decomposition algorithm of the present invention permits, image offset exposure information to be generated and supplied directly to the stepper machine. Again, this process can be carried out transparent to on-line operators in order to minimize handling errors and further improve the manufacturing process of semiconductor wafers.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>FIG. 1A-1C illustrate the problems which arise in optical lithography as device features shrink.</p>
    <p>FIGS. 2A-2C illustrates the basic concept of decomposing features using uncorrelated edges.</p>
    <p>FIG. 3 further illustrates how the concepts shown in FIG. 2 can be combined to produce a minimum-sized contact opening.</p>
    <p>FIG. 4 is an example showing how the method of the present invention can be utilized to print a two-dimensional feature having two edges which are smaller than the resolution limit of the imaging tool.</p>
    <p>FIG. 5 shows how the concept presented in the diagram of FIG. 4 may be extended using additional exposure steps to produce even smaller feature sizes.</p>
    <p>FIG. 6 illustrates a process whereby a designed contact feature is constructed utilizing the image decomposition method of the present invention.</p>
    <p>FIG. 7 illustrates the derivation of the straight edge dimension for a designed square feature.</p>
    <p>FIGS. 8A and 8B show the minimum pitches needed, as calculated in both orthogonal and diagonal directions, for an array of contacts.</p>
    <p>FIG. 9 illustrates a method of improving the optical resolution by changing the aerial image gradient of a feature edge.</p>
    <p>FIG. 10 shows a decomposed image with intensity leveled edges.</p>
    <heading>DETAILED DESCRIPTION</heading> <p>A method for improving the lithographic patterning process in the fabrication of semiconductor devices is disclosed. The invented method is characterized by its applicability to all forms of optical lithography, laser and non-laser based deep ultraviolet (UV) lithography, X-ray lithography, as well as particle beam based lithography. In the following description, numerous specific details are set forth, such as specific tools, dimensions, material types, etc., in order to provide a thorough understanding of the present invention. It will be obvious, however, to one skilled in the art that these specific details need not be employed to practice the present invention. In other instances, well known processing steps have not been described in detail in order not to avoid unnecessarily obscuring the present invention.</p>
    <p>The basic concepts of the present invention avoid the restrictions of the Rayleigh limit when printing small two-dimensional features by means of multiple uncorrelated exposures. In conventional lithographic methods, two or more edges of a feature are defined by presenting them simultaneously in very close proximity during mask exposure. These edges, which appear on the same masking layer, are said to be correlated pattern edges. Upon exposure, the two correlated edges produce aerial edge gradients which are diffracting, and thus, are not resolvable. But if the two edges are spaced far enough apart, or decomposed into separate masking layers or exposure steps, no defraction occurs during exposure. In this latter case, the two edges are said to be uncorrelated.</p>
    <p>In the method of the present invention, only one patterned edge is defined at a time when producing small two-dimensional features. In the first exposure, one of the edge features is exposed. In the second exposure, a different edge is exposed. In one embodiment, this second exposure is performed using the same mask image that was used for the first exposure, however, for the second exposure the mask is offset by a predetermined distance from where the first edge was imaged. During the second exposure, the area previously exposed is generally protected from further exposure.</p>
    <p>After the photoresist has been developed, a resist pattern is produced which yields two edges spaced in close proximity. Since the two edges were not presented together at the same time as part of the same exposure step, they can be printed at an arbitrary separation while avoiding the adverse effects of diffraction. Printing feature edges by means of separate exposure stages or masking layers is referred within the context of this application as uncorrelated edge exposure.</p>
    <p>FIG. 2A-2C illustrates how separated exposure stages can be utilized to define patterns having narrowly spaced edges. The great advantage of this approach is that the separation between the edges can be much less than the Rayleigh limit without diffraction of an adjacent aerial edge gradient. In FIG. 2A, radiation 10 from an imaging tool 12 is employed to expose a first feature edge 11. This exposure produces an edge gradient 14 that exposes a resist layer formed over a semiconductor substrate 20. In the case of FIG. 2, a negative resist is used, resulting in an exposed resist area 15 and an unexposed area 16. In a negative-acting resist system, exposed area 15 becomes insoluble to the resist developer while the unexposed area 16 is unchanged (i.e., area 16 maintains a solubility in the developer solution). Note that modern negative-acting resist systems are capable of resolving sub-half-micron lines and spaces.</p>
    <p>In the second exposure stage shown in FIG. 2B, a second feature edge 13 is utilized together with imaging tool 12 to produce edge gradient 17. Feature edge 13 is intentionally offset relative to substrate 20 to produce the desired critical dimension in the photoresist layer. After the second exposure in the sequence, there is only a single unexposed area 16 surrounding on adjacent sides by exposed areas 15. After resist development, unexposed area 16 is developed away to leave an opening 21 having a dimension width "A", which may be considerably less than the Rayleigh limit of the imaging tool 12 (see FIG. 2C).</p>
    <p>FIG. 3 shows the method of FIGS. 2A-2C, superimposed into a single processing sequence. This sequence is more clearly illustrates how the use of uncorrelated edge exposures produces the designed feature size, whereas exposing both edges 11 and 13 simultaneously would result in an unresolvable image. It should be understood that the two-dimensional feature of either FIGS. 2A-2C or 3 may be printed using either a single masking image that is offset for each exposure, or alternatively, using two separate masking images which are aligned differently with respect to substrate 20.</p>
    <p>To fabricate large arrays of two-dimensional features (such as contact openings), a systematic structure must be created in which the masking image has a large enough dimension so that its edges remain uncorrelated, yet are resolvable. In accordance with the present invention, this requirement is satisfied by a method called "image decomposition." This method is illustrated using a negative system in the examples of FIGS. 4 and 5.</p>
    <p>FIG. 4 illustrates how a rectangular feature 25 is decomposed into a larger square mask image 26, and how mask image is then used to reproduce feature 25 on a silicon substrate. Feature 25 represents a designed feature which is to be patterned onto the substrate surface. It includes two relatively long edges (labelled "A" and "B") which are orthogonal to two relatively short edges (labelled "C" and "D"). (In the example of FIG. 4, assume that edges A and B are separated by a distance which is less than the Rayleigh limit of the imaging tool being used. Also assume that edges C and D are separated by a distance which is larger than the Rayleigh limit.)</p>
    <p>In the first stage of exposure, decomposed mask image 26 is aligned in a manner such that edge B' matches the location of edge B as will be printed on the substrate. This first edge is exposed as described above. In the second exposure stage, decomposed mask image 26 is offset, or shifted down relative to the first exposure, so that edge A' matches the position of edge A of feature 25. Note that in this example, short edges C and D are not a concern because they are separated by a distance which is beyond the Rayleigh limit. Since edges A and B are defined independently using two separate exposure stages (in this case, utilizing the same decomposed image), the aerial gradients cannot diffract. Hence, the small two-dimensional design feature is reproduced without the proximity or resolution difficulties experienced in the prior art.</p>
    <p>Extending the procedure of FIG. 4 to one which includes additional offsets to the left and to the right using the same decomposed mask image 26, a final feature 28 may be reproduced having an area that is considerably smaller as compared to the original exposed feature. This approach is illustrated diagramatically in FIG. 5. Note that the process which produces feature 28 requires a total of four exposure stages, rather than the two needed in the example of FIG. 4. Because the four edges of the reproduced feature have dimensions far below the resolution of the imaging tool, each of the four edges of feature 28 are defined independently. As explained earlier, each of the multiple exposure stages required to print a device contact such as feature 28, can be carried out either through the use of multiple masks, or by using a single mask (having a suitable decomposed image) that is approximately offset for each exposure . Thus, the invented method allows the printing of the sub-resolution device features in a semiconductor process.</p>
    <p>Because contact features are normally designed to have a square shape, it is convenient to decompose these features into larger square shapes. The edge size or critical dimension (CD) of the decomposed image, however, must be long enough to avoid the proximity effect previously described. Otherwise, severe corner rounding would yield a reconstructed contact feature having a circular, or less than square, shape.</p>
    <p>Recall that a square contact size is preferred since it has a lower contact resistance as compared to contacts having rounded corners. FIG. 6 illustrates how a designed contact feature 38 may be decomposed to a larger masking image 35 in order to reconstruct the final contact feature 38 on a semiconductor substrate. Notice that while the masked or ideal decomposed image 35 has square corners, the actual decomposed image 36 that is printed during each exposure stage suffers from corner rounding because of the proximity effect. Therefore, the key to printing a square contact is to optimize the critical dimension of the decomposed image 35 such that rounding effects are avoided in the final reconstructed feature. In other words, the smallest printable contact feature using the invented method is limited by the available straight edge dimension of the decomposed image square and the optical intensity gradient of that edge.</p>
    <p>It is observed that the corner rounding of a square resist feature is directly related to the Rayleigh criterion. This relationship is described in FIG. 7. FIG. 7 illustrates a square, decomposed image 40 having an edge length CD, where CD represents the design critical dimension for the decomposed square image. When this image is actually printed using a standard resist process, the actual decomposed image 42 exhibits rounded corners. The radius of each rounded corner is represented in FIG. 7 by the dimension R. The straight edge dimension of the resist pattern, S, is calculated to be</p>
    <p>
      </p> <pre xml:space="preserve" listing-type="equation">S=CD-(位/NA).</pre>
    
    <p>This equation also points out that if the critical dimension of the design is less than (位NA) of the associated imaging tool being used, then a straight edge will not be produced. That is, the square, design contact feature will be printed with rounded corners. In extreme cases, the design feature may not be printed at all.</p>
    <p>Thus, the relationship of FIG. 7 can be used to predict to the minimum CD needed for the decomposed image. For example, if the design calls for 0.3 micron contact opening using a commercially available stepper with the parameters 位=0.365 microns, NA=0.54, then the CD for the decomposed square image is calculated to be 0.973 microns. This means that a decomposed mask image having an approximate one micron CD is needed in order to properly define a 0.3 micron square contact when employing the invented method.</p>
    <p>Because the decomposed image or mask segments are always larger than the designed feature, and because multiple exposures are needed in the presently invented method in order to delineate each contact, certain pitch limitations arise. For example, during each edge exposure the decomposed image must be offset accordingly (or separate mask layers employed). Any offsetting step affects the area surrounding the printed contact feature. Since it has been exposed, this area is rendered unusable for the creation of other contact features. Based on these considerations, the minimum separations required for neighboring contact features are given by the equations below, as well as shown graphically in FIGS. 8A and 8B. Note that in each case, S is defined as the final target contact size, N is defined as the minimum horizontal or vertical pitch, and M is defined as the minimum diagonal pitch. ##EQU1##</p>
    <p>Having thus far described the individual steps required for printing sub-resolution features in accordance with the present invention, a general image decomposition algorithm for producing a contact array mask is now described. This algorithm is preferably integrated into existing CAD tools, so that it is implemented as an automatic procedure during the lithographic process. The algorithm comprises the following comprehensive steps. (It is appreciated that not all of these steps may be required depending upon the particular process or application employed).</p>
    <p>A) Determine the final contact mask size S, as required for the design;</p>
    <p>B) Calculate the minimum CD required for the decomposed image square by using the relationship CD=S+(位/NA);</p>
    <p>C) Form the decomposed image or images based on each contact;</p>
    <p>D) Determine the steps (e.g., image offset and exposure stages) required to decompose the final feature;</p>
    <p>E) Determine the peripheral area surrounding each contact that will be affected by the decomposing process;</p>
    <p>F) Calculate the minimum pitches N and M for the vertical, horizontal and diagonal directions (where N=CD and M=2(位/NA)).</p>
    <p>G) Verify that all contacts are separated by at least more than the minimum pitches.</p>
    <p>H) If none of the pitch rules are violated, then form the decomposed mask or masks.</p>
    <p>I) If adjacent contacts have a pitch which is less than the minimum required, then remove one of the neighboring contacts from the current decomposed mask to a second decomposed mask;</p>
    <p>J) Generate a second decomposed mask to accommodate the removed contacts from the previous step, keeping the same relative location;</p>
    <p>K) Recheck the pitch rules once again to ensure that both masks have no violations;</p>
    <p>L) Form the decomposed image mask for each contact mask;</p>
    <p>M) Generate the corresponding exposure routine information (e.g., offsets, mask changes, etc.).</p>
    <p>As described by the above algorithm, when a contact mask has a tighter design pitch than is allowed by the design rules, at least two decomposed sub-masks must be created. This is indicated in steps I-M. The two sub-masks must then be combined in the final processing sequence in order to print the full contact array.</p>
    <p>It should be understood that the above-described decomposition algorithm is applicable to both clear and dark field masks. It has been observed that the clear field mask has certain advantages which include fewer pitch restrictions and lack of concern about involuntarily exposing areas. Accordingly, a negative-acting resist process is employed in the currently preferred embodiment. For dark field masks, an extra mask is often needed to account for involuntarily exposed areas.</p>
    <p>Since the present invention relies upon multiple exposure stages, it should also be understood that misplacement of any edge can affect the total CD control of the final feature. However, commercial imaging tools are presently available with stage movements having precisions of approximately 0.005 microns. This high level of precision--combined with the fact that in the present invention image offsets are generally in close proximity to the original exposure--means that the overall impact of the lithographic tool's precision is negligible. Moreover, utilizing the uncorrelated edge exposure method of the present invention permits the depth of focus to be much greater than that of conventional printing methods. It is believed that any CD error induced by the stage precision of the hardware is more than compensated by the gain of having a more favorable depth of focus.</p>
    <p>Indeed, the results shown below in Table 2 indicate that the present invention is capable of achieving remarkably "square-like" contact features with 0.25 micron dimensions.</p>
    <p>
      </p> <pre xml:space="preserve" listing-type="tabular">              TABLE 2______________________________________   Actual CD   Actual FeatureTarget CD   (In Resist) Area Lost   % Area Lost______________________________________0.50 渭m   0.492 渭m 0.048 渭m<sup>2</sup>                           19.0%0.40 渭m   0.408 渭m 0.034 渭m<sup>2</sup>                           21.0%0.30 渭m   0.309 渭m 0.020 渭m<sup>2</sup>                           22.0%0.25 渭m   0.261 渭m 0.015 渭m<sup>2</sup>                           24.0%______________________________________</pre>
    
    <p>These results are then all the more astounding when one considers that the imaging tool and resist process employed (an ASM 5500/60, with a Shipley resist SNR 248 process) is barely capable of resolving 0.45 micron with more contacts than 60% of loss in area using a standard printing method (see Table 1). With the invented method, the same tool now yields contacts as small as 0.25 microns with less than 25% area loss--thus, effectively doubling the resolution performance of the exposure tool.</p>
    <p>The smallest printable dimension using the decomposition method described thus far described is ultimately limited by the intensity edge gradient produced by the imaging tool and the resist process. However, a further improvement can be made to the presently invented method by the addition of specialized lineations placed in close proximity to the feature edge. A mask which incorporates such lineations, also known as "intensity leveling bars", is disclosed in co-pending application entitled "Improved Mask for Photolithography", Ser. No. 07/821,793, filed Jan. 16, 1992, which application is assigned to the assignee of the present invention.</p>
    <p>Intensity leveling bars perform the function of increasing the slope of the intensity edge gradient, in order to improve the resolution of the imaging system. The leveling bars themselves consist of very thin lines or features placed parallel to isolated edges of the feature. Each leveling line has a dimension which renders essentially unresolvable by the imaging tool. However, its function is not to be printed onto the substrate, but rather to affect the contrast of the adjacent feature edge so that the aerial image gradient of the intensity leveled feature edge has a steeper slope as comparable to the normal edge gradient.</p>
    <p>FIG. 9 illustrates the use of an intensity leveling bar 46 in conjunction with the printing of feature edge 45. The width of leveling bar 46 is preferably on the order 0.1 microns wide. The essential characteristic of intensity leveling bar 46 is that it be unresolvable by the imaging tool; that is, bar 46 must be narrow enough so as not to be printed during the exposure of feature edge 45. FIG. 9 illustrates that upon exposure by imaging tool 47, an edge gradient 48 is produced which is characterized by a steeper slope. This steeper edge gradient slope translates into improved imaging resolution.</p>
    <p>Table 3 illustrates, by way of example, the astounding results achieved utilizing the decomposition method described earlier in conjunction with intensity leveling bars.</p>
    <p>
      </p> <pre xml:space="preserve" listing-type="tabular">              TABLE 3______________________________________   Actual CD   Actual FeatureTarget CD   (In Resist) Area Lost   % Area Lost______________________________________0.20 渭m   0.198 渭m 0.0090 渭m<sup>2</sup>                           22.8%0.10 渭m   0.095 渭m 0.0021 渭m<sup>2</sup>                           21.0%______________________________________</pre>
    
    <p>As can be seen, the present invention allows the printing of contacts having a feature size as small as 0.1 microns wide utilizing the same imaging tool and resist process as found in Table 1. (Note that the results of Table 3 were produced using an adjusted resist thickness of 0.3 microns.) It is remarkable that even at these very small dimensions, the percent of area loss due to corner rounding is minimal (approximately 20%).</p>
    <p>FIG. 10 illustrates an example of a decomposed square image 49 with an intensity leveled lineation 50. Intensity leveling lineation 50 has a width which is less than the resolution capability of the imaging tool. Currently, the dimension or width, I, of the intensity leveling bar is preferably one-fifth of the associated imaging tool's resolution. This is represented mathematically by the equation</p>
    <p>
      </p> <pre xml:space="preserve" listing-type="equation">I=(1/5)Rayleigh limit=(0.2k)(位/NA)</pre>
    
    <p>The separation, J, between the decomposed image and the intensity leveling lineation is preferably about 1.1 times the imaging tool's resolution. Again, this is expressed by the equation:</p>
    <p>
      </p> <pre xml:space="preserve" listing-type="equation">J=(1.1)Rayleigh limit=(1.1k)(位/NA)</pre>
    
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4591540">US4591540</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 23, 1984</td><td class="patent-data-table-td patent-date-value">May 27, 1986</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Superimposing in predetermined alignment</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4835088">US4835088</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 22, 1987</td><td class="patent-data-table-td patent-date-value">May 30, 1989</td><td class="patent-data-table-td ">Submicron Structures, Inc.</td><td class="patent-data-table-td ">Method and apparatus for generating high-resolution images</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Chien, Paul et al.; "<a href='http://scholar.google.com/scholar?q="Proximity+Effects+in+Submicron+Optical+Lithography"'>Proximity Effects in Submicron Optical Lithography</a>": pp. 35-39, SPIE vol. 772 Optical Microlithography VI (1987).</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Chien, Paul et al.; Proximity Effects in Submicron Optical Lithography : pp. 35 39, SPIE vol. 772 Optical Microlithography VI (1987).</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Dunbrack, Steve K.; "<a href='http://scholar.google.com/scholar?q="Masks+for+Sub-0.5+micron+Optical+Lithography"'>Masks for Sub-0.5 micron Optical Lithography</a>": pp. 2-8, SPIE vol. 922 Optical/Laser Microlithography (1988).</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Dunbrack, Steve K.; Masks for Sub 0.5 micron Optical Lithography : pp. 2 8, SPIE vol. 922 Optical/Laser Microlithography (1988).</td></tr><tr><td class="patent-data-table-td ">5</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Flanner III, Philip D. et al.; "<a href='http://scholar.google.com/scholar?q="Two-Dimensional+Optical+Proximity+Effects"'>Two-Dimensional Optical Proximity Effects</a>": pp. 239-244, SPIE vol. 633 Optical Microlithography V (1986).</td></tr><tr><td class="patent-data-table-td ">6</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Flanner III, Philip D. et al.; Two Dimensional Optical Proximity Effects : pp. 239 244, SPIE vol. 633 Optical Microlithography V (1986).</td></tr><tr><td class="patent-data-table-td ">7</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ito et al.; "<a href='http://scholar.google.com/scholar?q="Submicrometer+Pattern+Correction+for+Optical+Lithography"'>Submicrometer Pattern Correction for Optical Lithography</a>" pp. 9-17, SPIE vol. 922 Optical/Laser Microlithography (1988).</td></tr><tr><td class="patent-data-table-td ">8</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Ito et al.; Submicrometer Pattern Correction for Optical Lithography pp. 9 17, SPIE vol. 922 Optical/Laser Microlithography (1988).</td></tr><tr><td class="patent-data-table-td ">9</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Liu, Albert C. et al.; "<a href='http://scholar.google.com/scholar?q="A+Study+of+Projected+Optical+Images+for+Typical+IC+Mask+Patterns+Illuminated+by+Partially+Coherent+Light"'>A Study of Projected Optical Images for Typical IC Mask Patterns Illuminated by Partially Coherent Light</a>"; pp. 1251-1263, IEEE Transactions on Electron Devices, vol. ED-30, No. 10, Oct. 1983.</td></tr><tr><td class="patent-data-table-td ">10</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Liu, Albert C. et al.; A Study of Projected Optical Images for Typical IC Mask Patterns Illuminated by Partially Coherent Light ; pp. 1251 1263, IEEE Transactions on Electron Devices, vol. ED 30, No. 10, Oct. 1983.</td></tr><tr><td class="patent-data-table-td ">11</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Maxwell, Graeme D. et al.; "<a href='http://scholar.google.com/scholar?q="An+Analysis+of+the+Relevance+to+Linewidth+Control+of+Various+Aerial+Image+Characteristics"'>An Analysis of the Relevance to Linewidth Control of Various Aerial Image Characteristics</a>"; pp. 213-223, SPIE vol. 633 Optical Microlithography V (1986).</td></tr><tr><td class="patent-data-table-td ">12</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Maxwell, Graeme D. et al.; An Analysis of the Relevance to Linewidth Control of Various Aerial Image Characteristics ; pp. 213 223, SPIE vol. 633 Optical Microlithography V (1986).</td></tr><tr><td class="patent-data-table-td ">13</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Meyerhofer, Dietrich; "<a href='http://scholar.google.com/scholar?q="Resolution+and+Proximity+Effect+in+Optical+Lithography"'>Resolution and Proximity Effect in Optical Lithography</a>": pp. 174-187, SPIE vol. 922 Optical/Laser Microlithography (1988).</td></tr><tr><td class="patent-data-table-td ">14</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Meyerhofer, Dietrich; Resolution and Proximity Effect in Optical Lithography : pp. 174 187, SPIE vol. 922 Optical/Laser Microlithography (1988).</td></tr><tr><td class="patent-data-table-td ">15</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Nissan Cohen, Y. et al.; Variable Proximity Corrections for Submicron Optical Lithographic Masks ; pp. 13 14, Proc. 1987 Symp. VLSI Tech. (1987).</td></tr><tr><td class="patent-data-table-td ">16</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Nissan-Cohen, Y. et al.; "<a href='http://scholar.google.com/scholar?q="Variable+Proximity+Corrections+for+Submicron+Optical+Lithographic+Masks"'>Variable Proximity Corrections for Submicron Optical Lithographic Masks</a>"; pp. 13-14, Proc. 1987 Symp. VLSI Tech. (1987).</td></tr><tr><td class="patent-data-table-td ">17</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ong, Edith, et al; "<a href='http://scholar.google.com/scholar?q="Comparison+of+Proximity+Effects+in+Contrast+Enhancement+Layer+and+Bi-layer+Resist+Processes"'>Comparison of Proximity Effects in Contrast Enhancement Layer and Bi-layer Resist Processes</a>"; pp. 443-448, J. Vac. Sci. Technol. B5 (1), Jan./Feb. 1987.</td></tr><tr><td class="patent-data-table-td ">18</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Ong, Edith, et al; Comparison of Proximity Effects in Contrast Enhancement Layer and Bi layer Resist Processes ; pp. 443 448, J. Vac. Sci. Technol. B5 (1), Jan./Feb. 1987.</td></tr><tr><td class="patent-data-table-td ">19</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Rosenbluth, Alan E. et al.; "<a href='http://scholar.google.com/scholar?q="A+Critical+Examination+of+Submicron+Optical+Lithography+Using+Simulated+Projection+Images"'>A Critical Examination of Submicron Optical Lithography Using Simulated Projection Images</a>"; pp. 1190-1195, J. Vac. Sci. Technol. B., vol. 1 No. 4, Oct.-Dec. 1983.</td></tr><tr><td class="patent-data-table-td ">20</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Rosenbluth, Alan E. et al.; A Critical Examination of Submicron Optical Lithography Using Simulated Projection Images ; pp. 1190 1195, J. Vac. Sci. Technol. B., vol. 1 No. 4, Oct. Dec. 1983.</td></tr><tr><td class="patent-data-table-td ">21</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Shamma, Nader et al.; "<a href='http://scholar.google.com/scholar?q="A+Method+for+Correction+of+Proximity+Effect+in+Optical+Projection+Lithography"'>A Method for Correction of Proximity Effect in Optical Projection Lithography</a>"; pp. 145-156, Proc. KTI Interface (1989).</td></tr><tr><td class="patent-data-table-td ">22</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Shamma, Nader et al.; A Method for Correction of Proximity Effect in Optical Projection Lithography ; pp. 145 156, Proc. KTI Interface (1989).</td></tr><tr><td class="patent-data-table-td ">23</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Starikov, A.; "<a href='http://scholar.google.com/scholar?q="Use+of+a+Single+Size+Square+Serif+for+Variable+Print+Bias+Compensation+in+Microlithography%3A+Method%2C+Design%2C+and+Practice"'>Use of a Single Size Square Serif for Variable Print Bias Compensation in Microlithography: Method, Design, and Practice</a>", pp. 34-46, SPIE vol. 1088 Optical/Laser Microlithography (1989).</td></tr><tr><td class="patent-data-table-td ">24</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Starikov, A.; Use of a Single Size Square Serif for Variable Print Bias Compensation in Microlithography: Method, Design, and Practice , pp. 34 46, SPIE vol. 1088 Optical/Laser Microlithography (1989).</td></tr><tr><td class="patent-data-table-td ">25</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">White, L. K.; "<a href='http://scholar.google.com/scholar?q="Contact+Hole+Imaging+in+Stepper+Lithography"'>Contact Hole Imaging in Stepper Lithography</a>", pp. 1-8, SPIE vol. 733 Optical Lithography VI (1987).</td></tr><tr><td class="patent-data-table-td ">26</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">White, L. K.; Contact Hole Imaging in Stepper Lithography , pp. 1 8, SPIE vol. 733 Optical Lithography VI (1987).</td></tr><tr><td class="patent-data-table-td ">27</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Wolf, T. M. et al.; "<a href='http://scholar.google.com/scholar?q="Proximity+Effects+of+Lithiography+and+Etching+in+Submicron+Processes"'>Proximity Effects of Lithiography and Etching in Submicron Processes</a>": pp. 335-349, Proc. KTI Interface (1989).</td></tr><tr><td class="patent-data-table-td ">28</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Wolf, T. M. et al.; Proximity Effects of Lithiography and Etching in Submicron Processes : pp. 335 349, Proc. KTI Interface (1989).</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5680588">US5680588</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 6, 1995</td><td class="patent-data-table-td patent-date-value">Oct 21, 1997</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method and system for optimizing illumination in an optical photolithography projection imaging system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5703376">US5703376</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 5, 1996</td><td class="patent-data-table-td patent-date-value">Dec 30, 1997</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Multi-level resolution lithography</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5707765">US5707765</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 28, 1996</td><td class="patent-data-table-td patent-date-value">Jan 13, 1998</td><td class="patent-data-table-td ">Microunity Systems Engineering, Inc.</td><td class="patent-data-table-td ">Photolithography mask using serifs and method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5807649">US5807649</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 31, 1996</td><td class="patent-data-table-td patent-date-value">Sep 15, 1998</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Lithographic patterning method and mask set therefor with light field trim mask</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5811222">US5811222</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 24, 1996</td><td class="patent-data-table-td patent-date-value">Sep 22, 1998</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Projecting an image onto photosensitive material covering semiconductor substrate, then projecting a second image which partially overlaps the first</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5821014">US5821014</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 28, 1997</td><td class="patent-data-table-td patent-date-value">Oct 13, 1998</td><td class="patent-data-table-td ">Microunity Systems Engineering, Inc.</td><td class="patent-data-table-td ">Optical proximity correction method for intermediate-pitch features using sub-resolution scattering bars on a mask</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5914889">US5914889</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 13, 1996</td><td class="patent-data-table-td patent-date-value">Jun 22, 1999</td><td class="patent-data-table-td ">Lucent Technologies Inc.</td><td class="patent-data-table-td ">Computer-implemented method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5959325">US5959325</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 21, 1997</td><td class="patent-data-table-td patent-date-value">Sep 28, 1999</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method for forming cornered images on a substrate and photomask formed thereby</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6038020">US6038020</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 22, 1998</td><td class="patent-data-table-td patent-date-value">Mar 14, 2000</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">Mask pattern verification apparatus employing super-resolution technique, mask pattern verification method employing super-resolution technique, and medium with program thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6081658">US6081658</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 31, 1997</td><td class="patent-data-table-td patent-date-value">Jun 27, 2000</td><td class="patent-data-table-td ">Avant! Corporation</td><td class="patent-data-table-td ">Proximity correction system for wafer lithography</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6083272">US6083272</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 13, 1997</td><td class="patent-data-table-td patent-date-value">Jul 4, 2000</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Method of adjusting currents on a semiconductor device having transistors of varying density</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6120952">US6120952</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 1, 1998</td><td class="patent-data-table-td patent-date-value">Sep 19, 2000</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Achieving a desired transferred main feature dimension</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6174741">US6174741</a></td><td class="patent-data-table-td patent-date-value">Dec 19, 1997</td><td class="patent-data-table-td patent-date-value">Jan 16, 2001</td><td class="patent-data-table-td ">Siemens Aktiengesellschaft</td><td class="patent-data-table-td ">Method for quantifying proximity effect by measuring device performance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6184151">US6184151</a></td><td class="patent-data-table-td patent-date-value">Mar 24, 1999</td><td class="patent-data-table-td patent-date-value">Feb 6, 2001</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method for forming cornered images on a substrate and photomask formed thereby</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6214494">US6214494</a></td><td class="patent-data-table-td patent-date-value">Oct 7, 1998</td><td class="patent-data-table-td patent-date-value">Apr 10, 2001</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Serif mask design methodology based on enhancing high spatial frequency contribution for improved printability</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6218089">US6218089</a></td><td class="patent-data-table-td patent-date-value">May 22, 1998</td><td class="patent-data-table-td patent-date-value">Apr 17, 2001</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Photolithographic method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6238850">US6238850</a></td><td class="patent-data-table-td patent-date-value">Aug 23, 1999</td><td class="patent-data-table-td patent-date-value">May 29, 2001</td><td class="patent-data-table-td ">International Business Machines Corp.</td><td class="patent-data-table-td ">Method of forming sharp corners in a photoresist layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6251546">US6251546</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 1999</td><td class="patent-data-table-td patent-date-value">Jun 26, 2001</td><td class="patent-data-table-td ">Agere Systems Guardian Corp.</td><td class="patent-data-table-td ">Method of fabricating devices using an attenuated phase-shifting mask and an attenuated phase-shifting mask</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6284419">US6284419</a></td><td class="patent-data-table-td patent-date-value">Jan 24, 2001</td><td class="patent-data-table-td patent-date-value">Sep 4, 2001</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods of reducing proximity effects in lithographic processes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6289499">US6289499</a></td><td class="patent-data-table-td patent-date-value">Jan 7, 2000</td><td class="patent-data-table-td patent-date-value">Sep 11, 2001</td><td class="patent-data-table-td ">Avant! Corporation</td><td class="patent-data-table-td ">Proximity correction software for wafer lithography</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6319644">US6319644</a></td><td class="patent-data-table-td patent-date-value">Feb 12, 2001</td><td class="patent-data-table-td patent-date-value">Nov 20, 2001</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Methods of reducing proximity effects in lithographic processes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6330708">US6330708</a></td><td class="patent-data-table-td patent-date-value">Sep 17, 1998</td><td class="patent-data-table-td patent-date-value">Dec 11, 2001</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method for preparing command files for photomask production</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6370679">US6370679</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 1998</td><td class="patent-data-table-td patent-date-value">Apr 9, 2002</td><td class="patent-data-table-td ">Numerical Technologies, Inc.</td><td class="patent-data-table-td ">Data hierarchy layout correction and verification method and apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6376149">US6376149</a></td><td class="patent-data-table-td patent-date-value">May 26, 1999</td><td class="patent-data-table-td patent-date-value">Apr 23, 2002</td><td class="patent-data-table-td ">Yale University</td><td class="patent-data-table-td ">Methods and compositions for imaging acids in chemically amplified photoresists using pH-dependent fluorophores</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6383719">US6383719</a></td><td class="patent-data-table-td patent-date-value">May 19, 1998</td><td class="patent-data-table-td patent-date-value">May 7, 2002</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Forming patterns in photosensitive coatings on substrates, masking, light sensitive, illumination and exposure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6453452">US6453452</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 1998</td><td class="patent-data-table-td patent-date-value">Sep 17, 2002</td><td class="patent-data-table-td ">Numerical Technologies, Inc.</td><td class="patent-data-table-td ">Method and apparatus for data hierarchy maintenance in a system for mask description</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6453457">US6453457</a></td><td class="patent-data-table-td patent-date-value">Sep 29, 2000</td><td class="patent-data-table-td patent-date-value">Sep 17, 2002</td><td class="patent-data-table-td ">Numerical Technologies, Inc.</td><td class="patent-data-table-td ">Selection of evaluation point locations based on proximity effects model amplitudes for correcting proximity effects in a fabrication layout</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6470489">US6470489</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 1998</td><td class="patent-data-table-td patent-date-value">Oct 22, 2002</td><td class="patent-data-table-td ">Numerical Technologies, Inc.</td><td class="patent-data-table-td ">Design rule checking system and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6523162">US6523162</a></td><td class="patent-data-table-td patent-date-value">Aug 2, 2000</td><td class="patent-data-table-td patent-date-value">Feb 18, 2003</td><td class="patent-data-table-td ">Numerical Technologies, Inc.</td><td class="patent-data-table-td ">General purpose shape-based layout processing scheme for IC layout modifications</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6539521">US6539521</a></td><td class="patent-data-table-td patent-date-value">Sep 29, 2000</td><td class="patent-data-table-td patent-date-value">Mar 25, 2003</td><td class="patent-data-table-td ">Numerical Technologies, Inc.</td><td class="patent-data-table-td ">Dissection of corners in a fabrication layout for correcting proximity effects</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6556277">US6556277</a></td><td class="patent-data-table-td patent-date-value">Feb 20, 2001</td><td class="patent-data-table-td patent-date-value">Apr 29, 2003</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Photolithographic apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6560766">US6560766</a></td><td class="patent-data-table-td patent-date-value">Jul 26, 2001</td><td class="patent-data-table-td patent-date-value">May 6, 2003</td><td class="patent-data-table-td ">Numerical Technologies, Inc.</td><td class="patent-data-table-td ">Method and apparatus for analyzing a layout using an instance-based representation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6566030">US6566030</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2001</td><td class="patent-data-table-td patent-date-value">May 20, 2003</td><td class="patent-data-table-td ">Yale University</td><td class="patent-data-table-td ">Using chemically amplified photoresist comprising mixture of polymeric resin, photoacid generator, pH-dependent fluorophore</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6578188">US6578188</a></td><td class="patent-data-table-td patent-date-value">Apr 7, 2000</td><td class="patent-data-table-td patent-date-value">Jun 10, 2003</td><td class="patent-data-table-td ">Numerical Technologies, Inc.</td><td class="patent-data-table-td ">Method and apparatus for a network-based mask defect printability analysis system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6578190">US6578190</a></td><td class="patent-data-table-td patent-date-value">Jan 11, 2001</td><td class="patent-data-table-td patent-date-value">Jun 10, 2003</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Process window based optical proximity correction of lithographic images</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6584609">US6584609</a></td><td class="patent-data-table-td patent-date-value">Feb 28, 2000</td><td class="patent-data-table-td patent-date-value">Jun 24, 2003</td><td class="patent-data-table-td ">Numerical Technologies, Inc.</td><td class="patent-data-table-td ">Method and apparatus for mixed-mode optical proximity correction</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6596466">US6596466</a></td><td class="patent-data-table-td patent-date-value">Jan 25, 2000</td><td class="patent-data-table-td patent-date-value">Jul 22, 2003</td><td class="patent-data-table-td ">Cypress Semiconductor Corporation</td><td class="patent-data-table-td ">For integrated circuit structure that includes a contact hole formed adjacent to an intermediate &quot;cactus-shaped&quot; structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6606738">US6606738</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 30, 2001</td><td class="patent-data-table-td patent-date-value">Aug 12, 2003</td><td class="patent-data-table-td ">Advanced Micro Device, Inc.</td><td class="patent-data-table-td ">Analytical model for predicting the operating process window for lithographic patterning techniques based on photoresist trim technology</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6625801">US6625801</a></td><td class="patent-data-table-td patent-date-value">Sep 29, 2000</td><td class="patent-data-table-td patent-date-value">Sep 23, 2003</td><td class="patent-data-table-td ">Numerical Technologies, Inc.</td><td class="patent-data-table-td ">Dissection of printed edges from a fabrication layout for correcting proximity effects</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6653026">US6653026</a></td><td class="patent-data-table-td patent-date-value">Dec 20, 2000</td><td class="patent-data-table-td patent-date-value">Nov 25, 2003</td><td class="patent-data-table-td ">Numerical Technologies, Inc.</td><td class="patent-data-table-td ">Photolithography; integrated circuits; semiconductors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6665856">US6665856</a></td><td class="patent-data-table-td patent-date-value">Dec 1, 2000</td><td class="patent-data-table-td patent-date-value">Dec 16, 2003</td><td class="patent-data-table-td ">Numerical Technologies, Inc.</td><td class="patent-data-table-td ">Displacing edge segments on a fabrication layout based on proximity effects model amplitudes for correcting proximity effects</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6670082">US6670082</a></td><td class="patent-data-table-td patent-date-value">Oct 9, 2001</td><td class="patent-data-table-td patent-date-value">Dec 30, 2003</td><td class="patent-data-table-td ">Numerical Technologies, Inc.</td><td class="patent-data-table-td ">Building a library used for creating the alternating PSM</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6684382">US6684382</a></td><td class="patent-data-table-td patent-date-value">Aug 31, 2001</td><td class="patent-data-table-td patent-date-value">Jan 27, 2004</td><td class="patent-data-table-td ">Numerical Technologies, Inc.</td><td class="patent-data-table-td ">Microloading effect correction</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6757645">US6757645</a></td><td class="patent-data-table-td patent-date-value">Aug 7, 1998</td><td class="patent-data-table-td patent-date-value">Jun 29, 2004</td><td class="patent-data-table-td ">Numerical Technologies, Inc.</td><td class="patent-data-table-td ">Visual inspection and verification system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6792590">US6792590</a></td><td class="patent-data-table-td patent-date-value">Sep 29, 2000</td><td class="patent-data-table-td patent-date-value">Sep 14, 2004</td><td class="patent-data-table-td ">Numerical Technologies, Inc.</td><td class="patent-data-table-td ">Eliminating unnecessary evaluation points</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6830854">US6830854</a></td><td class="patent-data-table-td patent-date-value">Oct 14, 2003</td><td class="patent-data-table-td patent-date-value">Dec 14, 2004</td><td class="patent-data-table-td ">Numerical Technologies, Inc.</td><td class="patent-data-table-td ">System and method for correcting 3D effects in an alternating phase-shifting mask</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6873720">US6873720</a></td><td class="patent-data-table-td patent-date-value">Mar 20, 2001</td><td class="patent-data-table-td patent-date-value">Mar 29, 2005</td><td class="patent-data-table-td ">Synopsys, Inc.</td><td class="patent-data-table-td ">System and method of providing mask defect printability analysis</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6875545">US6875545</a></td><td class="patent-data-table-td patent-date-value">Nov 27, 2002</td><td class="patent-data-table-td patent-date-value">Apr 5, 2005</td><td class="patent-data-table-td ">Asml Masktools B.V.</td><td class="patent-data-table-td ">Performing a first exposure of the substrate utilizing a x-dipole illumination, and a second exposure of the substrate utilizing a y-dipole illumination; using optical proximity correction</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6918104">US6918104</a></td><td class="patent-data-table-td patent-date-value">Jan 17, 2003</td><td class="patent-data-table-td patent-date-value">Jul 12, 2005</td><td class="patent-data-table-td ">Synopsys, Inc.</td><td class="patent-data-table-td ">Automatically identifying evaluation points where errors are computed and analyzed for improved agreement between a design layout and an actual printed feature</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6925202">US6925202</a></td><td class="patent-data-table-td patent-date-value">Mar 20, 2001</td><td class="patent-data-table-td patent-date-value">Aug 2, 2005</td><td class="patent-data-table-td ">Synopsys, Inc.</td><td class="patent-data-table-td ">System and method of providing mask quality control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6964032">US6964032</a></td><td class="patent-data-table-td patent-date-value">Feb 28, 2003</td><td class="patent-data-table-td patent-date-value">Nov 8, 2005</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">efficiently configure SRAFs corresponding to an optimally configured annular illumination source of a lithographic projection system; lithographic masks</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6988259">US6988259</a></td><td class="patent-data-table-td patent-date-value">Dec 20, 2002</td><td class="patent-data-table-td patent-date-value">Jan 17, 2006</td><td class="patent-data-table-td ">Synopsys, Inc.</td><td class="patent-data-table-td ">semiconductor layout is first processed by a rule-based optical proximity correction system and then subsequently processed by a model-based optical proximity correction system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6993455">US6993455</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 5, 2005</td><td class="patent-data-table-td patent-date-value">Jan 31, 2006</td><td class="patent-data-table-td ">Infineon Technologies Ag</td><td class="patent-data-table-td ">comprises reading design data, determining contact holes, then applying photomask/photoresist bias for comparison of light intensity distribution</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7003755">US7003755</a></td><td class="patent-data-table-td patent-date-value">Feb 20, 2003</td><td class="patent-data-table-td patent-date-value">Feb 21, 2006</td><td class="patent-data-table-td ">Synopsys Inc.</td><td class="patent-data-table-td ">User interface for a networked-based mask defect printability analysis system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7003757">US7003757</a></td><td class="patent-data-table-td patent-date-value">May 26, 2004</td><td class="patent-data-table-td patent-date-value">Feb 21, 2006</td><td class="patent-data-table-td ">Synopsys, Inc.</td><td class="patent-data-table-td ">Dissection of edges with projection points in a fabrication layout for correcting proximity effects</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7014955">US7014955</a></td><td class="patent-data-table-td patent-date-value">Aug 28, 2001</td><td class="patent-data-table-td patent-date-value">Mar 21, 2006</td><td class="patent-data-table-td ">Synopsys, Inc.</td><td class="patent-data-table-td ">System and method for indentifying dummy features on a mask layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7024655">US7024655</a></td><td class="patent-data-table-td patent-date-value">Jul 23, 2002</td><td class="patent-data-table-td patent-date-value">Apr 4, 2006</td><td class="patent-data-table-td ">Cobb Nicolas B</td><td class="patent-data-table-td ">Mixed-mode optical proximity correction</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7093229">US7093229</a></td><td class="patent-data-table-td patent-date-value">Jul 11, 2003</td><td class="patent-data-table-td patent-date-value">Aug 15, 2006</td><td class="patent-data-table-td ">Synopsys, Inc.</td><td class="patent-data-table-td ">System and method for providing defect printability analysis of photolithographic masks with job-based automation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7107571">US7107571</a></td><td class="patent-data-table-td patent-date-value">Jul 16, 2001</td><td class="patent-data-table-td patent-date-value">Sep 12, 2006</td><td class="patent-data-table-td ">Synopsys, Inc.</td><td class="patent-data-table-td ">Visual analysis and verification system using advanced tools</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7159197">US7159197</a></td><td class="patent-data-table-td patent-date-value">Dec 31, 2001</td><td class="patent-data-table-td patent-date-value">Jan 2, 2007</td><td class="patent-data-table-td ">Synopsys, Inc.</td><td class="patent-data-table-td ">Shape-based geometry engine to perform smoothing and other layout beautification operations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7172838">US7172838</a></td><td class="patent-data-table-td patent-date-value">Sep 27, 2002</td><td class="patent-data-table-td patent-date-value">Feb 6, 2007</td><td class="patent-data-table-td ">Wilhelm Maurer</td><td class="patent-data-table-td ">Obtaining data for at least one feature from a layout database; assigning lithographic size identifier to feature; associating twin phase-edge pattern data with the at least one feature; exporting twin phase-edge pattern data to layout</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7236916">US7236916</a></td><td class="patent-data-table-td patent-date-value">Sep 9, 2003</td><td class="patent-data-table-td patent-date-value">Jun 26, 2007</td><td class="patent-data-table-td ">Synopsys, Inc.</td><td class="patent-data-table-td ">Structure and method of correcting proximity effects in a tri-tone attenuated phase-shifting mask</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7254251">US7254251</a></td><td class="patent-data-table-td patent-date-value">Jan 25, 2005</td><td class="patent-data-table-td patent-date-value">Aug 7, 2007</td><td class="patent-data-table-td ">Synopsys, Inc.</td><td class="patent-data-table-td ">System and method of providing mask defect printability analysis</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7354681">US7354681</a></td><td class="patent-data-table-td patent-date-value">Jun 30, 2004</td><td class="patent-data-table-td patent-date-value">Apr 8, 2008</td><td class="patent-data-table-td ">Asml Masktools B.V.</td><td class="patent-data-table-td ">Scattering bar OPC application method for sub-half wavelength lithography patterning</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7356788">US7356788</a></td><td class="patent-data-table-td patent-date-value">Jun 18, 2002</td><td class="patent-data-table-td patent-date-value">Apr 8, 2008</td><td class="patent-data-table-td ">Synopsys, Inc.</td><td class="patent-data-table-td ">Method and apparatus for data hierarchy maintenance in a system for mask description</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7403649">US7403649</a></td><td class="patent-data-table-td patent-date-value">Jun 28, 2007</td><td class="patent-data-table-td patent-date-value">Jul 22, 2008</td><td class="patent-data-table-td ">Synopsys, Inc.</td><td class="patent-data-table-td ">System and method of providing mask defect printability analysis</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7405414">US7405414</a></td><td class="patent-data-table-td patent-date-value">Dec 11, 2002</td><td class="patent-data-table-td patent-date-value">Jul 29, 2008</td><td class="patent-data-table-td ">Micronic Laser Systems Ab</td><td class="patent-data-table-td ">Method and apparatus for patterning a workpiece</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7485396">US7485396</a></td><td class="patent-data-table-td patent-date-value">Feb 21, 2008</td><td class="patent-data-table-td patent-date-value">Feb 3, 2009</td><td class="patent-data-table-td ">Asml Masktools B.V.</td><td class="patent-data-table-td ">Optical proximity correction; modifying mask layout to include scattering bars</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7565001">US7565001</a></td><td class="patent-data-table-td patent-date-value">Jun 13, 2008</td><td class="patent-data-table-td patent-date-value">Jul 21, 2009</td><td class="patent-data-table-td ">Synopsys, Inc.</td><td class="patent-data-table-td ">System and method of providing mask defect printability analysis</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7617474">US7617474</a></td><td class="patent-data-table-td patent-date-value">Jun 26, 2006</td><td class="patent-data-table-td patent-date-value">Nov 10, 2009</td><td class="patent-data-table-td ">Synopsys, Inc.</td><td class="patent-data-table-td ">System and method for providing defect printability analysis of photolithographic masks with job-based automation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7618751">US7618751</a></td><td class="patent-data-table-td patent-date-value">Feb 25, 2005</td><td class="patent-data-table-td patent-date-value">Nov 17, 2009</td><td class="patent-data-table-td ">Micronic Laser Systems Ab</td><td class="patent-data-table-td ">RET for optical maskless lithography</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7669169">US7669169</a></td><td class="patent-data-table-td patent-date-value">Dec 13, 2006</td><td class="patent-data-table-td patent-date-value">Feb 23, 2010</td><td class="patent-data-table-td ">Synopsys, Inc.</td><td class="patent-data-table-td ">Shape-based geometry engine to perform smoothing and other layout beautification operations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7811720">US7811720</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 27, 2005</td><td class="patent-data-table-td patent-date-value">Oct 12, 2010</td><td class="patent-data-table-td ">Taiwan Semiconductor Manufacturing Co., Ltd.</td><td class="patent-data-table-td ">Orthogonal corners produced in a semiconductor device pattern to include one edge defined by a first mask and an orthogonal edge defined by a second mask; alleviate proximity effects</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7835565">US7835565</a></td><td class="patent-data-table-td patent-date-value">Jun 8, 2009</td><td class="patent-data-table-td patent-date-value">Nov 16, 2010</td><td class="patent-data-table-td ">Synopsys, Inc.</td><td class="patent-data-table-td ">System and method of providing mask defect printability analysis</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7892707">US7892707</a></td><td class="patent-data-table-td patent-date-value">Jan 8, 2009</td><td class="patent-data-table-td patent-date-value">Feb 22, 2011</td><td class="patent-data-table-td ">Asml Masktools B.V.</td><td class="patent-data-table-td ">Scattering bar OPC application method for sub-half wavelength lithography patterning</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8039180">US8039180</a></td><td class="patent-data-table-td patent-date-value">Feb 22, 2011</td><td class="patent-data-table-td patent-date-value">Oct 18, 2011</td><td class="patent-data-table-td ">Asml Masktools B.V.</td><td class="patent-data-table-td ">Scattering bar OPC application method for sub-half wavelength lithography patterning</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8077377">US8077377</a></td><td class="patent-data-table-td patent-date-value">Apr 24, 2009</td><td class="patent-data-table-td patent-date-value">Dec 13, 2011</td><td class="patent-data-table-td ">Micronic Mydata AB</td><td class="patent-data-table-td ">Spatial light modulator with structured mirror surfaces</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8132130">US8132130</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 22, 2006</td><td class="patent-data-table-td patent-date-value">Mar 6, 2012</td><td class="patent-data-table-td ">Asml Masktools B.V.</td><td class="patent-data-table-td ">Method, program product and apparatus for performing mask feature pitch decomposition for use in a multiple exposure process</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8158306">US8158306</a></td><td class="patent-data-table-td patent-date-value">Sep 20, 2010</td><td class="patent-data-table-td patent-date-value">Apr 17, 2012</td><td class="patent-data-table-td ">Taiwan Semiconductor Manufacturing Co., Ltd.</td><td class="patent-data-table-td ">Method and system for combining photomasks to form semiconductor devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8250517">US8250517</a></td><td class="patent-data-table-td patent-date-value">Jan 13, 2010</td><td class="patent-data-table-td patent-date-value">Aug 21, 2012</td><td class="patent-data-table-td ">Synopsys, Inc.</td><td class="patent-data-table-td ">Shape-based geometry engine to perform smoothing and other layout beautification operations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20070031740">US20070031740</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 22, 2006</td><td class="patent-data-table-td patent-date-value">Feb 8, 2007</td><td class="patent-data-table-td ">Chen Jang F</td><td class="patent-data-table-td ">Method, program product and apparatus for performing mask feature pitch decomposition for use in a multiple exposure process</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/USRE38126">USRE38126</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 6, 2000</td><td class="patent-data-table-td patent-date-value">May 27, 2003</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Improved reticle and method of using it to expose layers of wafers for large integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO1997050112A1?cl=en">WO1997050112A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 18, 1997</td><td class="patent-data-table-td patent-date-value">Dec 31, 1997</td><td class="patent-data-table-td ">Advanced Micro Devices Inc</td><td class="patent-data-table-td ">Method of selectively exposing a material using a photosensitive layer and multiple image patterns</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=6505BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc430/defs430.htm&usg=AFQjCNGmdDMsv_VpqZfm9dmnw5OMkGu8ag#C430S312000">430/312</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=6505BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc430/defs430.htm&usg=AFQjCNGmdDMsv_VpqZfm9dmnw5OMkGu8ag#C430S311000">430/311</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=6505BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc430/defs430.htm&usg=AFQjCNGmdDMsv_VpqZfm9dmnw5OMkGu8ag#C430S319000">430/319</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=6505BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc430/defs430.htm&usg=AFQjCNGmdDMsv_VpqZfm9dmnw5OMkGu8ag#C430S313000">430/313</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=6505BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G03F0007200000">G03F7/20</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=6505BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021027000">H01L21/027</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=6505BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G03F7/70466">G03F7/70466</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=6505BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G03F7/2022">G03F7/2022</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G03F7/70J8</span>, <span class="nested-value">G03F7/20B</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Feb 7, 2014</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ASML MASKTOOLS B.V.;REEL/FRAME:032170/0425</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20131220</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">ASML NETHERLANDS B.V., NETHERLANDS</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 29, 2010</td><td class="patent-data-table-td ">FPB1</td><td class="patent-data-table-td ">Expired due to reexamination which canceled all claims</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 4, 2006</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">ASM LITHOGRAPHY HOLDING, N.V., NETHERLANDS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICROUNITY SYSTEMS ENGINEERING, INC.;REEL/FRAME:018345/0353</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19990702</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">ASML MASKTOOLS NETHERLANDS B.V., NETHERLANDS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ASM LITHOGRAPHY HOLDING, N.V.;REEL/FRAME:018345/0764</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19991231</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 16, 2006</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 30, 2005</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20050712</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 12, 2002</td><td class="patent-data-table-td ">REMI</td><td class="patent-data-table-td ">Maintenance fee reminder mailed</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 5, 2002</td><td class="patent-data-table-td ">SULP</td><td class="patent-data-table-td ">Surcharge for late payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">7</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 5, 2002</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 9, 1998</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U1YiHHVCs_1A5BfRPQCLe_abDZYww\u0026id=6505BAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U2tdx6oaKrc5om5l_j7smUhFyd6Aw\u0026id=6505BAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U2hs9VgeFUxJgGkqrhAULBTKPaSsw","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Method_for_improved_lithographic_pattern.pdf?id=6505BAABERAJ\u0026output=pdf\u0026sig=ACfU3U2lsXh08qjBCG-cYFQJ92AcOkCjuA"},"sample_url":"http://www.google.com/patents/reader?id=6505BAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>