// Seed: 857472503
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  inout wire id_28;
  input wire id_27;
  inout wire id_26;
  inout wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  id_29(
      id_26, 1
  );
  assign id_23 = id_7;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    output wand id_2,
    output tri id_3
);
  for (genvar id_5 = 1; 1; id_1 = id_5 - 1) begin : id_6
    assign id_6 = 1'd0;
  end
  supply1 id_7 = 1;
  not (id_1, id_7);
  module_0(
      id_5,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_5,
      id_5,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_5,
      id_5,
      id_7,
      id_5,
      id_7,
      id_5,
      id_5,
      id_5,
      id_7,
      id_7,
      id_7,
      id_5,
      id_5,
      id_5
  );
  wire id_8;
endmodule
