MAYBE


Initial Problem
  Start:  l0
  Program_Vars:  X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇
  Temp_Vars:  Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_27_post, cnt_32_post, ct_15_post, ct_49_post, fdoExtension_7_post, lt_12_1, lt_12_post, lt_13_1, lt_13_post, lt_14_1, lt_14_post, lt_16_1, lt_16_post, lt_17_1, lt_17_post, lt_18_1, lt_18_post, ntStatus_8_post
  Locations:  l0, l1, l2, l3, l4, l5, l6, l7, l8
  Return Locations:  
  Transitions:
  t₁₀: l0(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l2(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_27_post, cnt_32_post, ct_15_post, ct_49_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, ntStatus_8_post) :|: X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ X₅ ∧ X₆ ≤ cnt_27_post ∧ cnt_27_post ≤ X₆ ∧ X₇ ≤ cnt_32_post ∧ cnt_32_post ≤ X₇ ∧ X₈ ≤ ct_15_post ∧ ct_15_post ≤ X₈ ∧ X₉ ≤ ct_49_post ∧ ct_49_post ≤ X₉ ∧ X₁₀ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₀ ∧ X₁₁ ≤ lt_12_post ∧ lt_12_post ≤ X₁₁ ∧ X₁₂ ≤ lt_13_post ∧ lt_13_post ≤ X₁₂ ∧ X₁₃ ≤ lt_14_post ∧ lt_14_post ≤ X₁₃ ∧ X₁₄ ≤ lt_16_post ∧ lt_16_post ≤ X₁₄ ∧ X₁₅ ≤ lt_17_post ∧ lt_17_post ≤ X₁₅ ∧ X₁₆ ≤ lt_18_post ∧ lt_18_post ≤ X₁₆ ∧ X₁₇ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₁₇
  t₁: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l3(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_27_post, cnt_32_post, ct_15_post, ct_49_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ 1 ≤ lt_14_1 ∧ 1+lt_17_1 ≤ lt_18_1 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ X₅ ∧ X₆ ≤ cnt_27_post ∧ cnt_27_post ≤ X₆ ∧ X₇ ≤ cnt_32_post ∧ cnt_32_post ≤ X₇ ∧ X₉ ≤ ct_49_post ∧ ct_49_post ≤ X₉ ∧ X₁₀ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₀ ∧ X₁₁ ≤ lt_12_post ∧ lt_12_post ≤ X₁₁ ∧ X₉ ≤ lt_13_post ∧ lt_13_post ≤ X₉ ∧ X₉ ≤ lt_14_1 ∧ lt_14_1 ≤ X₉ ∧ X₆ ≤ lt_16_1 ∧ lt_16_1 ≤ X₆ ∧ X₆ ≤ lt_17_1 ∧ lt_17_1 ≤ X₆ ∧ X₇ ≤ lt_18_1 ∧ lt_18_1 ≤ X₇ ∧ X₁₇ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₁₇
  t₅: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l4(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_27_post, cnt_32_post, ct_15_post, ct_49_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ 1+lt_17_1 ≤ lt_18_1 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ X₅ ∧ X₆ ≤ cnt_27_post ∧ cnt_27_post ≤ X₆ ∧ X₇ ≤ cnt_32_post ∧ cnt_32_post ≤ X₇ ∧ X₉ ≤ ct_49_post ∧ ct_49_post ≤ X₉ ∧ X₁₀ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₀ ∧ X₁₁ ≤ lt_12_post ∧ lt_12_post ≤ X₁₁ ∧ X₁₂ ≤ lt_13_post ∧ lt_13_post ≤ X₁₂ ∧ X₉ ≤ lt_14_1 ∧ lt_14_1 ≤ 0 ∧ lt_14_1 ≤ X₉ ∧ X₆ ≤ lt_16_1 ∧ lt_16_1 ≤ X₆ ∧ X₆ ≤ lt_17_1 ∧ lt_17_1 ≤ X₆ ∧ X₇ ≤ lt_18_1 ∧ lt_18_1 ≤ X₇ ∧ X₁₇ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₁₇
  t₇: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l5(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_27_post, cnt_32_post, ct_15_post, ct_49_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ lt_13_1 ≤ 256 ∧ 1 ≤ lt_14_1 ∧ 1+lt_17_1 ≤ lt_18_1 ∧ 256 ≤ lt_13_1 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ X₅ ∧ X₆ ≤ cnt_27_post ∧ cnt_27_post ≤ X₆ ∧ X₇ ≤ cnt_32_post ∧ cnt_32_post ≤ X₇ ∧ X₉ ≤ ct_49_post ∧ ct_49_post ≤ X₉ ∧ X₁₀ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₀ ∧ X₁₁ ≤ lt_12_post ∧ lt_12_post ≤ X₁₁ ∧ X₉ ≤ lt_13_1 ∧ lt_13_1 ≤ X₉ ∧ X₉ ≤ lt_14_1 ∧ lt_14_1 ≤ X₉ ∧ X₆ ≤ lt_16_1 ∧ lt_16_1 ≤ X₆ ∧ X₆ ≤ lt_17_1 ∧ lt_17_1 ≤ X₆ ∧ X₇ ≤ lt_18_1 ∧ lt_18_1 ≤ X₇ ∧ X₁₇ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₁₇
  t₉: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l6(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_27_post, cnt_32_post, ct_15_post, ct_49_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ ___cil_tmp2_11_post ≤ Result_4_post ∧ Result_4_post ≤ ___cil_tmp2_11_post ∧ ___retres1_10_post ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ ___retres1_10_post ∧ 0 ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ 0 ∧ X₆ ≤ cnt_27_post ∧ cnt_27_post ≤ X₆ ∧ X₇ ≤ cnt_32_post ∧ cnt_32_post ≤ X₇ ∧ X₈ ≤ ct_15_post ∧ ct_15_post ≤ X₈ ∧ X₉ ≤ ct_49_post ∧ ct_49_post ≤ X₉ ∧ X₁₀ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₀ ∧ X₁₁ ≤ lt_12_post ∧ lt_12_post ≤ X₁₁ ∧ X₁₂ ≤ lt_13_post ∧ lt_13_post ≤ X₁₂ ∧ X₁₃ ≤ lt_14_post ∧ lt_14_post ≤ X₁₃ ∧ X₁₄ ≤ lt_16_post ∧ lt_16_post ≤ X₁₄ ∧ lt_18_1 ≤ lt_17_1 ∧ X₆ ≤ lt_17_1 ∧ lt_17_1 ≤ X₆ ∧ X₇ ≤ lt_18_1 ∧ lt_18_1 ≤ X₇ ∧ X₁₇ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₁₇
  t₀: l2(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l1(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_27_post, cnt_32_post, ct_15_post, ct_49_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ X₅ ∧ X₆ ≤ cnt_27_post ∧ cnt_27_post ≤ X₆ ∧ X₇ ≤ cnt_32_post ∧ cnt_32_post ≤ X₇ ∧ X₈ ≤ ct_15_post ∧ ct_15_post ≤ X₈ ∧ X₉ ≤ ct_49_post ∧ ct_49_post ≤ X₉ ∧ X₁₁ ≤ lt_12_post ∧ lt_12_post ≤ X₁₁ ∧ X₁₂ ≤ lt_13_post ∧ lt_13_post ≤ X₁₂ ∧ X₁₃ ≤ lt_14_post ∧ lt_14_post ≤ X₁₃ ∧ X₁₄ ≤ lt_16_post ∧ lt_16_post ≤ X₁₄ ∧ X₁₅ ≤ lt_17_post ∧ lt_17_post ≤ X₁₅ ∧ X₁₆ ≤ lt_18_post ∧ lt_18_post ≤ X₁₆
  t₂: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l7(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_27_post, cnt_32_post, ct_15_post, ct_49_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, ntStatus_8_post) :|: X₁₂ ≤ 255 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ X₅ ∧ X₆ ≤ cnt_27_post ∧ cnt_27_post ≤ X₆ ∧ X₇ ≤ cnt_32_post ∧ cnt_32_post ≤ X₇ ∧ X₈ ≤ ct_15_post ∧ ct_15_post ≤ X₈ ∧ X₉ ≤ ct_49_post ∧ ct_49_post ≤ X₉ ∧ X₁₀ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₀ ∧ X₁₁ ≤ lt_12_post ∧ lt_12_post ≤ X₁₁ ∧ X₁₂ ≤ lt_13_post ∧ lt_13_post ≤ X₁₂ ∧ X₁₃ ≤ lt_14_post ∧ lt_14_post ≤ X₁₃ ∧ X₁₄ ≤ lt_16_post ∧ lt_16_post ≤ X₁₄ ∧ X₁₅ ≤ lt_17_post ∧ lt_17_post ≤ X₁₅ ∧ X₁₆ ≤ lt_18_post ∧ lt_18_post ≤ X₁₆ ∧ X₁₇ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₁₇
  t₃: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l7(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_27_post, cnt_32_post, ct_15_post, ct_49_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, ntStatus_8_post) :|: 257 ≤ X₁₂ ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ X₅ ∧ X₆ ≤ cnt_27_post ∧ cnt_27_post ≤ X₆ ∧ X₇ ≤ cnt_32_post ∧ cnt_32_post ≤ X₇ ∧ X₈ ≤ ct_15_post ∧ ct_15_post ≤ X₈ ∧ X₉ ≤ ct_49_post ∧ ct_49_post ≤ X₉ ∧ X₁₀ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₀ ∧ X₁₁ ≤ lt_12_post ∧ lt_12_post ≤ X₁₁ ∧ X₁₂ ≤ lt_13_post ∧ lt_13_post ≤ X₁₂ ∧ X₁₃ ≤ lt_14_post ∧ lt_14_post ≤ X₁₃ ∧ X₁₄ ≤ lt_16_post ∧ lt_16_post ≤ X₁₄ ∧ X₁₅ ≤ lt_17_post ∧ lt_17_post ≤ X₁₅ ∧ X₁₆ ≤ lt_18_post ∧ lt_18_post ≤ X₁₆ ∧ X₁₇ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₁₇
  t₆: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l1(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_27_post, cnt_32_post, ct_15_post, ct_49_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, ntStatus_8_post) :|: X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ X₅ ∧ X₆ ≤ cnt_27_post ∧ cnt_27_post ≤ X₆ ∧ X₇ ≤ cnt_32_post ∧ cnt_32_post ≤ X₇ ∧ X₈ ≤ ct_15_post ∧ ct_15_post ≤ X₈ ∧ X₉ ≤ ct_49_post ∧ ct_49_post ≤ X₉ ∧ X₁₀ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₀ ∧ X₁₁ ≤ lt_12_post ∧ lt_12_post ≤ X₁₁ ∧ X₁₂ ≤ lt_13_post ∧ lt_13_post ≤ X₁₂ ∧ X₁₃ ≤ lt_14_post ∧ lt_14_post ≤ X₁₃ ∧ X₁₄ ≤ lt_16_post ∧ lt_16_post ≤ X₁₄ ∧ X₁₅ ≤ lt_17_post ∧ lt_17_post ≤ X₁₅ ∧ X₁₆ ≤ lt_18_post ∧ lt_18_post ≤ X₁₆ ∧ X₁₇ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₁₇
  t₈: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l1(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_27_post, cnt_32_post, ct_15_post, ct_49_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, ntStatus_8_post) :|: X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ X₃ ≤ Result_4_post ∧ Result_4_post ≤ X₃ ∧ X₄ ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ X₄ ∧ X₅ ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ X₅ ∧ X₆ ≤ cnt_27_post ∧ cnt_27_post ≤ X₆ ∧ X₇ ≤ cnt_32_post ∧ cnt_32_post ≤ X₇ ∧ X₈ ≤ ct_15_post ∧ ct_15_post ≤ X₈ ∧ X₉ ≤ ct_49_post ∧ ct_49_post ≤ X₉ ∧ X₁₀ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₀ ∧ X₁₁ ≤ lt_12_post ∧ lt_12_post ≤ X₁₁ ∧ X₁₂ ≤ lt_13_post ∧ lt_13_post ≤ X₁₂ ∧ X₁₃ ≤ lt_14_post ∧ lt_14_post ≤ X₁₃ ∧ X₁₄ ≤ lt_16_post ∧ lt_16_post ≤ X₁₄ ∧ X₁₅ ≤ lt_17_post ∧ lt_17_post ≤ X₁₅ ∧ X₁₆ ≤ lt_18_post ∧ lt_18_post ≤ X₁₆ ∧ X₁₇ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₁₇
  t₄: l7(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀, X₁₁, X₁₂, X₁₃, X₁₄, X₁₅, X₁₆, X₁₇) → l8(Dc_6_post, InterfaceType_5_post, MaximumInterfaceType_9_post, Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, cnt_27_post, cnt_32_post, ct_15_post, ct_49_post, fdoExtension_7_post, lt_12_post, lt_13_post, lt_14_post, lt_16_post, lt_17_post, lt_18_post, ntStatus_8_post) :|: 0 ≤ 0 ∧ X₀ ≤ Dc_6_post ∧ Dc_6_post ≤ X₀ ∧ X₁ ≤ InterfaceType_5_post ∧ InterfaceType_5_post ≤ X₁ ∧ X₂ ≤ MaximumInterfaceType_9_post ∧ MaximumInterfaceType_9_post ≤ X₂ ∧ ___cil_tmp2_11_post ≤ Result_4_post ∧ Result_4_post ≤ ___cil_tmp2_11_post ∧ ___retres1_10_post ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ ___retres1_10_post ∧ lt_12_1 ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ lt_12_1 ∧ X₆ ≤ cnt_27_post ∧ cnt_27_post ≤ X₆ ∧ X₇ ≤ cnt_32_post ∧ cnt_32_post ≤ X₇ ∧ X₈ ≤ ct_15_post ∧ ct_15_post ≤ X₈ ∧ X₉ ≤ ct_49_post ∧ ct_49_post ≤ X₉ ∧ X₁₀ ≤ fdoExtension_7_post ∧ fdoExtension_7_post ≤ X₁₀ ∧ X₉ ≤ lt_12_1 ∧ lt_12_1 ≤ X₉ ∧ X₁₃ ≤ lt_14_post ∧ lt_14_post ≤ X₁₃ ∧ X₁₄ ≤ lt_16_post ∧ lt_16_post ≤ X₁₄ ∧ X₁₅ ≤ lt_17_post ∧ lt_17_post ≤ X₁₅ ∧ X₁₆ ≤ lt_18_post ∧ lt_18_post ≤ X₁₆ ∧ X₁₇ ≤ ntStatus_8_post ∧ ntStatus_8_post ≤ X₁₇


Preprocessing
  Eliminate variables [Dc_6_post; InterfaceType_5_post; MaximumInterfaceType_9_post; ct_15_post; fdoExtension_7_post; lt_12_post; lt_14_post; lt_16_post; lt_17_post; lt_18_post; ntStatus_8_post; X₀; X₁; X₂; X₃; X₄; X₅; X₈; X₁₀; X₁₁; X₁₃; X₁₄; X₁₅; X₁₆; X₁₇] that do not contribute to the problem


  Found invariant X₁ ≤ X₀ for location l6


  Found invariant X₃ ≤ X₂ ∧ 1 ≤ X₃ ∧ 2 ≤ X₂+X₃ ∧ X₂ ≤ X₃ ∧ 1 ≤ X₂ ∧ 1+X₀ ≤ X₁ for location l7


  Found invariant X₂ ≤ 256 ∧ 256 ≤ X₂ ∧ 1+X₀ ≤ X₁ for location l5


  Found invariant 1 ≤ X₂ ∧ 1+X₀ ≤ X₁ for location l8


  Found invariant X₂ ≤ 0 ∧ 1+X₀ ≤ X₁ for location l4


  Found invariant X₃ ≤ X₂ ∧ 1 ≤ X₃ ∧ 2 ≤ X₂+X₃ ∧ X₂ ≤ X₃ ∧ 1 ≤ X₂ ∧ 1+X₀ ≤ X₁ for location l3


Problem after Preprocessing
  Start:  l0
  Program_Vars:  X₀, X₁, X₂, X₃
  Temp_Vars:  Result_4_post, ___cil_tmp2_11_post, ___retres1_10_post, lt_12_1, lt_13_1, lt_13_post, lt_14_1, lt_16_1, lt_17_1, lt_18_1
  Locations:  l0, l1, l2, l3, l4, l5, l6, l7, l8
  Return Locations:  
  Transitions:
  t₂₂: l0(X₀, X₁, X₂, X₃) → l2(X₀, X₁, X₂, X₃)
  t₂₃: l1(X₀, X₁, X₂, X₃) → l3(X₀, X₁, X₂, X₂) :|: 0 ≤ 0 ∧ 1 ≤ lt_14_1 ∧ 1+lt_17_1 ≤ lt_18_1 ∧ X₂ ≤ lt_14_1 ∧ lt_14_1 ≤ X₂ ∧ X₀ ≤ lt_16_1 ∧ lt_16_1 ≤ X₀ ∧ X₀ ≤ lt_17_1 ∧ lt_17_1 ≤ X₀ ∧ X₁ ≤ lt_18_1 ∧ lt_18_1 ≤ X₁
  t₂₄: l1(X₀, X₁, X₂, X₃) → l4(X₀, X₁, X₂, X₃) :|: 0 ≤ 0 ∧ 1+lt_17_1 ≤ lt_18_1 ∧ X₂ ≤ lt_14_1 ∧ lt_14_1 ≤ 0 ∧ lt_14_1 ≤ X₂ ∧ X₀ ≤ lt_16_1 ∧ lt_16_1 ≤ X₀ ∧ X₀ ≤ lt_17_1 ∧ lt_17_1 ≤ X₀ ∧ X₁ ≤ lt_18_1 ∧ lt_18_1 ≤ X₁
  t₂₅: l1(X₀, X₁, X₂, X₃) → l5(X₀, X₁, X₂, lt_13_post) :|: 0 ≤ 0 ∧ lt_13_1 ≤ 256 ∧ 1 ≤ lt_14_1 ∧ 1+lt_17_1 ≤ lt_18_1 ∧ 256 ≤ lt_13_1 ∧ X₂ ≤ lt_13_1 ∧ lt_13_1 ≤ X₂ ∧ X₂ ≤ lt_14_1 ∧ lt_14_1 ≤ X₂ ∧ X₀ ≤ lt_16_1 ∧ lt_16_1 ≤ X₀ ∧ X₀ ≤ lt_17_1 ∧ lt_17_1 ≤ X₀ ∧ X₁ ≤ lt_18_1 ∧ lt_18_1 ≤ X₁
  t₂₆: l1(X₀, X₁, X₂, X₃) → l6(X₀, X₁, X₂, X₃) :|: 0 ≤ 0 ∧ ___cil_tmp2_11_post ≤ Result_4_post ∧ Result_4_post ≤ ___cil_tmp2_11_post ∧ ___retres1_10_post ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ ___retres1_10_post ∧ 0 ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ 0 ∧ lt_18_1 ≤ lt_17_1 ∧ X₀ ≤ lt_17_1 ∧ lt_17_1 ≤ X₀ ∧ X₁ ≤ lt_18_1 ∧ lt_18_1 ≤ X₁
  t₂₇: l2(X₀, X₁, X₂, X₃) → l1(X₀, X₁, X₂, X₃) :|: 0 ≤ 0
  t₂₈: l3(X₀, X₁, X₂, X₃) → l7(X₀, X₁, X₂, X₃) :|: X₃ ≤ 255 ∧ 1+X₀ ≤ X₁ ∧ 1 ≤ X₂ ∧ 1 ≤ X₃ ∧ 2 ≤ X₂+X₃ ∧ X₃ ≤ X₂ ∧ X₂ ≤ X₃
  t₂₉: l3(X₀, X₁, X₂, X₃) → l7(X₀, X₁, X₂, X₃) :|: 257 ≤ X₃ ∧ 1+X₀ ≤ X₁ ∧ 1 ≤ X₂ ∧ 1 ≤ X₃ ∧ 2 ≤ X₂+X₃ ∧ X₃ ≤ X₂ ∧ X₂ ≤ X₃
  t₃₀: l4(X₀, X₁, X₂, X₃) → l1(X₀, X₁, X₂, X₃) :|: 1+X₀ ≤ X₁ ∧ X₂ ≤ 0
  t₃₁: l5(X₀, X₁, X₂, X₃) → l1(X₀, X₁, X₂, X₃) :|: X₂ ≤ 256 ∧ 1+X₀ ≤ X₁ ∧ 256 ≤ X₂
  t₃₂: l7(X₀, X₁, X₂, X₃) → l8(X₀, X₁, X₂, lt_13_post) :|: 0 ≤ 0 ∧ ___cil_tmp2_11_post ≤ Result_4_post ∧ Result_4_post ≤ ___cil_tmp2_11_post ∧ ___retres1_10_post ≤ ___cil_tmp2_11_post ∧ ___cil_tmp2_11_post ≤ ___retres1_10_post ∧ lt_12_1 ≤ ___retres1_10_post ∧ ___retres1_10_post ≤ lt_12_1 ∧ X₂ ≤ lt_12_1 ∧ lt_12_1 ≤ X₂ ∧ 1+X₀ ≤ X₁ ∧ 1 ≤ X₂ ∧ 1 ≤ X₃ ∧ 2 ≤ X₂+X₃ ∧ X₃ ≤ X₂ ∧ X₂ ≤ X₃


  Found invariant X₂ ≤ 256 ∧ 256 ≤ X₂ ∧ 1+X₀ ≤ X₁ for location l1_v2


  Found invariant X₂ ≤ 0 ∧ 1+X₀ ≤ X₁ for location l1_v1


  Found invariant X₁ ≤ X₀ for location l6


  Found invariant X₂ ≤ 256 ∧ 256 ≤ X₂ ∧ 1+X₀ ≤ X₁ for location l5_v1


  Found invariant X₂ ≤ 0 ∧ 1+X₀ ≤ X₁ for location l4_v1


  Found invariant X₃ ≤ X₂ ∧ 1 ≤ X₃ ∧ 2 ≤ X₂+X₃ ∧ X₂ ≤ X₃ ∧ 1 ≤ X₂ ∧ 1+X₀ ≤ X₁ for location l7


  Found invariant 1 ≤ X₂ ∧ 1+X₀ ≤ X₁ for location l8


  Found invariant X₃ ≤ X₂ ∧ 1 ≤ X₃ ∧ 2 ≤ X₂+X₃ ∧ X₂ ≤ X₃ ∧ 1 ≤ X₂ ∧ 1+X₀ ≤ X₁ for location l3


All Bounds
Termination behavior
  Overall termination: Infinite
    t₂₂: Finite
    t₂₃: Finite
    t₂₄: Infinite
    t₂₅: Infinite
    t₂₆: Finite
    t₂₇: Finite
    t₂₈: Finite
    t₂₉: Finite
    t₃₀: Infinite
    t₃₁: Infinite
    t₃₂: Finite



