INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/BUS_interconnector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS_interconnector
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/CPU_Core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2458] undeclared symbol w_PCAdderSrcMuxSel, assumed default net type wire [C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/DataPath.sv:46]
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extand
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/new/GPIO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/InstructionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sources_1/imports/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/VIVADO/VIVADO_WS2/20240603_RISC-V_GPO_GPI/20240603_RISC-V_GPO_GPI.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RISCV
