// Seed: 3191660170
module module_0;
  assign id_1 = id_1;
  id_2 :
  assert property (@(posedge 1) id_1[1 : 1])
  else $display;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    input uwire id_2,
    input wor id_3,
    output supply0 id_4,
    output tri1 id_5,
    output tri id_6,
    input wand id_7
);
  assign id_4 = 1;
  wire id_9;
  module_0();
endmodule
module module_2 (
    output wire id_0,
    output supply1 id_1,
    input tri0 id_2,
    input wire id_3,
    input wand id_4,
    input wor id_5,
    input tri1 id_6,
    input tri1 id_7,
    input uwire id_8,
    input wire id_9,
    output supply0 id_10,
    input tri1 id_11,
    output uwire id_12,
    input wor id_13,
    input tri1 id_14,
    output uwire id_15,
    output tri id_16,
    output wire id_17,
    input wor id_18
);
  tri id_20 = id_4;
  module_0();
endmodule
