# ğŸ”¢ 16-bit ALU in Verilog

### ğŸ¯ Project Objective
Design and simulate a 16-bit Arithmetic Logic Unit using Verilog with testbench support.

### ğŸš€ Features
- Addition, Subtraction, AND, OR, XOR, NOT, Increment, Decrement
- Carry handling using 17-bit temporary register
- Modular Verilog + Testbench design

### ğŸ§± Technologies Used
- Verilog HDL
- iverilog + GTKWave

### ğŸ“ Files
| `alu_16bit.v` | ALU RTL Design |
| `alu_tb.v` | Testbench |



ğŸ’¡ *More designs coming soon!*
