Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 9d50ac74d6b846ec866f56f59e6e119b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_npcpu_behav xil_defaultlib.tb_npcpu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'c' [/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/ALU_0_1/src/Mul32.v:67]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'c' [/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/ALU_0_1/src/Mul32.v:68]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'c' [/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/ALU_0_1/src/Mul32.v:69]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'c' [/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/ip/ALU_0_1/src/Mul32.v:70]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'funct3' [/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/new/npcpu.v:137]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'funct3' [/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/new/npcpu.v:145]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'MemAddress' [/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/new/npcpu.v:147]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'funct3' [/home/hulu/Documents/CPU/npcpu/npcpu.srcs/sources_1/new/npcpu.v:156]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.RegFiles
Compiling module xil_defaultlib.CLA4
Compiling module xil_defaultlib.Adder1
Compiling module xil_defaultlib.Adder4_default
Compiling module xil_defaultlib.Adder16_default
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.HAdder
Compiling module xil_defaultlib.Mul2
Compiling module xil_defaultlib.Mul4
Compiling module xil_defaultlib.Mul8
Compiling module xil_defaultlib.Mul16
Compiling module xil_defaultlib.Mul32
Compiling module xil_defaultlib.TopMul
Compiling module xil_defaultlib.Sll1
Compiling module xil_defaultlib.MUX2T1_32
Compiling module xil_defaultlib.MUX2T1_32_0
Compiling module xil_defaultlib.Sll2
Compiling module xil_defaultlib.Sll4
Compiling module xil_defaultlib.Sll8
Compiling module xil_defaultlib.Sll16
Compiling module xil_defaultlib.Sll32
Compiling module xil_defaultlib.Srl1
Compiling module xil_defaultlib.Srl2
Compiling module xil_defaultlib.Srl4
Compiling module xil_defaultlib.Srl8
Compiling module xil_defaultlib.Srl16
Compiling module xil_defaultlib.Srl32
Compiling module xil_defaultlib.Sra1
Compiling module xil_defaultlib.Sra2
Compiling module xil_defaultlib.Sra4
Compiling module xil_defaultlib.Sra8
Compiling module xil_defaultlib.Sra16
Compiling module xil_defaultlib.Sra32
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.MUX16T1_32
Compiling module xil_defaultlib.MUX16T1_32_0
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_0
Compiling module xil_defaultlib.MUX8T1_32
Compiling module xil_defaultlib.MUX8T1_32_0
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.ImmGen_0
Compiling module xil_defaultlib.branch_comp
Compiling module xil_defaultlib.branch_comp_0
Compiling module xil_defaultlib.MUX4T1_32
Compiling module xil_defaultlib.MUX4T1_32_0
Compiling module xil_defaultlib.partial_load
Compiling module xil_defaultlib.partial_load_0
Compiling module xil_defaultlib.partial_store
Compiling module xil_defaultlib.partial_store_0
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="k...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.priority_encoder
Compiling module xil_defaultlib.PriorityEncoder_32
Compiling module xil_defaultlib.control_logic
Compiling module xil_defaultlib.control_logic_0
Compiling module xil_defaultlib.NPCPU
Compiling module xil_defaultlib.tb_npcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_npcpu_behav
