<<<<<<< HEAD
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Apr 16 02:58:23 2022
| Host         : Bryan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
=======
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Apr 16 01:38:21 2022
| Host         : LAPTOP-69752C9G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          399         
TIMING-18  Warning   Missing input or output delay  35          
TIMING-23  Warning   Combinational loop found       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
<<<<<<< HEAD
5. checking no_input_delay (12)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (65)
=======
5. checking no_input_delay (7)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (46)
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


<<<<<<< HEAD
6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)
=======
6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


<<<<<<< HEAD
9. checking loops (65)
----------------------
 There are 65 combinational loops in the design. (HIGH)
=======
9. checking loops (46)
----------------------
 There are 46 combinational loops in the design. (HIGH)
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< HEAD
    -37.813   -14549.629                    494                 2208        0.058        0.000                      0                 2208        4.500        0.000                       0                   795  
=======
    -25.173    -8700.838                    399                 1689        0.036        0.000                      0                 1689        4.500        0.000                       0                   597  
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< HEAD
clk_0             -37.813   -14549.629                    494                 2208        0.058        0.000                      0                 2208        4.500        0.000                       0                   795  
=======
clk_0             -25.173    -8700.838                    399                 1689        0.036        0.000                      0                 1689        4.500        0.000                       0                   597  
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

<<<<<<< HEAD
Setup :          494  Failing Endpoints,  Worst Slack      -37.813ns,  Total Violation   -14549.629ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
=======
Setup :          399  Failing Endpoints,  Worst Slack      -25.173ns,  Total Violation    -8700.837ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (VIOLATED) :        -37.813ns  (required time - arrival time)
  Source:                 keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_correct_k_q_reg[2]/D
=======
Slack (VIOLATED) :        -25.173ns  (required time - arrival time)
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_4_q_reg[6]/D
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        47.591ns  (logic 11.366ns (23.883%)  route 36.225ns (76.117%))
  Logic Levels:           56  (CARRY4=8 LUT2=7 LUT3=3 LUT4=6 LUT5=6 LUT6=25 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.186ns
=======
  Data Path Delay:        34.954ns  (logic 11.008ns (31.492%)  route 23.946ns (68.508%))
  Logic Levels:           56  (CARRY4=9 LUT2=7 LUT3=3 LUT4=8 LUT5=11 LUT6=18)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         1.550     5.134    keyboard_controller/e_/button_cond/CLK
    SLICE_X35Y89         FDRE                                         r  keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.957     6.547    keyboard_controller/e_/button_cond/M_ctr_q_reg[9]
    SLICE_X38Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.671 f  keyboard_controller/e_/button_cond/M_ctr_q[0]_i_4__0/O
                         net (fo=2, routed)           0.692     7.364    keyboard_controller/e_/button_cond/M_ctr_q[0]_i_4__0_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.488 f  keyboard_controller/e_/button_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=24, routed)          0.825     8.312    keyboard_controller/a_/L_edge/M_guess_1_letter_1_q[1]_i_19_1
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.436 r  keyboard_controller/a_/L_edge/out1_carry__0_i_20/O
                         net (fo=8, routed)           0.494     8.930    keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q_reg[40]_1
    SLICE_X40Y90         LUT6 (Prop_lut6_I3_O)        0.124     9.054 r  keyboard_controller/o_/button_cond/out1_carry_i_27/O
                         net (fo=18, routed)          0.256     9.310    keyboard_controller/o_/button_cond/M_last_q_reg
    SLICE_X40Y90         LUT2 (Prop_lut2_I0_O)        0.124     9.434 r  keyboard_controller/o_/button_cond/M_matrix1_letter_index_dff_q[6]_i_21/O
                         net (fo=2, routed)           0.477     9.911    betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12_0
    SLICE_X42Y91         MUXF7 (Prop_muxf7_S_O)       0.292    10.203 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[6]_i_18/O
                         net (fo=1, routed)           0.549    10.752    betaCPU/r/M_matrix1_letter_index_dff_q_reg[6]_i_18_n_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I1_O)        0.297    11.049 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12/O
                         net (fo=1, routed)           0.151    11.201    betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12_n_0
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.124    11.325 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_5/O
                         net (fo=18, routed)          0.674    11.998    betaCPU/control_unit/M_input_i_q_reg[4]_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.122 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_22/O
                         net (fo=3, routed)           0.358    12.481    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_22_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.605 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_16/O
                         net (fo=7, routed)           1.177    13.782    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_0
    SLICE_X45Y90         LUT2 (Prop_lut2_I1_O)        0.124    13.906 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_7_comp/O
                         net (fo=1, routed)           0.774    14.681    betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_7_n_0_repN
    SLICE_X44Y91         LUT6 (Prop_lut6_I4_O)        0.124    14.805 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_comp/O
                         net (fo=2, routed)           0.679    15.483    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I3_O)        0.124    15.607 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_2/O
                         net (fo=8, routed)           0.944    16.551    betaCPU/control_unit/M_correct_letter_1_q_reg[2]
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  betaCPU/control_unit/out1_carry_i_2/O
                         net (fo=1, routed)           0.322    16.998    betaCPU/game_alu/DI[3]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.383 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    17.383    betaCPU/game_alu/out1_carry_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.696 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=2, routed)           1.344    19.040    betaCPU/game_alu/M_word_index_q_reg[7][3]
    SLICE_X42Y99         LUT4 (Prop_lut4_I1_O)        0.306    19.346 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_5/O
                         net (fo=1, routed)           0.452    19.798    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_5_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I1_O)        0.124    19.922 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_3/O
                         net (fo=3, routed)           0.424    20.346    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_3_n_0
    SLICE_X40Y98         LUT3 (Prop_lut3_I0_O)        0.124    20.470 r  betaCPU/game_alu/M_guess_1_letter_1_q[0]_i_5/O
                         net (fo=4, routed)           0.323    20.793    betaCPU/control_unit/M_num_correct_q_reg[0]_1
    SLICE_X41Y100        LUT2 (Prop_lut2_I1_O)        0.124    20.917 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_16_comp/O
                         net (fo=1, routed)           0.779    21.696    reset_cond/FSM_onehot_M_game_fsm_q_reg[40]_0_repN_alias
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    21.820 r  reset_cond/M_matrix1_letter_index_dff_q[3]_i_10_comp/O
                         net (fo=82, routed)          1.525    23.344    betaCPU/r/M_matrix3_letter_index_dff_q_reg[3]_1
    SLICE_X48Y96         LUT3 (Prop_lut3_I1_O)        0.124    23.468 f  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_10/O
                         net (fo=1, routed)           0.958    24.427    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_10_n_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I0_O)        0.124    24.551 f  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_8/O
                         net (fo=2, routed)           0.507    25.058    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_8_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I2_O)        0.124    25.182 r  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4/O
                         net (fo=1, routed)           0.446    25.628    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I4_O)        0.124    25.752 r  betaCPU/r/out1_carry__0_i_7_comp/O
                         net (fo=1, routed)           0.000    25.752    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[1]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.979 f  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.450    26.430    betaCPU/control_unit/M_word_index_q_reg[7]_0[1]
    SLICE_X40Y96         LUT5 (Prop_lut5_I3_O)        0.303    26.733 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=19, routed)          0.409    27.142    betaCPU/r/M_matrix4_letter_index_dff_q_reg[2]
    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.124    27.266 f  betaCPU/r/i__carry_i_6__0_comp/O
                         net (fo=1, routed)           1.006    28.271    betaCPU/r/i__carry_i_6__0_n_0_repN
    SLICE_X46Y93         LUT6 (Prop_lut6_I4_O)        0.124    28.395 r  betaCPU/r/M_matrix1_letter_index_dff_q[2]_i_2_comp/O
                         net (fo=13, routed)          1.025    29.421    betaCPU/control_unit/M_matrix2_letter_index_dff_q_reg[2]
    SLICE_X43Y94         LUT5 (Prop_lut5_I4_O)        0.124    29.545 r  betaCPU/control_unit/out1_carry_i_3/O
                         net (fo=1, routed)           1.043    30.588    betaCPU/game_alu/DI[2]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    31.026 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=3, routed)           0.462    31.488    reset_cond/FSM_onehot_M_game_fsm_q_reg[38][2]_alias
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.306    31.794 r  reset_cond/i__carry_i_8__0_comp/O
                         net (fo=33, routed)          0.846    32.640    reset_cond/M_stage_q_reg[3]_2
    SLICE_X45Y98         LUT4 (Prop_lut4_I3_O)        0.124    32.764 f  reset_cond/M_matrix1_letter_index_dff_q[1]_i_6/O
                         net (fo=2, routed)           1.073    33.837    reset_cond/M_matrix1_letter_index_dff_q[1]_i_6_n_0
    SLICE_X42Y94         LUT6 (Prop_lut6_I4_O)        0.124    33.961 r  reset_cond/M_matrix1_letter_index_dff_q[1]_i_1__0/O
                         net (fo=9, routed)           0.652    34.613    reset_cond/M_temp_coloured_letter_q_reg[1][0]
    SLICE_X43Y95         LUT4 (Prop_lut4_I2_O)        0.124    34.737 r  reset_cond/out1_carry_i_8_comp/O
                         net (fo=1, routed)           0.000    34.737    betaCPU/game_alu/S[1]
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    35.317 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.357    35.675    reset_cond/FSM_onehot_M_game_fsm_q_reg[38][1]_alias
    SLICE_X44Y95         LUT6 (Prop_lut6_I4_O)        0.302    35.977 r  reset_cond/M_matrix1_letter_index_dff_q[5]_i_5_comp_2/O
                         net (fo=30, routed)          0.734    36.711    reset_cond/M_stage_q_reg[3]_3
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.117    36.828 f  reset_cond/M_matrix4_letter_index_dff_q[6]_i_14/O
                         net (fo=3, routed)           0.986    37.814    betaCPU/r/M_matrix4_letter_index_dff_q_reg[6]
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.332    38.146 r  betaCPU/r/i__carry_i_7/O
                         net (fo=2, routed)           0.305    38.451    betaCPU/r/i__carry_i_7_n_0
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.124    38.575 r  betaCPU/r/M_matrix1_letter_index_dff_q[4]_i_2/O
                         net (fo=13, routed)          0.317    38.892    betaCPU/control_unit/M_word_index_q_reg[4]_3
    SLICE_X43Y96         LUT6 (Prop_lut6_I2_O)        0.124    39.016 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    39.016    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[0]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    39.263 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=4, routed)           0.474    39.737    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.299    40.036 r  betaCPU/control_unit/i__carry_i_15/O
                         net (fo=1, routed)           0.154    40.190    reset_cond/i__carry_i_1
    SLICE_X41Y99         LUT2 (Prop_lut2_I1_O)        0.124    40.314 f  reset_cond/i__carry_i_8/O
                         net (fo=19, routed)          0.844    41.159    reset_cond/M_stage_q_reg[3]_4
    SLICE_X44Y94         LUT4 (Prop_lut4_I0_O)        0.124    41.283 r  reset_cond/M_matrix1_letter_index_dff_q[1]_i_2/O
                         net (fo=5, routed)           1.730    43.013    betaCPU/r/M_matrix4_letter_index_dff_q_reg[0]_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124    43.137 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_1__0/O
                         net (fo=16, routed)          0.337    43.474    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.124    43.598 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.535    44.133    betaCPU/game_alu/S[0]
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    44.681 r  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=10, routed)          0.664    45.345    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][0]
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.303    45.648 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_17/O
                         net (fo=3, routed)           1.481    47.129    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_1
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    47.253 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_23/O
                         net (fo=1, routed)           0.292    47.546    betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_7_1
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    47.670 r  betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16/O
                         net (fo=1, routed)           0.439    48.109    betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I4_O)        0.124    48.233 r  betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_7/O
                         net (fo=3, routed)           1.580    49.813    reset_cond/M_matrix4_letter_index_dff_q_reg[1]_2
    SLICE_X45Y94         LUT6 (Prop_lut6_I5_O)        0.124    49.937 r  reset_cond/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    49.937    betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_3_1[0]
    SLICE_X45Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    50.361 r  betaCPU/control_unit/regfile_data0_inferred__2/i__carry/O[1]
                         net (fo=1, routed)           0.555    50.916    betaCPU/r/M_word_index_q_reg[9]_2[0]
    SLICE_X47Y93         LUT4 (Prop_lut4_I1_O)        0.303    51.219 r  betaCPU/r/M_guess_1_letter_1_q[2]_i_3/O
                         net (fo=2, routed)           0.486    51.705    betaCPU/r/M_guess_1_letter_1_q[2]_i_3_n_0
    SLICE_X46Y92         LUT5 (Prop_lut5_I1_O)        0.124    51.829 r  betaCPU/r/M_guess_1_letter_1_q[2]_i_1/O
                         net (fo=25, routed)          0.895    52.725    betaCPU/r/M_guess_1_letter_1_q[2]_i_1_n_0
    SLICE_X41Y95         FDRE                                         r  betaCPU/r/M_correct_k_q_reg[2]/D
=======
                         net (fo=596, routed)         1.620     5.204    button_panel_controller/clear_/button_cond/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.801     6.461    button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6/O
                         net (fo=3, routed)           0.820     7.405    button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.529 f  button_panel_controller/clear_/button_cond/FSM_sequential_M_game_fsm_q[3]_i_9/O
                         net (fo=4, routed)           0.446     7.975    button_panel_controller/check_/L_edge/M_betaCPU_panel_input[0]
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.124     8.099 f  button_panel_controller/check_/L_edge/FSM_sequential_M_game_fsm_q[5]_i_5/O
                         net (fo=8, routed)           0.884     8.983    betaCPU/control_unit/M_betaCPU_has_panel_input
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.107 r  betaCPU/control_unit/io_led_OBUF[11]_inst_i_8/O
                         net (fo=39, routed)          0.877     9.984    betaCPU/r/M_guess_2_letter_1_q[6]_i_57[3]
    SLICE_X56Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.108 r  betaCPU/r/io_led_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.648    10.756    betaCPU/control_unit/M_guess_2_letter_1_q_reg[4]_i_4_4
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.880 r  betaCPU/control_unit/io_led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          0.607    11.486    betaCPU/M_control_unit_regfile_out_a[4]
    SLICE_X55Y66         LUT3 (Prop_lut3_I1_O)        0.150    11.636 r  betaCPU/M_guess_2_letter_1_q[6]_i_49/O
                         net (fo=1, routed)           0.000    11.636    betaCPU/game_alu/a[4]
    SLICE_X55Y66         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    12.208 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/O[3]
                         net (fo=3, routed)           0.458    12.667    betaCPU/game_alu/O[3]
    SLICE_X55Y64         LUT6 (Prop_lut6_I1_O)        0.306    12.973 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_11/O
                         net (fo=1, routed)           0.406    13.379    betaCPU/game_alu/io_led_OBUF[21]_inst_i_11_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I3_O)        0.124    13.503 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=9, routed)           0.796    14.299    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I1_O)        0.124    14.423 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17/O
                         net (fo=1, routed)           0.324    14.748    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.872 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_15/O
                         net (fo=1, routed)           0.393    15.265    reset_cond/M_matrix1_letter_address_dff_q[3]_i_9
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.124    15.389 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_6/O
                         net (fo=53, routed)          0.358    15.747    betaCPU/control_unit/M_matrix1_letter_address_dff_q[3]_i_4
    SLICE_X59Y75         LUT3 (Prop_lut3_I2_O)        0.124    15.871 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_24/O
                         net (fo=1, routed)           0.460    16.331    betaCPU/r/M_guess_2_letter_1_q[1]_i_7
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.124    16.455 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_16/O
                         net (fo=4, routed)           0.305    16.760    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[4]_0
    SLICE_X63Y74         LUT5 (Prop_lut5_I2_O)        0.124    16.884 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_11/O
                         net (fo=8, routed)           0.166    17.050    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X63Y74         LUT5 (Prop_lut5_I4_O)        0.124    17.174 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63/O
                         net (fo=1, routed)           0.895    18.069    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63_n_0
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.124    18.193 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_53/O
                         net (fo=1, routed)           0.000    18.193    betaCPU/game_alu/M_matrix1_letter_address_dff_q[4]_i_33[0]
    SLICE_X55Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.617 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/O[1]
                         net (fo=6, routed)           0.456    19.074    betaCPU/control_unit/O[1]
    SLICE_X57Y65         LUT6 (Prop_lut6_I4_O)        0.303    19.377 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15/O
                         net (fo=46, routed)          0.388    19.764    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.124    19.888 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=9, routed)           0.313    20.201    betaCPU/game_alu/M_word_index_q_reg[10]_i_28_0[0]
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    20.325 r  betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16/O
                         net (fo=1, routed)           0.000    20.325    betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.573 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[3]
                         net (fo=4, routed)           0.733    21.307    betaCPU/game_alu/M_w_q_reg[0][1]
    SLICE_X58Y61         LUT2 (Prop_lut2_I0_O)        0.306    21.613 f  betaCPU/game_alu/M_word_index_q[7]_i_22/O
                         net (fo=1, routed)           0.300    21.913    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.037 r  betaCPU/control_unit/M_word_index_q[7]_i_18/O
                         net (fo=1, routed)           0.159    22.195    betaCPU/control_unit/M_word_index_q[7]_i_18_n_0
    SLICE_X58Y62         LUT4 (Prop_lut4_I0_O)        0.124    22.319 f  betaCPU/control_unit/M_word_index_q[7]_i_11/O
                         net (fo=44, routed)          0.409    22.728    betaCPU/control_unit/M_stage_q_reg[3]
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.124    22.852 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3/O
                         net (fo=1, routed)           0.466    23.318    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.442 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=7, routed)           0.578    24.020    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X55Y65         LUT4 (Prop_lut4_I2_O)        0.124    24.144 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_19/O
                         net (fo=1, routed)           0.000    24.144    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[0]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.691 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[2]
                         net (fo=2, routed)           0.421    25.112    betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_5
    SLICE_X57Y64         LUT2 (Prop_lut2_I0_O)        0.302    25.414 f  betaCPU/game_alu/M_guess_2_letter_1_q[2]_i_7/O
                         net (fo=3, routed)           0.438    25.852    betaCPU/control_unit/M_game_alu_alu[2]
    SLICE_X55Y63         LUT6 (Prop_lut6_I4_O)        0.124    25.976 r  betaCPU/control_unit/M_word_index_q[7]_i_17/O
                         net (fo=4, routed)           0.176    26.152    betaCPU/control_unit/M_word_index_q[7]_i_17_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I5_O)        0.124    26.276 f  betaCPU/control_unit/M_word_index_q[7]_i_10/O
                         net (fo=45, routed)          0.517    26.793    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124    26.917 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3/O
                         net (fo=2, routed)           0.578    27.495    betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3_n_0
    SLICE_X55Y62         LUT5 (Prop_lut5_I0_O)        0.124    27.619 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=7, routed)           0.173    27.792    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X55Y62         LUT5 (Prop_lut5_I2_O)        0.124    27.916 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21/O
                         net (fo=1, routed)           0.547    28.463    betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    28.587 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_18/O
                         net (fo=1, routed)           0.000    28.587    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[1]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    28.814 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[1]
                         net (fo=5, routed)           0.469    29.283    betaCPU/control_unit/M_temp_coloured_letter_q_reg[3][0]
    SLICE_X57Y66         LUT6 (Prop_lut6_I0_O)        0.303    29.586 r  betaCPU/control_unit/M_word_index_q[7]_i_12/O
                         net (fo=1, routed)           0.427    30.013    betaCPU/control_unit/M_word_index_q[7]_i_12_n_0
    SLICE_X56Y64         LUT2 (Prop_lut2_I0_O)        0.124    30.137 r  betaCPU/control_unit/M_word_index_q[7]_i_9/O
                         net (fo=80, routed)          0.762    30.899    betaCPU/r/M_matrix1_letter_address_dff_q[0]_i_5_0[0]
    SLICE_X54Y63         LUT4 (Prop_lut4_I1_O)        0.124    31.023 r  betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7/O
                         net (fo=1, routed)           0.680    31.704    betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    31.828 r  betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_4/O
                         net (fo=2, routed)           0.437    32.265    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[2]
    SLICE_X54Y64         LUT5 (Prop_lut5_I2_O)        0.124    32.389 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[2]_i_2/O
                         net (fo=9, routed)           0.200    32.589    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X54Y64         LUT5 (Prop_lut5_I4_O)        0.124    32.713 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20/O
                         net (fo=1, routed)           0.544    33.256    betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    33.380 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_17/O
                         net (fo=1, routed)           0.000    33.380    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[2]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.778 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.778    betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.892 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.892    betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.226 f  betaCPU/game_alu/M_word_index_q_reg[10]_i_28/O[1]
                         net (fo=3, routed)           0.598    34.825    betaCPU/game_alu/M_word_index_q_reg[10]_i_28_n_6
    SLICE_X53Y67         LUT5 (Prop_lut5_I2_O)        0.303    35.128 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_12/O
                         net (fo=1, routed)           0.149    35.277    betaCPU/game_alu/io_led_OBUF[21]_inst_i_12_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124    35.401 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.463    35.864    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I0_O)        0.124    35.988 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_4/O
                         net (fo=8, routed)           0.643    36.630    betaCPU/game_alu/FSM_sequential_M_game_fsm_q_reg[1]
    SLICE_X54Y69         LUT2 (Prop_lut2_I0_O)        0.124    36.754 r  betaCPU/game_alu/FSM_sequential_M_game_fsm_q[3]_i_8/O
                         net (fo=12, routed)          0.697    37.451    betaCPU/random_number_generator/M_guess_2_letter_1_q_reg[2]_i_2_0
    SLICE_X54Y68         LUT2 (Prop_lut2_I1_O)        0.124    37.575 r  betaCPU/random_number_generator/M_guess_2_letter_1_q[4]_i_15/O
                         net (fo=1, routed)           0.000    37.575    betaCPU/random_number_generator/M_guess_2_letter_1_q[4]_i_15_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    38.153 r  betaCPU/random_number_generator/M_guess_2_letter_1_q_reg[4]_i_6/O[2]
                         net (fo=1, routed)           0.301    38.454    betaCPU/control_unit/in18[6]
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.301    38.755 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_11/O
                         net (fo=1, routed)           0.497    39.253    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_11_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I5_O)        0.124    39.377 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_2/O
                         net (fo=14, routed)          0.782    40.158    betaCPU/r/D[6]
    SLICE_X57Y75         FDRE                                         r  betaCPU/r/M_guess_2_letter_4_q_reg[6]/D
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         1.437    14.841    betaCPU/r/clk_IBUF_BUFG
    SLICE_X41Y95         FDRE                                         r  betaCPU/r/M_correct_k_q_reg[2]/C
                         clock pessimism              0.186    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X41Y95         FDRE (Setup_fdre_C_D)       -0.081    14.911    betaCPU/r/M_correct_k_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -52.725    
  -------------------------------------------------------------------
                         slack                                -37.813    

Slack (VIOLATED) :        -37.786ns  (required time - arrival time)
  Source:                 keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_3_q_reg[6]/D
=======
                         net (fo=596, routed)         1.426    14.830    betaCPU/r/clk_IBUF_BUFG
    SLICE_X57Y75         FDRE                                         r  betaCPU/r/M_guess_2_letter_4_q_reg[6]/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X57Y75         FDRE (Setup_fdre_C_D)       -0.067    14.986    betaCPU/r/M_guess_2_letter_4_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -40.158    
  -------------------------------------------------------------------
                         slack                                -25.173    

Slack (VIOLATED) :        -25.140ns  (required time - arrival time)
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_4_letter_2_q_reg[6]/D
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        47.778ns  (logic 11.684ns (24.455%)  route 36.094ns (75.545%))
  Logic Levels:           56  (CARRY4=9 LUT2=7 LUT3=3 LUT4=5 LUT5=5 LUT6=26 MUXF7=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.186ns
=======
  Data Path Delay:        34.951ns  (logic 11.008ns (31.495%)  route 23.943ns (68.505%))
  Logic Levels:           56  (CARRY4=9 LUT2=7 LUT3=3 LUT4=8 LUT5=11 LUT6=18)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         1.550     5.134    keyboard_controller/e_/button_cond/CLK
    SLICE_X35Y89         FDRE                                         r  keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.957     6.547    keyboard_controller/e_/button_cond/M_ctr_q_reg[9]
    SLICE_X38Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.671 f  keyboard_controller/e_/button_cond/M_ctr_q[0]_i_4__0/O
                         net (fo=2, routed)           0.692     7.364    keyboard_controller/e_/button_cond/M_ctr_q[0]_i_4__0_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.488 f  keyboard_controller/e_/button_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=24, routed)          0.825     8.312    keyboard_controller/a_/L_edge/M_guess_1_letter_1_q[1]_i_19_1
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.436 r  keyboard_controller/a_/L_edge/out1_carry__0_i_20/O
                         net (fo=8, routed)           0.494     8.930    keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q_reg[40]_1
    SLICE_X40Y90         LUT6 (Prop_lut6_I3_O)        0.124     9.054 r  keyboard_controller/o_/button_cond/out1_carry_i_27/O
                         net (fo=18, routed)          0.256     9.310    keyboard_controller/o_/button_cond/M_last_q_reg
    SLICE_X40Y90         LUT2 (Prop_lut2_I0_O)        0.124     9.434 r  keyboard_controller/o_/button_cond/M_matrix1_letter_index_dff_q[6]_i_21/O
                         net (fo=2, routed)           0.477     9.911    betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12_0
    SLICE_X42Y91         MUXF7 (Prop_muxf7_S_O)       0.292    10.203 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[6]_i_18/O
                         net (fo=1, routed)           0.549    10.752    betaCPU/r/M_matrix1_letter_index_dff_q_reg[6]_i_18_n_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I1_O)        0.297    11.049 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12/O
                         net (fo=1, routed)           0.151    11.201    betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12_n_0
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.124    11.325 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_5/O
                         net (fo=18, routed)          0.674    11.998    betaCPU/control_unit/M_input_i_q_reg[4]_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.122 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_22/O
                         net (fo=3, routed)           0.358    12.481    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_22_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.605 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_16/O
                         net (fo=7, routed)           1.177    13.782    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_0
    SLICE_X45Y90         LUT2 (Prop_lut2_I1_O)        0.124    13.906 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_7_comp/O
                         net (fo=1, routed)           0.774    14.681    betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_7_n_0_repN
    SLICE_X44Y91         LUT6 (Prop_lut6_I4_O)        0.124    14.805 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_comp/O
                         net (fo=2, routed)           0.679    15.483    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I3_O)        0.124    15.607 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_2/O
                         net (fo=8, routed)           0.944    16.551    betaCPU/control_unit/M_correct_letter_1_q_reg[2]
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  betaCPU/control_unit/out1_carry_i_2/O
                         net (fo=1, routed)           0.322    16.998    betaCPU/game_alu/DI[3]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.383 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    17.383    betaCPU/game_alu/out1_carry_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.696 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=2, routed)           1.344    19.040    betaCPU/game_alu/M_word_index_q_reg[7][3]
    SLICE_X42Y99         LUT4 (Prop_lut4_I1_O)        0.306    19.346 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_5/O
                         net (fo=1, routed)           0.452    19.798    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_5_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I1_O)        0.124    19.922 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_3/O
                         net (fo=3, routed)           0.424    20.346    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_3_n_0
    SLICE_X40Y98         LUT3 (Prop_lut3_I0_O)        0.124    20.470 r  betaCPU/game_alu/M_guess_1_letter_1_q[0]_i_5/O
                         net (fo=4, routed)           0.323    20.793    betaCPU/control_unit/M_num_correct_q_reg[0]_1
    SLICE_X41Y100        LUT2 (Prop_lut2_I1_O)        0.124    20.917 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_16_comp/O
                         net (fo=1, routed)           0.779    21.696    reset_cond/FSM_onehot_M_game_fsm_q_reg[40]_0_repN_alias
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    21.820 r  reset_cond/M_matrix1_letter_index_dff_q[3]_i_10_comp/O
                         net (fo=82, routed)          1.525    23.344    betaCPU/r/M_matrix3_letter_index_dff_q_reg[3]_1
    SLICE_X48Y96         LUT3 (Prop_lut3_I1_O)        0.124    23.468 f  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_10/O
                         net (fo=1, routed)           0.958    24.427    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_10_n_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I0_O)        0.124    24.551 f  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_8/O
                         net (fo=2, routed)           0.507    25.058    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_8_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I2_O)        0.124    25.182 r  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4/O
                         net (fo=1, routed)           0.446    25.628    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I4_O)        0.124    25.752 r  betaCPU/r/out1_carry__0_i_7_comp/O
                         net (fo=1, routed)           0.000    25.752    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[1]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.979 f  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.450    26.430    betaCPU/control_unit/M_word_index_q_reg[7]_0[1]
    SLICE_X40Y96         LUT5 (Prop_lut5_I3_O)        0.303    26.733 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=19, routed)          0.409    27.142    betaCPU/r/M_matrix4_letter_index_dff_q_reg[2]
    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.124    27.266 f  betaCPU/r/i__carry_i_6__0_comp/O
                         net (fo=1, routed)           1.006    28.271    betaCPU/r/i__carry_i_6__0_n_0_repN
    SLICE_X46Y93         LUT6 (Prop_lut6_I4_O)        0.124    28.395 r  betaCPU/r/M_matrix1_letter_index_dff_q[2]_i_2_comp/O
                         net (fo=13, routed)          1.025    29.421    betaCPU/control_unit/M_matrix2_letter_index_dff_q_reg[2]
    SLICE_X43Y94         LUT5 (Prop_lut5_I4_O)        0.124    29.545 r  betaCPU/control_unit/out1_carry_i_3/O
                         net (fo=1, routed)           1.043    30.588    betaCPU/game_alu/DI[2]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    31.026 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=3, routed)           0.462    31.488    reset_cond/FSM_onehot_M_game_fsm_q_reg[38][2]_alias
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.306    31.794 r  reset_cond/i__carry_i_8__0_comp/O
                         net (fo=33, routed)          0.846    32.640    reset_cond/M_stage_q_reg[3]_2
    SLICE_X45Y98         LUT4 (Prop_lut4_I3_O)        0.124    32.764 f  reset_cond/M_matrix1_letter_index_dff_q[1]_i_6/O
                         net (fo=2, routed)           1.073    33.837    reset_cond/M_matrix1_letter_index_dff_q[1]_i_6_n_0
    SLICE_X42Y94         LUT6 (Prop_lut6_I4_O)        0.124    33.961 r  reset_cond/M_matrix1_letter_index_dff_q[1]_i_1__0/O
                         net (fo=9, routed)           0.652    34.613    reset_cond/M_temp_coloured_letter_q_reg[1][0]
    SLICE_X43Y95         LUT4 (Prop_lut4_I2_O)        0.124    34.737 r  reset_cond/out1_carry_i_8_comp/O
                         net (fo=1, routed)           0.000    34.737    betaCPU/game_alu/S[1]
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    35.317 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.357    35.675    reset_cond/FSM_onehot_M_game_fsm_q_reg[38][1]_alias
    SLICE_X44Y95         LUT6 (Prop_lut6_I4_O)        0.302    35.977 r  reset_cond/M_matrix1_letter_index_dff_q[5]_i_5_comp_2/O
                         net (fo=30, routed)          0.734    36.711    reset_cond/M_stage_q_reg[3]_3
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.117    36.828 f  reset_cond/M_matrix4_letter_index_dff_q[6]_i_14/O
                         net (fo=3, routed)           0.986    37.814    betaCPU/r/M_matrix4_letter_index_dff_q_reg[6]
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.332    38.146 r  betaCPU/r/i__carry_i_7/O
                         net (fo=2, routed)           0.305    38.451    betaCPU/r/i__carry_i_7_n_0
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.124    38.575 r  betaCPU/r/M_matrix1_letter_index_dff_q[4]_i_2/O
                         net (fo=13, routed)          0.317    38.892    betaCPU/control_unit/M_word_index_q_reg[4]_3
    SLICE_X43Y96         LUT6 (Prop_lut6_I2_O)        0.124    39.016 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    39.016    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[0]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    39.263 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=4, routed)           0.474    39.737    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.299    40.036 r  betaCPU/control_unit/i__carry_i_15/O
                         net (fo=1, routed)           0.154    40.190    reset_cond/i__carry_i_1
    SLICE_X41Y99         LUT2 (Prop_lut2_I1_O)        0.124    40.314 f  reset_cond/i__carry_i_8/O
                         net (fo=19, routed)          0.844    41.159    reset_cond/M_stage_q_reg[3]_4
    SLICE_X44Y94         LUT4 (Prop_lut4_I0_O)        0.124    41.283 r  reset_cond/M_matrix1_letter_index_dff_q[1]_i_2/O
                         net (fo=5, routed)           1.730    43.013    betaCPU/r/M_matrix4_letter_index_dff_q_reg[0]_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124    43.137 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_1__0/O
                         net (fo=16, routed)          0.337    43.474    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.124    43.598 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.535    44.133    betaCPU/game_alu/S[0]
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    44.681 r  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=10, routed)          0.664    45.345    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][0]
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.303    45.648 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_17/O
                         net (fo=3, routed)           1.481    47.129    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_1
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    47.253 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_23/O
                         net (fo=1, routed)           0.292    47.546    betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_7_1
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    47.670 r  betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16/O
                         net (fo=1, routed)           0.439    48.109    betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I4_O)        0.124    48.233 r  betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_7/O
                         net (fo=3, routed)           1.580    49.813    reset_cond/M_matrix4_letter_index_dff_q_reg[1]_2
    SLICE_X45Y94         LUT6 (Prop_lut6_I5_O)        0.124    49.937 r  reset_cond/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    49.937    betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_3_1[0]
    SLICE_X45Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.469 r  betaCPU/control_unit/regfile_data0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    50.469    betaCPU/control_unit/regfile_data0_inferred__2/i__carry_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.803 r  betaCPU/control_unit/regfile_data0_inferred__2/i__carry__0/O[1]
                         net (fo=1, routed)           0.861    51.665    betaCPU/control_unit/regfile_data01_in[6]
    SLICE_X46Y97         LUT6 (Prop_lut6_I1_O)        0.303    51.968 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_2_comp/O
                         net (fo=18, routed)          0.944    52.912    betaCPU/r/D[4]
    SLICE_X41Y100        FDRE                                         r  betaCPU/r/M_guess_2_letter_3_q_reg[6]/D
=======
                         net (fo=596, routed)         1.620     5.204    button_panel_controller/clear_/button_cond/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.801     6.461    button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6/O
                         net (fo=3, routed)           0.820     7.405    button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.529 f  button_panel_controller/clear_/button_cond/FSM_sequential_M_game_fsm_q[3]_i_9/O
                         net (fo=4, routed)           0.446     7.975    button_panel_controller/check_/L_edge/M_betaCPU_panel_input[0]
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.124     8.099 f  button_panel_controller/check_/L_edge/FSM_sequential_M_game_fsm_q[5]_i_5/O
                         net (fo=8, routed)           0.884     8.983    betaCPU/control_unit/M_betaCPU_has_panel_input
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.107 r  betaCPU/control_unit/io_led_OBUF[11]_inst_i_8/O
                         net (fo=39, routed)          0.877     9.984    betaCPU/r/M_guess_2_letter_1_q[6]_i_57[3]
    SLICE_X56Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.108 r  betaCPU/r/io_led_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.648    10.756    betaCPU/control_unit/M_guess_2_letter_1_q_reg[4]_i_4_4
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.880 r  betaCPU/control_unit/io_led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          0.607    11.486    betaCPU/M_control_unit_regfile_out_a[4]
    SLICE_X55Y66         LUT3 (Prop_lut3_I1_O)        0.150    11.636 r  betaCPU/M_guess_2_letter_1_q[6]_i_49/O
                         net (fo=1, routed)           0.000    11.636    betaCPU/game_alu/a[4]
    SLICE_X55Y66         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    12.208 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/O[3]
                         net (fo=3, routed)           0.458    12.667    betaCPU/game_alu/O[3]
    SLICE_X55Y64         LUT6 (Prop_lut6_I1_O)        0.306    12.973 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_11/O
                         net (fo=1, routed)           0.406    13.379    betaCPU/game_alu/io_led_OBUF[21]_inst_i_11_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I3_O)        0.124    13.503 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=9, routed)           0.796    14.299    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I1_O)        0.124    14.423 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17/O
                         net (fo=1, routed)           0.324    14.748    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.872 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_15/O
                         net (fo=1, routed)           0.393    15.265    reset_cond/M_matrix1_letter_address_dff_q[3]_i_9
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.124    15.389 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_6/O
                         net (fo=53, routed)          0.358    15.747    betaCPU/control_unit/M_matrix1_letter_address_dff_q[3]_i_4
    SLICE_X59Y75         LUT3 (Prop_lut3_I2_O)        0.124    15.871 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_24/O
                         net (fo=1, routed)           0.460    16.331    betaCPU/r/M_guess_2_letter_1_q[1]_i_7
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.124    16.455 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_16/O
                         net (fo=4, routed)           0.305    16.760    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[4]_0
    SLICE_X63Y74         LUT5 (Prop_lut5_I2_O)        0.124    16.884 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_11/O
                         net (fo=8, routed)           0.166    17.050    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X63Y74         LUT5 (Prop_lut5_I4_O)        0.124    17.174 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63/O
                         net (fo=1, routed)           0.895    18.069    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63_n_0
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.124    18.193 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_53/O
                         net (fo=1, routed)           0.000    18.193    betaCPU/game_alu/M_matrix1_letter_address_dff_q[4]_i_33[0]
    SLICE_X55Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.617 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/O[1]
                         net (fo=6, routed)           0.456    19.074    betaCPU/control_unit/O[1]
    SLICE_X57Y65         LUT6 (Prop_lut6_I4_O)        0.303    19.377 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15/O
                         net (fo=46, routed)          0.388    19.764    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.124    19.888 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=9, routed)           0.313    20.201    betaCPU/game_alu/M_word_index_q_reg[10]_i_28_0[0]
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    20.325 r  betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16/O
                         net (fo=1, routed)           0.000    20.325    betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.573 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[3]
                         net (fo=4, routed)           0.733    21.307    betaCPU/game_alu/M_w_q_reg[0][1]
    SLICE_X58Y61         LUT2 (Prop_lut2_I0_O)        0.306    21.613 f  betaCPU/game_alu/M_word_index_q[7]_i_22/O
                         net (fo=1, routed)           0.300    21.913    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.037 r  betaCPU/control_unit/M_word_index_q[7]_i_18/O
                         net (fo=1, routed)           0.159    22.195    betaCPU/control_unit/M_word_index_q[7]_i_18_n_0
    SLICE_X58Y62         LUT4 (Prop_lut4_I0_O)        0.124    22.319 f  betaCPU/control_unit/M_word_index_q[7]_i_11/O
                         net (fo=44, routed)          0.409    22.728    betaCPU/control_unit/M_stage_q_reg[3]
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.124    22.852 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3/O
                         net (fo=1, routed)           0.466    23.318    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.442 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=7, routed)           0.578    24.020    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X55Y65         LUT4 (Prop_lut4_I2_O)        0.124    24.144 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_19/O
                         net (fo=1, routed)           0.000    24.144    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[0]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.691 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[2]
                         net (fo=2, routed)           0.421    25.112    betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_5
    SLICE_X57Y64         LUT2 (Prop_lut2_I0_O)        0.302    25.414 f  betaCPU/game_alu/M_guess_2_letter_1_q[2]_i_7/O
                         net (fo=3, routed)           0.438    25.852    betaCPU/control_unit/M_game_alu_alu[2]
    SLICE_X55Y63         LUT6 (Prop_lut6_I4_O)        0.124    25.976 r  betaCPU/control_unit/M_word_index_q[7]_i_17/O
                         net (fo=4, routed)           0.176    26.152    betaCPU/control_unit/M_word_index_q[7]_i_17_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I5_O)        0.124    26.276 f  betaCPU/control_unit/M_word_index_q[7]_i_10/O
                         net (fo=45, routed)          0.517    26.793    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124    26.917 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3/O
                         net (fo=2, routed)           0.578    27.495    betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3_n_0
    SLICE_X55Y62         LUT5 (Prop_lut5_I0_O)        0.124    27.619 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=7, routed)           0.173    27.792    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X55Y62         LUT5 (Prop_lut5_I2_O)        0.124    27.916 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21/O
                         net (fo=1, routed)           0.547    28.463    betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    28.587 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_18/O
                         net (fo=1, routed)           0.000    28.587    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[1]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    28.814 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[1]
                         net (fo=5, routed)           0.469    29.283    betaCPU/control_unit/M_temp_coloured_letter_q_reg[3][0]
    SLICE_X57Y66         LUT6 (Prop_lut6_I0_O)        0.303    29.586 r  betaCPU/control_unit/M_word_index_q[7]_i_12/O
                         net (fo=1, routed)           0.427    30.013    betaCPU/control_unit/M_word_index_q[7]_i_12_n_0
    SLICE_X56Y64         LUT2 (Prop_lut2_I0_O)        0.124    30.137 r  betaCPU/control_unit/M_word_index_q[7]_i_9/O
                         net (fo=80, routed)          0.762    30.899    betaCPU/r/M_matrix1_letter_address_dff_q[0]_i_5_0[0]
    SLICE_X54Y63         LUT4 (Prop_lut4_I1_O)        0.124    31.023 r  betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7/O
                         net (fo=1, routed)           0.680    31.704    betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    31.828 r  betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_4/O
                         net (fo=2, routed)           0.437    32.265    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[2]
    SLICE_X54Y64         LUT5 (Prop_lut5_I2_O)        0.124    32.389 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[2]_i_2/O
                         net (fo=9, routed)           0.200    32.589    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X54Y64         LUT5 (Prop_lut5_I4_O)        0.124    32.713 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20/O
                         net (fo=1, routed)           0.544    33.256    betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    33.380 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_17/O
                         net (fo=1, routed)           0.000    33.380    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[2]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.778 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.778    betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.892 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.892    betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.226 f  betaCPU/game_alu/M_word_index_q_reg[10]_i_28/O[1]
                         net (fo=3, routed)           0.598    34.825    betaCPU/game_alu/M_word_index_q_reg[10]_i_28_n_6
    SLICE_X53Y67         LUT5 (Prop_lut5_I2_O)        0.303    35.128 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_12/O
                         net (fo=1, routed)           0.149    35.277    betaCPU/game_alu/io_led_OBUF[21]_inst_i_12_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124    35.401 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.463    35.864    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I0_O)        0.124    35.988 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_4/O
                         net (fo=8, routed)           0.643    36.630    betaCPU/game_alu/FSM_sequential_M_game_fsm_q_reg[1]
    SLICE_X54Y69         LUT2 (Prop_lut2_I0_O)        0.124    36.754 r  betaCPU/game_alu/FSM_sequential_M_game_fsm_q[3]_i_8/O
                         net (fo=12, routed)          0.697    37.451    betaCPU/random_number_generator/M_guess_2_letter_1_q_reg[2]_i_2_0
    SLICE_X54Y68         LUT2 (Prop_lut2_I1_O)        0.124    37.575 r  betaCPU/random_number_generator/M_guess_2_letter_1_q[4]_i_15/O
                         net (fo=1, routed)           0.000    37.575    betaCPU/random_number_generator/M_guess_2_letter_1_q[4]_i_15_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    38.153 r  betaCPU/random_number_generator/M_guess_2_letter_1_q_reg[4]_i_6/O[2]
                         net (fo=1, routed)           0.301    38.454    betaCPU/control_unit/in18[6]
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.301    38.755 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_11/O
                         net (fo=1, routed)           0.497    39.253    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_11_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I5_O)        0.124    39.377 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_2/O
                         net (fo=14, routed)          0.778    40.155    betaCPU/r/D[6]
    SLICE_X57Y77         FDRE                                         r  betaCPU/r/M_guess_4_letter_2_q_reg[6]/D
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         1.610    15.015    betaCPU/r/clk_IBUF_BUFG
    SLICE_X41Y100        FDRE                                         r  betaCPU/r/M_guess_2_letter_3_q_reg[6]/C
                         clock pessimism              0.186    15.201    
                         clock uncertainty           -0.035    15.166    
    SLICE_X41Y100        FDRE (Setup_fdre_C_D)       -0.040    15.126    betaCPU/r/M_guess_2_letter_3_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -52.912    
  -------------------------------------------------------------------
                         slack                                -37.786    

Slack (VIOLATED) :        -37.719ns  (required time - arrival time)
  Source:                 keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_3_q_reg[2]/D
=======
                         net (fo=596, routed)         1.429    14.833    betaCPU/r/clk_IBUF_BUFG
    SLICE_X57Y77         FDRE                                         r  betaCPU/r/M_guess_4_letter_2_q_reg[6]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X57Y77         FDRE (Setup_fdre_C_D)       -0.040    15.016    betaCPU/r/M_guess_4_letter_2_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -40.155    
  -------------------------------------------------------------------
                         slack                                -25.140    

Slack (VIOLATED) :        -25.103ns  (required time - arrival time)
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_3_letter_4_q_reg[6]/D
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        47.511ns  (logic 11.366ns (23.923%)  route 36.145ns (76.077%))
  Logic Levels:           56  (CARRY4=8 LUT2=7 LUT3=3 LUT4=6 LUT5=6 LUT6=25 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.186ns
=======
  Data Path Delay:        34.923ns  (logic 11.008ns (31.521%)  route 23.915ns (68.479%))
  Logic Levels:           56  (CARRY4=9 LUT2=7 LUT3=3 LUT4=8 LUT5=11 LUT6=18)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         1.550     5.134    keyboard_controller/e_/button_cond/CLK
    SLICE_X35Y89         FDRE                                         r  keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.957     6.547    keyboard_controller/e_/button_cond/M_ctr_q_reg[9]
    SLICE_X38Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.671 f  keyboard_controller/e_/button_cond/M_ctr_q[0]_i_4__0/O
                         net (fo=2, routed)           0.692     7.364    keyboard_controller/e_/button_cond/M_ctr_q[0]_i_4__0_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.488 f  keyboard_controller/e_/button_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=24, routed)          0.825     8.312    keyboard_controller/a_/L_edge/M_guess_1_letter_1_q[1]_i_19_1
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.436 r  keyboard_controller/a_/L_edge/out1_carry__0_i_20/O
                         net (fo=8, routed)           0.494     8.930    keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q_reg[40]_1
    SLICE_X40Y90         LUT6 (Prop_lut6_I3_O)        0.124     9.054 r  keyboard_controller/o_/button_cond/out1_carry_i_27/O
                         net (fo=18, routed)          0.256     9.310    keyboard_controller/o_/button_cond/M_last_q_reg
    SLICE_X40Y90         LUT2 (Prop_lut2_I0_O)        0.124     9.434 r  keyboard_controller/o_/button_cond/M_matrix1_letter_index_dff_q[6]_i_21/O
                         net (fo=2, routed)           0.477     9.911    betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12_0
    SLICE_X42Y91         MUXF7 (Prop_muxf7_S_O)       0.292    10.203 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[6]_i_18/O
                         net (fo=1, routed)           0.549    10.752    betaCPU/r/M_matrix1_letter_index_dff_q_reg[6]_i_18_n_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I1_O)        0.297    11.049 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12/O
                         net (fo=1, routed)           0.151    11.201    betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12_n_0
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.124    11.325 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_5/O
                         net (fo=18, routed)          0.674    11.998    betaCPU/control_unit/M_input_i_q_reg[4]_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.122 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_22/O
                         net (fo=3, routed)           0.358    12.481    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_22_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.605 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_16/O
                         net (fo=7, routed)           1.177    13.782    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_0
    SLICE_X45Y90         LUT2 (Prop_lut2_I1_O)        0.124    13.906 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_7_comp/O
                         net (fo=1, routed)           0.774    14.681    betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_7_n_0_repN
    SLICE_X44Y91         LUT6 (Prop_lut6_I4_O)        0.124    14.805 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_comp/O
                         net (fo=2, routed)           0.679    15.483    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I3_O)        0.124    15.607 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_2/O
                         net (fo=8, routed)           0.944    16.551    betaCPU/control_unit/M_correct_letter_1_q_reg[2]
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  betaCPU/control_unit/out1_carry_i_2/O
                         net (fo=1, routed)           0.322    16.998    betaCPU/game_alu/DI[3]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.383 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    17.383    betaCPU/game_alu/out1_carry_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.696 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=2, routed)           1.344    19.040    betaCPU/game_alu/M_word_index_q_reg[7][3]
    SLICE_X42Y99         LUT4 (Prop_lut4_I1_O)        0.306    19.346 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_5/O
                         net (fo=1, routed)           0.452    19.798    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_5_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I1_O)        0.124    19.922 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_3/O
                         net (fo=3, routed)           0.424    20.346    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_3_n_0
    SLICE_X40Y98         LUT3 (Prop_lut3_I0_O)        0.124    20.470 r  betaCPU/game_alu/M_guess_1_letter_1_q[0]_i_5/O
                         net (fo=4, routed)           0.323    20.793    betaCPU/control_unit/M_num_correct_q_reg[0]_1
    SLICE_X41Y100        LUT2 (Prop_lut2_I1_O)        0.124    20.917 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_16_comp/O
                         net (fo=1, routed)           0.779    21.696    reset_cond/FSM_onehot_M_game_fsm_q_reg[40]_0_repN_alias
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    21.820 r  reset_cond/M_matrix1_letter_index_dff_q[3]_i_10_comp/O
                         net (fo=82, routed)          1.525    23.344    betaCPU/r/M_matrix3_letter_index_dff_q_reg[3]_1
    SLICE_X48Y96         LUT3 (Prop_lut3_I1_O)        0.124    23.468 f  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_10/O
                         net (fo=1, routed)           0.958    24.427    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_10_n_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I0_O)        0.124    24.551 f  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_8/O
                         net (fo=2, routed)           0.507    25.058    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_8_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I2_O)        0.124    25.182 r  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4/O
                         net (fo=1, routed)           0.446    25.628    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I4_O)        0.124    25.752 r  betaCPU/r/out1_carry__0_i_7_comp/O
                         net (fo=1, routed)           0.000    25.752    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[1]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.979 f  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.450    26.430    betaCPU/control_unit/M_word_index_q_reg[7]_0[1]
    SLICE_X40Y96         LUT5 (Prop_lut5_I3_O)        0.303    26.733 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=19, routed)          0.409    27.142    betaCPU/r/M_matrix4_letter_index_dff_q_reg[2]
    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.124    27.266 f  betaCPU/r/i__carry_i_6__0_comp/O
                         net (fo=1, routed)           1.006    28.271    betaCPU/r/i__carry_i_6__0_n_0_repN
    SLICE_X46Y93         LUT6 (Prop_lut6_I4_O)        0.124    28.395 r  betaCPU/r/M_matrix1_letter_index_dff_q[2]_i_2_comp/O
                         net (fo=13, routed)          1.025    29.421    betaCPU/control_unit/M_matrix2_letter_index_dff_q_reg[2]
    SLICE_X43Y94         LUT5 (Prop_lut5_I4_O)        0.124    29.545 r  betaCPU/control_unit/out1_carry_i_3/O
                         net (fo=1, routed)           1.043    30.588    betaCPU/game_alu/DI[2]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    31.026 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=3, routed)           0.462    31.488    reset_cond/FSM_onehot_M_game_fsm_q_reg[38][2]_alias
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.306    31.794 r  reset_cond/i__carry_i_8__0_comp/O
                         net (fo=33, routed)          0.846    32.640    reset_cond/M_stage_q_reg[3]_2
    SLICE_X45Y98         LUT4 (Prop_lut4_I3_O)        0.124    32.764 f  reset_cond/M_matrix1_letter_index_dff_q[1]_i_6/O
                         net (fo=2, routed)           1.073    33.837    reset_cond/M_matrix1_letter_index_dff_q[1]_i_6_n_0
    SLICE_X42Y94         LUT6 (Prop_lut6_I4_O)        0.124    33.961 r  reset_cond/M_matrix1_letter_index_dff_q[1]_i_1__0/O
                         net (fo=9, routed)           0.652    34.613    reset_cond/M_temp_coloured_letter_q_reg[1][0]
    SLICE_X43Y95         LUT4 (Prop_lut4_I2_O)        0.124    34.737 r  reset_cond/out1_carry_i_8_comp/O
                         net (fo=1, routed)           0.000    34.737    betaCPU/game_alu/S[1]
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    35.317 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.357    35.675    reset_cond/FSM_onehot_M_game_fsm_q_reg[38][1]_alias
    SLICE_X44Y95         LUT6 (Prop_lut6_I4_O)        0.302    35.977 r  reset_cond/M_matrix1_letter_index_dff_q[5]_i_5_comp_2/O
                         net (fo=30, routed)          0.734    36.711    reset_cond/M_stage_q_reg[3]_3
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.117    36.828 f  reset_cond/M_matrix4_letter_index_dff_q[6]_i_14/O
                         net (fo=3, routed)           0.986    37.814    betaCPU/r/M_matrix4_letter_index_dff_q_reg[6]
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.332    38.146 r  betaCPU/r/i__carry_i_7/O
                         net (fo=2, routed)           0.305    38.451    betaCPU/r/i__carry_i_7_n_0
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.124    38.575 r  betaCPU/r/M_matrix1_letter_index_dff_q[4]_i_2/O
                         net (fo=13, routed)          0.317    38.892    betaCPU/control_unit/M_word_index_q_reg[4]_3
    SLICE_X43Y96         LUT6 (Prop_lut6_I2_O)        0.124    39.016 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    39.016    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[0]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    39.263 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=4, routed)           0.474    39.737    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.299    40.036 r  betaCPU/control_unit/i__carry_i_15/O
                         net (fo=1, routed)           0.154    40.190    reset_cond/i__carry_i_1
    SLICE_X41Y99         LUT2 (Prop_lut2_I1_O)        0.124    40.314 f  reset_cond/i__carry_i_8/O
                         net (fo=19, routed)          0.844    41.159    reset_cond/M_stage_q_reg[3]_4
    SLICE_X44Y94         LUT4 (Prop_lut4_I0_O)        0.124    41.283 r  reset_cond/M_matrix1_letter_index_dff_q[1]_i_2/O
                         net (fo=5, routed)           1.730    43.013    betaCPU/r/M_matrix4_letter_index_dff_q_reg[0]_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124    43.137 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_1__0/O
                         net (fo=16, routed)          0.337    43.474    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.124    43.598 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.535    44.133    betaCPU/game_alu/S[0]
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    44.681 r  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=10, routed)          0.664    45.345    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][0]
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.303    45.648 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_17/O
                         net (fo=3, routed)           1.481    47.129    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_1
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    47.253 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_23/O
                         net (fo=1, routed)           0.292    47.546    betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_7_1
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    47.670 r  betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16/O
                         net (fo=1, routed)           0.439    48.109    betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I4_O)        0.124    48.233 r  betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_7/O
                         net (fo=3, routed)           1.580    49.813    reset_cond/M_matrix4_letter_index_dff_q_reg[1]_2
    SLICE_X45Y94         LUT6 (Prop_lut6_I5_O)        0.124    49.937 r  reset_cond/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    49.937    betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_3_1[0]
    SLICE_X45Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    50.361 r  betaCPU/control_unit/regfile_data0_inferred__2/i__carry/O[1]
                         net (fo=1, routed)           0.555    50.916    betaCPU/r/M_word_index_q_reg[9]_2[0]
    SLICE_X47Y93         LUT4 (Prop_lut4_I1_O)        0.303    51.219 r  betaCPU/r/M_guess_1_letter_1_q[2]_i_3/O
                         net (fo=2, routed)           0.486    51.705    betaCPU/r/M_guess_1_letter_1_q[2]_i_3_n_0
    SLICE_X46Y92         LUT5 (Prop_lut5_I1_O)        0.124    51.829 r  betaCPU/r/M_guess_1_letter_1_q[2]_i_1/O
                         net (fo=25, routed)          0.816    52.645    betaCPU/r/M_guess_1_letter_1_q[2]_i_1_n_0
    SLICE_X44Y93         FDRE                                         r  betaCPU/r/M_guess_2_letter_3_q_reg[2]/D
=======
                         net (fo=596, routed)         1.620     5.204    button_panel_controller/clear_/button_cond/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.801     6.461    button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6/O
                         net (fo=3, routed)           0.820     7.405    button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.529 f  button_panel_controller/clear_/button_cond/FSM_sequential_M_game_fsm_q[3]_i_9/O
                         net (fo=4, routed)           0.446     7.975    button_panel_controller/check_/L_edge/M_betaCPU_panel_input[0]
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.124     8.099 f  button_panel_controller/check_/L_edge/FSM_sequential_M_game_fsm_q[5]_i_5/O
                         net (fo=8, routed)           0.884     8.983    betaCPU/control_unit/M_betaCPU_has_panel_input
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.107 r  betaCPU/control_unit/io_led_OBUF[11]_inst_i_8/O
                         net (fo=39, routed)          0.877     9.984    betaCPU/r/M_guess_2_letter_1_q[6]_i_57[3]
    SLICE_X56Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.108 r  betaCPU/r/io_led_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.648    10.756    betaCPU/control_unit/M_guess_2_letter_1_q_reg[4]_i_4_4
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.880 r  betaCPU/control_unit/io_led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          0.607    11.486    betaCPU/M_control_unit_regfile_out_a[4]
    SLICE_X55Y66         LUT3 (Prop_lut3_I1_O)        0.150    11.636 r  betaCPU/M_guess_2_letter_1_q[6]_i_49/O
                         net (fo=1, routed)           0.000    11.636    betaCPU/game_alu/a[4]
    SLICE_X55Y66         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    12.208 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/O[3]
                         net (fo=3, routed)           0.458    12.667    betaCPU/game_alu/O[3]
    SLICE_X55Y64         LUT6 (Prop_lut6_I1_O)        0.306    12.973 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_11/O
                         net (fo=1, routed)           0.406    13.379    betaCPU/game_alu/io_led_OBUF[21]_inst_i_11_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I3_O)        0.124    13.503 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=9, routed)           0.796    14.299    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I1_O)        0.124    14.423 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17/O
                         net (fo=1, routed)           0.324    14.748    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.872 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_15/O
                         net (fo=1, routed)           0.393    15.265    reset_cond/M_matrix1_letter_address_dff_q[3]_i_9
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.124    15.389 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_6/O
                         net (fo=53, routed)          0.358    15.747    betaCPU/control_unit/M_matrix1_letter_address_dff_q[3]_i_4
    SLICE_X59Y75         LUT3 (Prop_lut3_I2_O)        0.124    15.871 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_24/O
                         net (fo=1, routed)           0.460    16.331    betaCPU/r/M_guess_2_letter_1_q[1]_i_7
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.124    16.455 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_16/O
                         net (fo=4, routed)           0.305    16.760    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[4]_0
    SLICE_X63Y74         LUT5 (Prop_lut5_I2_O)        0.124    16.884 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_11/O
                         net (fo=8, routed)           0.166    17.050    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X63Y74         LUT5 (Prop_lut5_I4_O)        0.124    17.174 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63/O
                         net (fo=1, routed)           0.895    18.069    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63_n_0
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.124    18.193 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_53/O
                         net (fo=1, routed)           0.000    18.193    betaCPU/game_alu/M_matrix1_letter_address_dff_q[4]_i_33[0]
    SLICE_X55Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.617 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/O[1]
                         net (fo=6, routed)           0.456    19.074    betaCPU/control_unit/O[1]
    SLICE_X57Y65         LUT6 (Prop_lut6_I4_O)        0.303    19.377 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15/O
                         net (fo=46, routed)          0.388    19.764    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.124    19.888 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=9, routed)           0.313    20.201    betaCPU/game_alu/M_word_index_q_reg[10]_i_28_0[0]
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    20.325 r  betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16/O
                         net (fo=1, routed)           0.000    20.325    betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.573 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[3]
                         net (fo=4, routed)           0.733    21.307    betaCPU/game_alu/M_w_q_reg[0][1]
    SLICE_X58Y61         LUT2 (Prop_lut2_I0_O)        0.306    21.613 f  betaCPU/game_alu/M_word_index_q[7]_i_22/O
                         net (fo=1, routed)           0.300    21.913    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.037 r  betaCPU/control_unit/M_word_index_q[7]_i_18/O
                         net (fo=1, routed)           0.159    22.195    betaCPU/control_unit/M_word_index_q[7]_i_18_n_0
    SLICE_X58Y62         LUT4 (Prop_lut4_I0_O)        0.124    22.319 f  betaCPU/control_unit/M_word_index_q[7]_i_11/O
                         net (fo=44, routed)          0.409    22.728    betaCPU/control_unit/M_stage_q_reg[3]
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.124    22.852 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3/O
                         net (fo=1, routed)           0.466    23.318    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.442 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=7, routed)           0.578    24.020    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X55Y65         LUT4 (Prop_lut4_I2_O)        0.124    24.144 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_19/O
                         net (fo=1, routed)           0.000    24.144    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[0]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.691 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[2]
                         net (fo=2, routed)           0.421    25.112    betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_5
    SLICE_X57Y64         LUT2 (Prop_lut2_I0_O)        0.302    25.414 f  betaCPU/game_alu/M_guess_2_letter_1_q[2]_i_7/O
                         net (fo=3, routed)           0.438    25.852    betaCPU/control_unit/M_game_alu_alu[2]
    SLICE_X55Y63         LUT6 (Prop_lut6_I4_O)        0.124    25.976 r  betaCPU/control_unit/M_word_index_q[7]_i_17/O
                         net (fo=4, routed)           0.176    26.152    betaCPU/control_unit/M_word_index_q[7]_i_17_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I5_O)        0.124    26.276 f  betaCPU/control_unit/M_word_index_q[7]_i_10/O
                         net (fo=45, routed)          0.517    26.793    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124    26.917 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3/O
                         net (fo=2, routed)           0.578    27.495    betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3_n_0
    SLICE_X55Y62         LUT5 (Prop_lut5_I0_O)        0.124    27.619 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=7, routed)           0.173    27.792    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X55Y62         LUT5 (Prop_lut5_I2_O)        0.124    27.916 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21/O
                         net (fo=1, routed)           0.547    28.463    betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    28.587 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_18/O
                         net (fo=1, routed)           0.000    28.587    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[1]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    28.814 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[1]
                         net (fo=5, routed)           0.469    29.283    betaCPU/control_unit/M_temp_coloured_letter_q_reg[3][0]
    SLICE_X57Y66         LUT6 (Prop_lut6_I0_O)        0.303    29.586 r  betaCPU/control_unit/M_word_index_q[7]_i_12/O
                         net (fo=1, routed)           0.427    30.013    betaCPU/control_unit/M_word_index_q[7]_i_12_n_0
    SLICE_X56Y64         LUT2 (Prop_lut2_I0_O)        0.124    30.137 r  betaCPU/control_unit/M_word_index_q[7]_i_9/O
                         net (fo=80, routed)          0.762    30.899    betaCPU/r/M_matrix1_letter_address_dff_q[0]_i_5_0[0]
    SLICE_X54Y63         LUT4 (Prop_lut4_I1_O)        0.124    31.023 r  betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7/O
                         net (fo=1, routed)           0.680    31.704    betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    31.828 r  betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_4/O
                         net (fo=2, routed)           0.437    32.265    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[2]
    SLICE_X54Y64         LUT5 (Prop_lut5_I2_O)        0.124    32.389 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[2]_i_2/O
                         net (fo=9, routed)           0.200    32.589    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X54Y64         LUT5 (Prop_lut5_I4_O)        0.124    32.713 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20/O
                         net (fo=1, routed)           0.544    33.256    betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    33.380 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_17/O
                         net (fo=1, routed)           0.000    33.380    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[2]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.778 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.778    betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.892 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.892    betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.226 f  betaCPU/game_alu/M_word_index_q_reg[10]_i_28/O[1]
                         net (fo=3, routed)           0.598    34.825    betaCPU/game_alu/M_word_index_q_reg[10]_i_28_n_6
    SLICE_X53Y67         LUT5 (Prop_lut5_I2_O)        0.303    35.128 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_12/O
                         net (fo=1, routed)           0.149    35.277    betaCPU/game_alu/io_led_OBUF[21]_inst_i_12_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124    35.401 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.463    35.864    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I0_O)        0.124    35.988 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_4/O
                         net (fo=8, routed)           0.643    36.630    betaCPU/game_alu/FSM_sequential_M_game_fsm_q_reg[1]
    SLICE_X54Y69         LUT2 (Prop_lut2_I0_O)        0.124    36.754 r  betaCPU/game_alu/FSM_sequential_M_game_fsm_q[3]_i_8/O
                         net (fo=12, routed)          0.697    37.451    betaCPU/random_number_generator/M_guess_2_letter_1_q_reg[2]_i_2_0
    SLICE_X54Y68         LUT2 (Prop_lut2_I1_O)        0.124    37.575 r  betaCPU/random_number_generator/M_guess_2_letter_1_q[4]_i_15/O
                         net (fo=1, routed)           0.000    37.575    betaCPU/random_number_generator/M_guess_2_letter_1_q[4]_i_15_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    38.153 r  betaCPU/random_number_generator/M_guess_2_letter_1_q_reg[4]_i_6/O[2]
                         net (fo=1, routed)           0.301    38.454    betaCPU/control_unit/in18[6]
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.301    38.755 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_11/O
                         net (fo=1, routed)           0.497    39.253    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_11_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I5_O)        0.124    39.377 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_2/O
                         net (fo=14, routed)          0.750    40.127    betaCPU/r/D[6]
    SLICE_X54Y75         FDRE                                         r  betaCPU/r/M_guess_3_letter_4_q_reg[6]/D
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         1.438    14.842    betaCPU/r/clk_IBUF_BUFG
    SLICE_X44Y93         FDRE                                         r  betaCPU/r/M_guess_2_letter_3_q_reg[2]/C
                         clock pessimism              0.186    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X44Y93         FDRE (Setup_fdre_C_D)       -0.067    14.926    betaCPU/r/M_guess_2_letter_3_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -52.645    
  -------------------------------------------------------------------
                         slack                                -37.719    

Slack (VIOLATED) :        -37.719ns  (required time - arrival time)
  Source:                 keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_temp_guess_g_letter_i_q_reg[2]/D
=======
                         net (fo=596, routed)         1.425    14.829    betaCPU/r/clk_IBUF_BUFG
    SLICE_X54Y75         FDRE                                         r  betaCPU/r/M_guess_3_letter_4_q_reg[6]/C
                         clock pessimism              0.258    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X54Y75         FDRE (Setup_fdre_C_D)       -0.028    15.024    betaCPU/r/M_guess_3_letter_4_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -40.127    
  -------------------------------------------------------------------
                         slack                                -25.103    

Slack (VIOLATED) :        -25.082ns  (required time - arrival time)
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_3_letter_2_q_reg[6]/D
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        47.511ns  (logic 11.366ns (23.923%)  route 36.145ns (76.077%))
  Logic Levels:           56  (CARRY4=8 LUT2=7 LUT3=3 LUT4=6 LUT5=6 LUT6=25 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.186ns
=======
  Data Path Delay:        34.869ns  (logic 11.008ns (31.570%)  route 23.861ns (68.430%))
  Logic Levels:           56  (CARRY4=9 LUT2=7 LUT3=3 LUT4=8 LUT5=11 LUT6=18)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         1.550     5.134    keyboard_controller/e_/button_cond/CLK
    SLICE_X35Y89         FDRE                                         r  keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.957     6.547    keyboard_controller/e_/button_cond/M_ctr_q_reg[9]
    SLICE_X38Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.671 f  keyboard_controller/e_/button_cond/M_ctr_q[0]_i_4__0/O
                         net (fo=2, routed)           0.692     7.364    keyboard_controller/e_/button_cond/M_ctr_q[0]_i_4__0_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.488 f  keyboard_controller/e_/button_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=24, routed)          0.825     8.312    keyboard_controller/a_/L_edge/M_guess_1_letter_1_q[1]_i_19_1
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.436 r  keyboard_controller/a_/L_edge/out1_carry__0_i_20/O
                         net (fo=8, routed)           0.494     8.930    keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q_reg[40]_1
    SLICE_X40Y90         LUT6 (Prop_lut6_I3_O)        0.124     9.054 r  keyboard_controller/o_/button_cond/out1_carry_i_27/O
                         net (fo=18, routed)          0.256     9.310    keyboard_controller/o_/button_cond/M_last_q_reg
    SLICE_X40Y90         LUT2 (Prop_lut2_I0_O)        0.124     9.434 r  keyboard_controller/o_/button_cond/M_matrix1_letter_index_dff_q[6]_i_21/O
                         net (fo=2, routed)           0.477     9.911    betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12_0
    SLICE_X42Y91         MUXF7 (Prop_muxf7_S_O)       0.292    10.203 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[6]_i_18/O
                         net (fo=1, routed)           0.549    10.752    betaCPU/r/M_matrix1_letter_index_dff_q_reg[6]_i_18_n_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I1_O)        0.297    11.049 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12/O
                         net (fo=1, routed)           0.151    11.201    betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12_n_0
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.124    11.325 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_5/O
                         net (fo=18, routed)          0.674    11.998    betaCPU/control_unit/M_input_i_q_reg[4]_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.122 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_22/O
                         net (fo=3, routed)           0.358    12.481    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_22_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.605 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_16/O
                         net (fo=7, routed)           1.177    13.782    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_0
    SLICE_X45Y90         LUT2 (Prop_lut2_I1_O)        0.124    13.906 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_7_comp/O
                         net (fo=1, routed)           0.774    14.681    betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_7_n_0_repN
    SLICE_X44Y91         LUT6 (Prop_lut6_I4_O)        0.124    14.805 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_comp/O
                         net (fo=2, routed)           0.679    15.483    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I3_O)        0.124    15.607 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_2/O
                         net (fo=8, routed)           0.944    16.551    betaCPU/control_unit/M_correct_letter_1_q_reg[2]
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  betaCPU/control_unit/out1_carry_i_2/O
                         net (fo=1, routed)           0.322    16.998    betaCPU/game_alu/DI[3]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.383 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    17.383    betaCPU/game_alu/out1_carry_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.696 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=2, routed)           1.344    19.040    betaCPU/game_alu/M_word_index_q_reg[7][3]
    SLICE_X42Y99         LUT4 (Prop_lut4_I1_O)        0.306    19.346 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_5/O
                         net (fo=1, routed)           0.452    19.798    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_5_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I1_O)        0.124    19.922 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_3/O
                         net (fo=3, routed)           0.424    20.346    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_3_n_0
    SLICE_X40Y98         LUT3 (Prop_lut3_I0_O)        0.124    20.470 r  betaCPU/game_alu/M_guess_1_letter_1_q[0]_i_5/O
                         net (fo=4, routed)           0.323    20.793    betaCPU/control_unit/M_num_correct_q_reg[0]_1
    SLICE_X41Y100        LUT2 (Prop_lut2_I1_O)        0.124    20.917 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_16_comp/O
                         net (fo=1, routed)           0.779    21.696    reset_cond/FSM_onehot_M_game_fsm_q_reg[40]_0_repN_alias
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    21.820 r  reset_cond/M_matrix1_letter_index_dff_q[3]_i_10_comp/O
                         net (fo=82, routed)          1.525    23.344    betaCPU/r/M_matrix3_letter_index_dff_q_reg[3]_1
    SLICE_X48Y96         LUT3 (Prop_lut3_I1_O)        0.124    23.468 f  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_10/O
                         net (fo=1, routed)           0.958    24.427    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_10_n_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I0_O)        0.124    24.551 f  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_8/O
                         net (fo=2, routed)           0.507    25.058    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_8_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I2_O)        0.124    25.182 r  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4/O
                         net (fo=1, routed)           0.446    25.628    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I4_O)        0.124    25.752 r  betaCPU/r/out1_carry__0_i_7_comp/O
                         net (fo=1, routed)           0.000    25.752    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[1]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.979 f  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.450    26.430    betaCPU/control_unit/M_word_index_q_reg[7]_0[1]
    SLICE_X40Y96         LUT5 (Prop_lut5_I3_O)        0.303    26.733 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=19, routed)          0.409    27.142    betaCPU/r/M_matrix4_letter_index_dff_q_reg[2]
    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.124    27.266 f  betaCPU/r/i__carry_i_6__0_comp/O
                         net (fo=1, routed)           1.006    28.271    betaCPU/r/i__carry_i_6__0_n_0_repN
    SLICE_X46Y93         LUT6 (Prop_lut6_I4_O)        0.124    28.395 r  betaCPU/r/M_matrix1_letter_index_dff_q[2]_i_2_comp/O
                         net (fo=13, routed)          1.025    29.421    betaCPU/control_unit/M_matrix2_letter_index_dff_q_reg[2]
    SLICE_X43Y94         LUT5 (Prop_lut5_I4_O)        0.124    29.545 r  betaCPU/control_unit/out1_carry_i_3/O
                         net (fo=1, routed)           1.043    30.588    betaCPU/game_alu/DI[2]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    31.026 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=3, routed)           0.462    31.488    reset_cond/FSM_onehot_M_game_fsm_q_reg[38][2]_alias
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.306    31.794 r  reset_cond/i__carry_i_8__0_comp/O
                         net (fo=33, routed)          0.846    32.640    reset_cond/M_stage_q_reg[3]_2
    SLICE_X45Y98         LUT4 (Prop_lut4_I3_O)        0.124    32.764 f  reset_cond/M_matrix1_letter_index_dff_q[1]_i_6/O
                         net (fo=2, routed)           1.073    33.837    reset_cond/M_matrix1_letter_index_dff_q[1]_i_6_n_0
    SLICE_X42Y94         LUT6 (Prop_lut6_I4_O)        0.124    33.961 r  reset_cond/M_matrix1_letter_index_dff_q[1]_i_1__0/O
                         net (fo=9, routed)           0.652    34.613    reset_cond/M_temp_coloured_letter_q_reg[1][0]
    SLICE_X43Y95         LUT4 (Prop_lut4_I2_O)        0.124    34.737 r  reset_cond/out1_carry_i_8_comp/O
                         net (fo=1, routed)           0.000    34.737    betaCPU/game_alu/S[1]
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    35.317 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.357    35.675    reset_cond/FSM_onehot_M_game_fsm_q_reg[38][1]_alias
    SLICE_X44Y95         LUT6 (Prop_lut6_I4_O)        0.302    35.977 r  reset_cond/M_matrix1_letter_index_dff_q[5]_i_5_comp_2/O
                         net (fo=30, routed)          0.734    36.711    reset_cond/M_stage_q_reg[3]_3
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.117    36.828 f  reset_cond/M_matrix4_letter_index_dff_q[6]_i_14/O
                         net (fo=3, routed)           0.986    37.814    betaCPU/r/M_matrix4_letter_index_dff_q_reg[6]
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.332    38.146 r  betaCPU/r/i__carry_i_7/O
                         net (fo=2, routed)           0.305    38.451    betaCPU/r/i__carry_i_7_n_0
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.124    38.575 r  betaCPU/r/M_matrix1_letter_index_dff_q[4]_i_2/O
                         net (fo=13, routed)          0.317    38.892    betaCPU/control_unit/M_word_index_q_reg[4]_3
    SLICE_X43Y96         LUT6 (Prop_lut6_I2_O)        0.124    39.016 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    39.016    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[0]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    39.263 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=4, routed)           0.474    39.737    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.299    40.036 r  betaCPU/control_unit/i__carry_i_15/O
                         net (fo=1, routed)           0.154    40.190    reset_cond/i__carry_i_1
    SLICE_X41Y99         LUT2 (Prop_lut2_I1_O)        0.124    40.314 f  reset_cond/i__carry_i_8/O
                         net (fo=19, routed)          0.844    41.159    reset_cond/M_stage_q_reg[3]_4
    SLICE_X44Y94         LUT4 (Prop_lut4_I0_O)        0.124    41.283 r  reset_cond/M_matrix1_letter_index_dff_q[1]_i_2/O
                         net (fo=5, routed)           1.730    43.013    betaCPU/r/M_matrix4_letter_index_dff_q_reg[0]_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124    43.137 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_1__0/O
                         net (fo=16, routed)          0.337    43.474    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.124    43.598 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.535    44.133    betaCPU/game_alu/S[0]
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    44.681 r  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=10, routed)          0.664    45.345    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][0]
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.303    45.648 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_17/O
                         net (fo=3, routed)           1.481    47.129    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_1
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    47.253 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_23/O
                         net (fo=1, routed)           0.292    47.546    betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_7_1
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    47.670 r  betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16/O
                         net (fo=1, routed)           0.439    48.109    betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I4_O)        0.124    48.233 r  betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_7/O
                         net (fo=3, routed)           1.580    49.813    reset_cond/M_matrix4_letter_index_dff_q_reg[1]_2
    SLICE_X45Y94         LUT6 (Prop_lut6_I5_O)        0.124    49.937 r  reset_cond/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    49.937    betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_3_1[0]
    SLICE_X45Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    50.361 r  betaCPU/control_unit/regfile_data0_inferred__2/i__carry/O[1]
                         net (fo=1, routed)           0.555    50.916    betaCPU/r/M_word_index_q_reg[9]_2[0]
    SLICE_X47Y93         LUT4 (Prop_lut4_I1_O)        0.303    51.219 r  betaCPU/r/M_guess_1_letter_1_q[2]_i_3/O
                         net (fo=2, routed)           0.486    51.705    betaCPU/r/M_guess_1_letter_1_q[2]_i_3_n_0
    SLICE_X46Y92         LUT5 (Prop_lut5_I1_O)        0.124    51.829 r  betaCPU/r/M_guess_1_letter_1_q[2]_i_1/O
                         net (fo=25, routed)          0.816    52.645    betaCPU/r/M_guess_1_letter_1_q[2]_i_1_n_0
    SLICE_X44Y94         FDRE                                         r  betaCPU/r/M_temp_guess_g_letter_i_q_reg[2]/D
=======
                         net (fo=596, routed)         1.620     5.204    button_panel_controller/clear_/button_cond/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.801     6.461    button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6/O
                         net (fo=3, routed)           0.820     7.405    button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.529 f  button_panel_controller/clear_/button_cond/FSM_sequential_M_game_fsm_q[3]_i_9/O
                         net (fo=4, routed)           0.446     7.975    button_panel_controller/check_/L_edge/M_betaCPU_panel_input[0]
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.124     8.099 f  button_panel_controller/check_/L_edge/FSM_sequential_M_game_fsm_q[5]_i_5/O
                         net (fo=8, routed)           0.884     8.983    betaCPU/control_unit/M_betaCPU_has_panel_input
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.107 r  betaCPU/control_unit/io_led_OBUF[11]_inst_i_8/O
                         net (fo=39, routed)          0.877     9.984    betaCPU/r/M_guess_2_letter_1_q[6]_i_57[3]
    SLICE_X56Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.108 r  betaCPU/r/io_led_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.648    10.756    betaCPU/control_unit/M_guess_2_letter_1_q_reg[4]_i_4_4
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.880 r  betaCPU/control_unit/io_led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          0.607    11.486    betaCPU/M_control_unit_regfile_out_a[4]
    SLICE_X55Y66         LUT3 (Prop_lut3_I1_O)        0.150    11.636 r  betaCPU/M_guess_2_letter_1_q[6]_i_49/O
                         net (fo=1, routed)           0.000    11.636    betaCPU/game_alu/a[4]
    SLICE_X55Y66         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    12.208 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/O[3]
                         net (fo=3, routed)           0.458    12.667    betaCPU/game_alu/O[3]
    SLICE_X55Y64         LUT6 (Prop_lut6_I1_O)        0.306    12.973 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_11/O
                         net (fo=1, routed)           0.406    13.379    betaCPU/game_alu/io_led_OBUF[21]_inst_i_11_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I3_O)        0.124    13.503 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=9, routed)           0.796    14.299    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I1_O)        0.124    14.423 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17/O
                         net (fo=1, routed)           0.324    14.748    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.872 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_15/O
                         net (fo=1, routed)           0.393    15.265    reset_cond/M_matrix1_letter_address_dff_q[3]_i_9
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.124    15.389 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_6/O
                         net (fo=53, routed)          0.358    15.747    betaCPU/control_unit/M_matrix1_letter_address_dff_q[3]_i_4
    SLICE_X59Y75         LUT3 (Prop_lut3_I2_O)        0.124    15.871 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_24/O
                         net (fo=1, routed)           0.460    16.331    betaCPU/r/M_guess_2_letter_1_q[1]_i_7
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.124    16.455 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_16/O
                         net (fo=4, routed)           0.305    16.760    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[4]_0
    SLICE_X63Y74         LUT5 (Prop_lut5_I2_O)        0.124    16.884 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_11/O
                         net (fo=8, routed)           0.166    17.050    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X63Y74         LUT5 (Prop_lut5_I4_O)        0.124    17.174 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63/O
                         net (fo=1, routed)           0.895    18.069    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63_n_0
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.124    18.193 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_53/O
                         net (fo=1, routed)           0.000    18.193    betaCPU/game_alu/M_matrix1_letter_address_dff_q[4]_i_33[0]
    SLICE_X55Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.617 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/O[1]
                         net (fo=6, routed)           0.456    19.074    betaCPU/control_unit/O[1]
    SLICE_X57Y65         LUT6 (Prop_lut6_I4_O)        0.303    19.377 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15/O
                         net (fo=46, routed)          0.388    19.764    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.124    19.888 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=9, routed)           0.313    20.201    betaCPU/game_alu/M_word_index_q_reg[10]_i_28_0[0]
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    20.325 r  betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16/O
                         net (fo=1, routed)           0.000    20.325    betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.573 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[3]
                         net (fo=4, routed)           0.733    21.307    betaCPU/game_alu/M_w_q_reg[0][1]
    SLICE_X58Y61         LUT2 (Prop_lut2_I0_O)        0.306    21.613 f  betaCPU/game_alu/M_word_index_q[7]_i_22/O
                         net (fo=1, routed)           0.300    21.913    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.037 r  betaCPU/control_unit/M_word_index_q[7]_i_18/O
                         net (fo=1, routed)           0.159    22.195    betaCPU/control_unit/M_word_index_q[7]_i_18_n_0
    SLICE_X58Y62         LUT4 (Prop_lut4_I0_O)        0.124    22.319 f  betaCPU/control_unit/M_word_index_q[7]_i_11/O
                         net (fo=44, routed)          0.409    22.728    betaCPU/control_unit/M_stage_q_reg[3]
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.124    22.852 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3/O
                         net (fo=1, routed)           0.466    23.318    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.442 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=7, routed)           0.578    24.020    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X55Y65         LUT4 (Prop_lut4_I2_O)        0.124    24.144 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_19/O
                         net (fo=1, routed)           0.000    24.144    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[0]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.691 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[2]
                         net (fo=2, routed)           0.421    25.112    betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_5
    SLICE_X57Y64         LUT2 (Prop_lut2_I0_O)        0.302    25.414 f  betaCPU/game_alu/M_guess_2_letter_1_q[2]_i_7/O
                         net (fo=3, routed)           0.438    25.852    betaCPU/control_unit/M_game_alu_alu[2]
    SLICE_X55Y63         LUT6 (Prop_lut6_I4_O)        0.124    25.976 r  betaCPU/control_unit/M_word_index_q[7]_i_17/O
                         net (fo=4, routed)           0.176    26.152    betaCPU/control_unit/M_word_index_q[7]_i_17_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I5_O)        0.124    26.276 f  betaCPU/control_unit/M_word_index_q[7]_i_10/O
                         net (fo=45, routed)          0.517    26.793    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124    26.917 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3/O
                         net (fo=2, routed)           0.578    27.495    betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3_n_0
    SLICE_X55Y62         LUT5 (Prop_lut5_I0_O)        0.124    27.619 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=7, routed)           0.173    27.792    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X55Y62         LUT5 (Prop_lut5_I2_O)        0.124    27.916 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21/O
                         net (fo=1, routed)           0.547    28.463    betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    28.587 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_18/O
                         net (fo=1, routed)           0.000    28.587    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[1]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    28.814 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[1]
                         net (fo=5, routed)           0.469    29.283    betaCPU/control_unit/M_temp_coloured_letter_q_reg[3][0]
    SLICE_X57Y66         LUT6 (Prop_lut6_I0_O)        0.303    29.586 r  betaCPU/control_unit/M_word_index_q[7]_i_12/O
                         net (fo=1, routed)           0.427    30.013    betaCPU/control_unit/M_word_index_q[7]_i_12_n_0
    SLICE_X56Y64         LUT2 (Prop_lut2_I0_O)        0.124    30.137 r  betaCPU/control_unit/M_word_index_q[7]_i_9/O
                         net (fo=80, routed)          0.762    30.899    betaCPU/r/M_matrix1_letter_address_dff_q[0]_i_5_0[0]
    SLICE_X54Y63         LUT4 (Prop_lut4_I1_O)        0.124    31.023 r  betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7/O
                         net (fo=1, routed)           0.680    31.704    betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    31.828 r  betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_4/O
                         net (fo=2, routed)           0.437    32.265    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[2]
    SLICE_X54Y64         LUT5 (Prop_lut5_I2_O)        0.124    32.389 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[2]_i_2/O
                         net (fo=9, routed)           0.200    32.589    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X54Y64         LUT5 (Prop_lut5_I4_O)        0.124    32.713 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20/O
                         net (fo=1, routed)           0.544    33.256    betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    33.380 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_17/O
                         net (fo=1, routed)           0.000    33.380    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[2]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.778 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.778    betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.892 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.892    betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.226 f  betaCPU/game_alu/M_word_index_q_reg[10]_i_28/O[1]
                         net (fo=3, routed)           0.598    34.825    betaCPU/game_alu/M_word_index_q_reg[10]_i_28_n_6
    SLICE_X53Y67         LUT5 (Prop_lut5_I2_O)        0.303    35.128 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_12/O
                         net (fo=1, routed)           0.149    35.277    betaCPU/game_alu/io_led_OBUF[21]_inst_i_12_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124    35.401 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.463    35.864    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I0_O)        0.124    35.988 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_4/O
                         net (fo=8, routed)           0.643    36.630    betaCPU/game_alu/FSM_sequential_M_game_fsm_q_reg[1]
    SLICE_X54Y69         LUT2 (Prop_lut2_I0_O)        0.124    36.754 r  betaCPU/game_alu/FSM_sequential_M_game_fsm_q[3]_i_8/O
                         net (fo=12, routed)          0.697    37.451    betaCPU/random_number_generator/M_guess_2_letter_1_q_reg[2]_i_2_0
    SLICE_X54Y68         LUT2 (Prop_lut2_I1_O)        0.124    37.575 r  betaCPU/random_number_generator/M_guess_2_letter_1_q[4]_i_15/O
                         net (fo=1, routed)           0.000    37.575    betaCPU/random_number_generator/M_guess_2_letter_1_q[4]_i_15_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    38.153 r  betaCPU/random_number_generator/M_guess_2_letter_1_q_reg[4]_i_6/O[2]
                         net (fo=1, routed)           0.301    38.454    betaCPU/control_unit/in18[6]
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.301    38.755 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_11/O
                         net (fo=1, routed)           0.497    39.253    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_11_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I5_O)        0.124    39.377 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_2/O
                         net (fo=14, routed)          0.696    40.073    betaCPU/r/D[6]
    SLICE_X55Y74         FDRE                                         r  betaCPU/r/M_guess_3_letter_2_q_reg[6]/D
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         1.438    14.842    betaCPU/r/clk_IBUF_BUFG
    SLICE_X44Y94         FDRE                                         r  betaCPU/r/M_temp_guess_g_letter_i_q_reg[2]/C
                         clock pessimism              0.186    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X44Y94         FDRE (Setup_fdre_C_D)       -0.067    14.926    betaCPU/r/M_temp_guess_g_letter_i_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -52.645    
  -------------------------------------------------------------------
                         slack                                -37.719    

Slack (VIOLATED) :        -37.716ns  (required time - arrival time)
  Source:                 keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_input_letter_2_q_reg[2]/D
=======
                         net (fo=596, routed)         1.425    14.829    betaCPU/r/clk_IBUF_BUFG
    SLICE_X55Y74         FDRE                                         r  betaCPU/r/M_guess_3_letter_2_q_reg[6]/C
                         clock pessimism              0.258    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X55Y74         FDRE (Setup_fdre_C_D)       -0.061    14.991    betaCPU/r/M_guess_3_letter_2_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.991    
                         arrival time                         -40.073    
  -------------------------------------------------------------------
                         slack                                -25.082    

Slack (VIOLATED) :        -25.058ns  (required time - arrival time)
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_input_i_q_reg[0]/CE
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        47.506ns  (logic 11.366ns (23.925%)  route 36.140ns (76.075%))
  Logic Levels:           56  (CARRY4=8 LUT2=7 LUT3=3 LUT4=6 LUT5=6 LUT6=25 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.186ns
=======
  Data Path Delay:        34.739ns  (logic 10.470ns (30.139%)  route 24.269ns (69.861%))
  Logic Levels:           55  (CARRY4=8 LUT2=4 LUT3=4 LUT4=9 LUT5=11 LUT6=19)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         1.550     5.134    keyboard_controller/e_/button_cond/CLK
    SLICE_X35Y89         FDRE                                         r  keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.957     6.547    keyboard_controller/e_/button_cond/M_ctr_q_reg[9]
    SLICE_X38Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.671 f  keyboard_controller/e_/button_cond/M_ctr_q[0]_i_4__0/O
                         net (fo=2, routed)           0.692     7.364    keyboard_controller/e_/button_cond/M_ctr_q[0]_i_4__0_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.488 f  keyboard_controller/e_/button_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=24, routed)          0.825     8.312    keyboard_controller/a_/L_edge/M_guess_1_letter_1_q[1]_i_19_1
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.436 r  keyboard_controller/a_/L_edge/out1_carry__0_i_20/O
                         net (fo=8, routed)           0.494     8.930    keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q_reg[40]_1
    SLICE_X40Y90         LUT6 (Prop_lut6_I3_O)        0.124     9.054 r  keyboard_controller/o_/button_cond/out1_carry_i_27/O
                         net (fo=18, routed)          0.256     9.310    keyboard_controller/o_/button_cond/M_last_q_reg
    SLICE_X40Y90         LUT2 (Prop_lut2_I0_O)        0.124     9.434 r  keyboard_controller/o_/button_cond/M_matrix1_letter_index_dff_q[6]_i_21/O
                         net (fo=2, routed)           0.477     9.911    betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12_0
    SLICE_X42Y91         MUXF7 (Prop_muxf7_S_O)       0.292    10.203 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[6]_i_18/O
                         net (fo=1, routed)           0.549    10.752    betaCPU/r/M_matrix1_letter_index_dff_q_reg[6]_i_18_n_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I1_O)        0.297    11.049 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12/O
                         net (fo=1, routed)           0.151    11.201    betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12_n_0
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.124    11.325 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_5/O
                         net (fo=18, routed)          0.674    11.998    betaCPU/control_unit/M_input_i_q_reg[4]_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.122 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_22/O
                         net (fo=3, routed)           0.358    12.481    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_22_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.605 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_16/O
                         net (fo=7, routed)           1.177    13.782    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_0
    SLICE_X45Y90         LUT2 (Prop_lut2_I1_O)        0.124    13.906 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_7_comp/O
                         net (fo=1, routed)           0.774    14.681    betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_7_n_0_repN
    SLICE_X44Y91         LUT6 (Prop_lut6_I4_O)        0.124    14.805 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_comp/O
                         net (fo=2, routed)           0.679    15.483    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I3_O)        0.124    15.607 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_2/O
                         net (fo=8, routed)           0.944    16.551    betaCPU/control_unit/M_correct_letter_1_q_reg[2]
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  betaCPU/control_unit/out1_carry_i_2/O
                         net (fo=1, routed)           0.322    16.998    betaCPU/game_alu/DI[3]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.383 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    17.383    betaCPU/game_alu/out1_carry_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.696 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=2, routed)           1.344    19.040    betaCPU/game_alu/M_word_index_q_reg[7][3]
    SLICE_X42Y99         LUT4 (Prop_lut4_I1_O)        0.306    19.346 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_5/O
                         net (fo=1, routed)           0.452    19.798    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_5_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I1_O)        0.124    19.922 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_3/O
                         net (fo=3, routed)           0.424    20.346    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_3_n_0
    SLICE_X40Y98         LUT3 (Prop_lut3_I0_O)        0.124    20.470 r  betaCPU/game_alu/M_guess_1_letter_1_q[0]_i_5/O
                         net (fo=4, routed)           0.323    20.793    betaCPU/control_unit/M_num_correct_q_reg[0]_1
    SLICE_X41Y100        LUT2 (Prop_lut2_I1_O)        0.124    20.917 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_16_comp/O
                         net (fo=1, routed)           0.779    21.696    reset_cond/FSM_onehot_M_game_fsm_q_reg[40]_0_repN_alias
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    21.820 r  reset_cond/M_matrix1_letter_index_dff_q[3]_i_10_comp/O
                         net (fo=82, routed)          1.525    23.344    betaCPU/r/M_matrix3_letter_index_dff_q_reg[3]_1
    SLICE_X48Y96         LUT3 (Prop_lut3_I1_O)        0.124    23.468 f  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_10/O
                         net (fo=1, routed)           0.958    24.427    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_10_n_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I0_O)        0.124    24.551 f  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_8/O
                         net (fo=2, routed)           0.507    25.058    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_8_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I2_O)        0.124    25.182 r  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4/O
                         net (fo=1, routed)           0.446    25.628    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I4_O)        0.124    25.752 r  betaCPU/r/out1_carry__0_i_7_comp/O
                         net (fo=1, routed)           0.000    25.752    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[1]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.979 f  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.450    26.430    betaCPU/control_unit/M_word_index_q_reg[7]_0[1]
    SLICE_X40Y96         LUT5 (Prop_lut5_I3_O)        0.303    26.733 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=19, routed)          0.409    27.142    betaCPU/r/M_matrix4_letter_index_dff_q_reg[2]
    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.124    27.266 f  betaCPU/r/i__carry_i_6__0_comp/O
                         net (fo=1, routed)           1.006    28.271    betaCPU/r/i__carry_i_6__0_n_0_repN
    SLICE_X46Y93         LUT6 (Prop_lut6_I4_O)        0.124    28.395 r  betaCPU/r/M_matrix1_letter_index_dff_q[2]_i_2_comp/O
                         net (fo=13, routed)          1.025    29.421    betaCPU/control_unit/M_matrix2_letter_index_dff_q_reg[2]
    SLICE_X43Y94         LUT5 (Prop_lut5_I4_O)        0.124    29.545 r  betaCPU/control_unit/out1_carry_i_3/O
                         net (fo=1, routed)           1.043    30.588    betaCPU/game_alu/DI[2]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    31.026 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=3, routed)           0.462    31.488    reset_cond/FSM_onehot_M_game_fsm_q_reg[38][2]_alias
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.306    31.794 r  reset_cond/i__carry_i_8__0_comp/O
                         net (fo=33, routed)          0.846    32.640    reset_cond/M_stage_q_reg[3]_2
    SLICE_X45Y98         LUT4 (Prop_lut4_I3_O)        0.124    32.764 f  reset_cond/M_matrix1_letter_index_dff_q[1]_i_6/O
                         net (fo=2, routed)           1.073    33.837    reset_cond/M_matrix1_letter_index_dff_q[1]_i_6_n_0
    SLICE_X42Y94         LUT6 (Prop_lut6_I4_O)        0.124    33.961 r  reset_cond/M_matrix1_letter_index_dff_q[1]_i_1__0/O
                         net (fo=9, routed)           0.652    34.613    reset_cond/M_temp_coloured_letter_q_reg[1][0]
    SLICE_X43Y95         LUT4 (Prop_lut4_I2_O)        0.124    34.737 r  reset_cond/out1_carry_i_8_comp/O
                         net (fo=1, routed)           0.000    34.737    betaCPU/game_alu/S[1]
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    35.317 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.357    35.675    reset_cond/FSM_onehot_M_game_fsm_q_reg[38][1]_alias
    SLICE_X44Y95         LUT6 (Prop_lut6_I4_O)        0.302    35.977 r  reset_cond/M_matrix1_letter_index_dff_q[5]_i_5_comp_2/O
                         net (fo=30, routed)          0.734    36.711    reset_cond/M_stage_q_reg[3]_3
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.117    36.828 f  reset_cond/M_matrix4_letter_index_dff_q[6]_i_14/O
                         net (fo=3, routed)           0.986    37.814    betaCPU/r/M_matrix4_letter_index_dff_q_reg[6]
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.332    38.146 r  betaCPU/r/i__carry_i_7/O
                         net (fo=2, routed)           0.305    38.451    betaCPU/r/i__carry_i_7_n_0
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.124    38.575 r  betaCPU/r/M_matrix1_letter_index_dff_q[4]_i_2/O
                         net (fo=13, routed)          0.317    38.892    betaCPU/control_unit/M_word_index_q_reg[4]_3
    SLICE_X43Y96         LUT6 (Prop_lut6_I2_O)        0.124    39.016 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    39.016    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[0]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    39.263 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=4, routed)           0.474    39.737    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.299    40.036 r  betaCPU/control_unit/i__carry_i_15/O
                         net (fo=1, routed)           0.154    40.190    reset_cond/i__carry_i_1
    SLICE_X41Y99         LUT2 (Prop_lut2_I1_O)        0.124    40.314 f  reset_cond/i__carry_i_8/O
                         net (fo=19, routed)          0.844    41.159    reset_cond/M_stage_q_reg[3]_4
    SLICE_X44Y94         LUT4 (Prop_lut4_I0_O)        0.124    41.283 r  reset_cond/M_matrix1_letter_index_dff_q[1]_i_2/O
                         net (fo=5, routed)           1.730    43.013    betaCPU/r/M_matrix4_letter_index_dff_q_reg[0]_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124    43.137 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_1__0/O
                         net (fo=16, routed)          0.337    43.474    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.124    43.598 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.535    44.133    betaCPU/game_alu/S[0]
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    44.681 r  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=10, routed)          0.664    45.345    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][0]
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.303    45.648 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_17/O
                         net (fo=3, routed)           1.481    47.129    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_1
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    47.253 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_23/O
                         net (fo=1, routed)           0.292    47.546    betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_7_1
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    47.670 r  betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16/O
                         net (fo=1, routed)           0.439    48.109    betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I4_O)        0.124    48.233 r  betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_7/O
                         net (fo=3, routed)           1.580    49.813    reset_cond/M_matrix4_letter_index_dff_q_reg[1]_2
    SLICE_X45Y94         LUT6 (Prop_lut6_I5_O)        0.124    49.937 r  reset_cond/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    49.937    betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_3_1[0]
    SLICE_X45Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    50.361 r  betaCPU/control_unit/regfile_data0_inferred__2/i__carry/O[1]
                         net (fo=1, routed)           0.555    50.916    betaCPU/r/M_word_index_q_reg[9]_2[0]
    SLICE_X47Y93         LUT4 (Prop_lut4_I1_O)        0.303    51.219 r  betaCPU/r/M_guess_1_letter_1_q[2]_i_3/O
                         net (fo=2, routed)           0.486    51.705    betaCPU/r/M_guess_1_letter_1_q[2]_i_3_n_0
    SLICE_X46Y92         LUT5 (Prop_lut5_I1_O)        0.124    51.829 r  betaCPU/r/M_guess_1_letter_1_q[2]_i_1/O
                         net (fo=25, routed)          0.811    52.640    betaCPU/r/M_guess_1_letter_1_q[2]_i_1_n_0
    SLICE_X41Y91         FDRE                                         r  betaCPU/r/M_input_letter_2_q_reg[2]/D
=======
                         net (fo=596, routed)         1.620     5.204    button_panel_controller/clear_/button_cond/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.801     6.461    button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6/O
                         net (fo=3, routed)           0.820     7.405    button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.529 f  button_panel_controller/clear_/button_cond/FSM_sequential_M_game_fsm_q[3]_i_9/O
                         net (fo=4, routed)           0.446     7.975    button_panel_controller/check_/L_edge/M_betaCPU_panel_input[0]
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.124     8.099 f  button_panel_controller/check_/L_edge/FSM_sequential_M_game_fsm_q[5]_i_5/O
                         net (fo=8, routed)           0.884     8.983    betaCPU/control_unit/M_betaCPU_has_panel_input
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.107 r  betaCPU/control_unit/io_led_OBUF[11]_inst_i_8/O
                         net (fo=39, routed)          0.877     9.984    betaCPU/r/M_guess_2_letter_1_q[6]_i_57[3]
    SLICE_X56Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.108 r  betaCPU/r/io_led_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.648    10.756    betaCPU/control_unit/M_guess_2_letter_1_q_reg[4]_i_4_4
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.880 r  betaCPU/control_unit/io_led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          0.607    11.486    betaCPU/M_control_unit_regfile_out_a[4]
    SLICE_X55Y66         LUT3 (Prop_lut3_I1_O)        0.150    11.636 r  betaCPU/M_guess_2_letter_1_q[6]_i_49/O
                         net (fo=1, routed)           0.000    11.636    betaCPU/game_alu/a[4]
    SLICE_X55Y66         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    12.208 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/O[3]
                         net (fo=3, routed)           0.458    12.667    betaCPU/game_alu/O[3]
    SLICE_X55Y64         LUT6 (Prop_lut6_I1_O)        0.306    12.973 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_11/O
                         net (fo=1, routed)           0.406    13.379    betaCPU/game_alu/io_led_OBUF[21]_inst_i_11_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I3_O)        0.124    13.503 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=9, routed)           0.796    14.299    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I1_O)        0.124    14.423 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17/O
                         net (fo=1, routed)           0.324    14.748    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.872 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_15/O
                         net (fo=1, routed)           0.393    15.265    reset_cond/M_matrix1_letter_address_dff_q[3]_i_9
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.124    15.389 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_6/O
                         net (fo=53, routed)          0.358    15.747    betaCPU/control_unit/M_matrix1_letter_address_dff_q[3]_i_4
    SLICE_X59Y75         LUT3 (Prop_lut3_I2_O)        0.124    15.871 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_24/O
                         net (fo=1, routed)           0.460    16.331    betaCPU/r/M_guess_2_letter_1_q[1]_i_7
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.124    16.455 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_16/O
                         net (fo=4, routed)           0.305    16.760    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[4]_0
    SLICE_X63Y74         LUT5 (Prop_lut5_I2_O)        0.124    16.884 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_11/O
                         net (fo=8, routed)           0.166    17.050    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X63Y74         LUT5 (Prop_lut5_I4_O)        0.124    17.174 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63/O
                         net (fo=1, routed)           0.895    18.069    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63_n_0
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.124    18.193 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_53/O
                         net (fo=1, routed)           0.000    18.193    betaCPU/game_alu/M_matrix1_letter_address_dff_q[4]_i_33[0]
    SLICE_X55Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.617 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/O[1]
                         net (fo=6, routed)           0.456    19.074    betaCPU/control_unit/O[1]
    SLICE_X57Y65         LUT6 (Prop_lut6_I4_O)        0.303    19.377 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15/O
                         net (fo=46, routed)          0.388    19.764    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.124    19.888 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=9, routed)           0.313    20.201    betaCPU/game_alu/M_word_index_q_reg[10]_i_28_0[0]
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    20.325 r  betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16/O
                         net (fo=1, routed)           0.000    20.325    betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.573 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[3]
                         net (fo=4, routed)           0.733    21.307    betaCPU/game_alu/M_w_q_reg[0][1]
    SLICE_X58Y61         LUT2 (Prop_lut2_I0_O)        0.306    21.613 f  betaCPU/game_alu/M_word_index_q[7]_i_22/O
                         net (fo=1, routed)           0.300    21.913    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.037 r  betaCPU/control_unit/M_word_index_q[7]_i_18/O
                         net (fo=1, routed)           0.159    22.195    betaCPU/control_unit/M_word_index_q[7]_i_18_n_0
    SLICE_X58Y62         LUT4 (Prop_lut4_I0_O)        0.124    22.319 f  betaCPU/control_unit/M_word_index_q[7]_i_11/O
                         net (fo=44, routed)          0.409    22.728    betaCPU/control_unit/M_stage_q_reg[3]
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.124    22.852 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3/O
                         net (fo=1, routed)           0.466    23.318    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.442 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=7, routed)           0.578    24.020    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X55Y65         LUT4 (Prop_lut4_I2_O)        0.124    24.144 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_19/O
                         net (fo=1, routed)           0.000    24.144    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[0]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.691 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[2]
                         net (fo=2, routed)           0.421    25.112    betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_5
    SLICE_X57Y64         LUT2 (Prop_lut2_I0_O)        0.302    25.414 f  betaCPU/game_alu/M_guess_2_letter_1_q[2]_i_7/O
                         net (fo=3, routed)           0.438    25.852    betaCPU/control_unit/M_game_alu_alu[2]
    SLICE_X55Y63         LUT6 (Prop_lut6_I4_O)        0.124    25.976 r  betaCPU/control_unit/M_word_index_q[7]_i_17/O
                         net (fo=4, routed)           0.176    26.152    betaCPU/control_unit/M_word_index_q[7]_i_17_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I5_O)        0.124    26.276 f  betaCPU/control_unit/M_word_index_q[7]_i_10/O
                         net (fo=45, routed)          0.517    26.793    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124    26.917 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3/O
                         net (fo=2, routed)           0.578    27.495    betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3_n_0
    SLICE_X55Y62         LUT5 (Prop_lut5_I0_O)        0.124    27.619 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=7, routed)           0.173    27.792    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X55Y62         LUT5 (Prop_lut5_I2_O)        0.124    27.916 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21/O
                         net (fo=1, routed)           0.547    28.463    betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    28.587 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_18/O
                         net (fo=1, routed)           0.000    28.587    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[1]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    28.814 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[1]
                         net (fo=5, routed)           0.469    29.283    betaCPU/control_unit/M_temp_coloured_letter_q_reg[3][0]
    SLICE_X57Y66         LUT6 (Prop_lut6_I0_O)        0.303    29.586 r  betaCPU/control_unit/M_word_index_q[7]_i_12/O
                         net (fo=1, routed)           0.427    30.013    betaCPU/control_unit/M_word_index_q[7]_i_12_n_0
    SLICE_X56Y64         LUT2 (Prop_lut2_I0_O)        0.124    30.137 r  betaCPU/control_unit/M_word_index_q[7]_i_9/O
                         net (fo=80, routed)          0.762    30.899    betaCPU/r/M_matrix1_letter_address_dff_q[0]_i_5_0[0]
    SLICE_X54Y63         LUT4 (Prop_lut4_I1_O)        0.124    31.023 r  betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7/O
                         net (fo=1, routed)           0.680    31.704    betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    31.828 r  betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_4/O
                         net (fo=2, routed)           0.437    32.265    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[2]
    SLICE_X54Y64         LUT5 (Prop_lut5_I2_O)        0.124    32.389 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[2]_i_2/O
                         net (fo=9, routed)           0.200    32.589    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X54Y64         LUT5 (Prop_lut5_I4_O)        0.124    32.713 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20/O
                         net (fo=1, routed)           0.544    33.256    betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    33.380 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_17/O
                         net (fo=1, routed)           0.000    33.380    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[2]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.778 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.778    betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.892 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.892    betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.226 f  betaCPU/game_alu/M_word_index_q_reg[10]_i_28/O[1]
                         net (fo=3, routed)           0.598    34.825    betaCPU/game_alu/M_word_index_q_reg[10]_i_28_n_6
    SLICE_X53Y67         LUT5 (Prop_lut5_I2_O)        0.303    35.128 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_12/O
                         net (fo=1, routed)           0.149    35.277    betaCPU/game_alu/io_led_OBUF[21]_inst_i_12_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124    35.401 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.463    35.864    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I0_O)        0.124    35.988 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_4/O
                         net (fo=8, routed)           0.643    36.630    betaCPU/game_alu/FSM_sequential_M_game_fsm_q_reg[1]
    SLICE_X54Y69         LUT4 (Prop_lut4_I1_O)        0.117    36.747 r  betaCPU/game_alu/M_guess_2_letter_1_q[6]_i_36/O
                         net (fo=1, routed)           0.306    37.054    betaCPU/control_unit/M_input_ctr_q[0]_i_2_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I5_O)        0.348    37.402 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_16/O
                         net (fo=4, routed)           0.600    38.002    betaCPU/control_unit/M_control_unit_regfile_write_address[3]
    SLICE_X56Y77         LUT6 (Prop_lut6_I5_O)        0.124    38.126 r  betaCPU/control_unit/M_input_ctr_q[0]_i_2/O
                         net (fo=8, routed)           0.963    39.089    betaCPU/control_unit/M_input_ctr_q[0]_i_2_n_0
    SLICE_X57Y72         LUT3 (Prop_lut3_I1_O)        0.124    39.213 r  betaCPU/control_unit/M_input_i_q[4]_i_1/O
                         net (fo=5, routed)           0.730    39.943    betaCPU/r/M_input_i_q_reg[4]_0[0]
    SLICE_X56Y76         FDRE                                         r  betaCPU/r/M_input_i_q_reg[0]/CE
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         1.436    14.840    betaCPU/r/clk_IBUF_BUFG
    SLICE_X41Y91         FDRE                                         r  betaCPU/r/M_input_letter_2_q_reg[2]/C
                         clock pessimism              0.186    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X41Y91         FDRE (Setup_fdre_C_D)       -0.067    14.924    betaCPU/r/M_input_letter_2_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -52.640    
  -------------------------------------------------------------------
                         slack                                -37.716    

Slack (VIOLATED) :        -37.714ns  (required time - arrival time)
  Source:                 keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_4_letter_4_q_reg[2]/D
=======
                         net (fo=596, routed)         1.428    14.832    betaCPU/r/clk_IBUF_BUFG
    SLICE_X56Y76         FDRE                                         r  betaCPU/r/M_input_i_q_reg[0]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X56Y76         FDRE (Setup_fdre_C_CE)      -0.169    14.886    betaCPU/r/M_input_i_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -39.943    
  -------------------------------------------------------------------
                         slack                                -25.058    

Slack (VIOLATED) :        -25.058ns  (required time - arrival time)
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_input_i_q_reg[1]/CE
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        47.509ns  (logic 11.366ns (23.924%)  route 36.143ns (76.076%))
  Logic Levels:           56  (CARRY4=8 LUT2=7 LUT3=3 LUT4=6 LUT5=6 LUT6=25 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.186ns
=======
  Data Path Delay:        34.739ns  (logic 10.470ns (30.139%)  route 24.269ns (69.861%))
  Logic Levels:           55  (CARRY4=8 LUT2=4 LUT3=4 LUT4=9 LUT5=11 LUT6=19)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         1.550     5.134    keyboard_controller/e_/button_cond/CLK
    SLICE_X35Y89         FDRE                                         r  keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.957     6.547    keyboard_controller/e_/button_cond/M_ctr_q_reg[9]
    SLICE_X38Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.671 f  keyboard_controller/e_/button_cond/M_ctr_q[0]_i_4__0/O
                         net (fo=2, routed)           0.692     7.364    keyboard_controller/e_/button_cond/M_ctr_q[0]_i_4__0_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.488 f  keyboard_controller/e_/button_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=24, routed)          0.825     8.312    keyboard_controller/a_/L_edge/M_guess_1_letter_1_q[1]_i_19_1
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.436 r  keyboard_controller/a_/L_edge/out1_carry__0_i_20/O
                         net (fo=8, routed)           0.494     8.930    keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q_reg[40]_1
    SLICE_X40Y90         LUT6 (Prop_lut6_I3_O)        0.124     9.054 r  keyboard_controller/o_/button_cond/out1_carry_i_27/O
                         net (fo=18, routed)          0.256     9.310    keyboard_controller/o_/button_cond/M_last_q_reg
    SLICE_X40Y90         LUT2 (Prop_lut2_I0_O)        0.124     9.434 r  keyboard_controller/o_/button_cond/M_matrix1_letter_index_dff_q[6]_i_21/O
                         net (fo=2, routed)           0.477     9.911    betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12_0
    SLICE_X42Y91         MUXF7 (Prop_muxf7_S_O)       0.292    10.203 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[6]_i_18/O
                         net (fo=1, routed)           0.549    10.752    betaCPU/r/M_matrix1_letter_index_dff_q_reg[6]_i_18_n_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I1_O)        0.297    11.049 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12/O
                         net (fo=1, routed)           0.151    11.201    betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12_n_0
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.124    11.325 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_5/O
                         net (fo=18, routed)          0.674    11.998    betaCPU/control_unit/M_input_i_q_reg[4]_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.122 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_22/O
                         net (fo=3, routed)           0.358    12.481    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_22_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.605 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_16/O
                         net (fo=7, routed)           1.177    13.782    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_0
    SLICE_X45Y90         LUT2 (Prop_lut2_I1_O)        0.124    13.906 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_7_comp/O
                         net (fo=1, routed)           0.774    14.681    betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_7_n_0_repN
    SLICE_X44Y91         LUT6 (Prop_lut6_I4_O)        0.124    14.805 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_comp/O
                         net (fo=2, routed)           0.679    15.483    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I3_O)        0.124    15.607 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_2/O
                         net (fo=8, routed)           0.944    16.551    betaCPU/control_unit/M_correct_letter_1_q_reg[2]
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  betaCPU/control_unit/out1_carry_i_2/O
                         net (fo=1, routed)           0.322    16.998    betaCPU/game_alu/DI[3]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.383 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    17.383    betaCPU/game_alu/out1_carry_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.696 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=2, routed)           1.344    19.040    betaCPU/game_alu/M_word_index_q_reg[7][3]
    SLICE_X42Y99         LUT4 (Prop_lut4_I1_O)        0.306    19.346 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_5/O
                         net (fo=1, routed)           0.452    19.798    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_5_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I1_O)        0.124    19.922 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_3/O
                         net (fo=3, routed)           0.424    20.346    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_3_n_0
    SLICE_X40Y98         LUT3 (Prop_lut3_I0_O)        0.124    20.470 r  betaCPU/game_alu/M_guess_1_letter_1_q[0]_i_5/O
                         net (fo=4, routed)           0.323    20.793    betaCPU/control_unit/M_num_correct_q_reg[0]_1
    SLICE_X41Y100        LUT2 (Prop_lut2_I1_O)        0.124    20.917 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_16_comp/O
                         net (fo=1, routed)           0.779    21.696    reset_cond/FSM_onehot_M_game_fsm_q_reg[40]_0_repN_alias
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    21.820 r  reset_cond/M_matrix1_letter_index_dff_q[3]_i_10_comp/O
                         net (fo=82, routed)          1.525    23.344    betaCPU/r/M_matrix3_letter_index_dff_q_reg[3]_1
    SLICE_X48Y96         LUT3 (Prop_lut3_I1_O)        0.124    23.468 f  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_10/O
                         net (fo=1, routed)           0.958    24.427    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_10_n_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I0_O)        0.124    24.551 f  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_8/O
                         net (fo=2, routed)           0.507    25.058    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_8_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I2_O)        0.124    25.182 r  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4/O
                         net (fo=1, routed)           0.446    25.628    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I4_O)        0.124    25.752 r  betaCPU/r/out1_carry__0_i_7_comp/O
                         net (fo=1, routed)           0.000    25.752    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[1]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.979 f  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.450    26.430    betaCPU/control_unit/M_word_index_q_reg[7]_0[1]
    SLICE_X40Y96         LUT5 (Prop_lut5_I3_O)        0.303    26.733 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=19, routed)          0.409    27.142    betaCPU/r/M_matrix4_letter_index_dff_q_reg[2]
    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.124    27.266 f  betaCPU/r/i__carry_i_6__0_comp/O
                         net (fo=1, routed)           1.006    28.271    betaCPU/r/i__carry_i_6__0_n_0_repN
    SLICE_X46Y93         LUT6 (Prop_lut6_I4_O)        0.124    28.395 r  betaCPU/r/M_matrix1_letter_index_dff_q[2]_i_2_comp/O
                         net (fo=13, routed)          1.025    29.421    betaCPU/control_unit/M_matrix2_letter_index_dff_q_reg[2]
    SLICE_X43Y94         LUT5 (Prop_lut5_I4_O)        0.124    29.545 r  betaCPU/control_unit/out1_carry_i_3/O
                         net (fo=1, routed)           1.043    30.588    betaCPU/game_alu/DI[2]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    31.026 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=3, routed)           0.462    31.488    reset_cond/FSM_onehot_M_game_fsm_q_reg[38][2]_alias
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.306    31.794 r  reset_cond/i__carry_i_8__0_comp/O
                         net (fo=33, routed)          0.846    32.640    reset_cond/M_stage_q_reg[3]_2
    SLICE_X45Y98         LUT4 (Prop_lut4_I3_O)        0.124    32.764 f  reset_cond/M_matrix1_letter_index_dff_q[1]_i_6/O
                         net (fo=2, routed)           1.073    33.837    reset_cond/M_matrix1_letter_index_dff_q[1]_i_6_n_0
    SLICE_X42Y94         LUT6 (Prop_lut6_I4_O)        0.124    33.961 r  reset_cond/M_matrix1_letter_index_dff_q[1]_i_1__0/O
                         net (fo=9, routed)           0.652    34.613    reset_cond/M_temp_coloured_letter_q_reg[1][0]
    SLICE_X43Y95         LUT4 (Prop_lut4_I2_O)        0.124    34.737 r  reset_cond/out1_carry_i_8_comp/O
                         net (fo=1, routed)           0.000    34.737    betaCPU/game_alu/S[1]
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    35.317 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.357    35.675    reset_cond/FSM_onehot_M_game_fsm_q_reg[38][1]_alias
    SLICE_X44Y95         LUT6 (Prop_lut6_I4_O)        0.302    35.977 r  reset_cond/M_matrix1_letter_index_dff_q[5]_i_5_comp_2/O
                         net (fo=30, routed)          0.734    36.711    reset_cond/M_stage_q_reg[3]_3
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.117    36.828 f  reset_cond/M_matrix4_letter_index_dff_q[6]_i_14/O
                         net (fo=3, routed)           0.986    37.814    betaCPU/r/M_matrix4_letter_index_dff_q_reg[6]
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.332    38.146 r  betaCPU/r/i__carry_i_7/O
                         net (fo=2, routed)           0.305    38.451    betaCPU/r/i__carry_i_7_n_0
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.124    38.575 r  betaCPU/r/M_matrix1_letter_index_dff_q[4]_i_2/O
                         net (fo=13, routed)          0.317    38.892    betaCPU/control_unit/M_word_index_q_reg[4]_3
    SLICE_X43Y96         LUT6 (Prop_lut6_I2_O)        0.124    39.016 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    39.016    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[0]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    39.263 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=4, routed)           0.474    39.737    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.299    40.036 r  betaCPU/control_unit/i__carry_i_15/O
                         net (fo=1, routed)           0.154    40.190    reset_cond/i__carry_i_1
    SLICE_X41Y99         LUT2 (Prop_lut2_I1_O)        0.124    40.314 f  reset_cond/i__carry_i_8/O
                         net (fo=19, routed)          0.844    41.159    reset_cond/M_stage_q_reg[3]_4
    SLICE_X44Y94         LUT4 (Prop_lut4_I0_O)        0.124    41.283 r  reset_cond/M_matrix1_letter_index_dff_q[1]_i_2/O
                         net (fo=5, routed)           1.730    43.013    betaCPU/r/M_matrix4_letter_index_dff_q_reg[0]_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124    43.137 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_1__0/O
                         net (fo=16, routed)          0.337    43.474    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.124    43.598 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.535    44.133    betaCPU/game_alu/S[0]
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    44.681 r  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=10, routed)          0.664    45.345    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][0]
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.303    45.648 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_17/O
                         net (fo=3, routed)           1.481    47.129    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_1
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    47.253 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_23/O
                         net (fo=1, routed)           0.292    47.546    betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_7_1
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    47.670 r  betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16/O
                         net (fo=1, routed)           0.439    48.109    betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I4_O)        0.124    48.233 r  betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_7/O
                         net (fo=3, routed)           1.580    49.813    reset_cond/M_matrix4_letter_index_dff_q_reg[1]_2
    SLICE_X45Y94         LUT6 (Prop_lut6_I5_O)        0.124    49.937 r  reset_cond/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    49.937    betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_3_1[0]
    SLICE_X45Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    50.361 r  betaCPU/control_unit/regfile_data0_inferred__2/i__carry/O[1]
                         net (fo=1, routed)           0.555    50.916    betaCPU/r/M_word_index_q_reg[9]_2[0]
    SLICE_X47Y93         LUT4 (Prop_lut4_I1_O)        0.303    51.219 r  betaCPU/r/M_guess_1_letter_1_q[2]_i_3/O
                         net (fo=2, routed)           0.486    51.705    betaCPU/r/M_guess_1_letter_1_q[2]_i_3_n_0
    SLICE_X46Y92         LUT5 (Prop_lut5_I1_O)        0.124    51.829 r  betaCPU/r/M_guess_1_letter_1_q[2]_i_1/O
                         net (fo=25, routed)          0.814    52.643    betaCPU/r/M_guess_1_letter_1_q[2]_i_1_n_0
    SLICE_X49Y93         FDRE                                         r  betaCPU/r/M_guess_4_letter_4_q_reg[2]/D
=======
                         net (fo=596, routed)         1.620     5.204    button_panel_controller/clear_/button_cond/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.801     6.461    button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6/O
                         net (fo=3, routed)           0.820     7.405    button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.529 f  button_panel_controller/clear_/button_cond/FSM_sequential_M_game_fsm_q[3]_i_9/O
                         net (fo=4, routed)           0.446     7.975    button_panel_controller/check_/L_edge/M_betaCPU_panel_input[0]
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.124     8.099 f  button_panel_controller/check_/L_edge/FSM_sequential_M_game_fsm_q[5]_i_5/O
                         net (fo=8, routed)           0.884     8.983    betaCPU/control_unit/M_betaCPU_has_panel_input
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.107 r  betaCPU/control_unit/io_led_OBUF[11]_inst_i_8/O
                         net (fo=39, routed)          0.877     9.984    betaCPU/r/M_guess_2_letter_1_q[6]_i_57[3]
    SLICE_X56Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.108 r  betaCPU/r/io_led_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.648    10.756    betaCPU/control_unit/M_guess_2_letter_1_q_reg[4]_i_4_4
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.880 r  betaCPU/control_unit/io_led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          0.607    11.486    betaCPU/M_control_unit_regfile_out_a[4]
    SLICE_X55Y66         LUT3 (Prop_lut3_I1_O)        0.150    11.636 r  betaCPU/M_guess_2_letter_1_q[6]_i_49/O
                         net (fo=1, routed)           0.000    11.636    betaCPU/game_alu/a[4]
    SLICE_X55Y66         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    12.208 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/O[3]
                         net (fo=3, routed)           0.458    12.667    betaCPU/game_alu/O[3]
    SLICE_X55Y64         LUT6 (Prop_lut6_I1_O)        0.306    12.973 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_11/O
                         net (fo=1, routed)           0.406    13.379    betaCPU/game_alu/io_led_OBUF[21]_inst_i_11_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I3_O)        0.124    13.503 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=9, routed)           0.796    14.299    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I1_O)        0.124    14.423 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17/O
                         net (fo=1, routed)           0.324    14.748    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.872 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_15/O
                         net (fo=1, routed)           0.393    15.265    reset_cond/M_matrix1_letter_address_dff_q[3]_i_9
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.124    15.389 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_6/O
                         net (fo=53, routed)          0.358    15.747    betaCPU/control_unit/M_matrix1_letter_address_dff_q[3]_i_4
    SLICE_X59Y75         LUT3 (Prop_lut3_I2_O)        0.124    15.871 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_24/O
                         net (fo=1, routed)           0.460    16.331    betaCPU/r/M_guess_2_letter_1_q[1]_i_7
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.124    16.455 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_16/O
                         net (fo=4, routed)           0.305    16.760    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[4]_0
    SLICE_X63Y74         LUT5 (Prop_lut5_I2_O)        0.124    16.884 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_11/O
                         net (fo=8, routed)           0.166    17.050    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X63Y74         LUT5 (Prop_lut5_I4_O)        0.124    17.174 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63/O
                         net (fo=1, routed)           0.895    18.069    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63_n_0
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.124    18.193 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_53/O
                         net (fo=1, routed)           0.000    18.193    betaCPU/game_alu/M_matrix1_letter_address_dff_q[4]_i_33[0]
    SLICE_X55Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.617 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/O[1]
                         net (fo=6, routed)           0.456    19.074    betaCPU/control_unit/O[1]
    SLICE_X57Y65         LUT6 (Prop_lut6_I4_O)        0.303    19.377 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15/O
                         net (fo=46, routed)          0.388    19.764    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.124    19.888 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=9, routed)           0.313    20.201    betaCPU/game_alu/M_word_index_q_reg[10]_i_28_0[0]
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    20.325 r  betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16/O
                         net (fo=1, routed)           0.000    20.325    betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.573 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[3]
                         net (fo=4, routed)           0.733    21.307    betaCPU/game_alu/M_w_q_reg[0][1]
    SLICE_X58Y61         LUT2 (Prop_lut2_I0_O)        0.306    21.613 f  betaCPU/game_alu/M_word_index_q[7]_i_22/O
                         net (fo=1, routed)           0.300    21.913    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.037 r  betaCPU/control_unit/M_word_index_q[7]_i_18/O
                         net (fo=1, routed)           0.159    22.195    betaCPU/control_unit/M_word_index_q[7]_i_18_n_0
    SLICE_X58Y62         LUT4 (Prop_lut4_I0_O)        0.124    22.319 f  betaCPU/control_unit/M_word_index_q[7]_i_11/O
                         net (fo=44, routed)          0.409    22.728    betaCPU/control_unit/M_stage_q_reg[3]
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.124    22.852 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3/O
                         net (fo=1, routed)           0.466    23.318    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.442 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=7, routed)           0.578    24.020    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X55Y65         LUT4 (Prop_lut4_I2_O)        0.124    24.144 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_19/O
                         net (fo=1, routed)           0.000    24.144    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[0]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.691 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[2]
                         net (fo=2, routed)           0.421    25.112    betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_5
    SLICE_X57Y64         LUT2 (Prop_lut2_I0_O)        0.302    25.414 f  betaCPU/game_alu/M_guess_2_letter_1_q[2]_i_7/O
                         net (fo=3, routed)           0.438    25.852    betaCPU/control_unit/M_game_alu_alu[2]
    SLICE_X55Y63         LUT6 (Prop_lut6_I4_O)        0.124    25.976 r  betaCPU/control_unit/M_word_index_q[7]_i_17/O
                         net (fo=4, routed)           0.176    26.152    betaCPU/control_unit/M_word_index_q[7]_i_17_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I5_O)        0.124    26.276 f  betaCPU/control_unit/M_word_index_q[7]_i_10/O
                         net (fo=45, routed)          0.517    26.793    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124    26.917 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3/O
                         net (fo=2, routed)           0.578    27.495    betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3_n_0
    SLICE_X55Y62         LUT5 (Prop_lut5_I0_O)        0.124    27.619 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=7, routed)           0.173    27.792    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X55Y62         LUT5 (Prop_lut5_I2_O)        0.124    27.916 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21/O
                         net (fo=1, routed)           0.547    28.463    betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    28.587 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_18/O
                         net (fo=1, routed)           0.000    28.587    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[1]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    28.814 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[1]
                         net (fo=5, routed)           0.469    29.283    betaCPU/control_unit/M_temp_coloured_letter_q_reg[3][0]
    SLICE_X57Y66         LUT6 (Prop_lut6_I0_O)        0.303    29.586 r  betaCPU/control_unit/M_word_index_q[7]_i_12/O
                         net (fo=1, routed)           0.427    30.013    betaCPU/control_unit/M_word_index_q[7]_i_12_n_0
    SLICE_X56Y64         LUT2 (Prop_lut2_I0_O)        0.124    30.137 r  betaCPU/control_unit/M_word_index_q[7]_i_9/O
                         net (fo=80, routed)          0.762    30.899    betaCPU/r/M_matrix1_letter_address_dff_q[0]_i_5_0[0]
    SLICE_X54Y63         LUT4 (Prop_lut4_I1_O)        0.124    31.023 r  betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7/O
                         net (fo=1, routed)           0.680    31.704    betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    31.828 r  betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_4/O
                         net (fo=2, routed)           0.437    32.265    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[2]
    SLICE_X54Y64         LUT5 (Prop_lut5_I2_O)        0.124    32.389 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[2]_i_2/O
                         net (fo=9, routed)           0.200    32.589    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X54Y64         LUT5 (Prop_lut5_I4_O)        0.124    32.713 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20/O
                         net (fo=1, routed)           0.544    33.256    betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    33.380 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_17/O
                         net (fo=1, routed)           0.000    33.380    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[2]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.778 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.778    betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.892 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.892    betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.226 f  betaCPU/game_alu/M_word_index_q_reg[10]_i_28/O[1]
                         net (fo=3, routed)           0.598    34.825    betaCPU/game_alu/M_word_index_q_reg[10]_i_28_n_6
    SLICE_X53Y67         LUT5 (Prop_lut5_I2_O)        0.303    35.128 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_12/O
                         net (fo=1, routed)           0.149    35.277    betaCPU/game_alu/io_led_OBUF[21]_inst_i_12_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124    35.401 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.463    35.864    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I0_O)        0.124    35.988 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_4/O
                         net (fo=8, routed)           0.643    36.630    betaCPU/game_alu/FSM_sequential_M_game_fsm_q_reg[1]
    SLICE_X54Y69         LUT4 (Prop_lut4_I1_O)        0.117    36.747 r  betaCPU/game_alu/M_guess_2_letter_1_q[6]_i_36/O
                         net (fo=1, routed)           0.306    37.054    betaCPU/control_unit/M_input_ctr_q[0]_i_2_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I5_O)        0.348    37.402 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_16/O
                         net (fo=4, routed)           0.600    38.002    betaCPU/control_unit/M_control_unit_regfile_write_address[3]
    SLICE_X56Y77         LUT6 (Prop_lut6_I5_O)        0.124    38.126 r  betaCPU/control_unit/M_input_ctr_q[0]_i_2/O
                         net (fo=8, routed)           0.963    39.089    betaCPU/control_unit/M_input_ctr_q[0]_i_2_n_0
    SLICE_X57Y72         LUT3 (Prop_lut3_I1_O)        0.124    39.213 r  betaCPU/control_unit/M_input_i_q[4]_i_1/O
                         net (fo=5, routed)           0.730    39.943    betaCPU/r/M_input_i_q_reg[4]_0[0]
    SLICE_X56Y76         FDRE                                         r  betaCPU/r/M_input_i_q_reg[1]/CE
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         1.441    14.845    betaCPU/r/clk_IBUF_BUFG
    SLICE_X49Y93         FDRE                                         r  betaCPU/r/M_guess_4_letter_4_q_reg[2]/C
                         clock pessimism              0.186    15.032    
                         clock uncertainty           -0.035    14.996    
    SLICE_X49Y93         FDRE (Setup_fdre_C_D)       -0.067    14.929    betaCPU/r/M_guess_4_letter_4_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -52.643    
  -------------------------------------------------------------------
                         slack                                -37.714    

Slack (VIOLATED) :        -37.695ns  (required time - arrival time)
  Source:                 keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_2_q_reg[2]/D
=======
                         net (fo=596, routed)         1.428    14.832    betaCPU/r/clk_IBUF_BUFG
    SLICE_X56Y76         FDRE                                         r  betaCPU/r/M_input_i_q_reg[1]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X56Y76         FDRE (Setup_fdre_C_CE)      -0.169    14.886    betaCPU/r/M_input_i_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                         -39.943    
  -------------------------------------------------------------------
                         slack                                -25.058    

Slack (VIOLATED) :        -25.054ns  (required time - arrival time)
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_2_q_reg[6]/D
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        47.526ns  (logic 11.366ns (23.915%)  route 36.160ns (76.085%))
  Logic Levels:           56  (CARRY4=8 LUT2=7 LUT3=3 LUT4=6 LUT5=6 LUT6=25 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.186ns
=======
  Data Path Delay:        34.880ns  (logic 11.008ns (31.560%)  route 23.872ns (68.440%))
  Logic Levels:           56  (CARRY4=9 LUT2=7 LUT3=3 LUT4=8 LUT5=11 LUT6=18)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         1.550     5.134    keyboard_controller/e_/button_cond/CLK
    SLICE_X35Y89         FDRE                                         r  keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.957     6.547    keyboard_controller/e_/button_cond/M_ctr_q_reg[9]
    SLICE_X38Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.671 f  keyboard_controller/e_/button_cond/M_ctr_q[0]_i_4__0/O
                         net (fo=2, routed)           0.692     7.364    keyboard_controller/e_/button_cond/M_ctr_q[0]_i_4__0_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.488 f  keyboard_controller/e_/button_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=24, routed)          0.825     8.312    keyboard_controller/a_/L_edge/M_guess_1_letter_1_q[1]_i_19_1
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.436 r  keyboard_controller/a_/L_edge/out1_carry__0_i_20/O
                         net (fo=8, routed)           0.494     8.930    keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q_reg[40]_1
    SLICE_X40Y90         LUT6 (Prop_lut6_I3_O)        0.124     9.054 r  keyboard_controller/o_/button_cond/out1_carry_i_27/O
                         net (fo=18, routed)          0.256     9.310    keyboard_controller/o_/button_cond/M_last_q_reg
    SLICE_X40Y90         LUT2 (Prop_lut2_I0_O)        0.124     9.434 r  keyboard_controller/o_/button_cond/M_matrix1_letter_index_dff_q[6]_i_21/O
                         net (fo=2, routed)           0.477     9.911    betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12_0
    SLICE_X42Y91         MUXF7 (Prop_muxf7_S_O)       0.292    10.203 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[6]_i_18/O
                         net (fo=1, routed)           0.549    10.752    betaCPU/r/M_matrix1_letter_index_dff_q_reg[6]_i_18_n_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I1_O)        0.297    11.049 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12/O
                         net (fo=1, routed)           0.151    11.201    betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12_n_0
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.124    11.325 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_5/O
                         net (fo=18, routed)          0.674    11.998    betaCPU/control_unit/M_input_i_q_reg[4]_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.122 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_22/O
                         net (fo=3, routed)           0.358    12.481    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_22_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.605 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_16/O
                         net (fo=7, routed)           1.177    13.782    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_0
    SLICE_X45Y90         LUT2 (Prop_lut2_I1_O)        0.124    13.906 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_7_comp/O
                         net (fo=1, routed)           0.774    14.681    betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_7_n_0_repN
    SLICE_X44Y91         LUT6 (Prop_lut6_I4_O)        0.124    14.805 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_comp/O
                         net (fo=2, routed)           0.679    15.483    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I3_O)        0.124    15.607 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_2/O
                         net (fo=8, routed)           0.944    16.551    betaCPU/control_unit/M_correct_letter_1_q_reg[2]
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  betaCPU/control_unit/out1_carry_i_2/O
                         net (fo=1, routed)           0.322    16.998    betaCPU/game_alu/DI[3]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.383 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    17.383    betaCPU/game_alu/out1_carry_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.696 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=2, routed)           1.344    19.040    betaCPU/game_alu/M_word_index_q_reg[7][3]
    SLICE_X42Y99         LUT4 (Prop_lut4_I1_O)        0.306    19.346 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_5/O
                         net (fo=1, routed)           0.452    19.798    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_5_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I1_O)        0.124    19.922 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_3/O
                         net (fo=3, routed)           0.424    20.346    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_3_n_0
    SLICE_X40Y98         LUT3 (Prop_lut3_I0_O)        0.124    20.470 r  betaCPU/game_alu/M_guess_1_letter_1_q[0]_i_5/O
                         net (fo=4, routed)           0.323    20.793    betaCPU/control_unit/M_num_correct_q_reg[0]_1
    SLICE_X41Y100        LUT2 (Prop_lut2_I1_O)        0.124    20.917 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_16_comp/O
                         net (fo=1, routed)           0.779    21.696    reset_cond/FSM_onehot_M_game_fsm_q_reg[40]_0_repN_alias
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    21.820 r  reset_cond/M_matrix1_letter_index_dff_q[3]_i_10_comp/O
                         net (fo=82, routed)          1.525    23.344    betaCPU/r/M_matrix3_letter_index_dff_q_reg[3]_1
    SLICE_X48Y96         LUT3 (Prop_lut3_I1_O)        0.124    23.468 f  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_10/O
                         net (fo=1, routed)           0.958    24.427    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_10_n_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I0_O)        0.124    24.551 f  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_8/O
                         net (fo=2, routed)           0.507    25.058    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_8_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I2_O)        0.124    25.182 r  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4/O
                         net (fo=1, routed)           0.446    25.628    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I4_O)        0.124    25.752 r  betaCPU/r/out1_carry__0_i_7_comp/O
                         net (fo=1, routed)           0.000    25.752    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[1]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.979 f  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.450    26.430    betaCPU/control_unit/M_word_index_q_reg[7]_0[1]
    SLICE_X40Y96         LUT5 (Prop_lut5_I3_O)        0.303    26.733 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=19, routed)          0.409    27.142    betaCPU/r/M_matrix4_letter_index_dff_q_reg[2]
    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.124    27.266 f  betaCPU/r/i__carry_i_6__0_comp/O
                         net (fo=1, routed)           1.006    28.271    betaCPU/r/i__carry_i_6__0_n_0_repN
    SLICE_X46Y93         LUT6 (Prop_lut6_I4_O)        0.124    28.395 r  betaCPU/r/M_matrix1_letter_index_dff_q[2]_i_2_comp/O
                         net (fo=13, routed)          1.025    29.421    betaCPU/control_unit/M_matrix2_letter_index_dff_q_reg[2]
    SLICE_X43Y94         LUT5 (Prop_lut5_I4_O)        0.124    29.545 r  betaCPU/control_unit/out1_carry_i_3/O
                         net (fo=1, routed)           1.043    30.588    betaCPU/game_alu/DI[2]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    31.026 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=3, routed)           0.462    31.488    reset_cond/FSM_onehot_M_game_fsm_q_reg[38][2]_alias
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.306    31.794 r  reset_cond/i__carry_i_8__0_comp/O
                         net (fo=33, routed)          0.846    32.640    reset_cond/M_stage_q_reg[3]_2
    SLICE_X45Y98         LUT4 (Prop_lut4_I3_O)        0.124    32.764 f  reset_cond/M_matrix1_letter_index_dff_q[1]_i_6/O
                         net (fo=2, routed)           1.073    33.837    reset_cond/M_matrix1_letter_index_dff_q[1]_i_6_n_0
    SLICE_X42Y94         LUT6 (Prop_lut6_I4_O)        0.124    33.961 r  reset_cond/M_matrix1_letter_index_dff_q[1]_i_1__0/O
                         net (fo=9, routed)           0.652    34.613    reset_cond/M_temp_coloured_letter_q_reg[1][0]
    SLICE_X43Y95         LUT4 (Prop_lut4_I2_O)        0.124    34.737 r  reset_cond/out1_carry_i_8_comp/O
                         net (fo=1, routed)           0.000    34.737    betaCPU/game_alu/S[1]
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    35.317 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.357    35.675    reset_cond/FSM_onehot_M_game_fsm_q_reg[38][1]_alias
    SLICE_X44Y95         LUT6 (Prop_lut6_I4_O)        0.302    35.977 r  reset_cond/M_matrix1_letter_index_dff_q[5]_i_5_comp_2/O
                         net (fo=30, routed)          0.734    36.711    reset_cond/M_stage_q_reg[3]_3
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.117    36.828 f  reset_cond/M_matrix4_letter_index_dff_q[6]_i_14/O
                         net (fo=3, routed)           0.986    37.814    betaCPU/r/M_matrix4_letter_index_dff_q_reg[6]
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.332    38.146 r  betaCPU/r/i__carry_i_7/O
                         net (fo=2, routed)           0.305    38.451    betaCPU/r/i__carry_i_7_n_0
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.124    38.575 r  betaCPU/r/M_matrix1_letter_index_dff_q[4]_i_2/O
                         net (fo=13, routed)          0.317    38.892    betaCPU/control_unit/M_word_index_q_reg[4]_3
    SLICE_X43Y96         LUT6 (Prop_lut6_I2_O)        0.124    39.016 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    39.016    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[0]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    39.263 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=4, routed)           0.474    39.737    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.299    40.036 r  betaCPU/control_unit/i__carry_i_15/O
                         net (fo=1, routed)           0.154    40.190    reset_cond/i__carry_i_1
    SLICE_X41Y99         LUT2 (Prop_lut2_I1_O)        0.124    40.314 f  reset_cond/i__carry_i_8/O
                         net (fo=19, routed)          0.844    41.159    reset_cond/M_stage_q_reg[3]_4
    SLICE_X44Y94         LUT4 (Prop_lut4_I0_O)        0.124    41.283 r  reset_cond/M_matrix1_letter_index_dff_q[1]_i_2/O
                         net (fo=5, routed)           1.730    43.013    betaCPU/r/M_matrix4_letter_index_dff_q_reg[0]_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124    43.137 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_1__0/O
                         net (fo=16, routed)          0.337    43.474    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.124    43.598 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.535    44.133    betaCPU/game_alu/S[0]
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    44.681 r  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=10, routed)          0.664    45.345    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][0]
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.303    45.648 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_17/O
                         net (fo=3, routed)           1.481    47.129    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_1
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    47.253 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_23/O
                         net (fo=1, routed)           0.292    47.546    betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_7_1
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    47.670 r  betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16/O
                         net (fo=1, routed)           0.439    48.109    betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I4_O)        0.124    48.233 r  betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_7/O
                         net (fo=3, routed)           1.580    49.813    reset_cond/M_matrix4_letter_index_dff_q_reg[1]_2
    SLICE_X45Y94         LUT6 (Prop_lut6_I5_O)        0.124    49.937 r  reset_cond/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    49.937    betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_3_1[0]
    SLICE_X45Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    50.361 r  betaCPU/control_unit/regfile_data0_inferred__2/i__carry/O[1]
                         net (fo=1, routed)           0.555    50.916    betaCPU/r/M_word_index_q_reg[9]_2[0]
    SLICE_X47Y93         LUT4 (Prop_lut4_I1_O)        0.303    51.219 r  betaCPU/r/M_guess_1_letter_1_q[2]_i_3/O
                         net (fo=2, routed)           0.486    51.705    betaCPU/r/M_guess_1_letter_1_q[2]_i_3_n_0
    SLICE_X46Y92         LUT5 (Prop_lut5_I1_O)        0.124    51.829 r  betaCPU/r/M_guess_1_letter_1_q[2]_i_1/O
                         net (fo=25, routed)          0.831    52.660    betaCPU/r/M_guess_1_letter_1_q[2]_i_1_n_0
    SLICE_X50Y92         FDRE                                         r  betaCPU/r/M_guess_2_letter_2_q_reg[2]/D
=======
                         net (fo=596, routed)         1.620     5.204    button_panel_controller/clear_/button_cond/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.801     6.461    button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6/O
                         net (fo=3, routed)           0.820     7.405    button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.529 f  button_panel_controller/clear_/button_cond/FSM_sequential_M_game_fsm_q[3]_i_9/O
                         net (fo=4, routed)           0.446     7.975    button_panel_controller/check_/L_edge/M_betaCPU_panel_input[0]
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.124     8.099 f  button_panel_controller/check_/L_edge/FSM_sequential_M_game_fsm_q[5]_i_5/O
                         net (fo=8, routed)           0.884     8.983    betaCPU/control_unit/M_betaCPU_has_panel_input
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.107 r  betaCPU/control_unit/io_led_OBUF[11]_inst_i_8/O
                         net (fo=39, routed)          0.877     9.984    betaCPU/r/M_guess_2_letter_1_q[6]_i_57[3]
    SLICE_X56Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.108 r  betaCPU/r/io_led_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.648    10.756    betaCPU/control_unit/M_guess_2_letter_1_q_reg[4]_i_4_4
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.880 r  betaCPU/control_unit/io_led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          0.607    11.486    betaCPU/M_control_unit_regfile_out_a[4]
    SLICE_X55Y66         LUT3 (Prop_lut3_I1_O)        0.150    11.636 r  betaCPU/M_guess_2_letter_1_q[6]_i_49/O
                         net (fo=1, routed)           0.000    11.636    betaCPU/game_alu/a[4]
    SLICE_X55Y66         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    12.208 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/O[3]
                         net (fo=3, routed)           0.458    12.667    betaCPU/game_alu/O[3]
    SLICE_X55Y64         LUT6 (Prop_lut6_I1_O)        0.306    12.973 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_11/O
                         net (fo=1, routed)           0.406    13.379    betaCPU/game_alu/io_led_OBUF[21]_inst_i_11_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I3_O)        0.124    13.503 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=9, routed)           0.796    14.299    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I1_O)        0.124    14.423 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17/O
                         net (fo=1, routed)           0.324    14.748    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.872 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_15/O
                         net (fo=1, routed)           0.393    15.265    reset_cond/M_matrix1_letter_address_dff_q[3]_i_9
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.124    15.389 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_6/O
                         net (fo=53, routed)          0.358    15.747    betaCPU/control_unit/M_matrix1_letter_address_dff_q[3]_i_4
    SLICE_X59Y75         LUT3 (Prop_lut3_I2_O)        0.124    15.871 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_24/O
                         net (fo=1, routed)           0.460    16.331    betaCPU/r/M_guess_2_letter_1_q[1]_i_7
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.124    16.455 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_16/O
                         net (fo=4, routed)           0.305    16.760    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[4]_0
    SLICE_X63Y74         LUT5 (Prop_lut5_I2_O)        0.124    16.884 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_11/O
                         net (fo=8, routed)           0.166    17.050    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X63Y74         LUT5 (Prop_lut5_I4_O)        0.124    17.174 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63/O
                         net (fo=1, routed)           0.895    18.069    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63_n_0
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.124    18.193 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_53/O
                         net (fo=1, routed)           0.000    18.193    betaCPU/game_alu/M_matrix1_letter_address_dff_q[4]_i_33[0]
    SLICE_X55Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.617 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/O[1]
                         net (fo=6, routed)           0.456    19.074    betaCPU/control_unit/O[1]
    SLICE_X57Y65         LUT6 (Prop_lut6_I4_O)        0.303    19.377 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15/O
                         net (fo=46, routed)          0.388    19.764    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.124    19.888 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=9, routed)           0.313    20.201    betaCPU/game_alu/M_word_index_q_reg[10]_i_28_0[0]
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    20.325 r  betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16/O
                         net (fo=1, routed)           0.000    20.325    betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.573 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[3]
                         net (fo=4, routed)           0.733    21.307    betaCPU/game_alu/M_w_q_reg[0][1]
    SLICE_X58Y61         LUT2 (Prop_lut2_I0_O)        0.306    21.613 f  betaCPU/game_alu/M_word_index_q[7]_i_22/O
                         net (fo=1, routed)           0.300    21.913    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.037 r  betaCPU/control_unit/M_word_index_q[7]_i_18/O
                         net (fo=1, routed)           0.159    22.195    betaCPU/control_unit/M_word_index_q[7]_i_18_n_0
    SLICE_X58Y62         LUT4 (Prop_lut4_I0_O)        0.124    22.319 f  betaCPU/control_unit/M_word_index_q[7]_i_11/O
                         net (fo=44, routed)          0.409    22.728    betaCPU/control_unit/M_stage_q_reg[3]
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.124    22.852 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3/O
                         net (fo=1, routed)           0.466    23.318    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.442 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=7, routed)           0.578    24.020    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X55Y65         LUT4 (Prop_lut4_I2_O)        0.124    24.144 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_19/O
                         net (fo=1, routed)           0.000    24.144    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[0]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.691 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[2]
                         net (fo=2, routed)           0.421    25.112    betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_5
    SLICE_X57Y64         LUT2 (Prop_lut2_I0_O)        0.302    25.414 f  betaCPU/game_alu/M_guess_2_letter_1_q[2]_i_7/O
                         net (fo=3, routed)           0.438    25.852    betaCPU/control_unit/M_game_alu_alu[2]
    SLICE_X55Y63         LUT6 (Prop_lut6_I4_O)        0.124    25.976 r  betaCPU/control_unit/M_word_index_q[7]_i_17/O
                         net (fo=4, routed)           0.176    26.152    betaCPU/control_unit/M_word_index_q[7]_i_17_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I5_O)        0.124    26.276 f  betaCPU/control_unit/M_word_index_q[7]_i_10/O
                         net (fo=45, routed)          0.517    26.793    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124    26.917 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3/O
                         net (fo=2, routed)           0.578    27.495    betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3_n_0
    SLICE_X55Y62         LUT5 (Prop_lut5_I0_O)        0.124    27.619 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=7, routed)           0.173    27.792    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X55Y62         LUT5 (Prop_lut5_I2_O)        0.124    27.916 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21/O
                         net (fo=1, routed)           0.547    28.463    betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    28.587 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_18/O
                         net (fo=1, routed)           0.000    28.587    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[1]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    28.814 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[1]
                         net (fo=5, routed)           0.469    29.283    betaCPU/control_unit/M_temp_coloured_letter_q_reg[3][0]
    SLICE_X57Y66         LUT6 (Prop_lut6_I0_O)        0.303    29.586 r  betaCPU/control_unit/M_word_index_q[7]_i_12/O
                         net (fo=1, routed)           0.427    30.013    betaCPU/control_unit/M_word_index_q[7]_i_12_n_0
    SLICE_X56Y64         LUT2 (Prop_lut2_I0_O)        0.124    30.137 r  betaCPU/control_unit/M_word_index_q[7]_i_9/O
                         net (fo=80, routed)          0.762    30.899    betaCPU/r/M_matrix1_letter_address_dff_q[0]_i_5_0[0]
    SLICE_X54Y63         LUT4 (Prop_lut4_I1_O)        0.124    31.023 r  betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7/O
                         net (fo=1, routed)           0.680    31.704    betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    31.828 r  betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_4/O
                         net (fo=2, routed)           0.437    32.265    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[2]
    SLICE_X54Y64         LUT5 (Prop_lut5_I2_O)        0.124    32.389 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[2]_i_2/O
                         net (fo=9, routed)           0.200    32.589    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X54Y64         LUT5 (Prop_lut5_I4_O)        0.124    32.713 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20/O
                         net (fo=1, routed)           0.544    33.256    betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    33.380 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_17/O
                         net (fo=1, routed)           0.000    33.380    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[2]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.778 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.778    betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.892 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.892    betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.226 f  betaCPU/game_alu/M_word_index_q_reg[10]_i_28/O[1]
                         net (fo=3, routed)           0.598    34.825    betaCPU/game_alu/M_word_index_q_reg[10]_i_28_n_6
    SLICE_X53Y67         LUT5 (Prop_lut5_I2_O)        0.303    35.128 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_12/O
                         net (fo=1, routed)           0.149    35.277    betaCPU/game_alu/io_led_OBUF[21]_inst_i_12_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124    35.401 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.463    35.864    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I0_O)        0.124    35.988 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_4/O
                         net (fo=8, routed)           0.643    36.630    betaCPU/game_alu/FSM_sequential_M_game_fsm_q_reg[1]
    SLICE_X54Y69         LUT2 (Prop_lut2_I0_O)        0.124    36.754 r  betaCPU/game_alu/FSM_sequential_M_game_fsm_q[3]_i_8/O
                         net (fo=12, routed)          0.697    37.451    betaCPU/random_number_generator/M_guess_2_letter_1_q_reg[2]_i_2_0
    SLICE_X54Y68         LUT2 (Prop_lut2_I1_O)        0.124    37.575 r  betaCPU/random_number_generator/M_guess_2_letter_1_q[4]_i_15/O
                         net (fo=1, routed)           0.000    37.575    betaCPU/random_number_generator/M_guess_2_letter_1_q[4]_i_15_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    38.153 r  betaCPU/random_number_generator/M_guess_2_letter_1_q_reg[4]_i_6/O[2]
                         net (fo=1, routed)           0.301    38.454    betaCPU/control_unit/in18[6]
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.301    38.755 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_11/O
                         net (fo=1, routed)           0.497    39.253    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_11_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I5_O)        0.124    39.377 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_2/O
                         net (fo=14, routed)          0.707    40.084    betaCPU/r/D[6]
    SLICE_X56Y71         FDRE                                         r  betaCPU/r/M_guess_2_letter_2_q_reg[6]/D
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         1.441    14.845    betaCPU/r/clk_IBUF_BUFG
    SLICE_X50Y92         FDRE                                         r  betaCPU/r/M_guess_2_letter_2_q_reg[2]/C
                         clock pessimism              0.186    15.032    
                         clock uncertainty           -0.035    14.996    
    SLICE_X50Y92         FDRE (Setup_fdre_C_D)       -0.031    14.965    betaCPU/r/M_guess_2_letter_2_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -52.660    
  -------------------------------------------------------------------
                         slack                                -37.695    

Slack (VIOLATED) :        -37.690ns  (required time - arrival time)
  Source:                 keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_temp_coloured_letter_q_reg[2]/D
=======
                         net (fo=596, routed)         1.431    14.835    betaCPU/r/clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  betaCPU/r/M_guess_2_letter_2_q_reg[6]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X56Y71         FDRE (Setup_fdre_C_D)       -0.028    15.030    betaCPU/r/M_guess_2_letter_2_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -40.084    
  -------------------------------------------------------------------
                         slack                                -25.054    

Slack (VIOLATED) :        -25.041ns  (required time - arrival time)
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_4_letter_1_q_reg[6]/D
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        47.481ns  (logic 11.366ns (23.938%)  route 36.115ns (76.062%))
  Logic Levels:           56  (CARRY4=8 LUT2=7 LUT3=3 LUT4=6 LUT5=6 LUT6=25 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.186ns
=======
  Data Path Delay:        34.864ns  (logic 11.008ns (31.574%)  route 23.856ns (68.426%))
  Logic Levels:           56  (CARRY4=9 LUT2=7 LUT3=3 LUT4=8 LUT5=11 LUT6=18)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         1.550     5.134    keyboard_controller/e_/button_cond/CLK
    SLICE_X35Y89         FDRE                                         r  keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.957     6.547    keyboard_controller/e_/button_cond/M_ctr_q_reg[9]
    SLICE_X38Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.671 f  keyboard_controller/e_/button_cond/M_ctr_q[0]_i_4__0/O
                         net (fo=2, routed)           0.692     7.364    keyboard_controller/e_/button_cond/M_ctr_q[0]_i_4__0_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.488 f  keyboard_controller/e_/button_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=24, routed)          0.825     8.312    keyboard_controller/a_/L_edge/M_guess_1_letter_1_q[1]_i_19_1
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.436 r  keyboard_controller/a_/L_edge/out1_carry__0_i_20/O
                         net (fo=8, routed)           0.494     8.930    keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q_reg[40]_1
    SLICE_X40Y90         LUT6 (Prop_lut6_I3_O)        0.124     9.054 r  keyboard_controller/o_/button_cond/out1_carry_i_27/O
                         net (fo=18, routed)          0.256     9.310    keyboard_controller/o_/button_cond/M_last_q_reg
    SLICE_X40Y90         LUT2 (Prop_lut2_I0_O)        0.124     9.434 r  keyboard_controller/o_/button_cond/M_matrix1_letter_index_dff_q[6]_i_21/O
                         net (fo=2, routed)           0.477     9.911    betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12_0
    SLICE_X42Y91         MUXF7 (Prop_muxf7_S_O)       0.292    10.203 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[6]_i_18/O
                         net (fo=1, routed)           0.549    10.752    betaCPU/r/M_matrix1_letter_index_dff_q_reg[6]_i_18_n_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I1_O)        0.297    11.049 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12/O
                         net (fo=1, routed)           0.151    11.201    betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12_n_0
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.124    11.325 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_5/O
                         net (fo=18, routed)          0.674    11.998    betaCPU/control_unit/M_input_i_q_reg[4]_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.122 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_22/O
                         net (fo=3, routed)           0.358    12.481    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_22_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.605 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_16/O
                         net (fo=7, routed)           1.177    13.782    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_0
    SLICE_X45Y90         LUT2 (Prop_lut2_I1_O)        0.124    13.906 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_7_comp/O
                         net (fo=1, routed)           0.774    14.681    betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_7_n_0_repN
    SLICE_X44Y91         LUT6 (Prop_lut6_I4_O)        0.124    14.805 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_comp/O
                         net (fo=2, routed)           0.679    15.483    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I3_O)        0.124    15.607 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_2/O
                         net (fo=8, routed)           0.944    16.551    betaCPU/control_unit/M_correct_letter_1_q_reg[2]
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  betaCPU/control_unit/out1_carry_i_2/O
                         net (fo=1, routed)           0.322    16.998    betaCPU/game_alu/DI[3]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.383 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    17.383    betaCPU/game_alu/out1_carry_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.696 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=2, routed)           1.344    19.040    betaCPU/game_alu/M_word_index_q_reg[7][3]
    SLICE_X42Y99         LUT4 (Prop_lut4_I1_O)        0.306    19.346 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_5/O
                         net (fo=1, routed)           0.452    19.798    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_5_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I1_O)        0.124    19.922 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_3/O
                         net (fo=3, routed)           0.424    20.346    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_3_n_0
    SLICE_X40Y98         LUT3 (Prop_lut3_I0_O)        0.124    20.470 r  betaCPU/game_alu/M_guess_1_letter_1_q[0]_i_5/O
                         net (fo=4, routed)           0.323    20.793    betaCPU/control_unit/M_num_correct_q_reg[0]_1
    SLICE_X41Y100        LUT2 (Prop_lut2_I1_O)        0.124    20.917 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_16_comp/O
                         net (fo=1, routed)           0.779    21.696    reset_cond/FSM_onehot_M_game_fsm_q_reg[40]_0_repN_alias
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    21.820 r  reset_cond/M_matrix1_letter_index_dff_q[3]_i_10_comp/O
                         net (fo=82, routed)          1.525    23.344    betaCPU/r/M_matrix3_letter_index_dff_q_reg[3]_1
    SLICE_X48Y96         LUT3 (Prop_lut3_I1_O)        0.124    23.468 f  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_10/O
                         net (fo=1, routed)           0.958    24.427    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_10_n_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I0_O)        0.124    24.551 f  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_8/O
                         net (fo=2, routed)           0.507    25.058    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_8_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I2_O)        0.124    25.182 r  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4/O
                         net (fo=1, routed)           0.446    25.628    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I4_O)        0.124    25.752 r  betaCPU/r/out1_carry__0_i_7_comp/O
                         net (fo=1, routed)           0.000    25.752    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[1]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.979 f  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.450    26.430    betaCPU/control_unit/M_word_index_q_reg[7]_0[1]
    SLICE_X40Y96         LUT5 (Prop_lut5_I3_O)        0.303    26.733 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=19, routed)          0.409    27.142    betaCPU/r/M_matrix4_letter_index_dff_q_reg[2]
    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.124    27.266 f  betaCPU/r/i__carry_i_6__0_comp/O
                         net (fo=1, routed)           1.006    28.271    betaCPU/r/i__carry_i_6__0_n_0_repN
    SLICE_X46Y93         LUT6 (Prop_lut6_I4_O)        0.124    28.395 r  betaCPU/r/M_matrix1_letter_index_dff_q[2]_i_2_comp/O
                         net (fo=13, routed)          1.025    29.421    betaCPU/control_unit/M_matrix2_letter_index_dff_q_reg[2]
    SLICE_X43Y94         LUT5 (Prop_lut5_I4_O)        0.124    29.545 r  betaCPU/control_unit/out1_carry_i_3/O
                         net (fo=1, routed)           1.043    30.588    betaCPU/game_alu/DI[2]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    31.026 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=3, routed)           0.462    31.488    reset_cond/FSM_onehot_M_game_fsm_q_reg[38][2]_alias
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.306    31.794 r  reset_cond/i__carry_i_8__0_comp/O
                         net (fo=33, routed)          0.846    32.640    reset_cond/M_stage_q_reg[3]_2
    SLICE_X45Y98         LUT4 (Prop_lut4_I3_O)        0.124    32.764 f  reset_cond/M_matrix1_letter_index_dff_q[1]_i_6/O
                         net (fo=2, routed)           1.073    33.837    reset_cond/M_matrix1_letter_index_dff_q[1]_i_6_n_0
    SLICE_X42Y94         LUT6 (Prop_lut6_I4_O)        0.124    33.961 r  reset_cond/M_matrix1_letter_index_dff_q[1]_i_1__0/O
                         net (fo=9, routed)           0.652    34.613    reset_cond/M_temp_coloured_letter_q_reg[1][0]
    SLICE_X43Y95         LUT4 (Prop_lut4_I2_O)        0.124    34.737 r  reset_cond/out1_carry_i_8_comp/O
                         net (fo=1, routed)           0.000    34.737    betaCPU/game_alu/S[1]
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    35.317 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.357    35.675    reset_cond/FSM_onehot_M_game_fsm_q_reg[38][1]_alias
    SLICE_X44Y95         LUT6 (Prop_lut6_I4_O)        0.302    35.977 r  reset_cond/M_matrix1_letter_index_dff_q[5]_i_5_comp_2/O
                         net (fo=30, routed)          0.734    36.711    reset_cond/M_stage_q_reg[3]_3
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.117    36.828 f  reset_cond/M_matrix4_letter_index_dff_q[6]_i_14/O
                         net (fo=3, routed)           0.986    37.814    betaCPU/r/M_matrix4_letter_index_dff_q_reg[6]
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.332    38.146 r  betaCPU/r/i__carry_i_7/O
                         net (fo=2, routed)           0.305    38.451    betaCPU/r/i__carry_i_7_n_0
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.124    38.575 r  betaCPU/r/M_matrix1_letter_index_dff_q[4]_i_2/O
                         net (fo=13, routed)          0.317    38.892    betaCPU/control_unit/M_word_index_q_reg[4]_3
    SLICE_X43Y96         LUT6 (Prop_lut6_I2_O)        0.124    39.016 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    39.016    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[0]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    39.263 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=4, routed)           0.474    39.737    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.299    40.036 r  betaCPU/control_unit/i__carry_i_15/O
                         net (fo=1, routed)           0.154    40.190    reset_cond/i__carry_i_1
    SLICE_X41Y99         LUT2 (Prop_lut2_I1_O)        0.124    40.314 f  reset_cond/i__carry_i_8/O
                         net (fo=19, routed)          0.844    41.159    reset_cond/M_stage_q_reg[3]_4
    SLICE_X44Y94         LUT4 (Prop_lut4_I0_O)        0.124    41.283 r  reset_cond/M_matrix1_letter_index_dff_q[1]_i_2/O
                         net (fo=5, routed)           1.730    43.013    betaCPU/r/M_matrix4_letter_index_dff_q_reg[0]_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124    43.137 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_1__0/O
                         net (fo=16, routed)          0.337    43.474    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.124    43.598 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.535    44.133    betaCPU/game_alu/S[0]
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    44.681 r  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=10, routed)          0.664    45.345    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][0]
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.303    45.648 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_17/O
                         net (fo=3, routed)           1.481    47.129    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_1
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    47.253 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_23/O
                         net (fo=1, routed)           0.292    47.546    betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_7_1
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    47.670 r  betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16/O
                         net (fo=1, routed)           0.439    48.109    betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I4_O)        0.124    48.233 r  betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_7/O
                         net (fo=3, routed)           1.580    49.813    reset_cond/M_matrix4_letter_index_dff_q_reg[1]_2
    SLICE_X45Y94         LUT6 (Prop_lut6_I5_O)        0.124    49.937 r  reset_cond/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    49.937    betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_3_1[0]
    SLICE_X45Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    50.361 r  betaCPU/control_unit/regfile_data0_inferred__2/i__carry/O[1]
                         net (fo=1, routed)           0.555    50.916    betaCPU/r/M_word_index_q_reg[9]_2[0]
    SLICE_X47Y93         LUT4 (Prop_lut4_I1_O)        0.303    51.219 r  betaCPU/r/M_guess_1_letter_1_q[2]_i_3/O
                         net (fo=2, routed)           0.486    51.705    betaCPU/r/M_guess_1_letter_1_q[2]_i_3_n_0
    SLICE_X46Y92         LUT5 (Prop_lut5_I1_O)        0.124    51.829 r  betaCPU/r/M_guess_1_letter_1_q[2]_i_1/O
                         net (fo=25, routed)          0.786    52.615    betaCPU/r/M_guess_1_letter_1_q[2]_i_1_n_0
    SLICE_X44Y91         FDRE                                         r  betaCPU/r/M_temp_coloured_letter_q_reg[2]/D
=======
                         net (fo=596, routed)         1.620     5.204    button_panel_controller/clear_/button_cond/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.801     6.461    button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6/O
                         net (fo=3, routed)           0.820     7.405    button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.529 f  button_panel_controller/clear_/button_cond/FSM_sequential_M_game_fsm_q[3]_i_9/O
                         net (fo=4, routed)           0.446     7.975    button_panel_controller/check_/L_edge/M_betaCPU_panel_input[0]
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.124     8.099 f  button_panel_controller/check_/L_edge/FSM_sequential_M_game_fsm_q[5]_i_5/O
                         net (fo=8, routed)           0.884     8.983    betaCPU/control_unit/M_betaCPU_has_panel_input
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.107 r  betaCPU/control_unit/io_led_OBUF[11]_inst_i_8/O
                         net (fo=39, routed)          0.877     9.984    betaCPU/r/M_guess_2_letter_1_q[6]_i_57[3]
    SLICE_X56Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.108 r  betaCPU/r/io_led_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.648    10.756    betaCPU/control_unit/M_guess_2_letter_1_q_reg[4]_i_4_4
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.880 r  betaCPU/control_unit/io_led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          0.607    11.486    betaCPU/M_control_unit_regfile_out_a[4]
    SLICE_X55Y66         LUT3 (Prop_lut3_I1_O)        0.150    11.636 r  betaCPU/M_guess_2_letter_1_q[6]_i_49/O
                         net (fo=1, routed)           0.000    11.636    betaCPU/game_alu/a[4]
    SLICE_X55Y66         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    12.208 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/O[3]
                         net (fo=3, routed)           0.458    12.667    betaCPU/game_alu/O[3]
    SLICE_X55Y64         LUT6 (Prop_lut6_I1_O)        0.306    12.973 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_11/O
                         net (fo=1, routed)           0.406    13.379    betaCPU/game_alu/io_led_OBUF[21]_inst_i_11_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I3_O)        0.124    13.503 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=9, routed)           0.796    14.299    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I1_O)        0.124    14.423 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17/O
                         net (fo=1, routed)           0.324    14.748    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.872 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_15/O
                         net (fo=1, routed)           0.393    15.265    reset_cond/M_matrix1_letter_address_dff_q[3]_i_9
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.124    15.389 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_6/O
                         net (fo=53, routed)          0.358    15.747    betaCPU/control_unit/M_matrix1_letter_address_dff_q[3]_i_4
    SLICE_X59Y75         LUT3 (Prop_lut3_I2_O)        0.124    15.871 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_24/O
                         net (fo=1, routed)           0.460    16.331    betaCPU/r/M_guess_2_letter_1_q[1]_i_7
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.124    16.455 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_16/O
                         net (fo=4, routed)           0.305    16.760    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[4]_0
    SLICE_X63Y74         LUT5 (Prop_lut5_I2_O)        0.124    16.884 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_11/O
                         net (fo=8, routed)           0.166    17.050    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X63Y74         LUT5 (Prop_lut5_I4_O)        0.124    17.174 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63/O
                         net (fo=1, routed)           0.895    18.069    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63_n_0
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.124    18.193 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_53/O
                         net (fo=1, routed)           0.000    18.193    betaCPU/game_alu/M_matrix1_letter_address_dff_q[4]_i_33[0]
    SLICE_X55Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.617 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/O[1]
                         net (fo=6, routed)           0.456    19.074    betaCPU/control_unit/O[1]
    SLICE_X57Y65         LUT6 (Prop_lut6_I4_O)        0.303    19.377 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15/O
                         net (fo=46, routed)          0.388    19.764    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.124    19.888 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=9, routed)           0.313    20.201    betaCPU/game_alu/M_word_index_q_reg[10]_i_28_0[0]
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    20.325 r  betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16/O
                         net (fo=1, routed)           0.000    20.325    betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.573 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[3]
                         net (fo=4, routed)           0.733    21.307    betaCPU/game_alu/M_w_q_reg[0][1]
    SLICE_X58Y61         LUT2 (Prop_lut2_I0_O)        0.306    21.613 f  betaCPU/game_alu/M_word_index_q[7]_i_22/O
                         net (fo=1, routed)           0.300    21.913    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.037 r  betaCPU/control_unit/M_word_index_q[7]_i_18/O
                         net (fo=1, routed)           0.159    22.195    betaCPU/control_unit/M_word_index_q[7]_i_18_n_0
    SLICE_X58Y62         LUT4 (Prop_lut4_I0_O)        0.124    22.319 f  betaCPU/control_unit/M_word_index_q[7]_i_11/O
                         net (fo=44, routed)          0.409    22.728    betaCPU/control_unit/M_stage_q_reg[3]
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.124    22.852 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3/O
                         net (fo=1, routed)           0.466    23.318    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.442 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=7, routed)           0.578    24.020    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X55Y65         LUT4 (Prop_lut4_I2_O)        0.124    24.144 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_19/O
                         net (fo=1, routed)           0.000    24.144    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[0]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.691 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[2]
                         net (fo=2, routed)           0.421    25.112    betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_5
    SLICE_X57Y64         LUT2 (Prop_lut2_I0_O)        0.302    25.414 f  betaCPU/game_alu/M_guess_2_letter_1_q[2]_i_7/O
                         net (fo=3, routed)           0.438    25.852    betaCPU/control_unit/M_game_alu_alu[2]
    SLICE_X55Y63         LUT6 (Prop_lut6_I4_O)        0.124    25.976 r  betaCPU/control_unit/M_word_index_q[7]_i_17/O
                         net (fo=4, routed)           0.176    26.152    betaCPU/control_unit/M_word_index_q[7]_i_17_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I5_O)        0.124    26.276 f  betaCPU/control_unit/M_word_index_q[7]_i_10/O
                         net (fo=45, routed)          0.517    26.793    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124    26.917 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3/O
                         net (fo=2, routed)           0.578    27.495    betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3_n_0
    SLICE_X55Y62         LUT5 (Prop_lut5_I0_O)        0.124    27.619 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=7, routed)           0.173    27.792    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X55Y62         LUT5 (Prop_lut5_I2_O)        0.124    27.916 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21/O
                         net (fo=1, routed)           0.547    28.463    betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    28.587 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_18/O
                         net (fo=1, routed)           0.000    28.587    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[1]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    28.814 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[1]
                         net (fo=5, routed)           0.469    29.283    betaCPU/control_unit/M_temp_coloured_letter_q_reg[3][0]
    SLICE_X57Y66         LUT6 (Prop_lut6_I0_O)        0.303    29.586 r  betaCPU/control_unit/M_word_index_q[7]_i_12/O
                         net (fo=1, routed)           0.427    30.013    betaCPU/control_unit/M_word_index_q[7]_i_12_n_0
    SLICE_X56Y64         LUT2 (Prop_lut2_I0_O)        0.124    30.137 r  betaCPU/control_unit/M_word_index_q[7]_i_9/O
                         net (fo=80, routed)          0.762    30.899    betaCPU/r/M_matrix1_letter_address_dff_q[0]_i_5_0[0]
    SLICE_X54Y63         LUT4 (Prop_lut4_I1_O)        0.124    31.023 r  betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7/O
                         net (fo=1, routed)           0.680    31.704    betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    31.828 r  betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_4/O
                         net (fo=2, routed)           0.437    32.265    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[2]
    SLICE_X54Y64         LUT5 (Prop_lut5_I2_O)        0.124    32.389 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[2]_i_2/O
                         net (fo=9, routed)           0.200    32.589    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X54Y64         LUT5 (Prop_lut5_I4_O)        0.124    32.713 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20/O
                         net (fo=1, routed)           0.544    33.256    betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    33.380 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_17/O
                         net (fo=1, routed)           0.000    33.380    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[2]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.778 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.778    betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.892 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.892    betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.226 f  betaCPU/game_alu/M_word_index_q_reg[10]_i_28/O[1]
                         net (fo=3, routed)           0.598    34.825    betaCPU/game_alu/M_word_index_q_reg[10]_i_28_n_6
    SLICE_X53Y67         LUT5 (Prop_lut5_I2_O)        0.303    35.128 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_12/O
                         net (fo=1, routed)           0.149    35.277    betaCPU/game_alu/io_led_OBUF[21]_inst_i_12_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124    35.401 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.463    35.864    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I0_O)        0.124    35.988 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_4/O
                         net (fo=8, routed)           0.643    36.630    betaCPU/game_alu/FSM_sequential_M_game_fsm_q_reg[1]
    SLICE_X54Y69         LUT2 (Prop_lut2_I0_O)        0.124    36.754 r  betaCPU/game_alu/FSM_sequential_M_game_fsm_q[3]_i_8/O
                         net (fo=12, routed)          0.697    37.451    betaCPU/random_number_generator/M_guess_2_letter_1_q_reg[2]_i_2_0
    SLICE_X54Y68         LUT2 (Prop_lut2_I1_O)        0.124    37.575 r  betaCPU/random_number_generator/M_guess_2_letter_1_q[4]_i_15/O
                         net (fo=1, routed)           0.000    37.575    betaCPU/random_number_generator/M_guess_2_letter_1_q[4]_i_15_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    38.153 r  betaCPU/random_number_generator/M_guess_2_letter_1_q_reg[4]_i_6/O[2]
                         net (fo=1, routed)           0.301    38.454    betaCPU/control_unit/in18[6]
    SLICE_X57Y68         LUT2 (Prop_lut2_I1_O)        0.301    38.755 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_11/O
                         net (fo=1, routed)           0.497    39.253    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_11_n_0
    SLICE_X55Y73         LUT6 (Prop_lut6_I5_O)        0.124    39.377 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_2/O
                         net (fo=14, routed)          0.691    40.068    betaCPU/r/D[6]
    SLICE_X54Y72         FDRE                                         r  betaCPU/r/M_guess_4_letter_1_q_reg[6]/D
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         1.437    14.841    betaCPU/r/clk_IBUF_BUFG
    SLICE_X44Y91         FDRE                                         r  betaCPU/r/M_temp_coloured_letter_q_reg[2]/C
                         clock pessimism              0.186    15.028    
                         clock uncertainty           -0.035    14.992    
    SLICE_X44Y91         FDRE (Setup_fdre_C_D)       -0.067    14.925    betaCPU/r/M_temp_coloured_letter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -52.615    
  -------------------------------------------------------------------
                         slack                                -37.690    

Slack (VIOLATED) :        -37.684ns  (required time - arrival time)
  Source:                 keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_input_letter_4_q_reg[2]/D
=======
                         net (fo=596, routed)         1.428    14.832    betaCPU/r/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  betaCPU/r/M_guess_4_letter_1_q_reg[6]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X54Y72         FDRE (Setup_fdre_C_D)       -0.028    15.027    betaCPU/r/M_guess_4_letter_1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -40.068    
  -------------------------------------------------------------------
                         slack                                -25.041    

Slack (VIOLATED) :        -25.039ns  (required time - arrival time)
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_3_letter_1_q_reg[5]/D
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        47.460ns  (logic 11.366ns (23.949%)  route 36.094ns (76.051%))
  Logic Levels:           56  (CARRY4=8 LUT2=7 LUT3=3 LUT4=6 LUT5=6 LUT6=25 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.186ns
=======
  Data Path Delay:        34.860ns  (logic 11.291ns (32.389%)  route 23.569ns (67.611%))
  Logic Levels:           57  (CARRY4=10 LUT2=7 LUT3=3 LUT4=8 LUT5=11 LUT6=18)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         1.550     5.134    keyboard_controller/e_/button_cond/CLK
    SLICE_X35Y89         FDRE                                         r  keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.957     6.547    keyboard_controller/e_/button_cond/M_ctr_q_reg[9]
    SLICE_X38Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.671 f  keyboard_controller/e_/button_cond/M_ctr_q[0]_i_4__0/O
                         net (fo=2, routed)           0.692     7.364    keyboard_controller/e_/button_cond/M_ctr_q[0]_i_4__0_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.488 f  keyboard_controller/e_/button_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=24, routed)          0.825     8.312    keyboard_controller/a_/L_edge/M_guess_1_letter_1_q[1]_i_19_1
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.436 r  keyboard_controller/a_/L_edge/out1_carry__0_i_20/O
                         net (fo=8, routed)           0.494     8.930    keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q_reg[40]_1
    SLICE_X40Y90         LUT6 (Prop_lut6_I3_O)        0.124     9.054 r  keyboard_controller/o_/button_cond/out1_carry_i_27/O
                         net (fo=18, routed)          0.256     9.310    keyboard_controller/o_/button_cond/M_last_q_reg
    SLICE_X40Y90         LUT2 (Prop_lut2_I0_O)        0.124     9.434 r  keyboard_controller/o_/button_cond/M_matrix1_letter_index_dff_q[6]_i_21/O
                         net (fo=2, routed)           0.477     9.911    betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12_0
    SLICE_X42Y91         MUXF7 (Prop_muxf7_S_O)       0.292    10.203 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[6]_i_18/O
                         net (fo=1, routed)           0.549    10.752    betaCPU/r/M_matrix1_letter_index_dff_q_reg[6]_i_18_n_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I1_O)        0.297    11.049 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12/O
                         net (fo=1, routed)           0.151    11.201    betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12_n_0
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.124    11.325 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_5/O
                         net (fo=18, routed)          0.674    11.998    betaCPU/control_unit/M_input_i_q_reg[4]_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.122 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_22/O
                         net (fo=3, routed)           0.358    12.481    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_22_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.605 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_16/O
                         net (fo=7, routed)           1.177    13.782    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_0
    SLICE_X45Y90         LUT2 (Prop_lut2_I1_O)        0.124    13.906 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_7_comp/O
                         net (fo=1, routed)           0.774    14.681    betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_7_n_0_repN
    SLICE_X44Y91         LUT6 (Prop_lut6_I4_O)        0.124    14.805 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_comp/O
                         net (fo=2, routed)           0.679    15.483    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I3_O)        0.124    15.607 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_2/O
                         net (fo=8, routed)           0.944    16.551    betaCPU/control_unit/M_correct_letter_1_q_reg[2]
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  betaCPU/control_unit/out1_carry_i_2/O
                         net (fo=1, routed)           0.322    16.998    betaCPU/game_alu/DI[3]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.383 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    17.383    betaCPU/game_alu/out1_carry_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.696 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=2, routed)           1.344    19.040    betaCPU/game_alu/M_word_index_q_reg[7][3]
    SLICE_X42Y99         LUT4 (Prop_lut4_I1_O)        0.306    19.346 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_5/O
                         net (fo=1, routed)           0.452    19.798    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_5_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I1_O)        0.124    19.922 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_3/O
                         net (fo=3, routed)           0.424    20.346    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_3_n_0
    SLICE_X40Y98         LUT3 (Prop_lut3_I0_O)        0.124    20.470 r  betaCPU/game_alu/M_guess_1_letter_1_q[0]_i_5/O
                         net (fo=4, routed)           0.323    20.793    betaCPU/control_unit/M_num_correct_q_reg[0]_1
    SLICE_X41Y100        LUT2 (Prop_lut2_I1_O)        0.124    20.917 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_16_comp/O
                         net (fo=1, routed)           0.779    21.696    reset_cond/FSM_onehot_M_game_fsm_q_reg[40]_0_repN_alias
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    21.820 r  reset_cond/M_matrix1_letter_index_dff_q[3]_i_10_comp/O
                         net (fo=82, routed)          1.525    23.344    betaCPU/r/M_matrix3_letter_index_dff_q_reg[3]_1
    SLICE_X48Y96         LUT3 (Prop_lut3_I1_O)        0.124    23.468 f  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_10/O
                         net (fo=1, routed)           0.958    24.427    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_10_n_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I0_O)        0.124    24.551 f  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_8/O
                         net (fo=2, routed)           0.507    25.058    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_8_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I2_O)        0.124    25.182 r  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4/O
                         net (fo=1, routed)           0.446    25.628    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I4_O)        0.124    25.752 r  betaCPU/r/out1_carry__0_i_7_comp/O
                         net (fo=1, routed)           0.000    25.752    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[1]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.979 f  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.450    26.430    betaCPU/control_unit/M_word_index_q_reg[7]_0[1]
    SLICE_X40Y96         LUT5 (Prop_lut5_I3_O)        0.303    26.733 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=19, routed)          0.409    27.142    betaCPU/r/M_matrix4_letter_index_dff_q_reg[2]
    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.124    27.266 f  betaCPU/r/i__carry_i_6__0_comp/O
                         net (fo=1, routed)           1.006    28.271    betaCPU/r/i__carry_i_6__0_n_0_repN
    SLICE_X46Y93         LUT6 (Prop_lut6_I4_O)        0.124    28.395 r  betaCPU/r/M_matrix1_letter_index_dff_q[2]_i_2_comp/O
                         net (fo=13, routed)          1.025    29.421    betaCPU/control_unit/M_matrix2_letter_index_dff_q_reg[2]
    SLICE_X43Y94         LUT5 (Prop_lut5_I4_O)        0.124    29.545 r  betaCPU/control_unit/out1_carry_i_3/O
                         net (fo=1, routed)           1.043    30.588    betaCPU/game_alu/DI[2]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    31.026 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=3, routed)           0.462    31.488    reset_cond/FSM_onehot_M_game_fsm_q_reg[38][2]_alias
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.306    31.794 r  reset_cond/i__carry_i_8__0_comp/O
                         net (fo=33, routed)          0.846    32.640    reset_cond/M_stage_q_reg[3]_2
    SLICE_X45Y98         LUT4 (Prop_lut4_I3_O)        0.124    32.764 f  reset_cond/M_matrix1_letter_index_dff_q[1]_i_6/O
                         net (fo=2, routed)           1.073    33.837    reset_cond/M_matrix1_letter_index_dff_q[1]_i_6_n_0
    SLICE_X42Y94         LUT6 (Prop_lut6_I4_O)        0.124    33.961 r  reset_cond/M_matrix1_letter_index_dff_q[1]_i_1__0/O
                         net (fo=9, routed)           0.652    34.613    reset_cond/M_temp_coloured_letter_q_reg[1][0]
    SLICE_X43Y95         LUT4 (Prop_lut4_I2_O)        0.124    34.737 r  reset_cond/out1_carry_i_8_comp/O
                         net (fo=1, routed)           0.000    34.737    betaCPU/game_alu/S[1]
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    35.317 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.357    35.675    reset_cond/FSM_onehot_M_game_fsm_q_reg[38][1]_alias
    SLICE_X44Y95         LUT6 (Prop_lut6_I4_O)        0.302    35.977 r  reset_cond/M_matrix1_letter_index_dff_q[5]_i_5_comp_2/O
                         net (fo=30, routed)          0.734    36.711    reset_cond/M_stage_q_reg[3]_3
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.117    36.828 f  reset_cond/M_matrix4_letter_index_dff_q[6]_i_14/O
                         net (fo=3, routed)           0.986    37.814    betaCPU/r/M_matrix4_letter_index_dff_q_reg[6]
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.332    38.146 r  betaCPU/r/i__carry_i_7/O
                         net (fo=2, routed)           0.305    38.451    betaCPU/r/i__carry_i_7_n_0
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.124    38.575 r  betaCPU/r/M_matrix1_letter_index_dff_q[4]_i_2/O
                         net (fo=13, routed)          0.317    38.892    betaCPU/control_unit/M_word_index_q_reg[4]_3
    SLICE_X43Y96         LUT6 (Prop_lut6_I2_O)        0.124    39.016 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    39.016    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[0]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    39.263 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=4, routed)           0.474    39.737    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.299    40.036 r  betaCPU/control_unit/i__carry_i_15/O
                         net (fo=1, routed)           0.154    40.190    reset_cond/i__carry_i_1
    SLICE_X41Y99         LUT2 (Prop_lut2_I1_O)        0.124    40.314 f  reset_cond/i__carry_i_8/O
                         net (fo=19, routed)          0.844    41.159    reset_cond/M_stage_q_reg[3]_4
    SLICE_X44Y94         LUT4 (Prop_lut4_I0_O)        0.124    41.283 r  reset_cond/M_matrix1_letter_index_dff_q[1]_i_2/O
                         net (fo=5, routed)           1.730    43.013    betaCPU/r/M_matrix4_letter_index_dff_q_reg[0]_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124    43.137 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_1__0/O
                         net (fo=16, routed)          0.337    43.474    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.124    43.598 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.535    44.133    betaCPU/game_alu/S[0]
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    44.681 r  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=10, routed)          0.664    45.345    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][0]
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.303    45.648 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_17/O
                         net (fo=3, routed)           1.481    47.129    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_1
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    47.253 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_23/O
                         net (fo=1, routed)           0.292    47.546    betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_7_1
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    47.670 r  betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16/O
                         net (fo=1, routed)           0.439    48.109    betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I4_O)        0.124    48.233 r  betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_7/O
                         net (fo=3, routed)           1.580    49.813    reset_cond/M_matrix4_letter_index_dff_q_reg[1]_2
    SLICE_X45Y94         LUT6 (Prop_lut6_I5_O)        0.124    49.937 r  reset_cond/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    49.937    betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_3_1[0]
    SLICE_X45Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    50.361 r  betaCPU/control_unit/regfile_data0_inferred__2/i__carry/O[1]
                         net (fo=1, routed)           0.555    50.916    betaCPU/r/M_word_index_q_reg[9]_2[0]
    SLICE_X47Y93         LUT4 (Prop_lut4_I1_O)        0.303    51.219 r  betaCPU/r/M_guess_1_letter_1_q[2]_i_3/O
                         net (fo=2, routed)           0.486    51.705    betaCPU/r/M_guess_1_letter_1_q[2]_i_3_n_0
    SLICE_X46Y92         LUT5 (Prop_lut5_I1_O)        0.124    51.829 r  betaCPU/r/M_guess_1_letter_1_q[2]_i_1/O
                         net (fo=25, routed)          0.765    52.594    betaCPU/r/M_guess_1_letter_1_q[2]_i_1_n_0
    SLICE_X43Y92         FDRE                                         r  betaCPU/r/M_input_letter_4_q_reg[2]/D
=======
                         net (fo=596, routed)         1.620     5.204    button_panel_controller/clear_/button_cond/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.801     6.461    button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6/O
                         net (fo=3, routed)           0.820     7.405    button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.529 f  button_panel_controller/clear_/button_cond/FSM_sequential_M_game_fsm_q[3]_i_9/O
                         net (fo=4, routed)           0.446     7.975    button_panel_controller/check_/L_edge/M_betaCPU_panel_input[0]
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.124     8.099 f  button_panel_controller/check_/L_edge/FSM_sequential_M_game_fsm_q[5]_i_5/O
                         net (fo=8, routed)           0.884     8.983    betaCPU/control_unit/M_betaCPU_has_panel_input
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.107 r  betaCPU/control_unit/io_led_OBUF[11]_inst_i_8/O
                         net (fo=39, routed)          0.877     9.984    betaCPU/r/M_guess_2_letter_1_q[6]_i_57[3]
    SLICE_X56Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.108 r  betaCPU/r/io_led_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.648    10.756    betaCPU/control_unit/M_guess_2_letter_1_q_reg[4]_i_4_4
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.880 r  betaCPU/control_unit/io_led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          0.607    11.486    betaCPU/M_control_unit_regfile_out_a[4]
    SLICE_X55Y66         LUT3 (Prop_lut3_I1_O)        0.150    11.636 r  betaCPU/M_guess_2_letter_1_q[6]_i_49/O
                         net (fo=1, routed)           0.000    11.636    betaCPU/game_alu/a[4]
    SLICE_X55Y66         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    12.208 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/O[3]
                         net (fo=3, routed)           0.458    12.667    betaCPU/game_alu/O[3]
    SLICE_X55Y64         LUT6 (Prop_lut6_I1_O)        0.306    12.973 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_11/O
                         net (fo=1, routed)           0.406    13.379    betaCPU/game_alu/io_led_OBUF[21]_inst_i_11_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I3_O)        0.124    13.503 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=9, routed)           0.796    14.299    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I1_O)        0.124    14.423 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17/O
                         net (fo=1, routed)           0.324    14.748    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.872 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_15/O
                         net (fo=1, routed)           0.393    15.265    reset_cond/M_matrix1_letter_address_dff_q[3]_i_9
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.124    15.389 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_6/O
                         net (fo=53, routed)          0.358    15.747    betaCPU/control_unit/M_matrix1_letter_address_dff_q[3]_i_4
    SLICE_X59Y75         LUT3 (Prop_lut3_I2_O)        0.124    15.871 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_24/O
                         net (fo=1, routed)           0.460    16.331    betaCPU/r/M_guess_2_letter_1_q[1]_i_7
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.124    16.455 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_16/O
                         net (fo=4, routed)           0.305    16.760    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[4]_0
    SLICE_X63Y74         LUT5 (Prop_lut5_I2_O)        0.124    16.884 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_11/O
                         net (fo=8, routed)           0.166    17.050    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X63Y74         LUT5 (Prop_lut5_I4_O)        0.124    17.174 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63/O
                         net (fo=1, routed)           0.895    18.069    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63_n_0
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.124    18.193 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_53/O
                         net (fo=1, routed)           0.000    18.193    betaCPU/game_alu/M_matrix1_letter_address_dff_q[4]_i_33[0]
    SLICE_X55Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.617 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/O[1]
                         net (fo=6, routed)           0.456    19.074    betaCPU/control_unit/O[1]
    SLICE_X57Y65         LUT6 (Prop_lut6_I4_O)        0.303    19.377 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15/O
                         net (fo=46, routed)          0.388    19.764    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.124    19.888 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=9, routed)           0.313    20.201    betaCPU/game_alu/M_word_index_q_reg[10]_i_28_0[0]
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    20.325 r  betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16/O
                         net (fo=1, routed)           0.000    20.325    betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.573 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[3]
                         net (fo=4, routed)           0.733    21.307    betaCPU/game_alu/M_w_q_reg[0][1]
    SLICE_X58Y61         LUT2 (Prop_lut2_I0_O)        0.306    21.613 f  betaCPU/game_alu/M_word_index_q[7]_i_22/O
                         net (fo=1, routed)           0.300    21.913    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.037 r  betaCPU/control_unit/M_word_index_q[7]_i_18/O
                         net (fo=1, routed)           0.159    22.195    betaCPU/control_unit/M_word_index_q[7]_i_18_n_0
    SLICE_X58Y62         LUT4 (Prop_lut4_I0_O)        0.124    22.319 f  betaCPU/control_unit/M_word_index_q[7]_i_11/O
                         net (fo=44, routed)          0.409    22.728    betaCPU/control_unit/M_stage_q_reg[3]
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.124    22.852 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3/O
                         net (fo=1, routed)           0.466    23.318    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.442 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=7, routed)           0.578    24.020    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X55Y65         LUT4 (Prop_lut4_I2_O)        0.124    24.144 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_19/O
                         net (fo=1, routed)           0.000    24.144    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[0]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.691 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[2]
                         net (fo=2, routed)           0.421    25.112    betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_5
    SLICE_X57Y64         LUT2 (Prop_lut2_I0_O)        0.302    25.414 f  betaCPU/game_alu/M_guess_2_letter_1_q[2]_i_7/O
                         net (fo=3, routed)           0.438    25.852    betaCPU/control_unit/M_game_alu_alu[2]
    SLICE_X55Y63         LUT6 (Prop_lut6_I4_O)        0.124    25.976 r  betaCPU/control_unit/M_word_index_q[7]_i_17/O
                         net (fo=4, routed)           0.176    26.152    betaCPU/control_unit/M_word_index_q[7]_i_17_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I5_O)        0.124    26.276 f  betaCPU/control_unit/M_word_index_q[7]_i_10/O
                         net (fo=45, routed)          0.517    26.793    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124    26.917 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3/O
                         net (fo=2, routed)           0.578    27.495    betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3_n_0
    SLICE_X55Y62         LUT5 (Prop_lut5_I0_O)        0.124    27.619 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=7, routed)           0.173    27.792    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X55Y62         LUT5 (Prop_lut5_I2_O)        0.124    27.916 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21/O
                         net (fo=1, routed)           0.547    28.463    betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    28.587 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_18/O
                         net (fo=1, routed)           0.000    28.587    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[1]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    28.814 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[1]
                         net (fo=5, routed)           0.469    29.283    betaCPU/control_unit/M_temp_coloured_letter_q_reg[3][0]
    SLICE_X57Y66         LUT6 (Prop_lut6_I0_O)        0.303    29.586 r  betaCPU/control_unit/M_word_index_q[7]_i_12/O
                         net (fo=1, routed)           0.427    30.013    betaCPU/control_unit/M_word_index_q[7]_i_12_n_0
    SLICE_X56Y64         LUT2 (Prop_lut2_I0_O)        0.124    30.137 r  betaCPU/control_unit/M_word_index_q[7]_i_9/O
                         net (fo=80, routed)          0.762    30.899    betaCPU/r/M_matrix1_letter_address_dff_q[0]_i_5_0[0]
    SLICE_X54Y63         LUT4 (Prop_lut4_I1_O)        0.124    31.023 r  betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7/O
                         net (fo=1, routed)           0.680    31.704    betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    31.828 r  betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_4/O
                         net (fo=2, routed)           0.437    32.265    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[2]
    SLICE_X54Y64         LUT5 (Prop_lut5_I2_O)        0.124    32.389 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[2]_i_2/O
                         net (fo=9, routed)           0.200    32.589    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X54Y64         LUT5 (Prop_lut5_I4_O)        0.124    32.713 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20/O
                         net (fo=1, routed)           0.544    33.256    betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    33.380 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_17/O
                         net (fo=1, routed)           0.000    33.380    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[2]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.778 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.778    betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.892 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.892    betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.226 f  betaCPU/game_alu/M_word_index_q_reg[10]_i_28/O[1]
                         net (fo=3, routed)           0.598    34.825    betaCPU/game_alu/M_word_index_q_reg[10]_i_28_n_6
    SLICE_X53Y67         LUT5 (Prop_lut5_I2_O)        0.303    35.128 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_12/O
                         net (fo=1, routed)           0.149    35.277    betaCPU/game_alu/io_led_OBUF[21]_inst_i_12_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124    35.401 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.463    35.864    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I0_O)        0.124    35.988 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_4/O
                         net (fo=8, routed)           0.643    36.630    betaCPU/game_alu/FSM_sequential_M_game_fsm_q_reg[1]
    SLICE_X54Y69         LUT2 (Prop_lut2_I0_O)        0.124    36.754 r  betaCPU/game_alu/FSM_sequential_M_game_fsm_q[3]_i_8/O
                         net (fo=12, routed)          0.404    37.158    betaCPU/random_number_generator/M_guess_2_letter_1_q_reg[2]_i_2_0
    SLICE_X54Y67         LUT2 (Prop_lut2_I1_O)        0.124    37.282 r  betaCPU/random_number_generator/M_guess_2_letter_1_q[2]_i_5/O
                         net (fo=1, routed)           0.000    37.282    betaCPU/random_number_generator/M_guess_2_letter_1_q[2]_i_5_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.815 r  betaCPU/random_number_generator/M_guess_2_letter_1_q_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.815    betaCPU/random_number_generator/M_guess_2_letter_1_q_reg[2]_i_2_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.138 r  betaCPU/random_number_generator/M_guess_2_letter_1_q_reg[4]_i_6/O[1]
                         net (fo=1, routed)           0.486    38.624    betaCPU/control_unit/in18[5]
    SLICE_X55Y71         LUT2 (Prop_lut2_I1_O)        0.306    38.930 r  betaCPU/control_unit/M_guess_2_letter_1_q[5]_i_7/O
                         net (fo=1, routed)           0.154    39.084    betaCPU/control_unit/M_guess_2_letter_1_q[5]_i_7_n_0
    SLICE_X55Y71         LUT6 (Prop_lut6_I5_O)        0.124    39.208 r  betaCPU/control_unit/M_guess_2_letter_1_q[5]_i_1/O
                         net (fo=15, routed)          0.856    40.064    betaCPU/r/D[5]
    SLICE_X54Y73         FDRE                                         r  betaCPU/r/M_guess_3_letter_1_q_reg[5]/D
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         1.436    14.840    betaCPU/r/clk_IBUF_BUFG
    SLICE_X43Y92         FDRE                                         r  betaCPU/r/M_input_letter_4_q_reg[2]/C
                         clock pessimism              0.186    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X43Y92         FDRE (Setup_fdre_C_D)       -0.081    14.910    betaCPU/r/M_input_letter_4_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -52.594    
  -------------------------------------------------------------------
                         slack                                -37.684    

Slack (VIOLATED) :        -37.674ns  (required time - arrival time)
  Source:                 keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_4_letter_3_q_reg[6]/D
=======
                         net (fo=596, routed)         1.427    14.831    betaCPU/r/clk_IBUF_BUFG
    SLICE_X54Y73         FDRE                                         r  betaCPU/r/M_guess_3_letter_1_q_reg[5]/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X54Y73         FDRE (Setup_fdre_C_D)       -0.028    15.026    betaCPU/r/M_guess_3_letter_1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -40.064    
  -------------------------------------------------------------------
                         slack                                -25.039    

Slack (VIOLATED) :        -25.038ns  (required time - arrival time)
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_3_q_reg[0]/CE
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        47.491ns  (logic 11.684ns (24.602%)  route 35.807ns (75.398%))
  Logic Levels:           56  (CARRY4=9 LUT2=7 LUT3=3 LUT4=5 LUT5=5 LUT6=26 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.186ns
=======
  Data Path Delay:        34.723ns  (logic 10.377ns (29.885%)  route 24.346ns (70.115%))
  Logic Levels:           56  (CARRY4=8 LUT2=5 LUT3=5 LUT4=8 LUT5=11 LUT6=19)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         1.550     5.134    keyboard_controller/e_/button_cond/CLK
    SLICE_X35Y89         FDRE                                         r  keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.456     5.590 r  keyboard_controller/e_/button_cond/M_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.957     6.547    keyboard_controller/e_/button_cond/M_ctr_q_reg[9]
    SLICE_X38Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.671 f  keyboard_controller/e_/button_cond/M_ctr_q[0]_i_4__0/O
                         net (fo=2, routed)           0.692     7.364    keyboard_controller/e_/button_cond/M_ctr_q[0]_i_4__0_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.488 f  keyboard_controller/e_/button_cond/M_ctr_q[0]_i_2__0/O
                         net (fo=24, routed)          0.825     8.312    keyboard_controller/a_/L_edge/M_guess_1_letter_1_q[1]_i_19_1
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.436 r  keyboard_controller/a_/L_edge/out1_carry__0_i_20/O
                         net (fo=8, routed)           0.494     8.930    keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q_reg[40]_1
    SLICE_X40Y90         LUT6 (Prop_lut6_I3_O)        0.124     9.054 r  keyboard_controller/o_/button_cond/out1_carry_i_27/O
                         net (fo=18, routed)          0.256     9.310    keyboard_controller/o_/button_cond/M_last_q_reg
    SLICE_X40Y90         LUT2 (Prop_lut2_I0_O)        0.124     9.434 r  keyboard_controller/o_/button_cond/M_matrix1_letter_index_dff_q[6]_i_21/O
                         net (fo=2, routed)           0.477     9.911    betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12_0
    SLICE_X42Y91         MUXF7 (Prop_muxf7_S_O)       0.292    10.203 r  betaCPU/r/M_matrix1_letter_index_dff_q_reg[6]_i_18/O
                         net (fo=1, routed)           0.549    10.752    betaCPU/r/M_matrix1_letter_index_dff_q_reg[6]_i_18_n_0
    SLICE_X41Y90         LUT3 (Prop_lut3_I1_O)        0.297    11.049 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12/O
                         net (fo=1, routed)           0.151    11.201    betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_12_n_0
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.124    11.325 r  betaCPU/r/M_matrix1_letter_index_dff_q[6]_i_5/O
                         net (fo=18, routed)          0.674    11.998    betaCPU/control_unit/M_input_i_q_reg[4]_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.124    12.122 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_22/O
                         net (fo=3, routed)           0.358    12.481    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_22_n_0
    SLICE_X40Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.605 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_16/O
                         net (fo=7, routed)           1.177    13.782    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_0
    SLICE_X45Y90         LUT2 (Prop_lut2_I1_O)        0.124    13.906 f  betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_7_comp/O
                         net (fo=1, routed)           0.774    14.681    betaCPU/control_unit/M_matrix4_letter_index_dff_q[3]_i_7_n_0_repN
    SLICE_X44Y91         LUT6 (Prop_lut6_I4_O)        0.124    14.805 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_comp/O
                         net (fo=2, routed)           0.679    15.483    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I3_O)        0.124    15.607 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_2/O
                         net (fo=8, routed)           0.944    16.551    betaCPU/control_unit/M_correct_letter_1_q_reg[2]
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.124    16.675 r  betaCPU/control_unit/out1_carry_i_2/O
                         net (fo=1, routed)           0.322    16.998    betaCPU/game_alu/DI[3]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.383 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    17.383    betaCPU/game_alu/out1_carry_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.696 r  betaCPU/game_alu/out1_carry__0/O[3]
                         net (fo=2, routed)           1.344    19.040    betaCPU/game_alu/M_word_index_q_reg[7][3]
    SLICE_X42Y99         LUT4 (Prop_lut4_I1_O)        0.306    19.346 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_5/O
                         net (fo=1, routed)           0.452    19.798    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_5_n_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I1_O)        0.124    19.922 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_3/O
                         net (fo=3, routed)           0.424    20.346    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[32]_i_3_n_0
    SLICE_X40Y98         LUT3 (Prop_lut3_I0_O)        0.124    20.470 r  betaCPU/game_alu/M_guess_1_letter_1_q[0]_i_5/O
                         net (fo=4, routed)           0.323    20.793    betaCPU/control_unit/M_num_correct_q_reg[0]_1
    SLICE_X41Y100        LUT2 (Prop_lut2_I1_O)        0.124    20.917 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_16_comp/O
                         net (fo=1, routed)           0.779    21.696    reset_cond/FSM_onehot_M_game_fsm_q_reg[40]_0_repN_alias
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    21.820 r  reset_cond/M_matrix1_letter_index_dff_q[3]_i_10_comp/O
                         net (fo=82, routed)          1.525    23.344    betaCPU/r/M_matrix3_letter_index_dff_q_reg[3]_1
    SLICE_X48Y96         LUT3 (Prop_lut3_I1_O)        0.124    23.468 f  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_10/O
                         net (fo=1, routed)           0.958    24.427    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_10_n_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I0_O)        0.124    24.551 f  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_8/O
                         net (fo=2, routed)           0.507    25.058    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_8_n_0
    SLICE_X47Y94         LUT5 (Prop_lut5_I2_O)        0.124    25.182 r  betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4/O
                         net (fo=1, routed)           0.446    25.628    betaCPU/r/M_matrix1_letter_index_dff_q[5]_i_4_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I4_O)        0.124    25.752 r  betaCPU/r/out1_carry__0_i_7_comp/O
                         net (fo=1, routed)           0.000    25.752    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[1]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.979 f  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.450    26.430    betaCPU/control_unit/M_word_index_q_reg[7]_0[1]
    SLICE_X40Y96         LUT5 (Prop_lut5_I3_O)        0.303    26.733 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=19, routed)          0.409    27.142    betaCPU/r/M_matrix4_letter_index_dff_q_reg[2]
    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.124    27.266 f  betaCPU/r/i__carry_i_6__0_comp/O
                         net (fo=1, routed)           1.006    28.271    betaCPU/r/i__carry_i_6__0_n_0_repN
    SLICE_X46Y93         LUT6 (Prop_lut6_I4_O)        0.124    28.395 r  betaCPU/r/M_matrix1_letter_index_dff_q[2]_i_2_comp/O
                         net (fo=13, routed)          1.025    29.421    betaCPU/control_unit/M_matrix2_letter_index_dff_q_reg[2]
    SLICE_X43Y94         LUT5 (Prop_lut5_I4_O)        0.124    29.545 r  betaCPU/control_unit/out1_carry_i_3/O
                         net (fo=1, routed)           1.043    30.588    betaCPU/game_alu/DI[2]
    SLICE_X43Y95         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    31.026 r  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=3, routed)           0.462    31.488    reset_cond/FSM_onehot_M_game_fsm_q_reg[38][2]_alias
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.306    31.794 r  reset_cond/i__carry_i_8__0_comp/O
                         net (fo=33, routed)          0.846    32.640    reset_cond/M_stage_q_reg[3]_2
    SLICE_X45Y98         LUT4 (Prop_lut4_I3_O)        0.124    32.764 f  reset_cond/M_matrix1_letter_index_dff_q[1]_i_6/O
                         net (fo=2, routed)           1.073    33.837    reset_cond/M_matrix1_letter_index_dff_q[1]_i_6_n_0
    SLICE_X42Y94         LUT6 (Prop_lut6_I4_O)        0.124    33.961 r  reset_cond/M_matrix1_letter_index_dff_q[1]_i_1__0/O
                         net (fo=9, routed)           0.652    34.613    reset_cond/M_temp_coloured_letter_q_reg[1][0]
    SLICE_X43Y95         LUT4 (Prop_lut4_I2_O)        0.124    34.737 r  reset_cond/out1_carry_i_8_comp/O
                         net (fo=1, routed)           0.000    34.737    betaCPU/game_alu/S[1]
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    35.317 f  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=4, routed)           0.357    35.675    reset_cond/FSM_onehot_M_game_fsm_q_reg[38][1]_alias
    SLICE_X44Y95         LUT6 (Prop_lut6_I4_O)        0.302    35.977 r  reset_cond/M_matrix1_letter_index_dff_q[5]_i_5_comp_2/O
                         net (fo=30, routed)          0.734    36.711    reset_cond/M_stage_q_reg[3]_3
    SLICE_X45Y96         LUT2 (Prop_lut2_I1_O)        0.117    36.828 f  reset_cond/M_matrix4_letter_index_dff_q[6]_i_14/O
                         net (fo=3, routed)           0.986    37.814    betaCPU/r/M_matrix4_letter_index_dff_q_reg[6]
    SLICE_X42Y98         LUT6 (Prop_lut6_I1_O)        0.332    38.146 r  betaCPU/r/i__carry_i_7/O
                         net (fo=2, routed)           0.305    38.451    betaCPU/r/i__carry_i_7_n_0
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.124    38.575 r  betaCPU/r/M_matrix1_letter_index_dff_q[4]_i_2/O
                         net (fo=13, routed)          0.317    38.892    betaCPU/control_unit/M_word_index_q_reg[4]_3
    SLICE_X43Y96         LUT6 (Prop_lut6_I2_O)        0.124    39.016 r  betaCPU/control_unit/out1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    39.016    betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_4_0[0]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    39.263 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=4, routed)           0.474    39.737    betaCPU/control_unit/M_word_index_q_reg[7]_0[0]
    SLICE_X41Y99         LUT6 (Prop_lut6_I4_O)        0.299    40.036 r  betaCPU/control_unit/i__carry_i_15/O
                         net (fo=1, routed)           0.154    40.190    reset_cond/i__carry_i_1
    SLICE_X41Y99         LUT2 (Prop_lut2_I1_O)        0.124    40.314 f  reset_cond/i__carry_i_8/O
                         net (fo=19, routed)          0.844    41.159    reset_cond/M_stage_q_reg[3]_4
    SLICE_X44Y94         LUT4 (Prop_lut4_I0_O)        0.124    41.283 r  reset_cond/M_matrix1_letter_index_dff_q[1]_i_2/O
                         net (fo=5, routed)           1.730    43.013    betaCPU/r/M_matrix4_letter_index_dff_q_reg[0]_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124    43.137 r  betaCPU/r/M_matrix1_letter_index_dff_q[0]_i_1__0/O
                         net (fo=16, routed)          0.337    43.474    betaCPU/control_unit/M_word_index_q_reg[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.124    43.598 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.535    44.133    betaCPU/game_alu/S[0]
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    44.681 r  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=10, routed)          0.664    45.345    betaCPU/control_unit/M_guess_1_letter_1_q_reg[3][0]
    SLICE_X45Y93         LUT6 (Prop_lut6_I4_O)        0.303    45.648 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_17/O
                         net (fo=3, routed)           1.481    47.129    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[40]_1
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.124    47.253 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_23/O
                         net (fo=1, routed)           0.292    47.546    betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_7_1
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124    47.670 r  betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16/O
                         net (fo=1, routed)           0.439    48.109    betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_16_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I4_O)        0.124    48.233 r  betaCPU/r/M_matrix1_letter_index_dff_q[1]_i_7/O
                         net (fo=3, routed)           1.580    49.813    reset_cond/M_matrix4_letter_index_dff_q_reg[1]_2
    SLICE_X45Y94         LUT6 (Prop_lut6_I5_O)        0.124    49.937 r  reset_cond/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    49.937    betaCPU/control_unit/M_guess_1_letter_1_q[1]_i_3_1[0]
    SLICE_X45Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.469 r  betaCPU/control_unit/regfile_data0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    50.469    betaCPU/control_unit/regfile_data0_inferred__2/i__carry_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    50.803 r  betaCPU/control_unit/regfile_data0_inferred__2/i__carry__0/O[1]
                         net (fo=1, routed)           0.861    51.665    betaCPU/control_unit/regfile_data01_in[6]
    SLICE_X46Y97         LUT6 (Prop_lut6_I1_O)        0.303    51.968 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_2_comp/O
                         net (fo=18, routed)          0.657    52.625    betaCPU/r/D[4]
    SLICE_X45Y98         FDRE                                         r  betaCPU/r/M_guess_4_letter_3_q_reg[6]/D
=======
                         net (fo=596, routed)         1.620     5.204    button_panel_controller/clear_/button_cond/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.801     6.461    button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6/O
                         net (fo=3, routed)           0.820     7.405    button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.529 f  button_panel_controller/clear_/button_cond/FSM_sequential_M_game_fsm_q[3]_i_9/O
                         net (fo=4, routed)           0.446     7.975    button_panel_controller/check_/L_edge/M_betaCPU_panel_input[0]
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.124     8.099 f  button_panel_controller/check_/L_edge/FSM_sequential_M_game_fsm_q[5]_i_5/O
                         net (fo=8, routed)           0.884     8.983    betaCPU/control_unit/M_betaCPU_has_panel_input
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.107 r  betaCPU/control_unit/io_led_OBUF[11]_inst_i_8/O
                         net (fo=39, routed)          0.877     9.984    betaCPU/r/M_guess_2_letter_1_q[6]_i_57[3]
    SLICE_X56Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.108 r  betaCPU/r/io_led_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.648    10.756    betaCPU/control_unit/M_guess_2_letter_1_q_reg[4]_i_4_4
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.880 r  betaCPU/control_unit/io_led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          0.607    11.486    betaCPU/M_control_unit_regfile_out_a[4]
    SLICE_X55Y66         LUT3 (Prop_lut3_I1_O)        0.150    11.636 r  betaCPU/M_guess_2_letter_1_q[6]_i_49/O
                         net (fo=1, routed)           0.000    11.636    betaCPU/game_alu/a[4]
    SLICE_X55Y66         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    12.208 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/O[3]
                         net (fo=3, routed)           0.458    12.667    betaCPU/game_alu/O[3]
    SLICE_X55Y64         LUT6 (Prop_lut6_I1_O)        0.306    12.973 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_11/O
                         net (fo=1, routed)           0.406    13.379    betaCPU/game_alu/io_led_OBUF[21]_inst_i_11_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I3_O)        0.124    13.503 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=9, routed)           0.796    14.299    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I1_O)        0.124    14.423 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17/O
                         net (fo=1, routed)           0.324    14.748    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.872 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_15/O
                         net (fo=1, routed)           0.393    15.265    reset_cond/M_matrix1_letter_address_dff_q[3]_i_9
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.124    15.389 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_6/O
                         net (fo=53, routed)          0.358    15.747    betaCPU/control_unit/M_matrix1_letter_address_dff_q[3]_i_4
    SLICE_X59Y75         LUT3 (Prop_lut3_I2_O)        0.124    15.871 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_24/O
                         net (fo=1, routed)           0.460    16.331    betaCPU/r/M_guess_2_letter_1_q[1]_i_7
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.124    16.455 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_16/O
                         net (fo=4, routed)           0.305    16.760    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[4]_0
    SLICE_X63Y74         LUT5 (Prop_lut5_I2_O)        0.124    16.884 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_11/O
                         net (fo=8, routed)           0.166    17.050    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X63Y74         LUT5 (Prop_lut5_I4_O)        0.124    17.174 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63/O
                         net (fo=1, routed)           0.895    18.069    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63_n_0
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.124    18.193 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_53/O
                         net (fo=1, routed)           0.000    18.193    betaCPU/game_alu/M_matrix1_letter_address_dff_q[4]_i_33[0]
    SLICE_X55Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.617 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/O[1]
                         net (fo=6, routed)           0.456    19.074    betaCPU/control_unit/O[1]
    SLICE_X57Y65         LUT6 (Prop_lut6_I4_O)        0.303    19.377 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15/O
                         net (fo=46, routed)          0.388    19.764    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.124    19.888 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=9, routed)           0.313    20.201    betaCPU/game_alu/M_word_index_q_reg[10]_i_28_0[0]
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    20.325 r  betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16/O
                         net (fo=1, routed)           0.000    20.325    betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.573 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[3]
                         net (fo=4, routed)           0.733    21.307    betaCPU/game_alu/M_w_q_reg[0][1]
    SLICE_X58Y61         LUT2 (Prop_lut2_I0_O)        0.306    21.613 f  betaCPU/game_alu/M_word_index_q[7]_i_22/O
                         net (fo=1, routed)           0.300    21.913    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.037 r  betaCPU/control_unit/M_word_index_q[7]_i_18/O
                         net (fo=1, routed)           0.159    22.195    betaCPU/control_unit/M_word_index_q[7]_i_18_n_0
    SLICE_X58Y62         LUT4 (Prop_lut4_I0_O)        0.124    22.319 f  betaCPU/control_unit/M_word_index_q[7]_i_11/O
                         net (fo=44, routed)          0.409    22.728    betaCPU/control_unit/M_stage_q_reg[3]
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.124    22.852 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3/O
                         net (fo=1, routed)           0.466    23.318    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.442 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=7, routed)           0.578    24.020    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X55Y65         LUT4 (Prop_lut4_I2_O)        0.124    24.144 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_19/O
                         net (fo=1, routed)           0.000    24.144    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[0]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.691 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[2]
                         net (fo=2, routed)           0.421    25.112    betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_5
    SLICE_X57Y64         LUT2 (Prop_lut2_I0_O)        0.302    25.414 f  betaCPU/game_alu/M_guess_2_letter_1_q[2]_i_7/O
                         net (fo=3, routed)           0.438    25.852    betaCPU/control_unit/M_game_alu_alu[2]
    SLICE_X55Y63         LUT6 (Prop_lut6_I4_O)        0.124    25.976 r  betaCPU/control_unit/M_word_index_q[7]_i_17/O
                         net (fo=4, routed)           0.176    26.152    betaCPU/control_unit/M_word_index_q[7]_i_17_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I5_O)        0.124    26.276 f  betaCPU/control_unit/M_word_index_q[7]_i_10/O
                         net (fo=45, routed)          0.517    26.793    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124    26.917 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3/O
                         net (fo=2, routed)           0.578    27.495    betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3_n_0
    SLICE_X55Y62         LUT5 (Prop_lut5_I0_O)        0.124    27.619 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=7, routed)           0.173    27.792    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X55Y62         LUT5 (Prop_lut5_I2_O)        0.124    27.916 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21/O
                         net (fo=1, routed)           0.547    28.463    betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    28.587 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_18/O
                         net (fo=1, routed)           0.000    28.587    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[1]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    28.814 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[1]
                         net (fo=5, routed)           0.469    29.283    betaCPU/control_unit/M_temp_coloured_letter_q_reg[3][0]
    SLICE_X57Y66         LUT6 (Prop_lut6_I0_O)        0.303    29.586 r  betaCPU/control_unit/M_word_index_q[7]_i_12/O
                         net (fo=1, routed)           0.427    30.013    betaCPU/control_unit/M_word_index_q[7]_i_12_n_0
    SLICE_X56Y64         LUT2 (Prop_lut2_I0_O)        0.124    30.137 r  betaCPU/control_unit/M_word_index_q[7]_i_9/O
                         net (fo=80, routed)          0.762    30.899    betaCPU/r/M_matrix1_letter_address_dff_q[0]_i_5_0[0]
    SLICE_X54Y63         LUT4 (Prop_lut4_I1_O)        0.124    31.023 r  betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7/O
                         net (fo=1, routed)           0.680    31.704    betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    31.828 r  betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_4/O
                         net (fo=2, routed)           0.437    32.265    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[2]
    SLICE_X54Y64         LUT5 (Prop_lut5_I2_O)        0.124    32.389 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[2]_i_2/O
                         net (fo=9, routed)           0.200    32.589    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X54Y64         LUT5 (Prop_lut5_I4_O)        0.124    32.713 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20/O
                         net (fo=1, routed)           0.544    33.256    betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    33.380 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_17/O
                         net (fo=1, routed)           0.000    33.380    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[2]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.778 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.778    betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.892 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.892    betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.226 f  betaCPU/game_alu/M_word_index_q_reg[10]_i_28/O[1]
                         net (fo=3, routed)           0.598    34.825    betaCPU/game_alu/M_word_index_q_reg[10]_i_28_n_6
    SLICE_X53Y67         LUT5 (Prop_lut5_I2_O)        0.303    35.128 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_12/O
                         net (fo=1, routed)           0.149    35.277    betaCPU/game_alu/io_led_OBUF[21]_inst_i_12_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124    35.401 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.463    35.864    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I0_O)        0.124    35.988 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_4/O
                         net (fo=8, routed)           0.654    36.642    betaCPU/game_alu/FSM_sequential_M_game_fsm_q_reg[1]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.124    36.766 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=13, routed)          0.384    37.150    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[4]_1
    SLICE_X55Y72         LUT6 (Prop_lut6_I4_O)        0.124    37.274 r  betaCPU/control_unit/M_guess_3_letter_1_q[6]_i_9/O
                         net (fo=1, routed)           0.295    37.569    betaCPU/control_unit/M_guess_3_letter_1_q[6]_i_9_n_0
    SLICE_X55Y74         LUT6 (Prop_lut6_I1_O)        0.124    37.693 r  betaCPU/control_unit/M_guess_3_letter_1_q[6]_i_3/O
                         net (fo=22, routed)          0.520    38.212    betaCPU/control_unit/M_guess_3_letter_1_q[6]_i_3_n_0
    SLICE_X55Y73         LUT3 (Prop_lut3_I1_O)        0.124    38.336 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_3/O
                         net (fo=12, routed)          0.815    39.151    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_3_n_0
    SLICE_X54Y77         LUT3 (Prop_lut3_I0_O)        0.124    39.275 r  betaCPU/control_unit/M_guess_2_letter_3_q[6]_i_1/O
                         net (fo=7, routed)           0.652    39.927    betaCPU/r/M_guess_2_letter_3_q_reg[6]_0[0]
    SLICE_X54Y79         FDRE                                         r  betaCPU/r/M_guess_2_letter_3_q_reg[0]/CE
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         1.439    14.843    betaCPU/r/clk_IBUF_BUFG
    SLICE_X45Y98         FDRE                                         r  betaCPU/r/M_guess_4_letter_3_q_reg[6]/C
                         clock pessimism              0.186    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X45Y98         FDRE (Setup_fdre_C_D)       -0.043    14.951    betaCPU/r/M_guess_4_letter_3_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -52.625    
  -------------------------------------------------------------------
                         slack                                -37.674    
=======
                         net (fo=596, routed)         1.431    14.835    betaCPU/r/clk_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  betaCPU/r/M_guess_2_letter_3_q_reg[0]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X54Y79         FDRE (Setup_fdre_C_CE)      -0.169    14.889    betaCPU/r/M_guess_2_letter_3_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -39.927    
  -------------------------------------------------------------------
                         slack                                -25.038    
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b





Min Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[1]/D
=======
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 betaCPU/random_number_generator/M_y_q_reg[10]/C
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/random_number_generator/M_x_q_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.382ns  (logic 0.164ns (42.935%)  route 0.218ns (57.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns
=======
  Data Path Delay:        0.373ns  (logic 0.141ns (37.839%)  route 0.232ns (62.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         0.560     1.504    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X34Y95         FDSE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDSE (Prop_fdse_C_Q)         0.164     1.668 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[0]/Q
                         net (fo=4, routed)           0.218     1.886    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[0]
    SLICE_X38Y95         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[1]/D
=======
                         net (fo=596, routed)         0.569     1.513    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  betaCPU/random_number_generator/M_y_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  betaCPU/random_number_generator/M_y_q_reg[10]/Q
                         net (fo=1, routed)           0.232     1.885    betaCPU/random_number_generator/M_y_q[10]
    SLICE_X57Y52         FDSE                                         r  betaCPU/random_number_generator/M_x_q_reg[10]/D
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         0.829     2.019    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X38Y95         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[1]/C
                         clock pessimism             -0.251     1.769    
    SLICE_X38Y95         FDRE (Hold_fdre_C_D)         0.059     1.828    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[28]/D
=======
                         net (fo=596, routed)         0.835     2.025    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X57Y52         FDSE                                         r  betaCPU/random_number_generator/M_x_q_reg[10]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y52         FDSE (Hold_fdse_C_D)         0.070     1.850    betaCPU/random_number_generator/M_x_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[2]/CE
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.458ns  (logic 0.164ns (35.813%)  route 0.294ns (64.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns
=======
  Data Path Delay:        0.330ns  (logic 0.141ns (42.781%)  route 0.189ns (57.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         0.560     1.504    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X34Y96         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[27]/Q
                         net (fo=5, routed)           0.294     1.962    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[27]
    SLICE_X37Y93         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[28]/D
=======
                         net (fo=596, routed)         0.565     1.509    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y50         FDSE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/Q
                         net (fo=12, routed)          0.189     1.838    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_d
    SLICE_X53Y49         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[2]/CE
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         0.829     2.019    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X37Y93         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[28]/C
                         clock pessimism             -0.251     1.769    
    SLICE_X37Y93         FDRE (Hold_fdre_C_D)         0.066     1.835    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 betaCPU/top_matrix_control/matrix4/matrix_writer/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[0]/CE
=======
                         net (fo=596, routed)         0.838     2.028    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[2]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X53Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.743    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[3]/CE
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.362ns  (logic 0.164ns (45.268%)  route 0.198ns (54.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.251ns
=======
  Data Path Delay:        0.330ns  (logic 0.141ns (42.781%)  route 0.189ns (57.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         0.548     1.492    betaCPU/top_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X34Y76         FDSE                                         r  betaCPU/top_matrix_control/matrix4/matrix_writer/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDSE (Prop_fdse_C_Q)         0.164     1.656 r  betaCPU/top_matrix_control/matrix4/matrix_writer/M_state_q_reg_inv/Q
                         net (fo=12, routed)          0.198     1.854    betaCPU/top_matrix_control/matrix4/matrix_writer/M_state_d
    SLICE_X36Y75         FDRE                                         r  betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[0]/CE
=======
                         net (fo=596, routed)         0.565     1.509    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y50         FDSE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/Q
                         net (fo=12, routed)          0.189     1.838    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_d
    SLICE_X53Y49         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[3]/CE
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         0.813     2.003    betaCPU/top_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X36Y75         FDRE                                         r  betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[0]/C
                         clock pessimism             -0.251     1.753    
    SLICE_X36Y75         FDRE (Hold_fdre_C_CE)       -0.039     1.714    betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 betaCPU/top_matrix_control/matrix4/matrix_writer/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[3]/CE
=======
                         net (fo=596, routed)         0.838     2.028    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[3]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X53Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.743    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/CE
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.362ns  (logic 0.164ns (45.268%)  route 0.198ns (54.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.251ns
=======
  Data Path Delay:        0.330ns  (logic 0.141ns (42.781%)  route 0.189ns (57.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         0.548     1.492    betaCPU/top_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X34Y76         FDSE                                         r  betaCPU/top_matrix_control/matrix4/matrix_writer/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDSE (Prop_fdse_C_Q)         0.164     1.656 r  betaCPU/top_matrix_control/matrix4/matrix_writer/M_state_q_reg_inv/Q
                         net (fo=12, routed)          0.198     1.854    betaCPU/top_matrix_control/matrix4/matrix_writer/M_state_d
    SLICE_X36Y75         FDRE                                         r  betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[3]/CE
=======
                         net (fo=596, routed)         0.565     1.509    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y50         FDSE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/Q
                         net (fo=12, routed)          0.189     1.838    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_d
    SLICE_X53Y49         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/CE
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         0.813     2.003    betaCPU/top_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X36Y75         FDRE                                         r  betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[3]/C
                         clock pessimism             -0.251     1.753    
    SLICE_X36Y75         FDRE (Hold_fdre_C_CE)       -0.039     1.714    betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[3]/D
=======
                         net (fo=596, routed)         0.838     2.028    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X53Y49         FDRE (Hold_fdre_C_CE)       -0.039     1.743    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 betaCPU/random_number_generator/M_w_q_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/random_number_generator/M_w_q_reg[2]/D
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.320ns  (logic 0.189ns (59.005%)  route 0.131ns (40.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns
=======
  Data Path Delay:        0.462ns  (logic 0.186ns (40.250%)  route 0.276ns (59.750%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         0.558     1.502    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X55Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[2]/Q
                         net (fo=7, routed)           0.131     1.774    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q[2]
    SLICE_X54Y82         LUT5 (Prop_lut5_I3_O)        0.048     1.822 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.822    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q[3]_i_1__0_n_0
    SLICE_X54Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[3]/D
=======
                         net (fo=596, routed)         0.567     1.511    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X55Y49         FDSE                                         r  betaCPU/random_number_generator/M_w_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDSE (Prop_fdse_C_Q)         0.141     1.652 r  betaCPU/random_number_generator/M_w_q_reg[21]/Q
                         net (fo=3, routed)           0.276     1.928    betaCPU/random_number_generator/M_w_q_reg_n_0_[21]
    SLICE_X55Y57         LUT5 (Prop_lut5_I2_O)        0.045     1.973 r  betaCPU/random_number_generator/M_w_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.973    betaCPU/random_number_generator/M_w_q[2]_i_1_n_0
    SLICE_X55Y57         FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[2]/D
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         0.826     2.016    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[3]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X54Y82         FDRE (Hold_fdre_C_D)         0.131     1.646    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.822    
=======
                         net (fo=596, routed)         0.833     2.023    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[2]/C
                         clock pessimism             -0.246     1.778    
    SLICE_X55Y57         FDRE (Hold_fdre_C_D)         0.091     1.869    betaCPU/random_number_generator/M_w_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.973    
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  -------------------------------------------------------------------
                         slack                                  0.104    

<<<<<<< HEAD
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[5]/D
=======
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 betaCPU/random_number_generator/M_x_q_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/random_number_generator/M_w_q_reg[29]/D
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.494ns  (logic 0.164ns (33.197%)  route 0.330ns (66.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns
=======
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         0.561     1.505    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X38Y95         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[4]/Q
                         net (fo=8, routed)           0.330     1.999    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[4]_2
    SLICE_X34Y95         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[5]/D
=======
                         net (fo=596, routed)         0.569     1.513    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X57Y49         FDSE                                         r  betaCPU/random_number_generator/M_x_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDSE (Prop_fdse_C_Q)         0.141     1.654 r  betaCPU/random_number_generator/M_x_q_reg[29]/Q
                         net (fo=2, routed)           0.066     1.720    betaCPU/random_number_generator/M_x_q[29]
    SLICE_X56Y49         LUT4 (Prop_lut4_I2_O)        0.045     1.765 r  betaCPU/random_number_generator/M_w_q[29]_i_1/O
                         net (fo=1, routed)           0.000     1.765    betaCPU/random_number_generator/M_w_q[29]_i_1_n_0
    SLICE_X56Y49         FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[29]/D
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         0.828     2.018    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X34Y95         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[5]/C
                         clock pessimism             -0.251     1.768    
    SLICE_X34Y95         FDRE (Hold_fdre_C_D)         0.052     1.820    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[7]/D
=======
                         net (fo=596, routed)         0.838     2.028    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[29]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X56Y49         FDRE (Hold_fdre_C_D)         0.121     1.647    betaCPU/random_number_generator/M_w_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[0]/CE
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.517ns  (logic 0.164ns (31.709%)  route 0.353ns (68.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns
=======
  Data Path Delay:        0.382ns  (logic 0.141ns (36.867%)  route 0.241ns (63.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         0.560     1.504    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X34Y95         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[6]/Q
                         net (fo=3, routed)           0.353     2.021    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg_n_0_[6]
    SLICE_X36Y94         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[7]/D
=======
                         net (fo=596, routed)         0.565     1.509    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y50         FDSE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/Q
                         net (fo=12, routed)          0.241     1.891    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_d
    SLICE_X53Y48         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[0]/CE
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         0.829     2.019    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X36Y94         FDRE                                         r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[7]/C
                         clock pessimism             -0.251     1.769    
    SLICE_X36Y94         FDRE (Hold_fdre_C_D)         0.070     1.839    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[4]/D
=======
                         net (fo=596, routed)         0.838     2.028    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y48         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[0]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X53Y48         FDRE (Hold_fdre_C_CE)       -0.039     1.743    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[1]/CE
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns
=======
  Data Path Delay:        0.382ns  (logic 0.141ns (36.867%)  route 0.241ns (63.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         0.558     1.502    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X55Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[2]/Q
                         net (fo=7, routed)           0.135     1.778    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q[2]
    SLICE_X54Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.823 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.823    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q[4]_i_1__0_n_0
    SLICE_X54Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[4]/D
=======
                         net (fo=596, routed)         0.565     1.509    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y50         FDSE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/Q
                         net (fo=12, routed)          0.241     1.891    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_d
    SLICE_X53Y48         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[1]/CE
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         0.826     2.016    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[4]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X54Y82         FDRE (Hold_fdre_C_D)         0.121     1.636    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 betaCPU/top_matrix_control/matrix2/matrix_writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/top_matrix_control/matrix2/matrix_writer/M_bit_ctr_q_reg[2]/D
=======
                         net (fo=596, routed)         0.838     2.028    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y48         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[1]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X53Y48         FDRE (Hold_fdre_C_CE)       -0.039     1.743    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[5]/CE
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.309ns  (logic 0.189ns (61.148%)  route 0.120ns (38.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns
=======
  Data Path Delay:        0.382ns  (logic 0.141ns (36.867%)  route 0.241ns (63.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         0.550     1.494    betaCPU/top_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X44Y76         FDRE                                         r  betaCPU/top_matrix_control/matrix2/matrix_writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  betaCPU/top_matrix_control/matrix2/matrix_writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=8, routed)           0.120     1.755    betaCPU/top_matrix_control/matrix2/matrix_writer/M_bit_ctr_q[0]
    SLICE_X45Y76         LUT3 (Prop_lut3_I2_O)        0.048     1.803 r  betaCPU/top_matrix_control/matrix2/matrix_writer/M_bit_ctr_q[2]_i_1__4/O
                         net (fo=1, routed)           0.000     1.803    betaCPU/top_matrix_control/matrix2/matrix_writer/M_bit_ctr_q[2]_i_1__4_n_0
    SLICE_X45Y76         FDRE                                         r  betaCPU/top_matrix_control/matrix2/matrix_writer/M_bit_ctr_q_reg[2]/D
=======
                         net (fo=596, routed)         0.565     1.509    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y50         FDSE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/Q
                         net (fo=12, routed)          0.241     1.891    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_d
    SLICE_X53Y48         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[5]/CE
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         0.817     2.006    betaCPU/top_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X45Y76         FDRE                                         r  betaCPU/top_matrix_control/matrix2/matrix_writer/M_bit_ctr_q_reg[2]/C
                         clock pessimism             -0.500     1.507    
    SLICE_X45Y76         FDRE (Hold_fdre_C_D)         0.107     1.614    betaCPU/top_matrix_control/matrix2/matrix_writer/M_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[4]/D
=======
                         net (fo=596, routed)         0.838     2.028    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y48         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[5]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X53Y48         FDRE (Hold_fdre_C_CE)       -0.039     1.743    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[6]/CE
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.499ns
=======
  Data Path Delay:        0.382ns  (logic 0.141ns (36.867%)  route 0.241ns (63.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         0.548     1.492    betaCPU/top_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X36Y75         FDRE                                         r  betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y75         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[0]/Q
                         net (fo=8, routed)           0.110     1.743    betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q[0]
    SLICE_X37Y75         LUT6 (Prop_lut6_I2_O)        0.045     1.788 r  betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q[4]_i_1__6/O
                         net (fo=1, routed)           0.000     1.788    betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q[4]_i_1__6_n_0
    SLICE_X37Y75         FDRE                                         r  betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[4]/D
=======
                         net (fo=596, routed)         0.565     1.509    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y50         FDSE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/Q
                         net (fo=12, routed)          0.241     1.891    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_d
    SLICE_X53Y48         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[6]/CE
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=794, routed)         0.813     2.003    betaCPU/top_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X37Y75         FDRE                                         r  betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[4]/C
                         clock pessimism             -0.499     1.505    
    SLICE_X37Y75         FDRE (Hold_fdre_C_D)         0.092     1.597    betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.191    
=======
                         net (fo=596, routed)         0.838     2.028    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y48         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X53Y48         FDRE (Hold_fdre_C_CE)       -0.039     1.743    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.149    
>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
<<<<<<< HEAD
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y88   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y98   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y88   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y88   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y86   betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y86   betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y88   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y88   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y88   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y86   betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y86   betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y86   betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y85   betaCPU/bottom_matrix_control/M_matrix3_letter_index_dff_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y85   betaCPU/bottom_matrix_control/M_matrix3_letter_index_dff_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y85   betaCPU/bottom_matrix_control/M_matrix3_letter_index_dff_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y87   betaCPU/bottom_matrix_control/M_matrix3_letter_index_dff_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y88   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y88   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y88   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y86   betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y86   betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y86   betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y90   betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y90   betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y88   betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y90   betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[6]/C
=======
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y59   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y59   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y59   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y59   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y59   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y58   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y58   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y58   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y58   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y59   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y59   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y59   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y59   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y59   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y59   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y59   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y59   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y59   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y59   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y59   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y59   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y59   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y59   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y59   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y59   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y59   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y59   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y59   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y59   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.254ns  (logic 13.534ns (34.478%)  route 25.720ns (65.522%))
  Logic Levels:           54  (CARRY4=8 LUT2=5 LUT3=3 LUT4=8 LUT5=11 LUT6=18 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.620     5.204    button_panel_controller/clear_/button_cond/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.801     6.461    button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6/O
                         net (fo=3, routed)           0.820     7.405    button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.529 f  button_panel_controller/clear_/button_cond/FSM_sequential_M_game_fsm_q[3]_i_9/O
                         net (fo=4, routed)           0.446     7.975    button_panel_controller/check_/L_edge/M_betaCPU_panel_input[0]
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.124     8.099 f  button_panel_controller/check_/L_edge/FSM_sequential_M_game_fsm_q[5]_i_5/O
                         net (fo=8, routed)           0.884     8.983    betaCPU/control_unit/M_betaCPU_has_panel_input
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.107 r  betaCPU/control_unit/io_led_OBUF[11]_inst_i_8/O
                         net (fo=39, routed)          0.877     9.984    betaCPU/r/M_guess_2_letter_1_q[6]_i_57[3]
    SLICE_X56Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.108 r  betaCPU/r/io_led_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.648    10.756    betaCPU/control_unit/M_guess_2_letter_1_q_reg[4]_i_4_4
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.880 r  betaCPU/control_unit/io_led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          0.607    11.486    betaCPU/M_control_unit_regfile_out_a[4]
    SLICE_X55Y66         LUT3 (Prop_lut3_I1_O)        0.150    11.636 r  betaCPU/M_guess_2_letter_1_q[6]_i_49/O
                         net (fo=1, routed)           0.000    11.636    betaCPU/game_alu/a[4]
    SLICE_X55Y66         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    12.208 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/O[3]
                         net (fo=3, routed)           0.458    12.667    betaCPU/game_alu/O[3]
    SLICE_X55Y64         LUT6 (Prop_lut6_I1_O)        0.306    12.973 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_11/O
                         net (fo=1, routed)           0.406    13.379    betaCPU/game_alu/io_led_OBUF[21]_inst_i_11_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I3_O)        0.124    13.503 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=9, routed)           0.796    14.299    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I1_O)        0.124    14.423 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17/O
                         net (fo=1, routed)           0.324    14.748    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.872 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_15/O
                         net (fo=1, routed)           0.393    15.265    reset_cond/M_matrix1_letter_address_dff_q[3]_i_9
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.124    15.389 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_6/O
                         net (fo=53, routed)          0.358    15.747    betaCPU/control_unit/M_matrix1_letter_address_dff_q[3]_i_4
    SLICE_X59Y75         LUT3 (Prop_lut3_I2_O)        0.124    15.871 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_24/O
                         net (fo=1, routed)           0.460    16.331    betaCPU/r/M_guess_2_letter_1_q[1]_i_7
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.124    16.455 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_16/O
                         net (fo=4, routed)           0.305    16.760    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[4]_0
    SLICE_X63Y74         LUT5 (Prop_lut5_I2_O)        0.124    16.884 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_11/O
                         net (fo=8, routed)           0.166    17.050    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X63Y74         LUT5 (Prop_lut5_I4_O)        0.124    17.174 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63/O
                         net (fo=1, routed)           0.895    18.069    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63_n_0
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.124    18.193 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_53/O
                         net (fo=1, routed)           0.000    18.193    betaCPU/game_alu/M_matrix1_letter_address_dff_q[4]_i_33[0]
    SLICE_X55Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.617 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/O[1]
                         net (fo=6, routed)           0.456    19.074    betaCPU/control_unit/O[1]
    SLICE_X57Y65         LUT6 (Prop_lut6_I4_O)        0.303    19.377 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15/O
                         net (fo=46, routed)          0.388    19.764    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.124    19.888 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=9, routed)           0.313    20.201    betaCPU/game_alu/M_word_index_q_reg[10]_i_28_0[0]
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    20.325 r  betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16/O
                         net (fo=1, routed)           0.000    20.325    betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.573 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[3]
                         net (fo=4, routed)           0.733    21.307    betaCPU/game_alu/M_w_q_reg[0][1]
    SLICE_X58Y61         LUT2 (Prop_lut2_I0_O)        0.306    21.613 f  betaCPU/game_alu/M_word_index_q[7]_i_22/O
                         net (fo=1, routed)           0.300    21.913    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.037 r  betaCPU/control_unit/M_word_index_q[7]_i_18/O
                         net (fo=1, routed)           0.159    22.195    betaCPU/control_unit/M_word_index_q[7]_i_18_n_0
    SLICE_X58Y62         LUT4 (Prop_lut4_I0_O)        0.124    22.319 f  betaCPU/control_unit/M_word_index_q[7]_i_11/O
                         net (fo=44, routed)          0.409    22.728    betaCPU/control_unit/M_stage_q_reg[3]
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.124    22.852 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3/O
                         net (fo=1, routed)           0.466    23.318    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.442 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=7, routed)           0.578    24.020    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X55Y65         LUT4 (Prop_lut4_I2_O)        0.124    24.144 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_19/O
                         net (fo=1, routed)           0.000    24.144    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[0]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.691 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[2]
                         net (fo=2, routed)           0.421    25.112    betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_5
    SLICE_X57Y64         LUT2 (Prop_lut2_I0_O)        0.302    25.414 f  betaCPU/game_alu/M_guess_2_letter_1_q[2]_i_7/O
                         net (fo=3, routed)           0.438    25.852    betaCPU/control_unit/M_game_alu_alu[2]
    SLICE_X55Y63         LUT6 (Prop_lut6_I4_O)        0.124    25.976 r  betaCPU/control_unit/M_word_index_q[7]_i_17/O
                         net (fo=4, routed)           0.176    26.152    betaCPU/control_unit/M_word_index_q[7]_i_17_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I5_O)        0.124    26.276 f  betaCPU/control_unit/M_word_index_q[7]_i_10/O
                         net (fo=45, routed)          0.517    26.793    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124    26.917 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3/O
                         net (fo=2, routed)           0.578    27.495    betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3_n_0
    SLICE_X55Y62         LUT5 (Prop_lut5_I0_O)        0.124    27.619 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=7, routed)           0.173    27.792    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X55Y62         LUT5 (Prop_lut5_I2_O)        0.124    27.916 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21/O
                         net (fo=1, routed)           0.547    28.463    betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    28.587 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_18/O
                         net (fo=1, routed)           0.000    28.587    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[1]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    28.814 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[1]
                         net (fo=5, routed)           0.469    29.283    betaCPU/control_unit/M_temp_coloured_letter_q_reg[3][0]
    SLICE_X57Y66         LUT6 (Prop_lut6_I0_O)        0.303    29.586 r  betaCPU/control_unit/M_word_index_q[7]_i_12/O
                         net (fo=1, routed)           0.427    30.013    betaCPU/control_unit/M_word_index_q[7]_i_12_n_0
    SLICE_X56Y64         LUT2 (Prop_lut2_I0_O)        0.124    30.137 r  betaCPU/control_unit/M_word_index_q[7]_i_9/O
                         net (fo=80, routed)          0.762    30.899    betaCPU/r/M_matrix1_letter_address_dff_q[0]_i_5_0[0]
    SLICE_X54Y63         LUT4 (Prop_lut4_I1_O)        0.124    31.023 r  betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7/O
                         net (fo=1, routed)           0.680    31.704    betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    31.828 r  betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_4/O
                         net (fo=2, routed)           0.437    32.265    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[2]
    SLICE_X54Y64         LUT5 (Prop_lut5_I2_O)        0.124    32.389 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[2]_i_2/O
                         net (fo=9, routed)           0.200    32.589    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X54Y64         LUT5 (Prop_lut5_I4_O)        0.124    32.713 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20/O
                         net (fo=1, routed)           0.544    33.256    betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    33.380 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_17/O
                         net (fo=1, routed)           0.000    33.380    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[2]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.778 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.778    betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.892 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.892    betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.226 r  betaCPU/game_alu/M_word_index_q_reg[10]_i_28/O[1]
                         net (fo=3, routed)           0.598    34.825    betaCPU/game_alu/M_word_index_q_reg[10]_i_28_n_6
    SLICE_X53Y67         LUT5 (Prop_lut5_I2_O)        0.303    35.128 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_12/O
                         net (fo=1, routed)           0.149    35.277    betaCPU/game_alu/io_led_OBUF[21]_inst_i_12_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124    35.401 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.463    35.864    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I0_O)        0.124    35.988 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_4/O
                         net (fo=8, routed)           0.654    36.642    betaCPU/game_alu/FSM_sequential_M_game_fsm_q_reg[1]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.124    36.766 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=13, routed)          1.405    38.171    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[4]_1
    SLICE_X64Y64         LUT6 (Prop_lut6_I5_O)        0.124    38.295 r  betaCPU/control_unit/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           2.634    40.929    io_led_OBUF[21]
    P3                   OBUF (Prop_obuf_I_O)         3.529    44.458 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000    44.458    io_led[21]
    P3                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.757ns  (logic 13.526ns (34.900%)  route 25.231ns (65.099%))
  Logic Levels:           54  (CARRY4=8 LUT2=5 LUT3=3 LUT4=8 LUT5=11 LUT6=18 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.620     5.204    button_panel_controller/clear_/button_cond/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.801     6.461    button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6/O
                         net (fo=3, routed)           0.820     7.405    button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.529 f  button_panel_controller/clear_/button_cond/FSM_sequential_M_game_fsm_q[3]_i_9/O
                         net (fo=4, routed)           0.446     7.975    button_panel_controller/check_/L_edge/M_betaCPU_panel_input[0]
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.124     8.099 f  button_panel_controller/check_/L_edge/FSM_sequential_M_game_fsm_q[5]_i_5/O
                         net (fo=8, routed)           0.884     8.983    betaCPU/control_unit/M_betaCPU_has_panel_input
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.107 r  betaCPU/control_unit/io_led_OBUF[11]_inst_i_8/O
                         net (fo=39, routed)          0.877     9.984    betaCPU/r/M_guess_2_letter_1_q[6]_i_57[3]
    SLICE_X56Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.108 r  betaCPU/r/io_led_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.648    10.756    betaCPU/control_unit/M_guess_2_letter_1_q_reg[4]_i_4_4
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.880 r  betaCPU/control_unit/io_led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          0.607    11.486    betaCPU/M_control_unit_regfile_out_a[4]
    SLICE_X55Y66         LUT3 (Prop_lut3_I1_O)        0.150    11.636 r  betaCPU/M_guess_2_letter_1_q[6]_i_49/O
                         net (fo=1, routed)           0.000    11.636    betaCPU/game_alu/a[4]
    SLICE_X55Y66         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    12.208 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/O[3]
                         net (fo=3, routed)           0.458    12.667    betaCPU/game_alu/O[3]
    SLICE_X55Y64         LUT6 (Prop_lut6_I1_O)        0.306    12.973 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_11/O
                         net (fo=1, routed)           0.406    13.379    betaCPU/game_alu/io_led_OBUF[21]_inst_i_11_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I3_O)        0.124    13.503 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=9, routed)           0.796    14.299    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I1_O)        0.124    14.423 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17/O
                         net (fo=1, routed)           0.324    14.748    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.872 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_15/O
                         net (fo=1, routed)           0.393    15.265    reset_cond/M_matrix1_letter_address_dff_q[3]_i_9
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.124    15.389 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_6/O
                         net (fo=53, routed)          0.358    15.747    betaCPU/control_unit/M_matrix1_letter_address_dff_q[3]_i_4
    SLICE_X59Y75         LUT3 (Prop_lut3_I2_O)        0.124    15.871 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_24/O
                         net (fo=1, routed)           0.460    16.331    betaCPU/r/M_guess_2_letter_1_q[1]_i_7
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.124    16.455 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_16/O
                         net (fo=4, routed)           0.305    16.760    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[4]_0
    SLICE_X63Y74         LUT5 (Prop_lut5_I2_O)        0.124    16.884 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_11/O
                         net (fo=8, routed)           0.166    17.050    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X63Y74         LUT5 (Prop_lut5_I4_O)        0.124    17.174 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63/O
                         net (fo=1, routed)           0.895    18.069    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63_n_0
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.124    18.193 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_53/O
                         net (fo=1, routed)           0.000    18.193    betaCPU/game_alu/M_matrix1_letter_address_dff_q[4]_i_33[0]
    SLICE_X55Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.617 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/O[1]
                         net (fo=6, routed)           0.456    19.074    betaCPU/control_unit/O[1]
    SLICE_X57Y65         LUT6 (Prop_lut6_I4_O)        0.303    19.377 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15/O
                         net (fo=46, routed)          0.388    19.764    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.124    19.888 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=9, routed)           0.313    20.201    betaCPU/game_alu/M_word_index_q_reg[10]_i_28_0[0]
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    20.325 r  betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16/O
                         net (fo=1, routed)           0.000    20.325    betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.573 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[3]
                         net (fo=4, routed)           0.733    21.307    betaCPU/game_alu/M_w_q_reg[0][1]
    SLICE_X58Y61         LUT2 (Prop_lut2_I0_O)        0.306    21.613 f  betaCPU/game_alu/M_word_index_q[7]_i_22/O
                         net (fo=1, routed)           0.300    21.913    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.037 r  betaCPU/control_unit/M_word_index_q[7]_i_18/O
                         net (fo=1, routed)           0.159    22.195    betaCPU/control_unit/M_word_index_q[7]_i_18_n_0
    SLICE_X58Y62         LUT4 (Prop_lut4_I0_O)        0.124    22.319 f  betaCPU/control_unit/M_word_index_q[7]_i_11/O
                         net (fo=44, routed)          0.409    22.728    betaCPU/control_unit/M_stage_q_reg[3]
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.124    22.852 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3/O
                         net (fo=1, routed)           0.466    23.318    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.442 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=7, routed)           0.578    24.020    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X55Y65         LUT4 (Prop_lut4_I2_O)        0.124    24.144 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_19/O
                         net (fo=1, routed)           0.000    24.144    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[0]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.691 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[2]
                         net (fo=2, routed)           0.421    25.112    betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_5
    SLICE_X57Y64         LUT2 (Prop_lut2_I0_O)        0.302    25.414 f  betaCPU/game_alu/M_guess_2_letter_1_q[2]_i_7/O
                         net (fo=3, routed)           0.438    25.852    betaCPU/control_unit/M_game_alu_alu[2]
    SLICE_X55Y63         LUT6 (Prop_lut6_I4_O)        0.124    25.976 r  betaCPU/control_unit/M_word_index_q[7]_i_17/O
                         net (fo=4, routed)           0.176    26.152    betaCPU/control_unit/M_word_index_q[7]_i_17_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I5_O)        0.124    26.276 f  betaCPU/control_unit/M_word_index_q[7]_i_10/O
                         net (fo=45, routed)          0.517    26.793    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124    26.917 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3/O
                         net (fo=2, routed)           0.578    27.495    betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3_n_0
    SLICE_X55Y62         LUT5 (Prop_lut5_I0_O)        0.124    27.619 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=7, routed)           0.173    27.792    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X55Y62         LUT5 (Prop_lut5_I2_O)        0.124    27.916 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21/O
                         net (fo=1, routed)           0.547    28.463    betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    28.587 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_18/O
                         net (fo=1, routed)           0.000    28.587    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[1]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    28.814 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[1]
                         net (fo=5, routed)           0.469    29.283    betaCPU/control_unit/M_temp_coloured_letter_q_reg[3][0]
    SLICE_X57Y66         LUT6 (Prop_lut6_I0_O)        0.303    29.586 r  betaCPU/control_unit/M_word_index_q[7]_i_12/O
                         net (fo=1, routed)           0.427    30.013    betaCPU/control_unit/M_word_index_q[7]_i_12_n_0
    SLICE_X56Y64         LUT2 (Prop_lut2_I0_O)        0.124    30.137 r  betaCPU/control_unit/M_word_index_q[7]_i_9/O
                         net (fo=80, routed)          0.762    30.899    betaCPU/r/M_matrix1_letter_address_dff_q[0]_i_5_0[0]
    SLICE_X54Y63         LUT4 (Prop_lut4_I1_O)        0.124    31.023 r  betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7/O
                         net (fo=1, routed)           0.680    31.704    betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    31.828 r  betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_4/O
                         net (fo=2, routed)           0.437    32.265    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[2]
    SLICE_X54Y64         LUT5 (Prop_lut5_I2_O)        0.124    32.389 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[2]_i_2/O
                         net (fo=9, routed)           0.200    32.589    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X54Y64         LUT5 (Prop_lut5_I4_O)        0.124    32.713 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20/O
                         net (fo=1, routed)           0.544    33.256    betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    33.380 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_17/O
                         net (fo=1, routed)           0.000    33.380    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[2]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.778 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.778    betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.892 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.892    betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.226 f  betaCPU/game_alu/M_word_index_q_reg[10]_i_28/O[1]
                         net (fo=3, routed)           0.598    34.825    betaCPU/game_alu/M_word_index_q_reg[10]_i_28_n_6
    SLICE_X53Y67         LUT5 (Prop_lut5_I2_O)        0.303    35.128 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_12/O
                         net (fo=1, routed)           0.149    35.277    betaCPU/game_alu/io_led_OBUF[21]_inst_i_12_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124    35.401 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.463    35.864    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I0_O)        0.124    35.988 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_4/O
                         net (fo=8, routed)           0.654    36.642    betaCPU/game_alu/FSM_sequential_M_game_fsm_q_reg[1]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.124    36.766 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=13, routed)          1.837    38.603    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[4]_1
    SLICE_X64Y64         LUT6 (Prop_lut6_I3_O)        0.124    38.727 r  betaCPU/control_unit/io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           1.713    40.440    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         3.521    43.961 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000    43.961    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.717ns  (logic 13.527ns (34.939%)  route 25.190ns (65.061%))
  Logic Levels:           54  (CARRY4=8 LUT2=5 LUT3=3 LUT4=8 LUT5=11 LUT6=18 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.620     5.204    button_panel_controller/clear_/button_cond/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.801     6.461    button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6/O
                         net (fo=3, routed)           0.820     7.405    button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.529 f  button_panel_controller/clear_/button_cond/FSM_sequential_M_game_fsm_q[3]_i_9/O
                         net (fo=4, routed)           0.446     7.975    button_panel_controller/check_/L_edge/M_betaCPU_panel_input[0]
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.124     8.099 f  button_panel_controller/check_/L_edge/FSM_sequential_M_game_fsm_q[5]_i_5/O
                         net (fo=8, routed)           0.884     8.983    betaCPU/control_unit/M_betaCPU_has_panel_input
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.107 r  betaCPU/control_unit/io_led_OBUF[11]_inst_i_8/O
                         net (fo=39, routed)          0.877     9.984    betaCPU/r/M_guess_2_letter_1_q[6]_i_57[3]
    SLICE_X56Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.108 r  betaCPU/r/io_led_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.648    10.756    betaCPU/control_unit/M_guess_2_letter_1_q_reg[4]_i_4_4
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.880 r  betaCPU/control_unit/io_led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          0.607    11.486    betaCPU/M_control_unit_regfile_out_a[4]
    SLICE_X55Y66         LUT3 (Prop_lut3_I1_O)        0.150    11.636 r  betaCPU/M_guess_2_letter_1_q[6]_i_49/O
                         net (fo=1, routed)           0.000    11.636    betaCPU/game_alu/a[4]
    SLICE_X55Y66         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    12.208 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/O[3]
                         net (fo=3, routed)           0.458    12.667    betaCPU/game_alu/O[3]
    SLICE_X55Y64         LUT6 (Prop_lut6_I1_O)        0.306    12.973 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_11/O
                         net (fo=1, routed)           0.406    13.379    betaCPU/game_alu/io_led_OBUF[21]_inst_i_11_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I3_O)        0.124    13.503 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=9, routed)           0.796    14.299    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I1_O)        0.124    14.423 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17/O
                         net (fo=1, routed)           0.324    14.748    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.872 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_15/O
                         net (fo=1, routed)           0.393    15.265    reset_cond/M_matrix1_letter_address_dff_q[3]_i_9
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.124    15.389 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_6/O
                         net (fo=53, routed)          0.358    15.747    betaCPU/control_unit/M_matrix1_letter_address_dff_q[3]_i_4
    SLICE_X59Y75         LUT3 (Prop_lut3_I2_O)        0.124    15.871 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_24/O
                         net (fo=1, routed)           0.460    16.331    betaCPU/r/M_guess_2_letter_1_q[1]_i_7
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.124    16.455 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_16/O
                         net (fo=4, routed)           0.305    16.760    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[4]_0
    SLICE_X63Y74         LUT5 (Prop_lut5_I2_O)        0.124    16.884 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_11/O
                         net (fo=8, routed)           0.166    17.050    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X63Y74         LUT5 (Prop_lut5_I4_O)        0.124    17.174 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63/O
                         net (fo=1, routed)           0.895    18.069    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63_n_0
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.124    18.193 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_53/O
                         net (fo=1, routed)           0.000    18.193    betaCPU/game_alu/M_matrix1_letter_address_dff_q[4]_i_33[0]
    SLICE_X55Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.617 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/O[1]
                         net (fo=6, routed)           0.456    19.074    betaCPU/control_unit/O[1]
    SLICE_X57Y65         LUT6 (Prop_lut6_I4_O)        0.303    19.377 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15/O
                         net (fo=46, routed)          0.388    19.764    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.124    19.888 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=9, routed)           0.313    20.201    betaCPU/game_alu/M_word_index_q_reg[10]_i_28_0[0]
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    20.325 r  betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16/O
                         net (fo=1, routed)           0.000    20.325    betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.573 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[3]
                         net (fo=4, routed)           0.733    21.307    betaCPU/game_alu/M_w_q_reg[0][1]
    SLICE_X58Y61         LUT2 (Prop_lut2_I0_O)        0.306    21.613 f  betaCPU/game_alu/M_word_index_q[7]_i_22/O
                         net (fo=1, routed)           0.300    21.913    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.037 r  betaCPU/control_unit/M_word_index_q[7]_i_18/O
                         net (fo=1, routed)           0.159    22.195    betaCPU/control_unit/M_word_index_q[7]_i_18_n_0
    SLICE_X58Y62         LUT4 (Prop_lut4_I0_O)        0.124    22.319 f  betaCPU/control_unit/M_word_index_q[7]_i_11/O
                         net (fo=44, routed)          0.409    22.728    betaCPU/control_unit/M_stage_q_reg[3]
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.124    22.852 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3/O
                         net (fo=1, routed)           0.466    23.318    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.442 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=7, routed)           0.578    24.020    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X55Y65         LUT4 (Prop_lut4_I2_O)        0.124    24.144 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_19/O
                         net (fo=1, routed)           0.000    24.144    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[0]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.691 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[2]
                         net (fo=2, routed)           0.421    25.112    betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_5
    SLICE_X57Y64         LUT2 (Prop_lut2_I0_O)        0.302    25.414 f  betaCPU/game_alu/M_guess_2_letter_1_q[2]_i_7/O
                         net (fo=3, routed)           0.438    25.852    betaCPU/control_unit/M_game_alu_alu[2]
    SLICE_X55Y63         LUT6 (Prop_lut6_I4_O)        0.124    25.976 r  betaCPU/control_unit/M_word_index_q[7]_i_17/O
                         net (fo=4, routed)           0.176    26.152    betaCPU/control_unit/M_word_index_q[7]_i_17_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I5_O)        0.124    26.276 f  betaCPU/control_unit/M_word_index_q[7]_i_10/O
                         net (fo=45, routed)          0.517    26.793    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124    26.917 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3/O
                         net (fo=2, routed)           0.578    27.495    betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3_n_0
    SLICE_X55Y62         LUT5 (Prop_lut5_I0_O)        0.124    27.619 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=7, routed)           0.173    27.792    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X55Y62         LUT5 (Prop_lut5_I2_O)        0.124    27.916 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21/O
                         net (fo=1, routed)           0.547    28.463    betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    28.587 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_18/O
                         net (fo=1, routed)           0.000    28.587    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[1]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    28.814 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[1]
                         net (fo=5, routed)           0.469    29.283    betaCPU/control_unit/M_temp_coloured_letter_q_reg[3][0]
    SLICE_X57Y66         LUT6 (Prop_lut6_I0_O)        0.303    29.586 r  betaCPU/control_unit/M_word_index_q[7]_i_12/O
                         net (fo=1, routed)           0.427    30.013    betaCPU/control_unit/M_word_index_q[7]_i_12_n_0
    SLICE_X56Y64         LUT2 (Prop_lut2_I0_O)        0.124    30.137 r  betaCPU/control_unit/M_word_index_q[7]_i_9/O
                         net (fo=80, routed)          0.762    30.899    betaCPU/r/M_matrix1_letter_address_dff_q[0]_i_5_0[0]
    SLICE_X54Y63         LUT4 (Prop_lut4_I1_O)        0.124    31.023 r  betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7/O
                         net (fo=1, routed)           0.680    31.704    betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    31.828 r  betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_4/O
                         net (fo=2, routed)           0.437    32.265    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[2]
    SLICE_X54Y64         LUT5 (Prop_lut5_I2_O)        0.124    32.389 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[2]_i_2/O
                         net (fo=9, routed)           0.200    32.589    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X54Y64         LUT5 (Prop_lut5_I4_O)        0.124    32.713 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20/O
                         net (fo=1, routed)           0.544    33.256    betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    33.380 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_17/O
                         net (fo=1, routed)           0.000    33.380    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[2]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.778 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.778    betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.892 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.892    betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.226 r  betaCPU/game_alu/M_word_index_q_reg[10]_i_28/O[1]
                         net (fo=3, routed)           0.598    34.825    betaCPU/game_alu/M_word_index_q_reg[10]_i_28_n_6
    SLICE_X53Y67         LUT5 (Prop_lut5_I2_O)        0.303    35.128 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_12/O
                         net (fo=1, routed)           0.149    35.277    betaCPU/game_alu/io_led_OBUF[21]_inst_i_12_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124    35.401 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.463    35.864    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I0_O)        0.124    35.988 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_4/O
                         net (fo=8, routed)           0.654    36.642    betaCPU/game_alu/FSM_sequential_M_game_fsm_q_reg[1]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.124    36.766 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=13, routed)          1.795    38.562    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[4]_1
    SLICE_X64Y64         LUT6 (Prop_lut6_I0_O)        0.124    38.686 r  betaCPU/control_unit/io_led_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           1.713    40.399    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         3.522    43.921 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000    43.921    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.856ns  (logic 13.530ns (35.740%)  route 24.327ns (64.260%))
  Logic Levels:           54  (CARRY4=8 LUT2=5 LUT3=3 LUT4=8 LUT5=11 LUT6=18 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.620     5.204    button_panel_controller/clear_/button_cond/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.801     6.461    button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6/O
                         net (fo=3, routed)           0.820     7.405    button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.529 f  button_panel_controller/clear_/button_cond/FSM_sequential_M_game_fsm_q[3]_i_9/O
                         net (fo=4, routed)           0.446     7.975    button_panel_controller/check_/L_edge/M_betaCPU_panel_input[0]
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.124     8.099 f  button_panel_controller/check_/L_edge/FSM_sequential_M_game_fsm_q[5]_i_5/O
                         net (fo=8, routed)           0.884     8.983    betaCPU/control_unit/M_betaCPU_has_panel_input
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.107 r  betaCPU/control_unit/io_led_OBUF[11]_inst_i_8/O
                         net (fo=39, routed)          0.877     9.984    betaCPU/r/M_guess_2_letter_1_q[6]_i_57[3]
    SLICE_X56Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.108 r  betaCPU/r/io_led_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.648    10.756    betaCPU/control_unit/M_guess_2_letter_1_q_reg[4]_i_4_4
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.880 r  betaCPU/control_unit/io_led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          0.607    11.486    betaCPU/M_control_unit_regfile_out_a[4]
    SLICE_X55Y66         LUT3 (Prop_lut3_I1_O)        0.150    11.636 r  betaCPU/M_guess_2_letter_1_q[6]_i_49/O
                         net (fo=1, routed)           0.000    11.636    betaCPU/game_alu/a[4]
    SLICE_X55Y66         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572    12.208 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/O[3]
                         net (fo=3, routed)           0.458    12.667    betaCPU/game_alu/O[3]
    SLICE_X55Y64         LUT6 (Prop_lut6_I1_O)        0.306    12.973 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_11/O
                         net (fo=1, routed)           0.406    13.379    betaCPU/game_alu/io_led_OBUF[21]_inst_i_11_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I3_O)        0.124    13.503 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=9, routed)           0.796    14.299    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X57Y73         LUT5 (Prop_lut5_I1_O)        0.124    14.423 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17/O
                         net (fo=1, routed)           0.324    14.748    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_17_n_0
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.872 f  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_15/O
                         net (fo=1, routed)           0.393    15.265    reset_cond/M_matrix1_letter_address_dff_q[3]_i_9
    SLICE_X58Y75         LUT2 (Prop_lut2_I1_O)        0.124    15.389 r  reset_cond/M_matrix1_letter_address_dff_q[0]_i_6/O
                         net (fo=53, routed)          0.358    15.747    betaCPU/control_unit/M_matrix1_letter_address_dff_q[3]_i_4
    SLICE_X59Y75         LUT3 (Prop_lut3_I2_O)        0.124    15.871 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_24/O
                         net (fo=1, routed)           0.460    16.331    betaCPU/r/M_guess_2_letter_1_q[1]_i_7
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.124    16.455 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_16/O
                         net (fo=4, routed)           0.305    16.760    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[4]_0
    SLICE_X63Y74         LUT5 (Prop_lut5_I2_O)        0.124    16.884 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_11/O
                         net (fo=8, routed)           0.166    17.050    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X63Y74         LUT5 (Prop_lut5_I4_O)        0.124    17.174 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63/O
                         net (fo=1, routed)           0.895    18.069    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_63_n_0
    SLICE_X55Y66         LUT4 (Prop_lut4_I3_O)        0.124    18.193 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_53/O
                         net (fo=1, routed)           0.000    18.193    betaCPU/game_alu/M_matrix1_letter_address_dff_q[4]_i_33[0]
    SLICE_X55Y66         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    18.617 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/O[1]
                         net (fo=6, routed)           0.456    19.074    betaCPU/control_unit/O[1]
    SLICE_X57Y65         LUT6 (Prop_lut6_I4_O)        0.303    19.377 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_15/O
                         net (fo=46, routed)          0.388    19.764    betaCPU/control_unit/M_control_unit_regfile_rb[5]
    SLICE_X56Y65         LUT5 (Prop_lut5_I1_O)        0.124    19.888 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[3]_i_2/O
                         net (fo=9, routed)           0.313    20.201    betaCPU/game_alu/M_word_index_q_reg[10]_i_28_0[0]
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.124    20.325 r  betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16/O
                         net (fo=1, routed)           0.000    20.325    betaCPU/game_alu/M_guess_2_letter_1_q[3]_i_16_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    20.573 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[3]
                         net (fo=4, routed)           0.733    21.307    betaCPU/game_alu/M_w_q_reg[0][1]
    SLICE_X58Y61         LUT2 (Prop_lut2_I0_O)        0.306    21.613 f  betaCPU/game_alu/M_word_index_q[7]_i_22/O
                         net (fo=1, routed)           0.300    21.913    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X58Y62         LUT6 (Prop_lut6_I2_O)        0.124    22.037 r  betaCPU/control_unit/M_word_index_q[7]_i_18/O
                         net (fo=1, routed)           0.159    22.195    betaCPU/control_unit/M_word_index_q[7]_i_18_n_0
    SLICE_X58Y62         LUT4 (Prop_lut4_I0_O)        0.124    22.319 f  betaCPU/control_unit/M_word_index_q[7]_i_11/O
                         net (fo=44, routed)          0.409    22.728    betaCPU/control_unit/M_stage_q_reg[3]
    SLICE_X56Y62         LUT6 (Prop_lut6_I5_O)        0.124    22.852 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3/O
                         net (fo=1, routed)           0.466    23.318    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_3_n_0
    SLICE_X56Y62         LUT5 (Prop_lut5_I0_O)        0.124    23.442 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=7, routed)           0.578    24.020    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X55Y65         LUT4 (Prop_lut4_I2_O)        0.124    24.144 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_19/O
                         net (fo=1, routed)           0.000    24.144    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[0]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    24.691 f  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[2]
                         net (fo=2, routed)           0.421    25.112    betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_5
    SLICE_X57Y64         LUT2 (Prop_lut2_I0_O)        0.302    25.414 f  betaCPU/game_alu/M_guess_2_letter_1_q[2]_i_7/O
                         net (fo=3, routed)           0.438    25.852    betaCPU/control_unit/M_game_alu_alu[2]
    SLICE_X55Y63         LUT6 (Prop_lut6_I4_O)        0.124    25.976 r  betaCPU/control_unit/M_word_index_q[7]_i_17/O
                         net (fo=4, routed)           0.176    26.152    betaCPU/control_unit/M_word_index_q[7]_i_17_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I5_O)        0.124    26.276 f  betaCPU/control_unit/M_word_index_q[7]_i_10/O
                         net (fo=45, routed)          0.517    26.793    betaCPU/control_unit/M_stage_q_reg[3]_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.124    26.917 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3/O
                         net (fo=2, routed)           0.578    27.495    betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_3_n_0
    SLICE_X55Y62         LUT5 (Prop_lut5_I0_O)        0.124    27.619 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=7, routed)           0.173    27.792    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X55Y62         LUT5 (Prop_lut5_I2_O)        0.124    27.916 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21/O
                         net (fo=1, routed)           0.547    28.463    betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_21_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    28.587 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_18/O
                         net (fo=1, routed)           0.000    28.587    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[1]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    28.814 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/O[1]
                         net (fo=5, routed)           0.469    29.283    betaCPU/control_unit/M_temp_coloured_letter_q_reg[3][0]
    SLICE_X57Y66         LUT6 (Prop_lut6_I0_O)        0.303    29.586 r  betaCPU/control_unit/M_word_index_q[7]_i_12/O
                         net (fo=1, routed)           0.427    30.013    betaCPU/control_unit/M_word_index_q[7]_i_12_n_0
    SLICE_X56Y64         LUT2 (Prop_lut2_I0_O)        0.124    30.137 r  betaCPU/control_unit/M_word_index_q[7]_i_9/O
                         net (fo=80, routed)          0.762    30.899    betaCPU/r/M_matrix1_letter_address_dff_q[0]_i_5_0[0]
    SLICE_X54Y63         LUT4 (Prop_lut4_I1_O)        0.124    31.023 r  betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7/O
                         net (fo=1, routed)           0.680    31.704    betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_7_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    31.828 r  betaCPU/r/M_matrix1_letter_address_dff_q[2]_i_4/O
                         net (fo=2, routed)           0.437    32.265    betaCPU/control_unit/M_matrix2_letter_address_dff_q_reg[2]
    SLICE_X54Y64         LUT5 (Prop_lut5_I2_O)        0.124    32.389 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[2]_i_2/O
                         net (fo=9, routed)           0.200    32.589    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X54Y64         LUT5 (Prop_lut5_I4_O)        0.124    32.713 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20/O
                         net (fo=1, routed)           0.544    33.256    betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_20_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I3_O)        0.124    33.380 r  betaCPU/control_unit/M_guess_2_letter_1_q[3]_i_17/O
                         net (fo=1, routed)           0.000    33.380    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_2[2]
    SLICE_X55Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    33.778 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.778    betaCPU/game_alu/M_guess_2_letter_1_q_reg[3]_i_6_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.892 r  betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.892    betaCPU/game_alu/M_guess_2_letter_1_q_reg[6]_i_26_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.226 f  betaCPU/game_alu/M_word_index_q_reg[10]_i_28/O[1]
                         net (fo=3, routed)           0.598    34.825    betaCPU/game_alu/M_word_index_q_reg[10]_i_28_n_6
    SLICE_X53Y67         LUT5 (Prop_lut5_I2_O)        0.303    35.128 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_12/O
                         net (fo=1, routed)           0.149    35.277    betaCPU/game_alu/io_led_OBUF[21]_inst_i_12_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124    35.401 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.463    35.864    betaCPU/game_alu/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I0_O)        0.124    35.988 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_4/O
                         net (fo=8, routed)           0.654    36.642    betaCPU/game_alu/FSM_sequential_M_game_fsm_q_reg[1]
    SLICE_X57Y71         LUT2 (Prop_lut2_I0_O)        0.124    36.766 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=13, routed)          0.972    37.738    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[4]_1
    SLICE_X64Y65         LUT6 (Prop_lut6_I0_O)        0.124    37.862 r  betaCPU/control_unit/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           1.673    39.536    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         3.525    43.060 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000    43.060    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.664ns  (logic 5.383ns (36.708%)  route 9.281ns (63.292%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.548     5.132    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y68         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDSE (Prop_fdse_C_Q)         0.518     5.650 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=430, routed)         1.099     6.749    betaCPU/control_unit/Q[0]
    SLICE_X59Y68         LUT5 (Prop_lut5_I0_O)        0.124     6.873 r  betaCPU/control_unit/inputAlu_b_i_6/O
                         net (fo=19, routed)          0.621     7.494    betaCPU/control_unit/inputAlu_b_i_6_n_0
    SLICE_X62Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.618 r  betaCPU/control_unit/io_led_OBUF[11]_inst_i_23/O
                         net (fo=1, routed)           0.311     7.930    betaCPU/control_unit/io_led_OBUF[11]_inst_i_23_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.054 r  betaCPU/control_unit/io_led_OBUF[11]_inst_i_22/O
                         net (fo=1, routed)           0.797     8.851    betaCPU/control_unit/io_led_OBUF[11]_inst_i_22_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.975 r  betaCPU/control_unit/io_led_OBUF[11]_inst_i_14/O
                         net (fo=21, routed)          1.168    10.143    betaCPU/r/M_guess_2_letter_1_q[6]_i_57[2]
    SLICE_X51Y72         MUXF7 (Prop_muxf7_S_O)       0.276    10.419 r  betaCPU/r/io_led_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.557    10.976    betaCPU/r/io_led_OBUF[1]_inst_i_8_n_0
    SLICE_X51Y69         LUT3 (Prop_lut3_I2_O)        0.299    11.275 r  betaCPU/r/io_led_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.585    11.860    betaCPU/control_unit/M_guess_2_letter_1_q_reg[4]_i_4_9
    SLICE_X51Y69         LUT5 (Prop_lut5_I2_O)        0.124    11.984 r  betaCPU/control_unit/io_led_OBUF[1]_inst_i_2/O
                         net (fo=16, routed)          1.747    13.731    betaCPU/control_unit/M_control_unit_regfile_out_a[1]
    SLICE_X64Y75         LUT2 (Prop_lut2_I1_O)        0.124    13.855 r  betaCPU/control_unit/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.395    16.250    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    19.796 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.796    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.213ns  (logic 4.985ns (35.070%)  route 9.229ns (64.930%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.620     5.204    button_panel_controller/clear_/button_cond/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.801     6.461    button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.585 r  button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6/O
                         net (fo=3, routed)           0.820     7.405    button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.529 r  button_panel_controller/clear_/button_cond/FSM_sequential_M_game_fsm_q[3]_i_9/O
                         net (fo=4, routed)           0.446     7.975    button_panel_controller/check_/L_edge/M_betaCPU_panel_input[0]
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.124     8.099 r  button_panel_controller/check_/L_edge/FSM_sequential_M_game_fsm_q[5]_i_5/O
                         net (fo=8, routed)           0.884     8.983    betaCPU/control_unit/M_betaCPU_has_panel_input
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.107 f  betaCPU/control_unit/io_led_OBUF[11]_inst_i_8/O
                         net (fo=39, routed)          2.010    11.117    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[1]_2[3]
    SLICE_X51Y70         LUT6 (Prop_lut6_I5_O)        0.124    11.241 r  betaCPU/control_unit/io_led_OBUF[11]_inst_i_2/O
                         net (fo=4, routed)           2.173    13.414    betaCPU/control_unit/M_control_unit_regfile_out_a[10]
    SLICE_X64Y71         LUT2 (Prop_lut2_I1_O)        0.146    13.560 r  betaCPU/control_unit/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.095    15.655    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.763    19.417 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    19.417    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.016ns  (logic 5.071ns (36.178%)  route 8.945ns (63.822%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.620     5.204    button_panel_controller/clear_/button_cond/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.801     6.461    button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6/O
                         net (fo=3, routed)           0.820     7.405    button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.529 f  button_panel_controller/clear_/button_cond/FSM_sequential_M_game_fsm_q[3]_i_9/O
                         net (fo=4, routed)           0.446     7.975    button_panel_controller/check_/L_edge/M_betaCPU_panel_input[0]
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.124     8.099 f  button_panel_controller/check_/L_edge/FSM_sequential_M_game_fsm_q[5]_i_5/O
                         net (fo=8, routed)           0.884     8.983    betaCPU/control_unit/M_betaCPU_has_panel_input
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.107 r  betaCPU/control_unit/io_led_OBUF[11]_inst_i_8/O
                         net (fo=39, routed)          1.534    10.641    betaCPU/r/M_guess_2_letter_1_q[6]_i_57[3]
    SLICE_X49Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.765 r  betaCPU/r/io_led_OBUF[2]_inst_i_4/O
                         net (fo=4, routed)           0.592    11.357    betaCPU/control_unit/M_guess_2_letter_1_q_reg[4]_i_4_1
    SLICE_X49Y67         LUT6 (Prop_lut6_I3_O)        0.124    11.481 r  betaCPU/control_unit/io_led_OBUF[2]_inst_i_2/O
                         net (fo=9, routed)           1.592    13.072    betaCPU/control_unit/M_control_unit_regfile_out_a[2]
    SLICE_X64Y75         LUT2 (Prop_lut2_I1_O)        0.116    13.188 r  betaCPU/control_unit/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.277    15.465    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.755    19.220 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.220    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.776ns  (logic 4.979ns (36.144%)  route 8.797ns (63.856%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.620     5.204    button_panel_controller/clear_/button_cond/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.801     6.461    button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.585 r  button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6/O
                         net (fo=3, routed)           0.820     7.405    button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.529 r  button_panel_controller/clear_/button_cond/FSM_sequential_M_game_fsm_q[3]_i_9/O
                         net (fo=4, routed)           0.446     7.975    button_panel_controller/check_/L_edge/M_betaCPU_panel_input[0]
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.124     8.099 r  button_panel_controller/check_/L_edge/FSM_sequential_M_game_fsm_q[5]_i_5/O
                         net (fo=8, routed)           0.884     8.983    betaCPU/control_unit/M_betaCPU_has_panel_input
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.107 f  betaCPU/control_unit/io_led_OBUF[11]_inst_i_8/O
                         net (fo=39, routed)          2.662    11.769    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[1]_2[3]
    SLICE_X50Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.893 r  betaCPU/control_unit/io_led_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           1.520    13.413    betaCPU/control_unit/M_control_unit_regfile_out_a[8]
    SLICE_X65Y69         LUT2 (Prop_lut2_I1_O)        0.152    13.565 r  betaCPU/control_unit/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.664    15.229    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.751    18.980 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    18.980    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.531ns  (logic 4.873ns (36.016%)  route 8.658ns (63.984%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.620     5.204    button_panel_controller/clear_/button_cond/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.801     6.461    button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6/O
                         net (fo=3, routed)           0.820     7.405    button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.529 f  button_panel_controller/clear_/button_cond/FSM_sequential_M_game_fsm_q[3]_i_9/O
                         net (fo=4, routed)           0.446     7.975    button_panel_controller/check_/L_edge/M_betaCPU_panel_input[0]
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.124     8.099 f  button_panel_controller/check_/L_edge/FSM_sequential_M_game_fsm_q[5]_i_5/O
                         net (fo=8, routed)           0.884     8.983    betaCPU/control_unit/M_betaCPU_has_panel_input
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.107 r  betaCPU/control_unit/io_led_OBUF[11]_inst_i_8/O
                         net (fo=39, routed)          1.278    10.385    betaCPU/r/M_guess_2_letter_1_q[6]_i_57[3]
    SLICE_X60Y75         LUT6 (Prop_lut6_I2_O)        0.124    10.509 r  betaCPU/r/io_led_OBUF[3]_inst_i_4/O
                         net (fo=4, routed)           1.103    11.613    betaCPU/control_unit/M_guess_2_letter_1_q_reg[4]_i_4_6
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.124    11.737 r  betaCPU/control_unit/io_led_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.212    12.949    betaCPU/control_unit/M_control_unit_regfile_out_a[3]
    SLICE_X64Y75         LUT2 (Prop_lut2_I1_O)        0.124    13.073 r  betaCPU/control_unit/io_led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.113    15.186    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    18.735 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.735    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.383ns  (logic 5.124ns (38.291%)  route 8.258ns (61.709%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.620     5.204    button_panel_controller/clear_/button_cond/clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.801     6.461    button_panel_controller/clear_/button_cond/M_ctr_q_reg[11]
    SLICE_X61Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.585 f  button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6/O
                         net (fo=3, routed)           0.820     7.405    button_panel_controller/clear_/button_cond/M_ctr_q[0]_i_6_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.124     7.529 f  button_panel_controller/clear_/button_cond/FSM_sequential_M_game_fsm_q[3]_i_9/O
                         net (fo=4, routed)           0.446     7.975    button_panel_controller/check_/L_edge/M_betaCPU_panel_input[0]
    SLICE_X59Y67         LUT3 (Prop_lut3_I2_O)        0.124     8.099 f  button_panel_controller/check_/L_edge/FSM_sequential_M_game_fsm_q[5]_i_5/O
                         net (fo=8, routed)           0.884     8.983    betaCPU/control_unit/M_betaCPU_has_panel_input
    SLICE_X59Y67         LUT6 (Prop_lut6_I4_O)        0.124     9.107 r  betaCPU/control_unit/io_led_OBUF[11]_inst_i_8/O
                         net (fo=39, routed)          0.877     9.984    betaCPU/r/M_guess_2_letter_1_q[6]_i_57[3]
    SLICE_X56Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.108 r  betaCPU/r/io_led_OBUF[4]_inst_i_5/O
                         net (fo=2, routed)           0.648    10.756    betaCPU/control_unit/M_guess_2_letter_1_q_reg[4]_i_4_4
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.880 r  betaCPU/control_unit/io_led_OBUF[4]_inst_i_2/O
                         net (fo=12, routed)          1.522    12.402    betaCPU/control_unit/M_control_unit_regfile_out_a[4]
    SLICE_X64Y75         LUT2 (Prop_lut2_I1_O)        0.150    12.552 r  betaCPU/control_unit/io_led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.260    14.812    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.774    18.587 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.587    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.413ns (57.190%)  route 1.057ns (42.810%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.558     1.502    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[1]/Q
                         net (fo=94, routed)          0.777     2.420    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[1]_0[1]
    SLICE_X64Y65         LUT6 (Prop_lut6_I1_O)        0.045     2.465 r  betaCPU/control_unit/io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.745    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.972 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.972    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outmatrix1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.482ns  (logic 1.468ns (59.138%)  route 1.014ns (40.862%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.567     1.511    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X53Y48         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDRE (Prop_fdre_C_Q)         0.128     1.639 f  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.137     1.776    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[6]
    SLICE_X53Y49         LUT6 (Prop_lut6_I2_O)        0.099     1.875 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/outmatrix1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.877     2.752    outmatrix1_OBUF
    F5                   OBUF (Prop_obuf_I_O)         1.241     3.993 r  outmatrix1_OBUF_inst/O
                         net (fo=0)                   0.000     3.993    outmatrix1
    F5                                                                r  outmatrix1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outmatrix2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.547ns  (logic 1.468ns (57.638%)  route 1.079ns (42.362%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.566     1.510    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.128     1.638 f  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.136     1.773    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q[6]
    SLICE_X48Y46         LUT6 (Prop_lut6_I2_O)        0.098     1.871 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/outmatrix2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.943     2.815    outmatrix2_OBUF
    E5                   OBUF (Prop_obuf_I_O)         1.242     4.056 r  outmatrix2_OBUF_inst/O
                         net (fo=0)                   0.000     4.056    outmatrix2
    E5                                                                r  outmatrix2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.570ns  (logic 1.412ns (54.934%)  route 1.158ns (45.066%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.557     1.501    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X57Y70         FDRE                                         r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[3]/Q
                         net (fo=97, routed)          0.830     2.472    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[3]_0
    SLICE_X64Y65         LUT6 (Prop_lut6_I4_O)        0.045     2.517 r  betaCPU/control_unit/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.845    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     4.071 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     4.071    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outmatrix3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.586ns  (logic 1.455ns (56.277%)  route 1.131ns (43.723%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.563     1.507    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X48Y57         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.128     1.635 f  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.136     1.771    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q[6]
    SLICE_X48Y57         LUT6 (Prop_lut6_I2_O)        0.098     1.869 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/outmatrix3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.995     2.864    outmatrix3_OBUF
    D6                   OBUF (Prop_obuf_I_O)         1.229     4.093 r  outmatrix3_OBUF_inst/O
                         net (fo=0)                   0.000     4.093    outmatrix3
    D6                                                                r  outmatrix3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.572ns  (logic 1.408ns (54.765%)  route 1.163ns (45.235%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.585     1.529    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/Q
                         net (fo=100, routed)         0.809     2.479    betaCPU/control_unit/M_game_fsm_q[2]
    SLICE_X64Y64         LUT6 (Prop_lut6_I2_O)        0.045     2.524 r  betaCPU/control_unit/io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.355     2.878    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     4.100 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     4.100    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.572ns  (logic 1.409ns (54.783%)  route 1.163ns (45.217%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.585     1.529    betaCPU/control_unit/clk_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[2]/Q
                         net (fo=100, routed)         0.807     2.477    betaCPU/control_unit/M_game_fsm_q[2]
    SLICE_X64Y64         LUT6 (Prop_lut6_I1_O)        0.045     2.522 r  betaCPU/control_unit/io_led_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.356     2.878    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     4.101 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     4.101    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.628ns  (logic 1.502ns (57.153%)  route 1.126ns (42.847%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.559     1.503    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y68         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDSE (Prop_fdse_C_Q)         0.164     1.667 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=430, routed)         0.258     1.925    betaCPU/control_unit/Q[0]
    SLICE_X56Y69         LUT6 (Prop_lut6_I4_O)        0.045     1.970 r  betaCPU/control_unit/io_led_OBUF[20]_inst_i_1/O
                         net (fo=53, routed)          0.541     2.511    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[5]_1
    SLICE_X65Y69         LUT2 (Prop_lut2_I0_O)        0.045     2.556 r  betaCPU/control_unit/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.883    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     4.131 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.131    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.697ns  (logic 1.563ns (57.952%)  route 1.134ns (42.048%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.559     1.503    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y68         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDSE (Prop_fdse_C_Q)         0.164     1.667 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=430, routed)         0.258     1.925    betaCPU/control_unit/Q[0]
    SLICE_X56Y69         LUT6 (Prop_lut6_I4_O)        0.045     1.970 r  betaCPU/control_unit/io_led_OBUF[20]_inst_i_1/O
                         net (fo=53, routed)          0.541     2.511    betaCPU/control_unit/FSM_sequential_M_game_fsm_q_reg[5]_1
    SLICE_X65Y69         LUT2 (Prop_lut2_I0_O)        0.042     2.553 r  betaCPU/control_unit/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.888    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.312     4.200 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.200    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.709ns  (logic 1.444ns (53.289%)  route 1.265ns (46.711%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.559     1.503    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y68         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDSE (Prop_fdse_C_Q)         0.164     1.667 f  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=430, routed)         0.258     1.925    betaCPU/control_unit/Q[0]
    SLICE_X56Y69         LUT6 (Prop_lut6_I4_O)        0.045     1.970 r  betaCPU/control_unit/io_led_OBUF[20]_inst_i_1/O
                         net (fo=53, routed)          1.007     2.977    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     4.212 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     4.212    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.944ns  (logic 1.634ns (23.531%)  route 5.310ns (76.469%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.458     5.968    reset_cond/rst_n_IBUF
    SLICE_X55Y60         LUT1 (Prop_lut1_I0_O)        0.124     6.092 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.852     6.944    reset_cond/M_reset_cond_in
    SLICE_X56Y68         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.433     4.837    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y68         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.604ns  (logic 1.634ns (24.742%)  route 4.970ns (75.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.458     5.968    reset_cond/rst_n_IBUF
    SLICE_X55Y60         LUT1 (Prop_lut1_I0_O)        0.124     6.092 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.512     6.604    reset_cond/M_reset_cond_in
    SLICE_X57Y60         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.441     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y60         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.604ns  (logic 1.634ns (24.742%)  route 4.970ns (75.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.458     5.968    reset_cond/rst_n_IBUF
    SLICE_X55Y60         LUT1 (Prop_lut1_I0_O)        0.124     6.092 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.512     6.604    reset_cond/M_reset_cond_in
    SLICE_X57Y60         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.441     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y60         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.604ns  (logic 1.634ns (24.742%)  route 4.970ns (75.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.458     5.968    reset_cond/rst_n_IBUF
    SLICE_X55Y60         LUT1 (Prop_lut1_I0_O)        0.124     6.092 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.512     6.604    reset_cond/M_reset_cond_in
    SLICE_X57Y60         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.441     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y60         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 clear_in
                            (input port)
  Destination:            button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.411ns  (logic 1.513ns (27.962%)  route 3.898ns (72.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  clear_in (IN)
                         net (fo=0)                   0.000     0.000    clear_in
    T5                   IBUF (Prop_ibuf_I_O)         1.513     1.513 r  clear_in_IBUF_inst/O
                         net (fo=1, routed)           3.898     5.411    button_panel_controller/clear_/button_cond/sync/D[0]
    SLICE_X54Y52         FDRE                                         r  button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.443     4.847    button_panel_controller/clear_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X54Y52         FDRE                                         r  button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 check_in
                            (input port)
  Destination:            button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.003ns  (logic 1.529ns (30.562%)  route 3.474ns (69.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  check_in (IN)
                         net (fo=0)                   0.000     0.000    check_in
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  check_in_IBUF_inst/O
                         net (fo=1, routed)           3.474     5.003    button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X46Y69         FDRE                                         r  button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.427     4.831    button_panel_controller/check_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X46Y69         FDRE                                         r  button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 r_in
                            (input port)
  Destination:            keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.400ns  (logic 1.502ns (44.174%)  route 1.898ns (55.826%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  r_in (IN)
                         net (fo=0)                   0.000     0.000    r_in
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  r_in_IBUF_inst/O
                         net (fo=1, routed)           1.898     3.400    keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X58Y74         FDRE                                         r  keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.491     4.895    keyboard_controller/r_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 a_in
                            (input port)
  Destination:            keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.397ns  (logic 1.501ns (44.178%)  route 1.896ns (55.822%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  a_in (IN)
                         net (fo=0)                   0.000     0.000    a_in
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  a_in_IBUF_inst/O
                         net (fo=1, routed)           1.896     3.397    keyboard_controller/a_/button_cond/sync/D[0]
    SLICE_X61Y65         FDRE                                         r  keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.502     4.906    keyboard_controller/a_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X61Y65         FDRE                                         r  keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 e_in
                            (input port)
  Destination:            keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.050ns  (logic 1.489ns (48.821%)  route 1.561ns (51.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  e_in (IN)
                         net (fo=0)                   0.000     0.000    e_in
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  e_in_IBUF_inst/O
                         net (fo=1, routed)           1.561     3.050    keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X58Y74         FDRE                                         r  keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.491     4.895    keyboard_controller/e_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 b_in
                            (input port)
  Destination:            keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.659ns  (logic 1.492ns (56.109%)  route 1.167ns (43.891%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  b_in (IN)
                         net (fo=0)                   0.000     0.000    b_in
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  b_in_IBUF_inst/O
                         net (fo=1, routed)           1.167     2.659    keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X64Y77         FDRE                                         r  keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         1.495     4.899    keyboard_controller/b_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b_in
                            (input port)
  Destination:            keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.260ns (35.739%)  route 0.467ns (64.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  b_in (IN)
                         net (fo=0)                   0.000     0.000    b_in
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  b_in_IBUF_inst/O
                         net (fo=1, routed)           0.467     0.727    keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X64Y77         FDRE                                         r  keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.850     2.040    keyboard_controller/b_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 e_in
                            (input port)
  Destination:            keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.257ns (28.034%)  route 0.659ns (71.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  e_in (IN)
                         net (fo=0)                   0.000     0.000    e_in
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  e_in_IBUF_inst/O
                         net (fo=1, routed)           0.659     0.915    keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X58Y74         FDRE                                         r  keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.845     2.035    keyboard_controller/e_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 r_in
                            (input port)
  Destination:            keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.035ns  (logic 0.270ns (26.052%)  route 0.765ns (73.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  r_in (IN)
                         net (fo=0)                   0.000     0.000    r_in
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  r_in_IBUF_inst/O
                         net (fo=1, routed)           0.765     1.035    keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X58Y74         FDRE                                         r  keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.845     2.035    keyboard_controller/r_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X58Y74         FDRE                                         r  keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 a_in
                            (input port)
  Destination:            keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.038ns  (logic 0.268ns (25.864%)  route 0.769ns (74.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  a_in (IN)
                         net (fo=0)                   0.000     0.000    a_in
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  a_in_IBUF_inst/O
                         net (fo=1, routed)           0.769     1.038    keyboard_controller/a_/button_cond/sync/D[0]
    SLICE_X61Y65         FDRE                                         r  keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.855     2.045    keyboard_controller/a_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X61Y65         FDRE                                         r  keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 check_in
                            (input port)
  Destination:            button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.848ns  (logic 0.296ns (16.035%)  route 1.552ns (83.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  check_in (IN)
                         net (fo=0)                   0.000     0.000    check_in
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  check_in_IBUF_inst/O
                         net (fo=1, routed)           1.552     1.848    button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X46Y69         FDRE                                         r  button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.822     2.011    button_panel_controller/check_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X46Y69         FDRE                                         r  button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 clear_in
                            (input port)
  Destination:            button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.057ns  (logic 0.280ns (13.632%)  route 1.777ns (86.368%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  clear_in (IN)
                         net (fo=0)                   0.000     0.000    clear_in
    T5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clear_in_IBUF_inst/O
                         net (fo=1, routed)           1.777     2.057    button_panel_controller/clear_/button_cond/sync/D[0]
    SLICE_X54Y52         FDRE                                         r  button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.835     2.025    button_panel_controller/clear_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X54Y52         FDRE                                         r  button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.511ns  (logic 0.322ns (12.839%)  route 2.189ns (87.161%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.005     2.282    reset_cond/rst_n_IBUF
    SLICE_X55Y60         LUT1 (Prop_lut1_I0_O)        0.045     2.327 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.511    reset_cond/M_reset_cond_in
    SLICE_X57Y60         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y60         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.511ns  (logic 0.322ns (12.839%)  route 2.189ns (87.161%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.005     2.282    reset_cond/rst_n_IBUF
    SLICE_X55Y60         LUT1 (Prop_lut1_I0_O)        0.045     2.327 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.511    reset_cond/M_reset_cond_in
    SLICE_X57Y60         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y60         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.511ns  (logic 0.322ns (12.839%)  route 2.189ns (87.161%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.005     2.282    reset_cond/rst_n_IBUF
    SLICE_X55Y60         LUT1 (Prop_lut1_I0_O)        0.045     2.327 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.511    reset_cond/M_reset_cond_in
    SLICE_X57Y60         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y60         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.652ns  (logic 0.322ns (12.157%)  route 2.330ns (87.843%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.005     2.282    reset_cond/rst_n_IBUF
    SLICE_X55Y60         LUT1 (Prop_lut1_I0_O)        0.045     2.327 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.325     2.652    reset_cond/M_reset_cond_in
    SLICE_X56Y68         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=596, routed)         0.825     2.015    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y68         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C


>>>>>>> 81d1d9559e6e53b259c73dd88862c923e336802b



