{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1558945909037 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP2C70F672C8 " "Selected device EP2C70F672C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558945909070 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558945909105 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558945909105 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558945909219 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "33.61 1 0 4 " "Fitter is preserving placement for 33.61 percent of the design from 1 Post-Fit partitions and 0 imported partitions of 4 total partitions" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partitions and %3!d! imported partitions of %4!d! total partitions" 0 0 "Fitter" 0 -1 1558945910187 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Device EP2C35F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558945910210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Device EP2C35F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558945910210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Device EP2C50F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558945910210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Device EP2C50F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558945910210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Device EP2C70F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558945910210 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1558945910210 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 2727 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558945910215 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 2728 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558945910215 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 2729 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558945910215 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1558945910215 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1558945910225 ""}
{ "Info" "IFMAG_FMAG_ENA_REGISTER_MODE_NONE_FROM_NON_DQS_IO" "clk11~clkctrl 0 clk11 " "Clock Control Block clk11~clkctrl has its enable register mode parameter set to NONE, but its inclk\[0\] port is driven by block clk11. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 6 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk11~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 677 9224 9983 0}  }  } }  } 0 172077 "Clock Control Block %1!s! has its enable register mode parameter set to NONE, but its inclk\[%2!d!\] port is driven by block %3!s!. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." 0 0 "Fitter" 0 -1 1558945910387 ""}
{ "Info" "IFMAG_FMAG_ENA_REGISTER_MODE_NONE_FROM_NON_DQS_IO" "rst~clkctrl 0 rst " "Clock Control Block rst~clkctrl has its enable register mode parameter set to NONE, but its inclk\[0\] port is driven by block rst. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 7 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 679 9224 9983 0}  }  } }  } 0 172077 "Clock Control Block %1!s! has its enable register mode parameter set to NONE, but its inclk\[%2!d!\] port is driven by block %3!s!. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." 0 0 "Fitter" 0 -1 1558945910388 ""}
{ "Info" "IFMAG_FMAG_ENA_REGISTER_MODE_NONE_FROM_NON_DQS_IO" "clk100~clkctrl 0 clk100 " "Clock Control Block clk100~clkctrl has its enable register mode parameter set to NONE, but its inclk\[0\] port is driven by block clk100. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 10 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk100~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 680 9224 9983 0}  }  } }  } 0 172077 "Clock Control Block %1!s! has its enable register mode parameter set to NONE, but its inclk\[%2!d!\] port is driven by block %3!s!. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." 0 0 "Fitter" 0 -1 1558945910388 ""}
{ "Info" "IFMAG_FMAG_ENA_REGISTER_MODE_NONE_FROM_NON_DQS_IO" "VGA_Controller:v2\|CLK_4~clkctrl 0 VGA_Controller:v2\|CLK_4 " "Clock Control Block VGA_Controller:v2\|CLK_4~clkctrl has its enable register mode parameter set to NONE, but its inclk\[0\] port is driven by block VGA_Controller:v2\|CLK_4. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." {  } { { "VGA_Controller.vhd" "" { Text "E:/alter13/project/atop/VGA_Controller.vhd" 25 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|CLK_4~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 681 9224 9983 0}  }  } }  } 0 172077 "Clock Control Block %1!s! has its enable register mode parameter set to NONE, but its inclk\[%2!d!\] port is driven by block %3!s!. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." 0 0 "Fitter" 0 -1 1558945910388 ""}
{ "Info" "IFMAG_FMAG_ENA_REGISTER_MODE_NONE_FROM_NON_DQS_IO" "VGA_Controller:v2\|CLK_2~clkctrl 0 VGA_Controller:v2\|CLK_2 " "Clock Control Block VGA_Controller:v2\|CLK_2~clkctrl has its enable register mode parameter set to NONE, but its inclk\[0\] port is driven by block VGA_Controller:v2\|CLK_2. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." {  } { { "VGA_Controller.vhd" "" { Text "E:/alter13/project/atop/VGA_Controller.vhd" 25 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|CLK_2~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 682 9224 9983 0}  }  } }  } 0 172077 "Clock Control Block %1!s! has its enable register mode parameter set to NONE, but its inclk\[%2!d!\] port is driven by block %3!s!. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." 0 0 "Fitter" 0 -1 1558945910388 ""}
{ "Info" "IFMAG_FMAG_ENA_REGISTER_MODE_NONE_FROM_NON_DQS_IO" "uart:u2\|uart_clk~clkctrl 0 uart:u2\|uart_clk " "Clock Control Block uart:u2\|uart_clk~clkctrl has its enable register mode parameter set to NONE, but its inclk\[0\] port is driven by block uart:u2\|uart_clk. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 62 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u2|uart_clk~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 683 9224 9983 0}  }  } }  } 0 172077 "Clock Control Block %1!s! has its enable register mode parameter set to NONE, but its inclk\[%2!d!\] port is driven by block %3!s!. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." 0 0 "Fitter" 0 -1 1558945910388 ""}
{ "Info" "IFMAG_FMAG_ENA_REGISTER_MODE_NONE_FROM_NON_DQS_IO" "VGA_Controller:v2\|VGA_CLK~clkctrl 0 VGA_Controller:v2\|VGA_CLK " "Clock Control Block VGA_Controller:v2\|VGA_CLK~clkctrl has its enable register mode parameter set to NONE, but its inclk\[0\] port is driven by block VGA_Controller:v2\|VGA_CLK. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." {  } { { "VGA_Controller.vhd" "" { Text "E:/alter13/project/atop/VGA_Controller.vhd" 8 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|VGA_CLK~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 684 9224 9983 0}  }  } }  } 0 172077 "Clock Control Block %1!s! has its enable register mode parameter set to NONE, but its inclk\[%2!d!\] port is driven by block %3!s!. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." 0 0 "Fitter" 0 -1 1558945910388 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1558945910602 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1558945910602 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1558945910602 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1558945910602 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1558945910610 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:v2\|CLK_4 " "Node: VGA_Controller:v2\|CLK_4 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558945910614 "|top|VGA_Controller:v2|CLK_4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:v2\|CLK_2 " "Node: VGA_Controller:v2\|CLK_2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558945910614 "|top|VGA_Controller:v2|CLK_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk100 " "Node: clk100 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558945910614 "|top|clk100"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk11 " "Node: clk11 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558945910614 "|top|clk11"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:v2\|VGA_CLK " "Node: VGA_Controller:v2\|VGA_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558945910614 "|top|VGA_Controller:v2|VGA_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:u2\|uart_clk " "Node: uart:u2\|uart_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558945910614 "|top|uart:u2|uart_clk"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1558945910624 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1558945910624 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1558945910624 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1558945910624 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1558945910624 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "clk11 (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Promoted node clk11 (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "clk11~clkctrl Global Clock CLKCTRL_G3 " "Promoted clk11~clkctrl to use location or clock signal Global Clock CLKCTRL_G3" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 6 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk11~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 677 9224 9983 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558945910685 ""}  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { clk11 } } } { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk11" } } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 6 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558945910685 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "clk100 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Promoted node clk100 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "clk100~clkctrl Global Clock CLKCTRL_G2 " "Promoted clk100~clkctrl to use location or clock signal Global Clock CLKCTRL_G2" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 10 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk100~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 680 9224 9983 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558945910686 ""}  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { clk100 } } } { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk100" } } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 10 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558945910686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "rst (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Promoted node rst (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "rst~clkctrl Global Clock CLKCTRL_G0 " "Promoted rst~clkctrl to use location or clock signal Global Clock CLKCTRL_G0" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 7 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 679 9224 9983 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558945910686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMWE " "Destination node SRAM:rm\|BASERAMWE" {  } { { "SRAM.vhd" "" { Text "E:/alter13/project/atop/SRAM.vhd" 18 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMWE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558945910686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMOE " "Destination node SRAM:rm\|BASERAMOE" {  } { { "SRAM.vhd" "" { Text "E:/alter13/project/atop/SRAM.vhd" 19 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMOE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558945910686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMCE " "Destination node SRAM:rm\|BASERAMCE" {  } { { "SRAM.vhd" "" { Text "E:/alter13/project/atop/SRAM.vhd" 20 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMCE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558945910686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMADDR\[0\]~reg0 " "Destination node SRAM:rm\|BASERAMADDR\[0\]~reg0" {  } { { "SRAM.vhd" "" { Text "E:/alter13/project/atop/SRAM.vhd" 35 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMADDR[0]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558945910686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMADDR\[0\]~en " "Destination node SRAM:rm\|BASERAMADDR\[0\]~en" {  } { { "SRAM.vhd" "" { Text "E:/alter13/project/atop/SRAM.vhd" 35 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMADDR[0]~en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558945910686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMADDR\[1\]~reg0 " "Destination node SRAM:rm\|BASERAMADDR\[1\]~reg0" {  } { { "SRAM.vhd" "" { Text "E:/alter13/project/atop/SRAM.vhd" 35 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMADDR[1]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558945910686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMADDR\[1\]~en " "Destination node SRAM:rm\|BASERAMADDR\[1\]~en" {  } { { "SRAM.vhd" "" { Text "E:/alter13/project/atop/SRAM.vhd" 35 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMADDR[1]~en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558945910686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMADDR\[2\]~reg0 " "Destination node SRAM:rm\|BASERAMADDR\[2\]~reg0" {  } { { "SRAM.vhd" "" { Text "E:/alter13/project/atop/SRAM.vhd" 35 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMADDR[2]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558945910686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMADDR\[2\]~en " "Destination node SRAM:rm\|BASERAMADDR\[2\]~en" {  } { { "SRAM.vhd" "" { Text "E:/alter13/project/atop/SRAM.vhd" 35 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMADDR[2]~en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558945910686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:rm\|BASERAMADDR\[3\]~reg0 " "Destination node SRAM:rm\|BASERAMADDR\[3\]~reg0" {  } { { "SRAM.vhd" "" { Text "E:/alter13/project/atop/SRAM.vhd" 35 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SRAM:rm|BASERAMADDR[3]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558945910686 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1558945910686 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1558945910686 ""}  } { { "e:/alter13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/alter13/quartus/bin64/pin_planner.ppl" { rst } } } { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 7 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558945910686 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "uart:u2\|uart_clk  " "Promoted node uart:u2\|uart_clk " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "uart:u2\|uart_clk~clkctrl Global Clock " "Promoted uart:u2\|uart_clk~clkctrl to use location or clock signal Global Clock" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 62 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u2|uart_clk~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 683 9224 9983 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558945910687 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "button1_r\[0\] " "Destination node button1_r\[0\]" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 121 0 0 } } { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "button1_r\[0\]" } } } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { button1_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558945910687 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1558945910687 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 62 0 0 } } { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart:u2\|uart_clk" } } } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u2|uart_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558945910687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "VGA_Controller:v2\|CLK_2  " "Promoted node VGA_Controller:v2\|CLK_2 " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "VGA_Controller:v2\|CLK_2~clkctrl Global Clock " "Promoted VGA_Controller:v2\|CLK_2~clkctrl to use location or clock signal Global Clock" {  } { { "VGA_Controller.vhd" "" { Text "E:/alter13/project/atop/VGA_Controller.vhd" 25 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|CLK_2~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 682 9224 9983 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558945910688 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:v2\|CLK_2~0 " "Destination node VGA_Controller:v2\|CLK_2~0" {  } { { "VGA_Controller.vhd" "" { Text "E:/alter13/project/atop/VGA_Controller.vhd" 25 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|CLK_2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 654 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558945910688 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1558945910688 ""}  } { { "VGA_Controller.vhd" "" { Text "E:/alter13/project/atop/VGA_Controller.vhd" 25 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|CLK_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558945910688 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "VGA_Controller:v2\|CLK_4  " "Promoted node VGA_Controller:v2\|CLK_4 " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "VGA_Controller:v2\|CLK_4~clkctrl Global Clock " "Promoted VGA_Controller:v2\|CLK_4~clkctrl to use location or clock signal Global Clock" {  } { { "VGA_Controller.vhd" "" { Text "E:/alter13/project/atop/VGA_Controller.vhd" 25 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|CLK_4~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 681 9224 9983 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558945910689 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:v2\|VGA_CLK " "Destination node VGA_Controller:v2\|VGA_CLK" {  } { { "VGA_Controller.vhd" "" { Text "E:/alter13/project/atop/VGA_Controller.vhd" 8 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 461 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558945910689 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:v2\|CLK_4~0 " "Destination node VGA_Controller:v2\|CLK_4~0" {  } { { "VGA_Controller.vhd" "" { Text "E:/alter13/project/atop/VGA_Controller.vhd" 25 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|CLK_4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 645 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558945910689 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1558945910689 ""}  } { { "VGA_Controller.vhd" "" { Text "E:/alter13/project/atop/VGA_Controller.vhd" 25 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|CLK_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 462 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558945910689 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "VGA_Controller:v2\|VGA_CLK  " "Promoted node VGA_Controller:v2\|VGA_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "VGA_Controller:v2\|VGA_CLK~clkctrl Global Clock " "Promoted VGA_Controller:v2\|VGA_CLK~clkctrl to use location or clock signal Global Clock" {  } { { "VGA_Controller.vhd" "" { Text "E:/alter13/project/atop/VGA_Controller.vhd" 8 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|VGA_CLK~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 684 9224 9983 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558945910690 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "button2_r\[0\]~feeder " "Destination node button2_r\[0\]~feeder" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 121 0 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { button2_r[0]~feeder } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 700 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558945910690 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1558945910690 ""}  } { { "VGA_Controller.vhd" "" { Text "E:/alter13/project/atop/VGA_Controller.vhd" 8 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:v2|VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 461 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558945910690 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "altera_internal_jtag~TCKUTAPclkctrl Global Clock " "Automatically promoted altera_internal_jtag~TCKUTAPclkctrl to use location or clock signal Global Clock" {  } { { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 678 9224 9983 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558945910690 ""}  } { { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 664 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558945910690 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558945910690 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 2093 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558945910690 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 2168 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558945910690 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1558945910690 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 1665 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558945910690 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558945910692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 1067 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558945910692 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 1968 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558945910692 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1558945910692 ""}  } { { "sld_jtag_hub.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "e:/alter13/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/alter13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 864 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558945910692 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558945910693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 967 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558945910693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 968 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558945910693 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 1068 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1558945910693 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1558945910693 ""}  } { { "sld_jtag_hub.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/alter13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/alter13/project/atop/" { { 0 { 0 ""} 0 773 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558945910693 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1558945910888 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558945910890 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558945910890 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558945910893 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558945910895 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1558945910897 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1558945910897 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1558945910899 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1558945910900 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1558945910902 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1558945910902 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558945910962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1558945913519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558945913875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1558945913888 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1558945914622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558945914622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1558945914800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "27.27 " "Router is attempting to preserve 27.27 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1558945915932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X36_Y26 X47_Y38 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X36_Y26 to location X47_Y38" {  } { { "loc" "" { Generic "E:/alter13/project/atop/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X36_Y26 to location X47_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X36_Y26 to location X47_Y38"} 36 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1558945916380 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1558945916380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558945916607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1558945916609 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1558945916609 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1558945916609 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1558945916650 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558945916655 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "75 " "Found 75 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[0\] 0 " "Pin \"addr_sram\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[1\] 0 " "Pin \"addr_sram\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[2\] 0 " "Pin \"addr_sram\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[3\] 0 " "Pin \"addr_sram\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[4\] 0 " "Pin \"addr_sram\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[5\] 0 " "Pin \"addr_sram\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[6\] 0 " "Pin \"addr_sram\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[7\] 0 " "Pin \"addr_sram\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[8\] 0 " "Pin \"addr_sram\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[9\] 0 " "Pin \"addr_sram\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[10\] 0 " "Pin \"addr_sram\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[11\] 0 " "Pin \"addr_sram\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[12\] 0 " "Pin \"addr_sram\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[13\] 0 " "Pin \"addr_sram\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[14\] 0 " "Pin \"addr_sram\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[15\] 0 " "Pin \"addr_sram\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[16\] 0 " "Pin \"addr_sram\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[17\] 0 " "Pin \"addr_sram\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[18\] 0 " "Pin \"addr_sram\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_sram\[19\] 0 " "Pin \"addr_sram\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[0\] 0 " "Pin \"data_sram\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[1\] 0 " "Pin \"data_sram\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[2\] 0 " "Pin \"data_sram\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[3\] 0 " "Pin \"data_sram\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[4\] 0 " "Pin \"data_sram\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[5\] 0 " "Pin \"data_sram\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[6\] 0 " "Pin \"data_sram\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[7\] 0 " "Pin \"data_sram\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[8\] 0 " "Pin \"data_sram\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[9\] 0 " "Pin \"data_sram\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[10\] 0 " "Pin \"data_sram\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[11\] 0 " "Pin \"data_sram\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[12\] 0 " "Pin \"data_sram\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[13\] 0 " "Pin \"data_sram\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[14\] 0 " "Pin \"data_sram\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[15\] 0 " "Pin \"data_sram\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[16\] 0 " "Pin \"data_sram\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[17\] 0 " "Pin \"data_sram\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[18\] 0 " "Pin \"data_sram\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[19\] 0 " "Pin \"data_sram\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[20\] 0 " "Pin \"data_sram\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[21\] 0 " "Pin \"data_sram\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[22\] 0 " "Pin \"data_sram\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[23\] 0 " "Pin \"data_sram\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[24\] 0 " "Pin \"data_sram\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[25\] 0 " "Pin \"data_sram\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[26\] 0 " "Pin \"data_sram\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[27\] 0 " "Pin \"data_sram\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[28\] 0 " "Pin \"data_sram\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[29\] 0 " "Pin \"data_sram\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[30\] 0 " "Pin \"data_sram\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_sram\[31\] 0 " "Pin \"data_sram\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tx 0 " "Pin \"tx\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hso 0 " "Pin \"hso\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vso 0 " "Pin \"vso\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ored\[0\] 0 " "Pin \"ored\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ored\[1\] 0 " "Pin \"ored\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ored\[2\] 0 " "Pin \"ored\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oblue\[0\] 0 " "Pin \"oblue\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oblue\[1\] 0 " "Pin \"oblue\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oblue\[2\] 0 " "Pin \"oblue\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ogreen\[0\] 0 " "Pin \"ogreen\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ogreen\[1\] 0 " "Pin \"ogreen\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ogreen\[2\] 0 " "Pin \"ogreen\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDRX\[0\] 0 " "Pin \"LEDRX\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDRX\[1\] 0 " "Pin \"LEDRX\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDRX\[2\] 0 " "Pin \"LEDRX\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDRX\[3\] 0 " "Pin \"LEDRX\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDRX\[4\] 0 " "Pin \"LEDRX\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDRX\[5\] 0 " "Pin \"LEDRX\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDRX\[6\] 0 " "Pin \"LEDRX\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDRX\[7\] 0 " "Pin \"LEDRX\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WE 0 " "Pin \"WE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OE 0 " "Pin \"OE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CE 0 " "Pin \"CE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1558945916680 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1558945916680 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558945917047 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558945917116 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558945917430 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558945917990 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1558945918010 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/alter13/project/atop/output_files/top.fit.smsg " "Generated suppressed messages file E:/alter13/project/atop/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1558945918403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5196 " "Peak virtual memory: 5196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558945918798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 16:31:58 2019 " "Processing ended: Mon May 27 16:31:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558945918798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558945918798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558945918798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558945918798 ""}
