C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:5676:5: warning: Added loop label VITIS_LOOP_676_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high+1; ++i) {
    ^~~
    VITIS_LOOP_676_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:5676:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:5690:5: warning: Added loop label VITIS_LOOP_690_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high+1; ++i) {
    ^~~
    VITIS_LOOP_690_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:5690:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:5704:5: warning: Added loop label VITIS_LOOP_704_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high+1; ++i) {
    ^~~
    VITIS_LOOP_704_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:5704:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:7672:7: warning: Added loop label VITIS_LOOP_1248_1:   [xilinx-label-all-loops]
      for (i = 0; i < __N - 1; ++i) {
      ^~~
      VITIS_LOOP_1248_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:7672:7: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13312:72: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_cos_K0 type=ROM_1P impl=LUTRAM
                                                                       ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13313:72: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_cos_K1 type=ROM_1P impl=LUTRAM
                                                                       ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13314:72: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_cos_K2 type=ROM_1P impl=LUTRAM
                                                                       ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13315:72: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_cos_K3 type=ROM_1P impl=LUTRAM
                                                                       ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13316:72: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_cos_K4 type=ROM_1P impl=LUTRAM
                                                                       ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13346:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::cos_K0 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13347:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::cos_K1 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13348:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::cos_K2 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13349:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::cos_K3 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13350:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::cos_K4 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13351:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_K0 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13352:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_K1 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13353:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_K2 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13354:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_K3 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13355:68: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=fourth_order_double::sin_K4 type=ROM_1P impl=LUTRAM
                                                                   ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13405:71: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_cos_K0 type=ROM_1P impl=LUTRAM
                                                                      ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13406:71: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_cos_K1 type=ROM_1P impl=LUTRAM
                                                                      ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13407:71: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_cos_K2 type=ROM_1P impl=LUTRAM
                                                                      ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13434:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::cos_K0 type=ROM_1P impl=LUTRAM
                                                                  ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13435:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::cos_K1 type=ROM_1P impl=LUTRAM
                                                                  ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13436:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::cos_K2 type=ROM_1P impl=LUTRAM
                                                                  ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13437:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_K0 type=ROM_1P impl=LUTRAM
                                                                  ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13438:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_K1 type=ROM_1P impl=LUTRAM
                                                                  ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13439:67: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=second_order_float::sin_K2 type=ROM_1P impl=LUTRAM
                                                                  ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13475:73: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=first_order_fixed_16::sin_cos_K0 type=ROM_1P impl=LUTRAM
                                                                        ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13476:73: error: Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE's option 'type + impl' [clang-diagnostic-error]
#pragma HLS BIND_STORAGE variable=first_order_fixed_16::sin_cos_K1 type=ROM_1P impl=LUTRAM
                                                                        ^
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13750:5: warning: Added loop label VITIS_LOOP_61_1:   [xilinx-label-all-loops]
    for (int n=0; n<Nmax; n++){
    ^~~
    VITIS_LOOP_61_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13750:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13796:5: warning: Added loop label VITIS_LOOP_117_1:   [xilinx-label-all-loops]
    for (int n=0; n<Nmax; n++){
    ^~~
    VITIS_LOOP_117_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13796:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13959:9: warning: Added loop label VITIS_LOOP_289_1:   [xilinx-label-all-loops]
        for(int i=0;i<W-1;i++){
        ^~~
        VITIS_LOOP_289_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:13959:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:14111:9: warning: Added loop label VITIS_LOOP_449_1:   [xilinx-label-all-loops]
        for(int i=0;i<W-1;i++){
        ^~~
        VITIS_LOOP_449_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:14111:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:14291:5: warning: Added loop label VITIS_LOOP_629_1:   [xilinx-label-all-loops]
    for(int i=0;i<W+1;i++){
    ^~~
    VITIS_LOOP_629_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:14291:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:14295:5: warning: Added loop label VITIS_LOOP_633_2:   [xilinx-label-all-loops]
    for(int i=0;i<W+1;i++){
    ^~~
    VITIS_LOOP_633_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:14295:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:14405:5: warning: Added loop label VITIS_LOOP_743_1:   [xilinx-label-all-loops]
    for (int n=0; n<Nmax; n++){
    ^~~
    VITIS_LOOP_743_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:14405:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:14495:7: warning: Added loop label VITIS_LOOP_840_1:   [xilinx-label-all-loops]
      for(int i=0;i<W-1;i++){
      ^~~
      VITIS_LOOP_840_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:14495:7: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:14514:7: warning: Added loop label VITIS_LOOP_859_2:   [xilinx-label-all-loops]
      for(int i=0;i<W-1;i++){
      ^~~
      VITIS_LOOP_859_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:14514:7: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:14804:5: warning: Added loop label VITIS_LOOP_1173_1:   [xilinx-label-all-loops]
    for(int i=0; i<Nmax; i++) {
    ^~~
    VITIS_LOOP_1173_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:14804:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:14887:5: warning: Added loop label VITIS_LOOP_1256_1:   [xilinx-label-all-loops]
    for(int i=0; i<Nmax; i++) {
    ^~~
    VITIS_LOOP_1256_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:14887:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15293:13: warning: Added loop label VITIS_LOOP_68_1:   [xilinx-label-all-loops]
            for (int j = 3; j >= I_+1; j--) {
            ^~~
            VITIS_LOOP_68_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15293:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15299:17: warning: Added loop label VITIS_LOOP_74_2:   [xilinx-label-all-loops]
                for (int j = 3; j >= I_+1; j--){
                ^~~
                VITIS_LOOP_74_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15299:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15303:17: warning: Added loop label VITIS_LOOP_78_3:   [xilinx-label-all-loops]
                for (int j = I_; j >= 0; j--){
                ^~~
                VITIS_LOOP_78_3: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15303:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15350:13: warning: Added loop label VITIS_LOOP_145_4:   [xilinx-label-all-loops]
            for (int j = 9; j >= I_+4; j--) {
            ^~~
            VITIS_LOOP_145_4: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15350:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15356:17: warning: Added loop label VITIS_LOOP_151_5:   [xilinx-label-all-loops]
                for (int j = 9; j >= I_+4; j--){
                ^~~
                VITIS_LOOP_151_5: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15356:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15360:17: warning: Added loop label VITIS_LOOP_155_6:   [xilinx-label-all-loops]
                for (int j = I_+3; j >= 0; j--){
                ^~~
                VITIS_LOOP_155_6: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15360:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15375:9: warning: Added loop label VITIS_LOOP_170_7:   [xilinx-label-all-loops]
        for (int j = 14; j < 22; j++){
        ^~~
        VITIS_LOOP_170_7: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15375:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15383:17: warning: Added loop label VITIS_LOOP_178_8:   [xilinx-label-all-loops]
                for (int j = 0; j < 22; j++){
                ^~~
                VITIS_LOOP_178_8: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15383:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15448:13: warning: Added loop label VITIS_LOOP_243_9:   [xilinx-label-all-loops]
            for (int j = 21; j >= I_+10; j--) {
            ^~~
            VITIS_LOOP_243_9: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15448:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15454:17: warning: Added loop label VITIS_LOOP_249_10:   [xilinx-label-all-loops]
                for (int j = 21; j >= I_+10; j--) {
                ^~~
                VITIS_LOOP_249_10: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15454:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15458:17: warning: Added loop label VITIS_LOOP_253_11:   [xilinx-label-all-loops]
                for (int j = I_+9; j >= 0; j--) {
                ^~~
                VITIS_LOOP_253_11: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15458:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15473:9: warning: Added loop label VITIS_LOOP_268_12:   [xilinx-label-all-loops]
        for (int j = 27; j < 46; j++){
        ^~~
        VITIS_LOOP_268_12: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15473:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15481:17: warning: Added loop label VITIS_LOOP_276_13:   [xilinx-label-all-loops]
                for (int j = 0; j < 46; j++) {
                ^~~
                VITIS_LOOP_276_13: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15481:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15710:13: warning: Added loop label VITIS_LOOP_505_14:   [xilinx-label-all-loops]
            for (int j = 45; j >= I_+22; j--) {
            ^~~
            VITIS_LOOP_505_14: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15710:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15716:17: warning: Added loop label VITIS_LOOP_511_15:   [xilinx-label-all-loops]
                for (int j = 45; j >= I_+22; j--){
                ^~~
                VITIS_LOOP_511_15: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15716:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15720:17: warning: Added loop label VITIS_LOOP_515_16:   [xilinx-label-all-loops]
                for (int j = I_+21; j >= 0; j--) {
                ^~~
                VITIS_LOOP_515_16: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15720:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15730:9: warning: Added loop label VITIS_LOOP_525_17:   [xilinx-label-all-loops]
        for (int j = 32-F_; j < 32+I_; j++){
        ^~~
        VITIS_LOOP_525_17: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15730:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15734:9: warning: Added loop label VITIS_LOOP_529_18:   [xilinx-label-all-loops]
        for (int j = 32+I_; j <= 64; j++){
        ^~~
        VITIS_LOOP_529_18: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15734:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15744:9: warning: Added loop label VITIS_LOOP_539_19:   [xilinx-label-all-loops]
        for (int j = 37; j < 64; j++) {
        ^~~
        VITIS_LOOP_539_19: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15744:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15752:17: warning: Added loop label VITIS_LOOP_547_20:   [xilinx-label-all-loops]
                for (int j = 0; j < 64; j++){
                ^~~
                VITIS_LOOP_547_20: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:15752:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16113:13: warning: Added loop label VITIS_LOOP_908_21:   [xilinx-label-all-loops]
            for (int j = 63; j >= I_+31; j--) {
            ^~~
            VITIS_LOOP_908_21: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16113:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16119:17: warning: Added loop label VITIS_LOOP_914_22:   [xilinx-label-all-loops]
                for (int j = 63; j >= I_+31; j--) {
                ^~~
                VITIS_LOOP_914_22: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16119:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16123:17: warning: Added loop label VITIS_LOOP_918_23:   [xilinx-label-all-loops]
                for (int j = I_+30; j >= 0; j--) {
                ^~~
                VITIS_LOOP_918_23: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16123:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16239:13: warning: Added loop label VITIS_LOOP_1034_1:   [xilinx-label-all-loops]
            for (int j = 4; j >= I_+1; j--) {
            ^~~
            VITIS_LOOP_1034_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16239:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16245:17: warning: Added loop label VITIS_LOOP_1040_2:   [xilinx-label-all-loops]
                for (int j = 4; j >= I_+1; j--) {
                ^~~
                VITIS_LOOP_1040_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16245:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16249:17: warning: Added loop label VITIS_LOOP_1044_3:   [xilinx-label-all-loops]
                for (int j = I_; j >= 0; j--) {
                ^~~
                VITIS_LOOP_1044_3: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16249:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16336:13: warning: Added loop label VITIS_LOOP_1131_4:   [xilinx-label-all-loops]
            for (int j = 10; j >= I_+4; j--) {
            ^~~
            VITIS_LOOP_1131_4: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16336:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16342:17: warning: Added loop label VITIS_LOOP_1137_5:   [xilinx-label-all-loops]
                for (int j = 10; j >= I_+4; j--) {
                ^~~
                VITIS_LOOP_1137_5: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16342:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16346:17: warning: Added loop label VITIS_LOOP_1141_6:   [xilinx-label-all-loops]
                for (int j = I_+3; j >= 0; j--) {
                ^~~
                VITIS_LOOP_1141_6: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16346:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16365:9: warning: Added loop label VITIS_LOOP_1160_7:   [xilinx-label-all-loops]
        for (int j = wf+3; j < w-1; j++) {
        ^~~
        VITIS_LOOP_1160_7: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16365:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16372:17: warning: Added loop label VITIS_LOOP_1167_8:   [xilinx-label-all-loops]
                for (int j = 0; j < 22; j++) {
                ^~~
                VITIS_LOOP_1167_8: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16372:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16488:13: warning: Added loop label VITIS_LOOP_1283_9:   [xilinx-label-all-loops]
            for (int j = 22; j >= I_+10; j--) {
            ^~~
            VITIS_LOOP_1283_9: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16488:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16494:17: warning: Added loop label VITIS_LOOP_1289_10:   [xilinx-label-all-loops]
                for (int j = 22; j >= I_+10; j--){
                ^~~
                VITIS_LOOP_1289_10: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16494:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16498:17: warning: Added loop label VITIS_LOOP_1293_11:   [xilinx-label-all-loops]
                for (int j = I_+9; j >= 0; j--) {
                ^~~
                VITIS_LOOP_1293_11: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16498:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16518:9: warning: Added loop label VITIS_LOOP_1313_12:   [xilinx-label-all-loops]
        for (int j = wf+4; j < w-1; j++){
        ^~~
        VITIS_LOOP_1313_12: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16518:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16525:17: warning: Added loop label VITIS_LOOP_1320_13:   [xilinx-label-all-loops]
                for (int j = 0; j < 46; j++) {
                ^~~
                VITIS_LOOP_1320_13: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16525:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16787:13: warning: Added loop label VITIS_LOOP_1582_14:   [xilinx-label-all-loops]
            for (int j = 46; j >= I_+22; j--) {
            ^~~
            VITIS_LOOP_1582_14: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16787:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16793:17: warning: Added loop label VITIS_LOOP_1588_15:   [xilinx-label-all-loops]
                for (int j = 46; j >= I_+22; j--) {
                ^~~
                VITIS_LOOP_1588_15: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16793:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16797:17: warning: Added loop label VITIS_LOOP_1592_16:   [xilinx-label-all-loops]
                for (int j = I_+21; j >= 0; j--) {
                ^~~
                VITIS_LOOP_1592_16: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16797:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16821:9: warning: Added loop label VITIS_LOOP_1616_17:   [xilinx-label-all-loops]
        for (int j = wf+5; j < w-1; j++){
        ^~~
        VITIS_LOOP_1616_17: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16821:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16828:17: warning: Added loop label VITIS_LOOP_1623_18:   [xilinx-label-all-loops]
                for (int j = 0; j < 64; j++) {
                ^~~
                VITIS_LOOP_1623_18: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:16828:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17258:13: warning: Added loop label VITIS_LOOP_2053_19:   [xilinx-label-all-loops]
            for (int j = 64; j >= I_+31; j--) {
            ^~~
            VITIS_LOOP_2053_19: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17258:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17264:17: warning: Added loop label VITIS_LOOP_2059_20:   [xilinx-label-all-loops]
                for (int j = 64; j >= I_+31; j--) {
                ^~~
                VITIS_LOOP_2059_20: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17264:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17268:17: warning: Added loop label VITIS_LOOP_2063_21:   [xilinx-label-all-loops]
                for (int j = I_+30; j >= 0; j--) {
                ^~~
                VITIS_LOOP_2063_21: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17268:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17397:13: warning: Added loop label VITIS_LOOP_2192_1:   [xilinx-label-all-loops]
            for(int j=3; j>=I+1; j--) {
            ^~~
            VITIS_LOOP_2192_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17397:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17404:17: warning: Added loop label VITIS_LOOP_2199_2:   [xilinx-label-all-loops]
                for(int j=3; j>=I+1; j--) {
                ^~~
                VITIS_LOOP_2199_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17404:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17408:17: warning: Added loop label VITIS_LOOP_2203_3:   [xilinx-label-all-loops]
                for(int j=I; j>=0; j--) {
                ^~~
                VITIS_LOOP_2203_3: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17408:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17455:13: warning: Added loop label VITIS_LOOP_2250_4:   [xilinx-label-all-loops]
            for(int j=7; j>=3+I; j--) {
            ^~~
            VITIS_LOOP_2250_4: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17455:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17462:17: warning: Added loop label VITIS_LOOP_2257_5:   [xilinx-label-all-loops]
                for(int j=7; j>=3+I; j--) {
                ^~~
                VITIS_LOOP_2257_5: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17462:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17466:17: warning: Added loop label VITIS_LOOP_2261_6:   [xilinx-label-all-loops]
                for(int j=I+2; j>=0; j--) {
                ^~~
                VITIS_LOOP_2261_6: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17466:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17484:9: warning: Added loop label VITIS_LOOP_2279_7:   [xilinx-label-all-loops]
        for(int j=11; j<16; j++) {
        ^~~
        VITIS_LOOP_2279_7: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17484:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17539:13: warning: Added loop label VITIS_LOOP_2334_8:   [xilinx-label-all-loops]
            for(int j=15; j>=7+I; j--) {
            ^~~
            VITIS_LOOP_2334_8: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17539:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17546:17: warning: Added loop label VITIS_LOOP_2341_9:   [xilinx-label-all-loops]
                for(int j=15; j>=7+I; j--) {
                ^~~
                VITIS_LOOP_2341_9: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17546:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17550:17: warning: Added loop label VITIS_LOOP_2345_10:   [xilinx-label-all-loops]
                for(int j=6+I; j>=0; j--) {
                ^~~
                VITIS_LOOP_2345_10: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17550:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17568:9: warning: Added loop label VITIS_LOOP_2363_11:   [xilinx-label-all-loops]
        for(int j=20; j<32; j++) {
        ^~~
        VITIS_LOOP_2363_11: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17568:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17657:13: warning: Added loop label VITIS_LOOP_2452_12:   [xilinx-label-all-loops]
            for(int j=31; j>=I+15; j--) {
            ^~~
            VITIS_LOOP_2452_12: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17657:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17664:17: warning: Added loop label VITIS_LOOP_2459_13:   [xilinx-label-all-loops]
                for(int j=31; j>=I+15; j--) {
                ^~~
                VITIS_LOOP_2459_13: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17664:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17668:17: warning: Added loop label VITIS_LOOP_2463_14:   [xilinx-label-all-loops]
                for(int j=I+14; j>=0; j--) {
                ^~~
                VITIS_LOOP_2463_14: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17668:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17678:9: warning: Added loop label VITIS_LOOP_2473_15:   [xilinx-label-all-loops]
        for(int j=32-F; j<32+I; j++) {
        ^~~
        VITIS_LOOP_2473_15: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17678:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17682:9: warning: Added loop label VITIS_LOOP_2477_16:   [xilinx-label-all-loops]
        for(int j=32+I; j<=64; j++) {
        ^~~
        VITIS_LOOP_2477_16: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17682:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17693:9: warning: Added loop label VITIS_LOOP_2488_17:   [xilinx-label-all-loops]
        for(int j=37; j<64; j++) {
        ^~~
        VITIS_LOOP_2488_17: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17693:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17701:17: warning: Added loop label VITIS_LOOP_2496_18:   [xilinx-label-all-loops]
                for(int j=0; j<64; j++) {
                ^~~
                VITIS_LOOP_2496_18: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:17701:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18026:13: warning: Added loop label VITIS_LOOP_2821_19:   [xilinx-label-all-loops]
            for(int j=63; j>=I+31; j--) {
            ^~~
            VITIS_LOOP_2821_19: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18026:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18033:17: warning: Added loop label VITIS_LOOP_2828_20:   [xilinx-label-all-loops]
                for(int j=63; j>=I+31; j--) {
                ^~~
                VITIS_LOOP_2828_20: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18033:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18037:17: warning: Added loop label VITIS_LOOP_2832_21:   [xilinx-label-all-loops]
                for(int j=I+30; j>=0; j--) {
                ^~~
                VITIS_LOOP_2832_21: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18037:17: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18125:4: warning: Added loop label VITIS_LOOP_2920_1:   [xilinx-label-all-loops]
   for(int j = 5; j>=I_+2; j--) {
   ^~~
   VITIS_LOOP_2920_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18125:4: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18132:5: warning: Added loop label VITIS_LOOP_2927_2:   [xilinx-label-all-loops]
    for(int j = 5; j>=I_+2; j--) {
    ^~~
    VITIS_LOOP_2927_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18132:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18136:5: warning: Added loop label VITIS_LOOP_2931_3:   [xilinx-label-all-loops]
    for(int j = I_+1; j>=0; j--) {
    ^~~
    VITIS_LOOP_2931_3: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18136:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18151:3: warning: Added loop label VITIS_LOOP_2946_4:   [xilinx-label-all-loops]
  for(int j = 11; j >=7; j--) {
  ^~~
  VITIS_LOOP_2946_4: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18151:3: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18183:4: warning: Added loop label VITIS_LOOP_2978_5:   [xilinx-label-all-loops]
   for(int j = 11; j >= I_+5; j--) {
   ^~~
   VITIS_LOOP_2978_5: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18183:4: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18190:5: warning: Added loop label VITIS_LOOP_2985_6:   [xilinx-label-all-loops]
    for(int j = 11; j>= I_+5; j--) {
    ^~~
    VITIS_LOOP_2985_6: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18190:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18194:5: warning: Added loop label VITIS_LOOP_2989_7:   [xilinx-label-all-loops]
    for(int j = I_+4; j>=0; j--) {
    ^~~
    VITIS_LOOP_2989_7: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18194:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18209:3: warning: Added loop label VITIS_LOOP_3004_8:   [xilinx-label-all-loops]
  for(int j = 25; j>=15; j--) {
  ^~~
  VITIS_LOOP_3004_8: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18209:3: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18259:4: warning: Added loop label VITIS_LOOP_3054_9:   [xilinx-label-all-loops]
   for(int j = 25; j>= I_+12; j--) {
   ^~~
   VITIS_LOOP_3054_9: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18259:4: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18266:5: warning: Added loop label VITIS_LOOP_3061_10:   [xilinx-label-all-loops]
    for(int j = 25; j>=I_+12; j--) {
    ^~~
    VITIS_LOOP_3061_10: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18266:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18270:5: warning: Added loop label VITIS_LOOP_3065_11:   [xilinx-label-all-loops]
    for(int j = I_+11; j>=0; j--) {
    ^~~
    VITIS_LOOP_3065_11: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18270:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18285:3: warning: Added loop label VITIS_LOOP_3080_12:   [xilinx-label-all-loops]
  for(int j = 51; j >= 29; j--) {
  ^~~
  VITIS_LOOP_3080_12: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18285:3: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18422:4: warning: Added loop label VITIS_LOOP_3217_13:   [xilinx-label-all-loops]
   for(int j = 51; j >= 25 + I_; j--) {
   ^~~
   VITIS_LOOP_3217_13: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18422:4: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18429:5: warning: Added loop label VITIS_LOOP_3224_14:   [xilinx-label-all-loops]
    for(int j = 51; j>=25 + I_; j--) {
    ^~~
    VITIS_LOOP_3224_14: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18429:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18433:5: warning: Added loop label VITIS_LOOP_3228_15:   [xilinx-label-all-loops]
    for(int j = 24 + I_; j >= 0; j--) {
    ^~~
    VITIS_LOOP_3228_15: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18433:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18448:3: warning: Added loop label VITIS_LOOP_3243_16:   [xilinx-label-all-loops]
  for(int j = 63; j >= 36; j--) {
  ^~~
  VITIS_LOOP_3243_16: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18448:3: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18608:4: warning: Added loop label VITIS_LOOP_3403_17:   [xilinx-label-all-loops]
   for(int j = 63; j >= 31 + I_; j--) {
   ^~~
   VITIS_LOOP_3403_17: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18608:4: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18615:5: warning: Added loop label VITIS_LOOP_3410_18:   [xilinx-label-all-loops]
    for(int j = 63; j >= 31 + I_; j--) {
    ^~~
    VITIS_LOOP_3410_18: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18615:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18619:5: warning: Added loop label VITIS_LOOP_3414_19:   [xilinx-label-all-loops]
    for(int j = 30 + I_; j >= 0; j--) {
    ^~~
    VITIS_LOOP_3414_19: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:18619:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:19334:13: warning: Added loop label VITIS_LOOP_703_1:   [xilinx-label-all-loops]
            for (b_exp = I_-1; b_exp >= -F_; b_exp--) {
            ^~~
            VITIS_LOOP_703_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:19334:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:19552:13: warning: Added loop label VITIS_LOOP_921_1:   [xilinx-label-all-loops]
            for (b_exp = I_-1; b_exp >= -F_; b_exp--) {
            ^~~
            VITIS_LOOP_921_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:19552:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:19969:13: warning: Added loop label VITIS_LOOP_1345_1:   [xilinx-label-all-loops]
            for (b_exp = I_-1; b_exp >= -F_; b_exp--) {
            ^~~
            VITIS_LOOP_1345_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:19969:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:20292:9: warning: Added loop label VITIS_LOOP_243_1:   [xilinx-label-all-loops]
        for ( int pos = msbr-1; pos >= 0; pos-- ) {
        ^~~
        VITIS_LOOP_243_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:20292:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:20320:9: warning: Added loop label VITIS_LOOP_271_2:   [xilinx-label-all-loops]
        for ( int pos = -1; pos >= -F_-1; pos-- ) {
        ^~~
        VITIS_LOOP_271_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:20320:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:21024:13: warning: Added loop label VITIS_LOOP_48_1:   [xilinx-label-all-loops]
            for (int j = 0; j < W_-1; j++){
            ^~~
            VITIS_LOOP_48_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:21024:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:21077:5: warning: Added loop label VITIS_LOOP_109_2:   [xilinx-label-all-loops]
    for (int j = F_l+F_+I_m-1; j < F_l+W_+5; j++){
    ^~~
    VITIS_LOOP_109_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:21077:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:21091:13: warning: Added loop label VITIS_LOOP_123_3:   [xilinx-label-all-loops]
            for (int j = WO_m-1; j >= W_-1; j--) {
            ^~~
            VITIS_LOOP_123_3: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:21091:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:21121:13: warning: Added loop label VITIS_LOOP_153_4:   [xilinx-label-all-loops]
            for (int j = W_-2; j >= 0; j--){
            ^~~
            VITIS_LOOP_153_4: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:21121:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:21206:12: warning: Added loop label VITIS_LOOP_281_1:   [xilinx-label-all-loops]
           for(int i = wf_log+we_log-2; i > WI_e - 2; --i) {
           ^~~
           VITIS_LOOP_281_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:21206:12: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:21226:16: warning: Added loop label VITIS_LOOP_301_2:   [xilinx-label-all-loops]
               for (int j = WO_e-1; j >= W_-1; j--) {
               ^~~
               VITIS_LOOP_301_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:21226:16: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:21240:20: warning: Added loop label VITIS_LOOP_315_3:   [xilinx-label-all-loops]
                   for(int i = 0; i < W_-1; ++i) {
                   ^~~
                   VITIS_LOOP_315_3: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:21240:20: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:21333:12: warning: Added loop label VITIS_LOOP_433_1:   [xilinx-label-all-loops]
           for (int j =WO_d-1; j >= W_-1; j--) {
           ^~~
           VITIS_LOOP_433_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:21333:12: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:21347:15: warning: Added loop label VITIS_LOOP_447_2:   [xilinx-label-all-loops]
              for(int i = 0; i < W_-1; ++i) {
              ^~~
              VITIS_LOOP_447_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:21347:15: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:21467:13: warning: Added loop label VITIS_LOOP_33_1:   [xilinx-label-all-loops]
            for (int i = 0; i < W_-1; i++){
            ^~~
            VITIS_LOOP_33_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:21467:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:21591:13: warning: Added loop label VITIS_LOOP_183_1:   [xilinx-label-all-loops]
            for (int i = 0; i < W_-1; i++){
            ^~~
            VITIS_LOOP_183_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:21591:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:21646:13: warning: Added loop label VITIS_LOOP_248_1:   [xilinx-label-all-loops]
            for (int i = 0; i < W_-1; i++){
            ^~~
            VITIS_LOOP_248_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:21646:13: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:21913:5: warning: Added loop label VITIS_LOOP_44_1:   [xilinx-label-all-loops]
    for(int l = loop_nm; l > 0; --l){
    ^~~
    VITIS_LOOP_44_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:21913:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:22164:2: warning: Added loop label VITIS_LOOP_16_1:   [xilinx-label-all-loops]
 for (int i=0; i<W_;i++)
 ^~~
 VITIS_LOOP_16_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:22164:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:22175:2: warning: Added loop label VITIS_LOOP_27_1:   [xilinx-label-all-loops]
 for (int i=0; i<W_;i++)
 ^~~
 VITIS_LOOP_27_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:22175:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:22186:2: warning: Added loop label VITIS_LOOP_38_1:   [xilinx-label-all-loops]
 for (int i=0; i<I_;i++)
 ^~~
 VITIS_LOOP_38_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:22186:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:22197:2: warning: Added loop label VITIS_LOOP_49_1:   [xilinx-label-all-loops]
 for (int i=0; i<I_;i++)
 ^~~
 VITIS_LOOP_49_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:22197:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:22208:2: warning: Added loop label VITIS_LOOP_60_1:   [xilinx-label-all-loops]
 for (int i=0; i<W_;i++)
 ^~~
 VITIS_LOOP_60_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:22208:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:22219:2: warning: Added loop label VITIS_LOOP_71_1:   [xilinx-label-all-loops]
 for (int i=0; i<W_;i++)
 ^~~
 VITIS_LOOP_71_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:22219:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:22230:2: warning: Added loop label VITIS_LOOP_82_1:   [xilinx-label-all-loops]
 for (int i=0; i<I_;i++)
 ^~~
 VITIS_LOOP_82_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:22230:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:22241:2: warning: Added loop label VITIS_LOOP_93_1:   [xilinx-label-all-loops]
 for (int i=0; i<I_;i++)
 ^~~
 VITIS_LOOP_93_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:22241:2: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:24600:12: warning: Added loop label VITIS_LOOP_26_1:   [xilinx-label-all-loops]
           for(int i = 0; i < W_-1; ++i) {
           ^~~
           VITIS_LOOP_26_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:24600:12: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:24664:7: warning: Added loop label VITIS_LOOP_40_1:   [xilinx-label-all-loops]
      for(int pos = msbr - 1 ; pos >= -F-1; pos--) {
      ^~~
      VITIS_LOOP_40_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:24664:7: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:24781:9: warning: Added loop label VITIS_LOOP_49_1:   [xilinx-label-all-loops]
        for(int pos = msbr - 1; pos >= 0; pos--) {
        ^~~
        VITIS_LOOP_49_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:24781:9: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:24806:5: warning: Added loop label VITIS_LOOP_81_2:   [xilinx-label-all-loops]
    for(int pos = -1; pos >= -F-1; pos--) {
    ^~~
    VITIS_LOOP_81_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:24806:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:24876:8: warning: Added loop label VITIS_LOOP_169_3:   [xilinx-label-all-loops]
       for(int i = 0; i < W - 1; ++i) {
       ^~~
       VITIS_LOOP_169_3: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:24876:8: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:27132:5: warning: Added loop label VITIS_LOOP_19_1:   [xilinx-label-all-loops]
    for (int i = 0; i < vec_size; ++i) {
    ^~~
    VITIS_LOOP_19_1: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:27132:5: note: FIX-IT applied suggested code changes
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:27140:5: warning: Added loop label VITIS_LOOP_27_2:   [xilinx-label-all-loops]
    for (int i = 0; i < vec_size; ++i) {
    ^~~
    VITIS_LOOP_27_2: 
C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\kernel_RMS_Norm.pp.0.cpp:27140:5: note: FIX-IT applied suggested code changes
