<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"performance gain" | Genetic Logic Lab</title><link>/tag/performance-gain/</link><atom:link href="/tag/performance-gain/index.xml" rel="self" type="application/rss+xml"/><description>"performance gain"</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Thu, 01 Mar 2007 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>"performance gain"</title><link>/tag/performance-gain/</link></image><item><title>Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits</title><link>/publication/nelson-efficient-2007/</link><pubDate>Thu, 01 Mar 2007 00:00:00 +0000</pubDate><guid>/publication/nelson-efficient-2007/</guid><description/></item><item><title>Timed circuit verification using TEL structures</title><link>/publication/belluomini-timed-2001/</link><pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate><guid>/publication/belluomini-timed-2001/</guid><description/></item></channel></rss>