# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab5_BertButEt.srcs/sources_1/imports/nbut9/Downloads/DatapathComponents/ALU32Bit/ALU32Bit.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/imports/nbut9/VivadoFiles/Lab4_BertButEt/Lab4_BertButEt.srcs/sources_1/new/ANDgate.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/imports/nbut9/VivadoFiles/Lab4_BertButEt/Lab4_BertButEt.srcs/sources_1/new/Adder32Bit.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/imports/nbut9/Downloads/Resources/Resources/4-ClockDivider/ClkDiv.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/imports/nbut9/VivadoFiles/Lab4_BertButEt/Lab4_BertButEt.srcs/sources_1/new/Controller.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/imports/nbut9/Downloads/DatapathComponents/DataMemory/DataMemory.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/new/EX_MEM_COMBO_V2.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/new/EX_MEM_REG_V2.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/new/EX_STAGE_V2.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/new/HazardUnit.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/imports/nbut9/VivadoFiles/Lab4_BertButEt/Lab4_BertButEt.srcs/sources_1/new/HiLoALU.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/new/ID_EX_REG_V3.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/new/ID_STAGE_V2.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/new/IF_ID_COMBO_V2.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/new/IF_ID_EX_MEM_COMBO_V2.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/new/IF_ID_REG_V3.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/new/IF_STAGE_V2.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/imports/nbut9/Downloads/Resources/Resources/1-InstructionFetchUnit/InstructionMemory.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/new/MEM_STAGE_V2.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/new/MEM_WB_REG_V2.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/imports/nbut9/Downloads/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/imports/nbut9/VivadoFiles/Lab4_BertButEt/Lab4_BertButEt.srcs/sources_1/new/Mux32Bit4To1.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/imports/nbut9/VivadoFiles/Lab4_BertButEt/Lab4_BertButEt.srcs/sources_1/new/Mux32Bit8To1.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/imports/nbut9/VivadoFiles/Lab4_BertButEt/Lab4_BertButEt.srcs/sources_1/new/ORgate.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/imports/nbut9/Downloads/Resources/Resources/1-InstructionFetchUnit/PCAdder.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/imports/nbut9/Downloads/Resources/Resources/1-InstructionFetchUnit/ProgramCounter.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/imports/nbut9/Downloads/DatapathComponents/RegisterFile/RegisterFile.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/imports/nbut9/Downloads/Resources/Resources/5-Two4DigitDisplay/SevenSegment.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/imports/nbut9/VivadoFiles/Lab4_BertButEt/Lab4_BertButEt.srcs/sources_1/new/ShiftLeft16.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/imports/nbut9/Downloads/DatapathComponents/ShiftLeft2/ShiftLeft2.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/imports/nbut9/VivadoFiles/Lab4_BertButEt/Lab4_BertButEt.srcs/sources_1/new/SignExtend16.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/new/SignExtend26.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/imports/nbut9/VivadoFiles/Lab4_BertButEt/Lab4_BertButEt.srcs/sources_1/new/SignExtend8.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/imports/nbut9/Downloads/Resources/Resources/5-Two4DigitDisplay/Two4DigitDisplay.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/new/WB_STAGE_V2.v" \
"../../../../Lab5_BertButEt.srcs/sources_1/new/lab4_source.v" \
"../../../../Lab5_BertButEt.srcs/sim_1/new/lab4_source_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
