INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Root/Core/Digital_Logic_Experiments/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Root/Core/Digital_Logic_Experiments/lab03/lab03.srcs/sources_1/new/bcd7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Root/Core/Digital_Logic_Experiments/lab03/lab03.srcs/sim_1/new/ALU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_test
