{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650459457126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650459457127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 14:57:37 2022 " "Processing started: Wed Apr 20 14:57:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650459457127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650459457127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BBqM -c BBqM " "Command: quartus_map --read_settings_files=on --write_settings_files=off BBqM -c BBqM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650459457127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650459457772 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650459457772 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BBqM.v(40) " "Verilog HDL information at BBqM.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1650459471179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bbqm.v 8 8 " "Found 8 design units, including 8 entities, in source file bbqm.v" { { "Info" "ISGN_ENTITY_NAME" "1 BBqM " "Found entity 1: BBqM" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650459471211 ""} { "Info" "ISGN_ENTITY_NAME" "2 bcd_counter " "Found entity 2: bcd_counter" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650459471211 ""} { "Info" "ISGN_ENTITY_NAME" "3 sevenSegments " "Found entity 3: sevenSegments" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650459471211 ""} { "Info" "ISGN_ENTITY_NAME" "4 Clock_Divider " "Found entity 4: Clock_Divider" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650459471211 ""} { "Info" "ISGN_ENTITY_NAME" "5 Flip_Flop " "Found entity 5: Flip_Flop" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650459471211 ""} { "Info" "ISGN_ENTITY_NAME" "6 rom " "Found entity 6: rom" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650459471211 ""} { "Info" "ISGN_ENTITY_NAME" "7 t_count " "Found entity 7: t_count" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650459471211 ""} { "Info" "ISGN_ENTITY_NAME" "8 decoder_7seg " "Found entity 8: decoder_7seg" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650459471211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650459471211 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led BBqM.v(21) " "Verilog HDL Implicit Net warning at BBqM.v(21): created implicit net for \"led\"" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650459471213 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BBqM " "Elaborating entity \"BBqM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650459471591 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BBqM.v(13) " "Verilog HDL assignment warning at BBqM.v(13): truncated value with size 32 to match size of target (4)" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650459471650 "|BBqM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BBqM.v(14) " "Verilog HDL assignment warning at BBqM.v(14): truncated value with size 32 to match size of target (4)" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650459471650 "|BBqM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sev2 BBqM.v(4) " "Output port \"sev2\" at BBqM.v(4) has no driver" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650459471650 "|BBqM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sev3 BBqM.v(4) " "Output port \"sev3\" at BBqM.v(4) has no driver" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1650459471650 "|BBqM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_count t_count:opj1 " "Elaborating entity \"t_count\" for hierarchy \"t_count:opj1\"" {  } { { "BBqM.v" "opj1" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650459471663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:opj3 " "Elaborating entity \"rom\" for hierarchy \"rom:opj3\"" {  } { { "BBqM.v" "opj3" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650459471694 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "BBqM.v(141) " "Verilog HDL Case Statement warning at BBqM.v(141): incomplete case statement has no default case item" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 141 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1650459471724 "|BBqM|rom:opj3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "BBqM.v(154) " "Verilog HDL Case Statement warning at BBqM.v(154): incomplete case statement has no default case item" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 154 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1650459471724 "|BBqM|rom:opj3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "BBqM.v(167) " "Verilog HDL Case Statement warning at BBqM.v(167): incomplete case statement has no default case item" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 167 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1650459471724 "|BBqM|rom:opj3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wtime BBqM.v(139) " "Verilog HDL Always Construct warning at BBqM.v(139): inferring latch(es) for variable \"wtime\", which holds its previous value in one or more paths through the always construct" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650459471724 "|BBqM|rom:opj3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wtime\[0\] BBqM.v(139) " "Inferred latch for \"wtime\[0\]\" at BBqM.v(139)" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650459471724 "|BBqM|rom:opj3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wtime\[1\] BBqM.v(139) " "Inferred latch for \"wtime\[1\]\" at BBqM.v(139)" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650459471725 "|BBqM|rom:opj3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wtime\[2\] BBqM.v(139) " "Inferred latch for \"wtime\[2\]\" at BBqM.v(139)" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650459471725 "|BBqM|rom:opj3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wtime\[3\] BBqM.v(139) " "Inferred latch for \"wtime\[3\]\" at BBqM.v(139)" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650459471725 "|BBqM|rom:opj3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wtime\[4\] BBqM.v(139) " "Inferred latch for \"wtime\[4\]\" at BBqM.v(139)" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650459471725 "|BBqM|rom:opj3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:clk_divider " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:clk_divider\"" {  } { { "BBqM.v" "clk_divider" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650459471725 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 BBqM.v(113) " "Verilog HDL assignment warning at BBqM.v(113): truncated value with size 32 to match size of target (25)" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650459471757 "|BBqM|Clock_Divider:clk_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flip_Flop Flip_Flop:filp_flop " "Elaborating entity \"Flip_Flop\" for hierarchy \"Flip_Flop:filp_flop\"" {  } { { "BBqM.v" "filp_flop" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650459471757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_counter bcd_counter:cnt " "Elaborating entity \"bcd_counter\" for hierarchy \"bcd_counter:cnt\"" {  } { { "BBqM.v" "cnt" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650459471784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 BBqM.v(55) " "Verilog HDL assignment warning at BBqM.v(55): truncated value with size 32 to match size of target (3)" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650459471812 "|BBqM|bcd_counter:cnt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 BBqM.v(63) " "Verilog HDL assignment warning at BBqM.v(63): truncated value with size 32 to match size of target (3)" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650459471812 "|BBqM|bcd_counter:cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegments sevenSegments:seg " "Elaborating entity \"sevenSegments\" for hierarchy \"sevenSegments:seg\"" {  } { { "BBqM.v" "seg" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650459471812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7seg decoder_7seg:seg1 " "Elaborating entity \"decoder_7seg\" for hierarchy \"decoder_7seg:seg1\"" {  } { { "BBqM.v" "seg1" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650459471835 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "BBqM.v" "Mod0" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650459473759 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "BBqM.v" "Div0" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650459473759 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1650459473759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650459474261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650459474272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650459474272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650459474272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650459474272 ""}  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650459474272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9kl " "Found entity 1: lpm_divide_9kl" {  } { { "db/lpm_divide_9kl.tdf" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/db/lpm_divide_9kl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650459474447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650459474447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650459474481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650459474481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qee " "Found entity 1: alt_u_div_qee" {  } { { "db/alt_u_div_qee.tdf" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/db/alt_u_div_qee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650459474509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650459474509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650459474608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650459474608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650459474671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650459474671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650459474768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650459474768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650459474768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650459474768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650459474768 ""}  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650459474768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6sl " "Found entity 1: lpm_divide_6sl" {  } { { "db/lpm_divide_6sl.tdf" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/db/lpm_divide_6sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650459474818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650459474818 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1650459475149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom:opj3\|wtime\[0\] " "Latch rom:opj3\|wtime\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[2\] " "Ports D and ENA on the latch are fed by the same signal sw\[2\]" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650459475245 ""}  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650459475245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom:opj3\|wtime\[1\] " "Latch rom:opj3\|wtime\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[2\] " "Ports D and ENA on the latch are fed by the same signal sw\[2\]" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650459475246 ""}  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650459475246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom:opj3\|wtime\[2\] " "Latch rom:opj3\|wtime\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[2\] " "Ports D and ENA on the latch are fed by the same signal sw\[2\]" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650459475246 ""}  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650459475246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom:opj3\|wtime\[3\] " "Latch rom:opj3\|wtime\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[2\] " "Ports D and ENA on the latch are fed by the same signal sw\[2\]" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650459475246 ""}  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650459475246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rom:opj3\|wtime\[4\] " "Latch rom:opj3\|wtime\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[2\] " "Ports D and ENA on the latch are fed by the same signal sw\[2\]" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650459475246 ""}  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650459475246 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sev2\[0\] GND " "Pin \"sev2\[0\]\" is stuck at GND" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650459475315 "|BBqM|sev2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sev2\[1\] GND " "Pin \"sev2\[1\]\" is stuck at GND" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650459475315 "|BBqM|sev2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sev2\[2\] GND " "Pin \"sev2\[2\]\" is stuck at GND" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650459475315 "|BBqM|sev2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sev2\[3\] GND " "Pin \"sev2\[3\]\" is stuck at GND" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650459475315 "|BBqM|sev2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sev2\[4\] GND " "Pin \"sev2\[4\]\" is stuck at GND" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650459475315 "|BBqM|sev2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sev2\[5\] GND " "Pin \"sev2\[5\]\" is stuck at GND" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650459475315 "|BBqM|sev2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sev2\[6\] GND " "Pin \"sev2\[6\]\" is stuck at GND" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650459475315 "|BBqM|sev2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sev3\[0\] GND " "Pin \"sev3\[0\]\" is stuck at GND" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650459475315 "|BBqM|sev3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sev3\[1\] GND " "Pin \"sev3\[1\]\" is stuck at GND" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650459475315 "|BBqM|sev3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sev3\[2\] GND " "Pin \"sev3\[2\]\" is stuck at GND" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650459475315 "|BBqM|sev3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sev3\[3\] GND " "Pin \"sev3\[3\]\" is stuck at GND" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650459475315 "|BBqM|sev3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sev3\[4\] GND " "Pin \"sev3\[4\]\" is stuck at GND" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650459475315 "|BBqM|sev3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sev3\[5\] GND " "Pin \"sev3\[5\]\" is stuck at GND" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650459475315 "|BBqM|sev3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sev3\[6\] GND " "Pin \"sev3\[6\]\" is stuck at GND" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650459475315 "|BBqM|sev3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[5\] GND " "Pin \"led2\[5\]\" is stuck at GND" {  } { { "BBqM.v" "" { Text "C:/Users/omar mhmd/Desktop/BBqM/BBqM.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650459475315 "|BBqM|led2[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650459475315 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650459475476 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/omar mhmd/Desktop/BBqM/output_files/BBqM.map.smsg " "Generated suppressed messages file C:/Users/omar mhmd/Desktop/BBqM/output_files/BBqM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650459476530 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650459477447 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650459477447 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650459478804 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650459478804 ""} { "Info" "ICUT_CUT_TM_LCELLS" "108 " "Implemented 108 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650459478804 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650459478804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650459478902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 14:57:58 2022 " "Processing ended: Wed Apr 20 14:57:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650459478902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650459478902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650459478902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650459478902 ""}
