// Seed: 1724388440
module module_0 (
    output tri  id_0,
    input  tri1 id_1,
    output tri  id_2
);
  wire id_4;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd73,
    parameter id_4 = 32'd62
) (
    output tri1 id_0,
    output wor id_1,
    input uwire _id_2,
    input uwire id_3,
    input tri1 _id_4,
    output supply1 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input tri1 id_8,
    input supply1 id_9
);
  logic id_11[~  id_4 : id_2];
  module_0 modCall_1 (
      id_0,
      id_9,
      id_1
  );
endmodule
