// Seed: 3829705210
module module_0 (
    input logic id_0,
    input id_1,
    input id_2
);
  logic id_3;
  reg   id_4;
  reg   id_5;
  assign id_4 = id_2 ? id_4 | id_1 : 1 & 1;
  logic id_6;
  always @(1 or posedge 1'd0 | 1) begin
    if (1) id_5 <= id_4;
  end
  logic id_7 = 1;
  logic id_8;
endmodule
