(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (NP (DT the) (NN application)) (PP (IN of) (NP (DT a) (ADJP (NN cycle) (NN accurate)) (JJ binary) (NN translator))) (PP (IN for) (NP (NP (JJ rapid) (NN prototyping)) (PP (IN of) (NP (NNP SoCs)))))) (VP (MD will) (VP (VB be) (VP (VBN presented)))) (. .))
(S (NP (DT This) (NN translator)) (VP (VBZ generates) (NP (NP (NN code)) (SBAR (S (VP (TO to) (VP (VB run) (PP (IN on) (NP (NP (DT a) (JJ rapid) (NN prototyping) (NN system)) (VP (VBG consisting) (PP (IN of) (NP (NP (DT a) (NNP VLIW) (NN processor)) (CC and) (NP (NNP FPGAs))))))))))))) (. .))
(S (NP (DT The) (JJ generated) (NN code)) (VP (VBZ is) (VP (VBN annotated) (PP (IN with) (NP (NP (NN information)) (SBAR (WHNP (IN that)) (S (VP (NNS triggers) (NP (NP (NN cycle) (NN generation)) (PP (IN for) (NP (DT the) (NN hardware)))) (PP (IN in) (NP (NP (NN parallel)) (PP (TO to) (NP (NP (DT the) (NN execution)) (PP (IN of) (NP (DT the) (JJ translated) (NN program)))))))))))))) (. .))
(S (NP (DT The) (NNP VLIW) (NN processor)) (VP (VBZ executes) (NP (DT the) (JJ translated) (NN program)) (SBAR (IN whereas) (S (NP (DT the) (NNP FPGAs)) (VP (VBP contain) (NP (NP (NP (DT the) (NN hardware)) (PP (IN for) (NP (DT the) (JJ parallel) (NN cycle) (NN generation)))) (CC and) (NP (NP (DT the) (NN bus) (NN interface)) (SBAR (WHNP (WDT that)) (S (VP (VBZ adapts) (NP (NP (DT the) (NN bus)) (PP (IN of) (NP (DT the) (NNP VLIW) (NN processor)))) (PP (TO to) (NP (NP (DT the) (NNP SoC) (NN bus)) (PP (IN of) (NP (DT the) (JJ emulated) (NN processor) (NN core)))))))))))))) (. .))
