Analysis & Synthesis report for main
Mon Apr 21 15:04:09 2025
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Source assignments for deriv_calc_RC2:DERIV_CALC|Heaviside_memory:HEAVISIDE_MEMORY|altsyncram:mem_rtl_0|altsyncram_hrd1:auto_generated
 15. Parameter Settings for User Entity Instance: Top-level Entity: |RC2_oscillator
 16. Parameter Settings for User Entity Instance: deriv_calc_RC2:DERIV_CALC
 17. Parameter Settings for Inferred Entity Instance: deriv_calc_RC2:DERIV_CALC|Heaviside_memory:HEAVISIDE_MEMORY|altsyncram:mem_rtl_0
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "deriv_calc_RC2:DERIV_CALC|Heaviside_memory:HEAVISIDE_MEMORY"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Apr 21 15:04:09 2025          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; main                                           ;
; Top-level Entity Name           ; RC2_oscillator                                 ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 510                                            ;
; Total pins                      ; 190                                            ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 90,112                                         ;
; Total DSP Blocks                ; 5                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; RC2_oscillator     ; main               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                            ;
+------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                 ; Library ;
+------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+
; pkg/fixed_pkg_c.vhdl                           ; yes             ; User VHDL File                                        ; C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/fixed_pkg_c.vhdl                           ;         ;
; pkg/fixed_float_types_c.vhdl                   ; yes             ; User VHDL File                                        ; C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/fixed_float_types_c.vhdl                   ;         ;
; pkg/data_types.vhdl                            ; yes             ; User VHDL File                                        ; C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/data_types.vhdl                            ;         ;
; deriv_calc_RC2.vhdl                            ; yes             ; User VHDL File                                        ; C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/deriv_calc_RC2.vhdl                            ;         ;
; RC2_oscillator.vhdl                            ; yes             ; User VHDL File                                        ; C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/RC2_oscillator.vhdl                            ;         ;
; Heaviside_memory.vhdl                          ; yes             ; User VHDL File                                        ; C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/Heaviside_memory.vhdl                          ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf                                                             ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/quartus/libraries/megafunctions/stratix_ram_block.inc                                                      ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/quartus/libraries/megafunctions/lpm_mux.inc                                                                ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/quartus/libraries/megafunctions/lpm_decode.inc                                                             ;         ;
; aglobal231.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/quartus/libraries/megafunctions/aglobal231.inc                                                             ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/quartus/libraries/megafunctions/a_rdenreg.inc                                                              ;         ;
; altrom.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/quartus/libraries/megafunctions/altrom.inc                                                                 ;         ;
; altram.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/quartus/libraries/megafunctions/altram.inc                                                                 ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/quartus/libraries/megafunctions/altdpram.inc                                                               ;         ;
; db/altsyncram_hrd1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/db/altsyncram_hrd1.tdf                         ;         ;
; db/main.ram0_heaviside_memory_66243ee0.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/db/main.ram0_heaviside_memory_66243ee0.hdl.mif ;         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 260       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 205       ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 0         ;
;     -- 5 input functions                    ; 0         ;
;     -- 4 input functions                    ; 0         ;
;     -- <=3 input functions                  ; 205       ;
;                                             ;           ;
; Dedicated logic registers                   ; 510       ;
;                                             ;           ;
; I/O pins                                    ; 190       ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 90112     ;
;                                             ;           ;
; Total DSP Blocks                            ; 5         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 532       ;
; Total fan-out                               ; 2909      ;
; Average fan-out                             ; 2.59      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                       ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                             ; Entity Name      ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |RC2_oscillator                              ; 205 (67)            ; 510 (102)                 ; 90112             ; 5          ; 190  ; 0            ; |RC2_oscillator                                                                                                                 ; RC2_oscillator   ; work         ;
;    |deriv_calc_RC2:DERIV_CALC|               ; 138 (138)           ; 408 (408)                 ; 90112             ; 5          ; 0    ; 0            ; |RC2_oscillator|deriv_calc_RC2:DERIV_CALC                                                                                       ; deriv_calc_RC2   ; work         ;
;       |Heaviside_memory:HEAVISIDE_MEMORY|    ; 0 (0)               ; 0 (0)                     ; 90112             ; 0          ; 0    ; 0            ; |RC2_oscillator|deriv_calc_RC2:DERIV_CALC|Heaviside_memory:HEAVISIDE_MEMORY                                                     ; Heaviside_memory ; work         ;
;          |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 90112             ; 0          ; 0    ; 0            ; |RC2_oscillator|deriv_calc_RC2:DERIV_CALC|Heaviside_memory:HEAVISIDE_MEMORY|altsyncram:mem_rtl_0                                ; altsyncram       ; work         ;
;             |altsyncram_hrd1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 90112             ; 0          ; 0    ; 0            ; |RC2_oscillator|deriv_calc_RC2:DERIV_CALC|Heaviside_memory:HEAVISIDE_MEMORY|altsyncram:mem_rtl_0|altsyncram_hrd1:auto_generated ; altsyncram_hrd1  ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; Name                                                                                                                       ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                            ;
+----------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+
; deriv_calc_RC2:DERIV_CALC|Heaviside_memory:HEAVISIDE_MEMORY|altsyncram:mem_rtl_0|altsyncram_hrd1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4096         ; 22           ; --           ; --           ; 90112 ; db/main.ram0_Heaviside_memory_66243ee0.hdl.mif ;
+----------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Independent 27x27                 ; 5           ;
; Total number of DSP blocks        ; 5           ;
;                                   ;             ;
; Fixed Point Mixed Sign Multiplier ; 5           ;
+-----------------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                ;
+--------------------------------------------+------------------------------------------------------+
; Register name                              ; Reason for Removal                                   ;
+--------------------------------------------+------------------------------------------------------+
; deriv_calc_RC2:DERIV_CALC|dx2_1_reg[8..16] ; Lost fanout                                          ;
; deriv_calc_RC2:DERIV_CALC|dy2_1_reg[8..16] ; Lost fanout                                          ;
; deriv_calc_RC2:DERIV_CALC|dz1_1_reg[8..15] ; Lost fanout                                          ;
; deriv_calc_RC2:DERIV_CALC|dx1_1_reg[8..15] ; Lost fanout                                          ;
; deriv_calc_RC2:DERIV_CALC|dx1_2_reg[8..15] ; Lost fanout                                          ;
; deriv_calc_RC2:DERIV_CALC|dy1_1_reg[8..15] ; Lost fanout                                          ;
; deriv_calc_RC2:DERIV_CALC|dy1_2_reg[8..15] ; Lost fanout                                          ;
; mul_reg[0][6]                              ; Merged with mul_reg[0][7]                            ;
; mul_reg[0][5]                              ; Merged with mul_reg[0][7]                            ;
; mul_reg[0][4]                              ; Merged with mul_reg[0][7]                            ;
; mul_reg[0][3]                              ; Merged with mul_reg[0][7]                            ;
; mul_reg[0][2]                              ; Merged with mul_reg[0][7]                            ;
; mul_reg[0][1]                              ; Merged with mul_reg[0][7]                            ;
; mul_reg[0][0]                              ; Merged with mul_reg[0][7]                            ;
; mul_reg[0][-1]                             ; Merged with mul_reg[0][7]                            ;
; mul_reg[0][-2]                             ; Merged with mul_reg[0][7]                            ;
; mul_reg[0][-3]                             ; Merged with mul_reg[0][7]                            ;
; mul_reg[1][6]                              ; Merged with mul_reg[1][7]                            ;
; mul_reg[1][5]                              ; Merged with mul_reg[1][7]                            ;
; mul_reg[1][4]                              ; Merged with mul_reg[1][7]                            ;
; mul_reg[1][3]                              ; Merged with mul_reg[1][7]                            ;
; mul_reg[1][2]                              ; Merged with mul_reg[1][7]                            ;
; mul_reg[1][1]                              ; Merged with mul_reg[1][7]                            ;
; mul_reg[1][0]                              ; Merged with mul_reg[1][7]                            ;
; mul_reg[1][-1]                             ; Merged with mul_reg[1][7]                            ;
; mul_reg[1][-2]                             ; Merged with mul_reg[1][7]                            ;
; mul_reg[1][-3]                             ; Merged with mul_reg[1][7]                            ;
; mul_reg[2][6]                              ; Merged with mul_reg[2][7]                            ;
; mul_reg[2][5]                              ; Merged with mul_reg[2][7]                            ;
; mul_reg[2][4]                              ; Merged with mul_reg[2][7]                            ;
; mul_reg[2][3]                              ; Merged with mul_reg[2][7]                            ;
; mul_reg[2][2]                              ; Merged with mul_reg[2][7]                            ;
; mul_reg[2][1]                              ; Merged with mul_reg[2][7]                            ;
; mul_reg[2][0]                              ; Merged with mul_reg[2][7]                            ;
; mul_reg[2][-1]                             ; Merged with mul_reg[2][7]                            ;
; mul_reg[2][-2]                             ; Merged with mul_reg[2][7]                            ;
; mul_reg[2][-3]                             ; Merged with mul_reg[2][7]                            ;
; deriv_calc_RC2:DERIV_CALC|dy1_3_reg[7]     ; Merged with deriv_calc_RC2:DERIV_CALC|dx1_3_reg[7]   ;
; deriv_calc_RC2:DERIV_CALC|dy1_3_reg[6]     ; Merged with deriv_calc_RC2:DERIV_CALC|dx1_3_reg[6]   ;
; deriv_calc_RC2:DERIV_CALC|dy1_3_reg[5]     ; Merged with deriv_calc_RC2:DERIV_CALC|dx1_3_reg[5]   ;
; deriv_calc_RC2:DERIV_CALC|dy1_3_reg[4]     ; Merged with deriv_calc_RC2:DERIV_CALC|dx1_3_reg[4]   ;
; deriv_calc_RC2:DERIV_CALC|dy1_3_reg[3]     ; Merged with deriv_calc_RC2:DERIV_CALC|dx1_3_reg[3]   ;
; deriv_calc_RC2:DERIV_CALC|dy1_3_reg[2]     ; Merged with deriv_calc_RC2:DERIV_CALC|dx1_3_reg[2]   ;
; deriv_calc_RC2:DERIV_CALC|dy1_3_reg[1]     ; Merged with deriv_calc_RC2:DERIV_CALC|dx1_3_reg[1]   ;
; deriv_calc_RC2:DERIV_CALC|dy1_3_reg[0]     ; Merged with deriv_calc_RC2:DERIV_CALC|dx1_3_reg[0]   ;
; deriv_calc_RC2:DERIV_CALC|dy1_3_reg[-1]    ; Merged with deriv_calc_RC2:DERIV_CALC|dx1_3_reg[-1]  ;
; deriv_calc_RC2:DERIV_CALC|dy1_3_reg[-2]    ; Merged with deriv_calc_RC2:DERIV_CALC|dx1_3_reg[-2]  ;
; deriv_calc_RC2:DERIV_CALC|dy1_3_reg[-3]    ; Merged with deriv_calc_RC2:DERIV_CALC|dx1_3_reg[-3]  ;
; deriv_calc_RC2:DERIV_CALC|dy1_3_reg[-4]    ; Merged with deriv_calc_RC2:DERIV_CALC|dx1_3_reg[-4]  ;
; deriv_calc_RC2:DERIV_CALC|dy1_3_reg[-5]    ; Merged with deriv_calc_RC2:DERIV_CALC|dx1_3_reg[-5]  ;
; deriv_calc_RC2:DERIV_CALC|dy1_3_reg[-6]    ; Merged with deriv_calc_RC2:DERIV_CALC|dx1_3_reg[-6]  ;
; deriv_calc_RC2:DERIV_CALC|dy1_3_reg[-7]    ; Merged with deriv_calc_RC2:DERIV_CALC|dx1_3_reg[-7]  ;
; deriv_calc_RC2:DERIV_CALC|dy1_3_reg[-8]    ; Merged with deriv_calc_RC2:DERIV_CALC|dx1_3_reg[-8]  ;
; deriv_calc_RC2:DERIV_CALC|dy1_3_reg[-9]    ; Merged with deriv_calc_RC2:DERIV_CALC|dx1_3_reg[-9]  ;
; deriv_calc_RC2:DERIV_CALC|dy1_3_reg[-10]   ; Merged with deriv_calc_RC2:DERIV_CALC|dx1_3_reg[-10] ;
; deriv_calc_RC2:DERIV_CALC|dy1_3_reg[-11]   ; Merged with deriv_calc_RC2:DERIV_CALC|dx1_3_reg[-11] ;
; deriv_calc_RC2:DERIV_CALC|dy1_3_reg[-12]   ; Merged with deriv_calc_RC2:DERIV_CALC|dx1_3_reg[-12] ;
; deriv_calc_RC2:DERIV_CALC|dy1_3_reg[-13]   ; Merged with deriv_calc_RC2:DERIV_CALC|dx1_3_reg[-13] ;
; deriv_calc_RC2:DERIV_CALC|dy1_3_reg[-14]   ; Merged with deriv_calc_RC2:DERIV_CALC|dx1_3_reg[-14] ;
; deriv_calc_RC2:DERIV_CALC|dy2_2_reg[7]     ; Merged with deriv_calc_RC2:DERIV_CALC|dx2_2_reg[7]   ;
; deriv_calc_RC2:DERIV_CALC|dy2_2_reg[6]     ; Merged with deriv_calc_RC2:DERIV_CALC|dx2_2_reg[6]   ;
; deriv_calc_RC2:DERIV_CALC|dy2_2_reg[5]     ; Merged with deriv_calc_RC2:DERIV_CALC|dx2_2_reg[5]   ;
; deriv_calc_RC2:DERIV_CALC|dy2_2_reg[4]     ; Merged with deriv_calc_RC2:DERIV_CALC|dx2_2_reg[4]   ;
; deriv_calc_RC2:DERIV_CALC|dy2_2_reg[3]     ; Merged with deriv_calc_RC2:DERIV_CALC|dx2_2_reg[3]   ;
; deriv_calc_RC2:DERIV_CALC|dy2_2_reg[2]     ; Merged with deriv_calc_RC2:DERIV_CALC|dx2_2_reg[2]   ;
; deriv_calc_RC2:DERIV_CALC|dy2_2_reg[1]     ; Merged with deriv_calc_RC2:DERIV_CALC|dx2_2_reg[1]   ;
; deriv_calc_RC2:DERIV_CALC|dy2_2_reg[0]     ; Merged with deriv_calc_RC2:DERIV_CALC|dx2_2_reg[0]   ;
; deriv_calc_RC2:DERIV_CALC|dy2_2_reg[-1]    ; Merged with deriv_calc_RC2:DERIV_CALC|dx2_2_reg[-1]  ;
; deriv_calc_RC2:DERIV_CALC|dy2_2_reg[-2]    ; Merged with deriv_calc_RC2:DERIV_CALC|dx2_2_reg[-2]  ;
; deriv_calc_RC2:DERIV_CALC|dy2_2_reg[-3]    ; Merged with deriv_calc_RC2:DERIV_CALC|dx2_2_reg[-3]  ;
; deriv_calc_RC2:DERIV_CALC|dy2_2_reg[-4]    ; Merged with deriv_calc_RC2:DERIV_CALC|dx2_2_reg[-4]  ;
; deriv_calc_RC2:DERIV_CALC|dy2_2_reg[-5]    ; Merged with deriv_calc_RC2:DERIV_CALC|dx2_2_reg[-5]  ;
; deriv_calc_RC2:DERIV_CALC|dy2_2_reg[-6]    ; Merged with deriv_calc_RC2:DERIV_CALC|dx2_2_reg[-6]  ;
; deriv_calc_RC2:DERIV_CALC|dy2_2_reg[-7]    ; Merged with deriv_calc_RC2:DERIV_CALC|dx2_2_reg[-7]  ;
; deriv_calc_RC2:DERIV_CALC|dy2_2_reg[-8]    ; Merged with deriv_calc_RC2:DERIV_CALC|dx2_2_reg[-8]  ;
; deriv_calc_RC2:DERIV_CALC|dy2_2_reg[-9]    ; Merged with deriv_calc_RC2:DERIV_CALC|dx2_2_reg[-9]  ;
; deriv_calc_RC2:DERIV_CALC|dy2_2_reg[-10]   ; Merged with deriv_calc_RC2:DERIV_CALC|dx2_2_reg[-10] ;
; deriv_calc_RC2:DERIV_CALC|dy2_2_reg[-11]   ; Merged with deriv_calc_RC2:DERIV_CALC|dx2_2_reg[-11] ;
; deriv_calc_RC2:DERIV_CALC|dy2_2_reg[-12]   ; Merged with deriv_calc_RC2:DERIV_CALC|dx2_2_reg[-12] ;
; deriv_calc_RC2:DERIV_CALC|dy2_2_reg[-13]   ; Merged with deriv_calc_RC2:DERIV_CALC|dx2_2_reg[-13] ;
; deriv_calc_RC2:DERIV_CALC|dy2_2_reg[-14]   ; Merged with deriv_calc_RC2:DERIV_CALC|dx2_2_reg[-14] ;
; Total Number of Removed Registers = 132    ;                                                      ;
+--------------------------------------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                      ;
+-----------------------------------------+--------------------+-----------------------------------------------------------------------------------+
; Register name                           ; Reason for Removal ; Registers Removed due to This Register                                            ;
+-----------------------------------------+--------------------+-----------------------------------------------------------------------------------+
; deriv_calc_RC2:DERIV_CALC|dx2_1_reg[16] ; Lost Fanouts       ; deriv_calc_RC2:DERIV_CALC|dx1_1_reg[15], deriv_calc_RC2:DERIV_CALC|dx1_1_reg[14], ;
;                                         ;                    ; deriv_calc_RC2:DERIV_CALC|dx1_1_reg[13], deriv_calc_RC2:DERIV_CALC|dx1_1_reg[12], ;
;                                         ;                    ; deriv_calc_RC2:DERIV_CALC|dx1_1_reg[11], deriv_calc_RC2:DERIV_CALC|dx1_1_reg[10], ;
;                                         ;                    ; deriv_calc_RC2:DERIV_CALC|dx1_1_reg[9]                                            ;
; deriv_calc_RC2:DERIV_CALC|dy2_1_reg[16] ; Lost Fanouts       ; deriv_calc_RC2:DERIV_CALC|dy1_1_reg[15], deriv_calc_RC2:DERIV_CALC|dy1_1_reg[14], ;
;                                         ;                    ; deriv_calc_RC2:DERIV_CALC|dy1_1_reg[13], deriv_calc_RC2:DERIV_CALC|dy1_1_reg[12], ;
;                                         ;                    ; deriv_calc_RC2:DERIV_CALC|dy1_1_reg[11], deriv_calc_RC2:DERIV_CALC|dy1_1_reg[10], ;
;                                         ;                    ; deriv_calc_RC2:DERIV_CALC|dy1_1_reg[9]                                            ;
+-----------------------------------------+--------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 510   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 510   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                  ;
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------+------+
; Register Name                                                                  ; Megafunction                                                          ; Type ;
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------+------+
; deriv_calc_RC2:DERIV_CALC|Heaviside_memory:HEAVISIDE_MEMORY|mem_out_reg[0..21] ; deriv_calc_RC2:DERIV_CALC|Heaviside_memory:HEAVISIDE_MEMORY|mem_rtl_0 ; RAM  ;
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for deriv_calc_RC2:DERIV_CALC|Heaviside_memory:HEAVISIDE_MEMORY|altsyncram:mem_rtl_0|altsyncram_hrd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |RC2_oscillator ;
+----------------+---------+-----------------------------------------------------+
; Parameter Name ; Value   ; Type                                                ;
+----------------+---------+-----------------------------------------------------+
; a              ; 10.0    ; Signed Float                                        ;
; b              ; 14.1026 ; Signed Float                                        ;
; u              ; 0.2022  ; Signed Float                                        ;
; k_1            ; 5.55    ; Signed Float                                        ;
; k_2            ; 4.4615  ; Signed Float                                        ;
; k_3            ; 4.55    ; Signed Float                                        ;
; k_4            ; 3.55    ; Signed Float                                        ;
; k_5            ; 15.55   ; Signed Float                                        ;
; INT_PART       ; 8       ; Signed Integer                                      ;
; FRAC_PART      ; 14      ; Signed Integer                                      ;
; WORD           ; 22      ; Signed Integer                                      ;
; dt             ; 0.001   ; Signed Float                                        ;
+----------------+---------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: deriv_calc_RC2:DERIV_CALC ;
+----------------+---------+---------------------------------------------+
; Parameter Name ; Value   ; Type                                        ;
+----------------+---------+---------------------------------------------+
; a              ; 10.0    ; Signed Float                                ;
; b              ; 14.1026 ; Signed Float                                ;
; u              ; 0.2022  ; Signed Float                                ;
; k_1            ; 5.55    ; Signed Float                                ;
; k_2            ; 4.4615  ; Signed Float                                ;
; k_3            ; 4.55    ; Signed Float                                ;
; k_4            ; 3.55    ; Signed Float                                ;
; k_5            ; 15.55   ; Signed Float                                ;
; int_part       ; 8       ; Signed Integer                              ;
; frac_part      ; 14      ; Signed Integer                              ;
; word           ; 22      ; Signed Integer                              ;
+----------------+---------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: deriv_calc_RC2:DERIV_CALC|Heaviside_memory:HEAVISIDE_MEMORY|altsyncram:mem_rtl_0 ;
+------------------------------------+------------------------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                                          ; Type                                        ;
+------------------------------------+------------------------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped                                     ;
; OPERATION_MODE                     ; ROM                                            ; Untyped                                     ;
; WIDTH_A                            ; 22                                             ; Untyped                                     ;
; WIDTHAD_A                          ; 12                                             ; Untyped                                     ;
; NUMWORDS_A                         ; 4096                                           ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped                                     ;
; WIDTH_B                            ; 1                                              ; Untyped                                     ;
; WIDTHAD_B                          ; 1                                              ; Untyped                                     ;
; NUMWORDS_B                         ; 1                                              ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                              ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped                                     ;
; INIT_FILE                          ; db/main.ram0_Heaviside_memory_66243ee0.hdl.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone V                                      ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_hrd1                                ; Untyped                                     ;
+------------------------------------+------------------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                ;
; Entity Instance                           ; deriv_calc_RC2:DERIV_CALC|Heaviside_memory:HEAVISIDE_MEMORY|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 22                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "deriv_calc_RC2:DERIV_CALC|Heaviside_memory:HEAVISIDE_MEMORY" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; we   ; Input ; Info     ; Stuck at GND                                                  ;
; d_in ; Input ; Info     ; Stuck at GND                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 510                         ;
;     CLR               ; 510                         ;
; arriav_lcell_comb     ; 205                         ;
;     arith             ; 88                          ;
;         2 data inputs ; 88                          ;
;     normal            ; 1                           ;
;         1 data inputs ; 1                           ;
;     shared            ; 116                         ;
;         2 data inputs ; 116                         ;
; arriav_mac            ; 5                           ;
; boundary_port         ; 190                         ;
; stratixv_ram_block    ; 22                          ;
;                       ;                             ;
; Max LUT depth         ; 4.50                        ;
; Average LUT depth     ; 1.91                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Mon Apr 21 15:04:02 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 0 entities, in source file pkg/fixed_pkg_c.vhdl
    Info (12022): Found design unit 1: fixed_pkg File: C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/fixed_pkg_c.vhdl Line: 25
    Info (12022): Found design unit 2: fixed_pkg-body File: C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/fixed_pkg_c.vhdl Line: 1466
Info (12021): Found 1 design units, including 0 entities, in source file pkg/fixed_float_types_c.vhdl
    Info (12022): Found design unit 1: fixed_float_types File: C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/fixed_float_types_c.vhdl Line: 16
Info (12021): Found 2 design units, including 0 entities, in source file pkg/functions.vhdl
    Info (12022): Found design unit 1: functions File: C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/functions.vhdl Line: 5
    Info (12022): Found design unit 2: functions-body File: C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/functions.vhdl Line: 12
Info (12021): Found 2 design units, including 0 entities, in source file pkg/data_types.vhdl
    Info (12022): Found design unit 1: data_types File: C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/data_types.vhdl Line: 9
    Info (12022): Found design unit 2: data_types-body File: C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/data_types.vhdl Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file deriv_calc_rc2.vhdl
    Info (12022): Found design unit 1: deriv_calc_RC2-RTL File: C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/deriv_calc_RC2.vhdl Line: 41
    Info (12023): Found entity 1: deriv_calc_RC2 File: C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/deriv_calc_RC2.vhdl Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file rc2_oscillator.vhdl
    Info (12022): Found design unit 1: RC2_oscillator-RTL File: C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/RC2_oscillator.vhdl Line: 47
    Info (12023): Found entity 1: RC2_oscillator File: C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/RC2_oscillator.vhdl Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file heaviside_memory.vhdl
    Info (12022): Found design unit 1: Heaviside_memory-rtl File: C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/Heaviside_memory.vhdl Line: 15
    Info (12023): Found entity 1: Heaviside_memory File: C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/Heaviside_memory.vhdl Line: 5
Info (12127): Elaborating entity "RC2_oscillator" for the top level hierarchy
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range File: C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/fixed_pkg_c.vhdl Line: 1470
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range File: C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/fixed_pkg_c.vhdl Line: 1471
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range File: C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/pkg/fixed_pkg_c.vhdl Line: 1472
Info (12128): Elaborating entity "deriv_calc_RC2" for hierarchy "deriv_calc_RC2:DERIV_CALC" File: C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/RC2_oscillator.vhdl Line: 78
Warning (10540): VHDL Signal Declaration warning at deriv_calc_RC2.vhdl(45): used explicit default value for signal "we" because signal was never assigned a value File: C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/deriv_calc_RC2.vhdl Line: 45
Warning (10540): VHDL Signal Declaration warning at deriv_calc_RC2.vhdl(47): used explicit default value for signal "d_in" because signal was never assigned a value File: C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/deriv_calc_RC2.vhdl Line: 47
Info (12128): Elaborating entity "Heaviside_memory" for hierarchy "deriv_calc_RC2:DERIV_CALC|Heaviside_memory:HEAVISIDE_MEMORY" File: C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/deriv_calc_RC2.vhdl Line: 143
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "deriv_calc_RC2:DERIV_CALC|Heaviside_memory:HEAVISIDE_MEMORY|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 22
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/main.ram0_Heaviside_memory_66243ee0.hdl.mif
Info (12130): Elaborated megafunction instantiation "deriv_calc_RC2:DERIV_CALC|Heaviside_memory:HEAVISIDE_MEMORY|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "deriv_calc_RC2:DERIV_CALC|Heaviside_memory:HEAVISIDE_MEMORY|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "22"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/main.ram0_Heaviside_memory_66243ee0.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hrd1.tdf
    Info (12023): Found entity 1: altsyncram_hrd1 File: C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/db/altsyncram_hrd1.tdf Line: 28
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register var_main_reg[2][11] will power up to Low File: C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/RC2_oscillator.vhdl Line: 108
    Critical Warning (18010): Register var_main_reg[1][11] will power up to Low File: C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/RC2_oscillator.vhdl Line: 108
    Critical Warning (18010): Register var_main_reg[0][11] will power up to Low File: C:/Users/Ruslans Babajans/Desktop/ChaosVhdl/RC2_FPGA_update/Design_oscillator/RC2_oscillator.vhdl Line: 108
Info (17049): 58 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 756 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 188 output pins
    Info (21061): Implemented 539 logic cells
    Info (21064): Implemented 22 RAM segments
    Info (21062): Implemented 5 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4955 megabytes
    Info: Processing ended: Mon Apr 21 15:04:09 2025
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:09


