{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618865184577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618865184577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 19 17:46:24 2021 " "Processing started: Mon Apr 19 17:46:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618865184577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618865184577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map ARQ_Lab1 -c ARQ_Lab1 --generate_functional_sim_netlist " "Command: quartus_map ARQ_Lab1 -c ARQ_Lab1 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618865184577 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1618865185065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arq_lab1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arq_lab1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ARQ_Lab1 " "Found entity 1: ARQ_Lab1" {  } { { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618865185128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618865185128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_4_bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador_4_bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador_4_bits " "Found entity 1: Registrador_4_bits" {  } { { "Registrador_4_bits.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Registrador_4_bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618865185131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618865185131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_instrucao.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria_instrucao.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrucao_64x17 " "Found entity 1: Instrucao_64x17" {  } { { "Memoria_Instrucao.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618865185135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618865185135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_dados.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria_dados.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dados_16x4 " "Found entity 1: Dados_16x4" {  } { { "Memoria_dados.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_dados.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618865185139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618865185139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1 " "Found entity 1: Mux4x1" {  } { { "Mux4x1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Mux4x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618865185141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618865185141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4_bits_demux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4_bits_demux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4_bits_demux " "Found entity 1: 4_bits_demux" {  } { { "4_bits_demux.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/4_bits_demux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618865185144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618865185144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ALU.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618865185149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618865185149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618865185155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618865185155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618865185160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618865185160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_4_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_4_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_4_bits " "Found entity 1: Register_4_bits" {  } { { "Register_4_bits.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Register_4_bits.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618865185164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618865185164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8_bit_demux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8_bit_demux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8_bit_demux " "Found entity 1: 8_bit_demux" {  } { { "8_bit_demux.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_bit_demux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618865185167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618865185167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8_4_bits_registers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8_4_bits_registers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8_4_bits_registers " "Found entity 1: 8_4_bits_registers" {  } { { "8_4_bits_registers.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_4_bits_registers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618865185171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618865185171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux8x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8x1 " "Found entity 1: Mux8x1" {  } { { "Mux8x1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Mux8x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618865185174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618865185174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8_3and.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8_3and.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8_3AND " "Found entity 1: 8_3AND" {  } { { "8_3AND.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_3AND.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618865185177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618865185177 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARQ_Lab1 " "Elaborating entity \"ARQ_Lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1618865185216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador Decodificador:inst " "Elaborating entity \"Decodificador\" for hierarchy \"Decodificador:inst\"" {  } { { "ARQ_Lab1.bdf" "inst" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 672 -456 -24 944 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865185233 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Decodificador.sv(17) " "Verilog HDL Case Statement warning at Decodificador.sv(17): incomplete case statement has no default case item" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1618865185239 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S0 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"S0\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1618865185240 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S1 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"S1\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1618865185240 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S2 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"S2\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1618865185240 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mux_Imediato Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"Mux_Imediato\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1618865185240 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU1 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"ALU1\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1618865185240 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU0 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"ALU0\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1618865185240 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cin Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"Cin\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1618865185241 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mux_Memoria Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"Mux_Memoria\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1618865185241 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "externo Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"externo\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1618865185241 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Enable_Write Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"Enable_Write\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1618865185241 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"clear\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1618865185241 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Write_Pc Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"Write_Pc\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1618865185241 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Write_RAM Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"Write_RAM\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1618865185245 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Read_RAM Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"Read_RAM\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1618865185245 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A0 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"A0\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1618865185245 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A1 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"A1\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1618865185246 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A2 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"A2\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1618865185246 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "endereco_dados Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"endereco_dados\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1618865185246 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "endereco_Salto Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"endereco_Salto\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1618865185251 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B0 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"B0\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1618865185251 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B1 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"B1\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1618865185252 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B2 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"B2\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1618865185252 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Const_in Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"Const_in\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1618865185252 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Const_in\[0\] Decodificador.sv(16) " "Inferred latch for \"Const_in\[0\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185254 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Const_in\[1\] Decodificador.sv(16) " "Inferred latch for \"Const_in\[1\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185258 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Const_in\[2\] Decodificador.sv(16) " "Inferred latch for \"Const_in\[2\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185258 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Const_in\[3\] Decodificador.sv(16) " "Inferred latch for \"Const_in\[3\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185258 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2 Decodificador.sv(16) " "Inferred latch for \"B2\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185258 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1 Decodificador.sv(16) " "Inferred latch for \"B1\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185259 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B0 Decodificador.sv(16) " "Inferred latch for \"B0\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185259 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_Salto\[0\] Decodificador.sv(16) " "Inferred latch for \"endereco_Salto\[0\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185259 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_Salto\[1\] Decodificador.sv(16) " "Inferred latch for \"endereco_Salto\[1\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185259 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_Salto\[2\] Decodificador.sv(16) " "Inferred latch for \"endereco_Salto\[2\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185259 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_Salto\[3\] Decodificador.sv(16) " "Inferred latch for \"endereco_Salto\[3\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185259 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_Salto\[4\] Decodificador.sv(16) " "Inferred latch for \"endereco_Salto\[4\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185265 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_Salto\[5\] Decodificador.sv(16) " "Inferred latch for \"endereco_Salto\[5\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185265 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_dados\[0\] Decodificador.sv(16) " "Inferred latch for \"endereco_dados\[0\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185265 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_dados\[1\] Decodificador.sv(16) " "Inferred latch for \"endereco_dados\[1\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185265 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_dados\[2\] Decodificador.sv(16) " "Inferred latch for \"endereco_dados\[2\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185266 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_dados\[3\] Decodificador.sv(16) " "Inferred latch for \"endereco_dados\[3\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185266 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2 Decodificador.sv(16) " "Inferred latch for \"A2\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185266 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1 Decodificador.sv(16) " "Inferred latch for \"A1\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185266 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A0 Decodificador.sv(16) " "Inferred latch for \"A0\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185266 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_RAM Decodificador.sv(16) " "Inferred latch for \"Read_RAM\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185276 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_RAM Decodificador.sv(16) " "Inferred latch for \"Write_RAM\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185276 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_Pc Decodificador.sv(16) " "Inferred latch for \"Write_Pc\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185276 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear Decodificador.sv(16) " "Inferred latch for \"clear\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185276 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Enable_Write Decodificador.sv(16) " "Inferred latch for \"Enable_Write\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185276 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externo Decodificador.sv(16) " "Inferred latch for \"externo\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185276 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Memoria Decodificador.sv(16) " "Inferred latch for \"Mux_Memoria\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185276 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cin Decodificador.sv(16) " "Inferred latch for \"Cin\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185276 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU0 Decodificador.sv(16) " "Inferred latch for \"ALU0\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185277 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1 Decodificador.sv(16) " "Inferred latch for \"ALU1\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185277 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Imediato Decodificador.sv(16) " "Inferred latch for \"Mux_Imediato\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185284 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2 Decodificador.sv(16) " "Inferred latch for \"S2\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185284 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1 Decodificador.sv(16) " "Inferred latch for \"S1\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185284 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0 Decodificador.sv(16) " "Inferred latch for \"S0\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185284 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst1\"" {  } { { "ARQ_Lab1.bdf" "inst1" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 712 672 816 872 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865185294 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "G ALU.sv(13) " "Verilog HDL Always Construct warning at ALU.sv(13): inferring latch(es) for variable \"G\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ALU.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1618865185295 "|ARQ_Lab1|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[0\] ALU.sv(13) " "Inferred latch for \"G\[0\]\" at ALU.sv(13)" {  } { { "ALU.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ALU.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185296 "|ARQ_Lab1|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[1\] ALU.sv(13) " "Inferred latch for \"G\[1\]\" at ALU.sv(13)" {  } { { "ALU.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ALU.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185296 "|ARQ_Lab1|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[2\] ALU.sv(13) " "Inferred latch for \"G\[2\]\" at ALU.sv(13)" {  } { { "ALU.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ALU.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185296 "|ARQ_Lab1|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[3\] ALU.sv(13) " "Inferred latch for \"G\[3\]\" at ALU.sv(13)" {  } { { "ALU.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ALU.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1618865185296 "|ARQ_Lab1|ALU:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8x1 Mux8x1:Mux_A " "Elaborating entity \"Mux8x1\" for hierarchy \"Mux8x1:Mux_A\"" {  } { { "ARQ_Lab1.bdf" "Mux_A" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 296 552 680 520 "Mux_A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865185300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Mux8x1:Mux_A\|BUSMUX:inst6 " "Elaborating entity \"BUSMUX\" for hierarchy \"Mux8x1:Mux_A\|BUSMUX:inst6\"" {  } { { "Mux8x1.bdf" "inst6" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Mux8x1.bdf" { { 968 1128 1240 1056 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865185329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mux8x1:Mux_A\|BUSMUX:inst6 " "Elaborated megafunction instantiation \"Mux8x1:Mux_A\|BUSMUX:inst6\"" {  } { { "Mux8x1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Mux8x1.bdf" { { 968 1128 1240 1056 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865185331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mux8x1:Mux_A\|BUSMUX:inst6 " "Instantiated megafunction \"Mux8x1:Mux_A\|BUSMUX:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865185332 ""}  } { { "Mux8x1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Mux8x1.bdf" { { 968 1128 1240 1056 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618865185332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Mux8x1:Mux_A\|BUSMUX:inst6\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"Mux8x1:Mux_A\|BUSMUX:inst6\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865185375 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Mux8x1:Mux_A\|BUSMUX:inst6\|lpm_mux:\$00000 Mux8x1:Mux_A\|BUSMUX:inst6 " "Elaborated megafunction instantiation \"Mux8x1:Mux_A\|BUSMUX:inst6\|lpm_mux:\$00000\", which is child of megafunction instantiation \"Mux8x1:Mux_A\|BUSMUX:inst6\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Mux8x1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Mux8x1.bdf" { { 968 1128 1240 1056 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865185383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_omc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_omc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_omc " "Found entity 1: mux_omc" {  } { { "db/mux_omc.tdf" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/db/mux_omc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618865185457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618865185457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_omc Mux8x1:Mux_A\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_omc:auto_generated " "Elaborating entity \"mux_omc\" for hierarchy \"Mux8x1:Mux_A\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_omc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865185459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8_4_bits_registers 8_4_bits_registers:Register " "Elaborating entity \"8_4_bits_registers\" for hierarchy \"8_4_bits_registers:Register\"" {  } { { "ARQ_Lab1.bdf" "Register" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 144 216 368 368 "Register" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865185509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador_4_bits 8_4_bits_registers:Register\|Registrador_4_bits:inst " "Elaborating entity \"Registrador_4_bits\" for hierarchy \"8_4_bits_registers:Register\|Registrador_4_bits:inst\"" {  } { { "8_4_bits_registers.bdf" "inst" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_4_bits_registers.bdf" { { 224 400 528 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865185514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8_3AND 8_3AND:inst4 " "Elaborating entity \"8_3AND\" for hierarchy \"8_3AND:inst4\"" {  } { { "ARQ_Lab1.bdf" "inst4" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 152 -40 104 376 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865185530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8_bit_demux 8_bit_demux:inst3 " "Elaborating entity \"8_bit_demux\" for hierarchy \"8_bit_demux:inst3\"" {  } { { "ARQ_Lab1.bdf" "inst3" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 160 -272 -176 352 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865185535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4_bits_demux 8_bit_demux:inst3\|4_bits_demux:insasdasdasdt " "Elaborating entity \"4_bits_demux\" for hierarchy \"8_bit_demux:inst3\|4_bits_demux:insasdasdasdt\"" {  } { { "8_bit_demux.bdf" "insasdasdasdt" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_bit_demux.bdf" { { 328 520 616 456 "insasdasdasdt" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865185541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dados_16x4 Dados_16x4:Data_memory " "Elaborating entity \"Dados_16x4\" for hierarchy \"Dados_16x4:Data_memory\"" {  } { { "ARQ_Lab1.bdf" "Data_memory" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 592 1056 1272 736 "Data_memory" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865185562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrucao_64x17 Instrucao_64x17:inst14 " "Elaborating entity \"Instrucao_64x17\" for hierarchy \"Instrucao_64x17:inst14\"" {  } { { "ARQ_Lab1.bdf" "inst14" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 728 -664 -584 944 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865185624 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "5 0 64 Memoria_Instrucao.sv(9) " "Verilog HDL warning at Memoria_Instrucao.sv(9): number of words (5) in memory file does not match the number of elements in the address range \[0:64\]" {  } { { "Memoria_Instrucao.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1618865185625 "|ARQ_Lab1|Instrucao_64x17:inst14"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 Memoria_Instrucao.sv(7) " "Net \"RAM.data_a\" at Memoria_Instrucao.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria_Instrucao.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1618865185627 "|ARQ_Lab1|Instrucao_64x17:inst14"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 Memoria_Instrucao.sv(7) " "Net \"RAM.waddr_a\" at Memoria_Instrucao.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria_Instrucao.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1618865185628 "|ARQ_Lab1|Instrucao_64x17:inst14"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 Memoria_Instrucao.sv(7) " "Net \"RAM.we_a\" at Memoria_Instrucao.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria_Instrucao.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1618865185628 "|ARQ_Lab1|Instrucao_64x17:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst16 " "Elaborating entity \"PC\" for hierarchy \"PC:inst16\"" {  } { { "ARQ_Lab1.bdf" "inst16" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 424 -736 -496 536 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865185631 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PC.sv(35) " "Verilog HDL assignment warning at PC.sv(35): truncated value with size 32 to match size of target (6)" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1618865185632 "|ARQ_Lab1|PC:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PC.sv(40) " "Verilog HDL assignment warning at PC.sv(40): truncated value with size 32 to match size of target (6)" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1618865185632 "|ARQ_Lab1|PC:inst16"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "write_memoria PC.sv(7) " "Output port \"write_memoria\" at PC.sv(7) has no driver" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1618865185632 "|ARQ_Lab1|PC:inst16"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Dados_16x4:Data_memory\|RAM " "RAM logic \"Dados_16x4:Data_memory\|RAM\" is uninferred due to inappropriate RAM size" {  } { { "Memoria_dados.sv" "RAM" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_dados.sv" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1618865185710 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1618865185710 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 65 C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/db/ARQ_Lab1.ram0_Instrucao_64x17_16b39421.hdl.mif " "Memory depth (128) in the design file differs from memory depth (65) in the Memory Initialization File \"C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/db/ARQ_Lab1.ram0_Instrucao_64x17_16b39421.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1618865185712 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/db/ARQ_Lab1.ram0_Instrucao_64x17_16b39421.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/db/ARQ_Lab1.ram0_Instrucao_64x17_16b39421.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1618865185712 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "21 " "Inferred 21 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Instrucao_64x17:inst14\|RAM~0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instrucao_64x17:inst14\|RAM~0\"" {  } { { "Memoria_Instrucao.sv" "RAM~0" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 7 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865185743 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instrucao_64x17:inst14\|RAM~1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instrucao_64x17:inst14\|RAM~1\"" {  } { { "Memoria_Instrucao.sv" "RAM~1" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 7 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865185743 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instrucao_64x17:inst14\|RAM~2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instrucao_64x17:inst14\|RAM~2\"" {  } { { "Memoria_Instrucao.sv" "RAM~2" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 7 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865185743 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instrucao_64x17:inst14\|RAM~3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instrucao_64x17:inst14\|RAM~3\"" {  } { { "Memoria_Instrucao.sv" "RAM~3" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 7 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865185743 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instrucao_64x17:inst14\|RAM~4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instrucao_64x17:inst14\|RAM~4\"" {  } { { "Memoria_Instrucao.sv" "RAM~4" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 7 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865185743 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instrucao_64x17:inst14\|RAM~5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instrucao_64x17:inst14\|RAM~5\"" {  } { { "Memoria_Instrucao.sv" "RAM~5" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 7 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865185743 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instrucao_64x17:inst14\|RAM~6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instrucao_64x17:inst14\|RAM~6\"" {  } { { "Memoria_Instrucao.sv" "RAM~6" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 7 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865185743 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instrucao_64x17:inst14\|RAM~7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instrucao_64x17:inst14\|RAM~7\"" {  } { { "Memoria_Instrucao.sv" "RAM~7" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 7 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865185743 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instrucao_64x17:inst14\|RAM~8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instrucao_64x17:inst14\|RAM~8\"" {  } { { "Memoria_Instrucao.sv" "RAM~8" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 7 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865185743 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instrucao_64x17:inst14\|RAM~9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instrucao_64x17:inst14\|RAM~9\"" {  } { { "Memoria_Instrucao.sv" "RAM~9" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 7 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865185743 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instrucao_64x17:inst14\|RAM~10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instrucao_64x17:inst14\|RAM~10\"" {  } { { "Memoria_Instrucao.sv" "RAM~10" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 7 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865185743 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instrucao_64x17:inst14\|RAM~11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instrucao_64x17:inst14\|RAM~11\"" {  } { { "Memoria_Instrucao.sv" "RAM~11" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 7 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865185743 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instrucao_64x17:inst14\|RAM~12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instrucao_64x17:inst14\|RAM~12\"" {  } { { "Memoria_Instrucao.sv" "RAM~12" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 7 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865185743 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instrucao_64x17:inst14\|RAM~13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instrucao_64x17:inst14\|RAM~13\"" {  } { { "Memoria_Instrucao.sv" "RAM~13" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 7 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865185743 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instrucao_64x17:inst14\|RAM~14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instrucao_64x17:inst14\|RAM~14\"" {  } { { "Memoria_Instrucao.sv" "RAM~14" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 7 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865185743 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instrucao_64x17:inst14\|RAM~15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instrucao_64x17:inst14\|RAM~15\"" {  } { { "Memoria_Instrucao.sv" "RAM~15" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 7 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865185743 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Instrucao_64x17:inst14\|RAM~16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Instrucao_64x17:inst14\|RAM~16\"" {  } { { "Memoria_Instrucao.sv" "RAM~16" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 7 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865185743 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dados_16x4:Data_memory\|RAM~64 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dados_16x4:Data_memory\|RAM~64\"" {  } { { "Memoria_dados.sv" "RAM~64" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_dados.sv" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865185743 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dados_16x4:Data_memory\|RAM~65 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dados_16x4:Data_memory\|RAM~65\"" {  } { { "Memoria_dados.sv" "RAM~65" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_dados.sv" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865185743 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dados_16x4:Data_memory\|RAM~66 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dados_16x4:Data_memory\|RAM~66\"" {  } { { "Memoria_dados.sv" "RAM~66" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_dados.sv" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865185743 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Dados_16x4:Data_memory\|RAM~67 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Dados_16x4:Data_memory\|RAM~67\"" {  } { { "Memoria_dados.sv" "RAM~67" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_dados.sv" 10 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865185743 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1618865185743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instrucao_64x17:inst14\|lpm_mux:RAM_rtl_0 " "Elaborated megafunction instantiation \"Instrucao_64x17:inst14\|lpm_mux:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865185780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instrucao_64x17:inst14\|lpm_mux:RAM_rtl_0 " "Instantiated megafunction \"Instrucao_64x17:inst14\|lpm_mux:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865185781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865185781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865185781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865185781 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618865185781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_k6d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_k6d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k6d " "Found entity 1: mux_k6d" {  } { { "db/mux_k6d.tdf" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/db/mux_k6d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618865185871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618865185871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instrucao_64x17:inst14\|lpm_mux:RAM_rtl_1 " "Elaborated megafunction instantiation \"Instrucao_64x17:inst14\|lpm_mux:RAM_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865185917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instrucao_64x17:inst14\|lpm_mux:RAM_rtl_1 " "Instantiated megafunction \"Instrucao_64x17:inst14\|lpm_mux:RAM_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865185917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865185917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865185917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865185917 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618865185917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aqc " "Found entity 1: mux_aqc" {  } { { "db/mux_aqc.tdf" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/db/mux_aqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618865185998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618865185998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instrucao_64x17:inst14\|lpm_mux:RAM_rtl_12 " "Elaborated megafunction instantiation \"Instrucao_64x17:inst14\|lpm_mux:RAM_rtl_12\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865186130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instrucao_64x17:inst14\|lpm_mux:RAM_rtl_12 " "Instantiated megafunction \"Instrucao_64x17:inst14\|lpm_mux:RAM_rtl_12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865186130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865186130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865186130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865186130 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618865186130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instrucao_64x17:inst14\|lpm_mux:RAM_rtl_13 " "Elaborated megafunction instantiation \"Instrucao_64x17:inst14\|lpm_mux:RAM_rtl_13\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865186146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instrucao_64x17:inst14\|lpm_mux:RAM_rtl_13 " "Instantiated megafunction \"Instrucao_64x17:inst14\|lpm_mux:RAM_rtl_13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865186146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865186146 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618865186146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instrucao_64x17:inst14\|lpm_mux:RAM_rtl_14 " "Elaborated megafunction instantiation \"Instrucao_64x17:inst14\|lpm_mux:RAM_rtl_14\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865186163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instrucao_64x17:inst14\|lpm_mux:RAM_rtl_14 " "Instantiated megafunction \"Instrucao_64x17:inst14\|lpm_mux:RAM_rtl_14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865186163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865186163 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618865186163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instrucao_64x17:inst14\|lpm_mux:RAM_rtl_15 " "Elaborated megafunction instantiation \"Instrucao_64x17:inst14\|lpm_mux:RAM_rtl_15\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865186176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instrucao_64x17:inst14\|lpm_mux:RAM_rtl_15 " "Instantiated megafunction \"Instrucao_64x17:inst14\|lpm_mux:RAM_rtl_15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865186177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865186177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865186177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865186177 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618865186177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instrucao_64x17:inst14\|lpm_mux:RAM_rtl_16 " "Elaborated megafunction instantiation \"Instrucao_64x17:inst14\|lpm_mux:RAM_rtl_16\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865186191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instrucao_64x17:inst14\|lpm_mux:RAM_rtl_16 " "Instantiated megafunction \"Instrucao_64x17:inst14\|lpm_mux:RAM_rtl_16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865186191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 128 " "Parameter \"LPM_SIZE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865186191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 7 " "Parameter \"LPM_WIDTHS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865186191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865186191 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618865186191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Dados_16x4:Data_memory\|lpm_mux:RAM_rtl_17 " "Elaborated megafunction instantiation \"Dados_16x4:Data_memory\|lpm_mux:RAM_rtl_17\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618865186205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dados_16x4:Data_memory\|lpm_mux:RAM_rtl_17 " "Instantiated megafunction \"Dados_16x4:Data_memory\|lpm_mux:RAM_rtl_17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865186205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865186205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865186205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618865186205 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1618865186205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/db/mux_joc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618865186288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618865186288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618865186809 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 19 17:46:26 2021 " "Processing ended: Mon Apr 19 17:46:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618865186809 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618865186809 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618865186809 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618865186809 ""}
