// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "01/05/2019 04:08:31"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ca6 (
	ready,
	clk,
	rst,
	inputx,
	start,
	busy,
	cntcout,
	countinit,
	counten,
	taninit,
	xselector,
	romselector,
	x2selector,
	x2multiselector,
	xloaden,
	tanloaden,
	termxselector,
	termmultselector,
	termloadenable,
	adderout,
	multipout,
	mux1,
	mux2,
	mux3,
	ntst,
	ptst,
	result,
	romo,
	termo,
	xreg);
output 	ready;
input 	clk;
input 	rst;
input 	[15:0] inputx;
input 	start;
output 	busy;
output 	cntcout;
output 	countinit;
output 	counten;
output 	taninit;
output 	xselector;
output 	romselector;
output 	x2selector;
output 	x2multiselector;
output 	xloaden;
output 	tanloaden;
output 	termxselector;
output 	termmultselector;
output 	termloadenable;
output 	[15:0] adderout;
output 	[15:0] multipout;
output 	[15:0] mux1;
output 	[15:0] mux2;
output 	[15:0] mux3;
output 	[2:0] ntst;
output 	[2:0] ptst;
output 	[15:0] result;
output 	[15:0] romo;
output 	[15:0] termo;
output 	[15:0] xreg;

// Design Ports Information
// mux1[15]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1[14]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1[13]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1[12]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1[11]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1[10]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1[9]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1[8]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1[7]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1[6]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1[5]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1[4]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1[3]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1[2]	=>  Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1[1]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux1[0]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2[15]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2[14]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2[13]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2[12]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2[11]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2[10]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2[9]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2[8]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2[7]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2[6]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2[5]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2[4]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2[3]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2[2]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2[1]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux2[0]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux3[15]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux3[14]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux3[13]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux3[12]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux3[11]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux3[10]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux3[9]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux3[8]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux3[7]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux3[6]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux3[5]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux3[4]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux3[3]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux3[2]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux3[1]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mux3[0]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ready	=>  Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// busy	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// cntcout	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// countinit	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counten	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// taninit	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// xselector	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// romselector	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x2selector	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// x2multiselector	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// xloaden	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// tanloaden	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// termxselector	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// termmultselector	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// termloadenable	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// adderout[15]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// adderout[14]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// adderout[13]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// adderout[12]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// adderout[11]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// adderout[10]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// adderout[9]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// adderout[8]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// adderout[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// adderout[6]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// adderout[5]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// adderout[4]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// adderout[3]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// adderout[2]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// adderout[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// adderout[0]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// multipout[15]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// multipout[14]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// multipout[13]	=>  Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// multipout[12]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// multipout[11]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// multipout[10]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// multipout[9]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// multipout[8]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// multipout[7]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// multipout[6]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// multipout[5]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// multipout[4]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// multipout[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// multipout[2]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// multipout[1]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// multipout[0]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ntst[2]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ntst[1]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ntst[0]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ptst[2]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ptst[1]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ptst[0]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[15]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[14]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[13]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[12]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[11]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[10]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[9]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[8]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[7]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[6]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[5]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[4]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[3]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[2]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[1]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// result[0]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// romo[15]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// romo[14]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// romo[13]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// romo[12]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// romo[11]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// romo[10]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// romo[9]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// romo[8]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// romo[7]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// romo[6]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// romo[5]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// romo[4]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// romo[3]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// romo[2]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// romo[1]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// romo[0]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// termo[15]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// termo[14]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// termo[13]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// termo[12]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// termo[11]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// termo[10]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// termo[9]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// termo[8]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// termo[7]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// termo[6]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// termo[5]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// termo[4]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// termo[3]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// termo[2]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// termo[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// termo[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// xreg[15]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// xreg[14]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// xreg[13]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// xreg[12]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// xreg[11]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// xreg[10]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// xreg[9]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// xreg[8]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// xreg[7]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// xreg[6]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// xreg[5]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// xreg[4]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// xreg[3]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// xreg[2]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// xreg[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// xreg[0]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// start	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inputx[15]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inputx[14]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inputx[13]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inputx[12]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inputx[11]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inputx[10]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inputx[9]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inputx[8]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inputx[7]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inputx[6]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inputx[5]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inputx[4]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inputx[3]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inputx[2]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inputx[1]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// inputx[0]	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("ca6_v.sdo");
// synopsys translate_on

wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~dataout ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~0 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~1 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~2 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~3 ;
wire \start~combout ;
wire \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ;
wire \~GND~combout ;
wire \rst~combout ;
wire \rst~clkctrl_outclk ;
wire \CONTROLLER|ps.calcx2~regout ;
wire \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|_~0_combout ;
wire \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0_combout ;
wire \CONTROLLER|ns.termcalc~0_combout ;
wire \CONTROLLER|ps.termcalc~regout ;
wire \CONTROLLER|Selector2~0_combout ;
wire \CONTROLLER|ps.tg1~regout ;
wire \CONTROLLER|Selector0~0_combout ;
wire \CONTROLLER|ps.idle~regout ;
wire \CONTROLLER|Selector1~0_combout ;
wire \CONTROLLER|ps.starting~regout ;
wire \CONTROLLER|ns.loading~0_combout ;
wire \CONTROLLER|ps.loading~regout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \CONTROLLER|termlden~combout ;
wire \CONTROLLER|cnten~combout ;
wire \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ;
wire \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ;
wire \DATAPATH|mux2|out[12]~45_combout ;
wire \DATAPATH|mux2|out[14]~47_combout ;
wire \DATAPATH|mux2|out[15]~48_combout ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~0 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~1 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~2 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~3 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \DATAPATH|mux|out[14]~17_combout ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \DATAPATH|mux|out[12]~19_combout ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \DATAPATH|mux|out[13]~18_combout ;
wire \DATAPATH|mux2|out[13]~46_combout ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \DATAPATH|mux|out[11]~20_combout ;
wire \DATAPATH|mux2|out[11]~44_combout ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \DATAPATH|mux|out[10]~21_combout ;
wire \DATAPATH|mux2|out[10]~43_combout ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \DATAPATH|mux|out[9]~22_combout ;
wire \DATAPATH|mux2|out[9]~42_combout ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \DATAPATH|mux|out[8]~23_combout ;
wire \DATAPATH|mux2|out[8]~41_combout ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \DATAPATH|mux|out[7]~24_combout ;
wire \DATAPATH|mux2|out[7]~40_combout ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \DATAPATH|mux|out[6]~25_combout ;
wire \DATAPATH|mux2|out[6]~39_combout ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \DATAPATH|mux|out[5]~26_combout ;
wire \DATAPATH|mux2|out[5]~38_combout ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \DATAPATH|mux|out[4]~27_combout ;
wire \DATAPATH|mux2|out[4]~37_combout ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \DATAPATH|mux|out[3]~28_combout ;
wire \DATAPATH|mux2|out[3]~36_combout ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \DATAPATH|mux|out[2]~29_combout ;
wire \DATAPATH|mux2|out[2]~35_combout ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \DATAPATH|mux|out[1]~30_combout ;
wire \DATAPATH|mux2|out[1]~34_combout ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \DATAPATH|mux|out[0]~31_combout ;
wire \DATAPATH|mux2|out[0]~33_combout ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_mult1~dataout ;
wire \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \DATAPATH|mux|out[15]~16_combout ;
wire \DATAPATH|mux2|out[15]~16_combout ;
wire \DATAPATH|mux2|out[15]~17_combout ;
wire \DATAPATH|mux2|out[14]~18_combout ;
wire \DATAPATH|mux2|out[13]~19_combout ;
wire \DATAPATH|x2reg|dffs[12]~feeder_combout ;
wire \DATAPATH|mux2|out[12]~20_combout ;
wire \DATAPATH|mux2|out[11]~21_combout ;
wire \DATAPATH|mux2|out[10]~22_combout ;
wire \DATAPATH|mux2|out[9]~23_combout ;
wire \DATAPATH|mux2|out[8]~24_combout ;
wire \DATAPATH|mux2|out[7]~25_combout ;
wire \DATAPATH|mux2|out[6]~26_combout ;
wire \DATAPATH|mux2|out[5]~27_combout ;
wire \DATAPATH|mux2|out[4]~28_combout ;
wire \DATAPATH|mux2|out[3]~29_combout ;
wire \DATAPATH|mux2|out[2]~30_combout ;
wire \DATAPATH|mux2|out[1]~31_combout ;
wire \DATAPATH|mux2|out[0]~32_combout ;
wire \CONTROLLER|busy~0_combout ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[0]~1 ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[1]~3 ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[2]~5 ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[3]~7 ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[4]~9 ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[5]~11 ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[6]~13 ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[7]~15 ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[8]~17 ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[9]~19 ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[10]~21 ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[11]~23 ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[12]~25 ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[13]~27 ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[14]~29 ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout ;
wire \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout ;
wire \CONTROLLER|WideOr4~2_combout ;
wire \CONTROLLER|WideOr4~3_combout ;
wire \CONTROLLER|WideOr3~0_combout ;
wire \DATAPATH|termReg|dffs[15]~_Duplicate_1_regout ;
wire \DATAPATH|termReg|dffs[14]~_Duplicate_1_regout ;
wire \DATAPATH|termReg|dffs[13]~_Duplicate_1_regout ;
wire \DATAPATH|termReg|dffs[12]~_Duplicate_1_regout ;
wire \DATAPATH|termReg|dffs[11]~_Duplicate_1_regout ;
wire \DATAPATH|termReg|dffs[10]~_Duplicate_1_regout ;
wire \DATAPATH|termReg|dffs[9]~_Duplicate_1_regout ;
wire \DATAPATH|termReg|dffs[8]~_Duplicate_1_regout ;
wire \DATAPATH|termReg|dffs[7]~_Duplicate_1_regout ;
wire \DATAPATH|termReg|dffs[6]~_Duplicate_1_regout ;
wire \DATAPATH|termReg|dffs[5]~_Duplicate_1_regout ;
wire \DATAPATH|termReg|dffs[4]~_Duplicate_1_regout ;
wire \DATAPATH|termReg|dffs[3]~_Duplicate_1_regout ;
wire \DATAPATH|termReg|dffs[2]~_Duplicate_1_regout ;
wire \DATAPATH|termReg|dffs[1]~_Duplicate_1_regout ;
wire \DATAPATH|termReg|dffs[0]~_Duplicate_1_regout ;
wire [15:0] \inputx~combout ;
wire [2:0] \CONTROLLER|ntest ;
wire [2:0] \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|safe_q ;
wire [2:0] \CONTROLLER|ptest ;
wire [15:0] \DATAPATH|tan|dffs ;
wire [15:0] \DATAPATH|ROM|altsyncram_component|auto_generated|q_a ;
wire [15:0] \DATAPATH|x2reg|dffs ;

wire [35:0] \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [15:0] \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~0  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~1  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~2  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~3  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~dataout  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT1  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT2  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT3  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT4  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT5  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT6  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT7  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT8  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT9  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT10  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT11  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT12  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT13  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT14  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT15  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT16  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT17  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT18  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT19  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT20  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT21  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT22  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT23  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT24  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT25  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT26  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT27  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT28  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT29  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT30  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT31  = \DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \DATAPATH|ROM|altsyncram_component|auto_generated|q_a [0] = \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \DATAPATH|ROM|altsyncram_component|auto_generated|q_a [1] = \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \DATAPATH|ROM|altsyncram_component|auto_generated|q_a [2] = \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \DATAPATH|ROM|altsyncram_component|auto_generated|q_a [3] = \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \DATAPATH|ROM|altsyncram_component|auto_generated|q_a [4] = \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \DATAPATH|ROM|altsyncram_component|auto_generated|q_a [5] = \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \DATAPATH|ROM|altsyncram_component|auto_generated|q_a [6] = \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \DATAPATH|ROM|altsyncram_component|auto_generated|q_a [7] = \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \DATAPATH|ROM|altsyncram_component|auto_generated|q_a [8] = \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \DATAPATH|ROM|altsyncram_component|auto_generated|q_a [9] = \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \DATAPATH|ROM|altsyncram_component|auto_generated|q_a [10] = \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \DATAPATH|ROM|altsyncram_component|auto_generated|q_a [11] = \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \DATAPATH|ROM|altsyncram_component|auto_generated|q_a [12] = \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \DATAPATH|ROM|altsyncram_component|auto_generated|q_a [13] = \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \DATAPATH|ROM|altsyncram_component|auto_generated|q_a [14] = \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \DATAPATH|ROM|altsyncram_component|auto_generated|q_a [15] = \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~0  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~1  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~2  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~3  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~dataout  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT1  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT2  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT3  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT4  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT5  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT6  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT7  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT8  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT9  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT10  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT11  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT12  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT13  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT14  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT15  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT16  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT17  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT18  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT19  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT20  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT21  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT22  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT23  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT24  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT25  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT26  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT27  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT28  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT29  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT30  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT31  = \DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inputx[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inputx~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inputx[10]));
// synopsys translate_off
defparam \inputx[10]~I .input_async_reset = "none";
defparam \inputx[10]~I .input_power_up = "low";
defparam \inputx[10]~I .input_register_mode = "none";
defparam \inputx[10]~I .input_sync_reset = "none";
defparam \inputx[10]~I .oe_async_reset = "none";
defparam \inputx[10]~I .oe_power_up = "low";
defparam \inputx[10]~I .oe_register_mode = "none";
defparam \inputx[10]~I .oe_sync_reset = "none";
defparam \inputx[10]~I .operation_mode = "input";
defparam \inputx[10]~I .output_async_reset = "none";
defparam \inputx[10]~I .output_power_up = "low";
defparam \inputx[10]~I .output_register_mode = "none";
defparam \inputx[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inputx[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inputx~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inputx[1]));
// synopsys translate_off
defparam \inputx[1]~I .input_async_reset = "none";
defparam \inputx[1]~I .input_power_up = "low";
defparam \inputx[1]~I .input_register_mode = "none";
defparam \inputx[1]~I .input_sync_reset = "none";
defparam \inputx[1]~I .oe_async_reset = "none";
defparam \inputx[1]~I .oe_power_up = "low";
defparam \inputx[1]~I .oe_register_mode = "none";
defparam \inputx[1]~I .oe_sync_reset = "none";
defparam \inputx[1]~I .operation_mode = "input";
defparam \inputx[1]~I .output_async_reset = "none";
defparam \inputx[1]~I .output_power_up = "low";
defparam \inputx[1]~I .output_register_mode = "none";
defparam \inputx[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \start~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\start~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(start));
// synopsys translate_off
defparam \start~I .input_async_reset = "none";
defparam \start~I .input_power_up = "low";
defparam \start~I .input_register_mode = "none";
defparam \start~I .input_sync_reset = "none";
defparam \start~I .oe_async_reset = "none";
defparam \start~I .oe_power_up = "low";
defparam \start~I .oe_register_mode = "none";
defparam \start~I .oe_sync_reset = "none";
defparam \start~I .operation_mode = "input";
defparam \start~I .output_async_reset = "none";
defparam \start~I .output_power_up = "low";
defparam \start~I .output_register_mode = "none";
defparam \start~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneii_lcell_comb \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout  = \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|safe_q [0] $ (VCC)
// \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|safe_q [0])

	.dataa(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|safe_q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.cout(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cycloneii_lcell_comb \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout  = (\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|safe_q [1] & (!\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT )) # 
// (!\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|safe_q [1] & ((\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (GND)))
// \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY((!\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (!\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|safe_q [1]))

	.dataa(vcc),
	.datab(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.combout(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.cout(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \rst~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rst~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rst));
// synopsys translate_off
defparam \rst~I .input_async_reset = "none";
defparam \rst~I .input_power_up = "low";
defparam \rst~I .input_register_mode = "none";
defparam \rst~I .input_sync_reset = "none";
defparam \rst~I .oe_async_reset = "none";
defparam \rst~I .oe_power_up = "low";
defparam \rst~I .oe_register_mode = "none";
defparam \rst~I .oe_sync_reset = "none";
defparam \rst~I .operation_mode = "input";
defparam \rst~I .output_async_reset = "none";
defparam \rst~I .output_power_up = "low";
defparam \rst~I .output_register_mode = "none";
defparam \rst~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \rst~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\rst~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~clkctrl_outclk ));
// synopsys translate_off
defparam \rst~clkctrl .clock_type = "global clock";
defparam \rst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X24_Y14_N29
cycloneii_lcell_ff \CONTROLLER|ps.calcx2 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CONTROLLER|ps.loading~regout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER|ps.calcx2~regout ));

// Location: LCCOMB_X16_Y14_N30
cycloneii_lcell_comb \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|_~0 (
// Equation(s):
// \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|_~0_combout  = (\CONTROLLER|ps.loading~regout ) # ((\CONTROLLER|ps.calcx2~regout ) # (\CONTROLLER|ps.termcalc~regout ))

	.dataa(vcc),
	.datab(\CONTROLLER|ps.loading~regout ),
	.datac(\CONTROLLER|ps.calcx2~regout ),
	.datad(\CONTROLLER|ps.termcalc~regout ),
	.cin(gnd),
	.combout(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|_~0 .lut_mask = 16'hFFFC;
defparam \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y14_N23
cycloneii_lcell_ff \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.sdata(\~GND~combout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\CONTROLLER|ps.loading~regout ),
	.ena(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|safe_q [1]));

// Location: LCCOMB_X16_Y14_N24
cycloneii_lcell_comb \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout  = (\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|safe_q [2] & (\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  $ (GND))) # 
// (!\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|safe_q [2] & (!\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  & VCC))
// \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY((\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|safe_q [2] & !\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ))

	.dataa(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.combout(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.cout(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cycloneii_lcell_comb \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0 (
// Equation(s):
// \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0_combout  = \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.combout(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0 .lut_mask = 16'hF0F0;
defparam \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneii_lcell_comb \CONTROLLER|ns.termcalc~0 (
// Equation(s):
// \CONTROLLER|ns.termcalc~0_combout  = (\CONTROLLER|ps.tg1~regout  & !\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0_combout )

	.dataa(\CONTROLLER|ps.tg1~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0_combout ),
	.cin(gnd),
	.combout(\CONTROLLER|ns.termcalc~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER|ns.termcalc~0 .lut_mask = 16'h00AA;
defparam \CONTROLLER|ns.termcalc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N11
cycloneii_lcell_ff \CONTROLLER|ps.termcalc (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CONTROLLER|ns.termcalc~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER|ps.termcalc~regout ));

// Location: LCCOMB_X25_Y14_N26
cycloneii_lcell_comb \CONTROLLER|Selector2~0 (
// Equation(s):
// \CONTROLLER|Selector2~0_combout  = (\CONTROLLER|ps.calcx2~regout ) # ((\CONTROLLER|ps.termcalc~regout  & !\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0_combout ))

	.dataa(\CONTROLLER|ps.termcalc~regout ),
	.datab(vcc),
	.datac(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0_combout ),
	.datad(\CONTROLLER|ps.calcx2~regout ),
	.cin(gnd),
	.combout(\CONTROLLER|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER|Selector2~0 .lut_mask = 16'hFF0A;
defparam \CONTROLLER|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N13
cycloneii_lcell_ff \CONTROLLER|ps.tg1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\CONTROLLER|Selector2~0_combout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER|ps.tg1~regout ));

// Location: LCCOMB_X16_Y14_N28
cycloneii_lcell_comb \CONTROLLER|ptest[2] (
// Equation(s):
// \CONTROLLER|ptest [2] = (\CONTROLLER|ps.termcalc~regout ) # (\CONTROLLER|ps.tg1~regout )

	.dataa(vcc),
	.datab(\CONTROLLER|ps.termcalc~regout ),
	.datac(vcc),
	.datad(\CONTROLLER|ps.tg1~regout ),
	.cin(gnd),
	.combout(\CONTROLLER|ptest [2]),
	.cout());
// synopsys translate_off
defparam \CONTROLLER|ptest[2] .lut_mask = 16'hFFCC;
defparam \CONTROLLER|ptest[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneii_lcell_comb \CONTROLLER|Selector0~0 (
// Equation(s):
// \CONTROLLER|Selector0~0_combout  = (\start~combout  & (((!\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0_combout )) # (!\CONTROLLER|ptest [2]))) # (!\start~combout  & (\CONTROLLER|ps.idle~regout  & 
// ((!\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0_combout ) # (!\CONTROLLER|ptest [2]))))

	.dataa(\start~combout ),
	.datab(\CONTROLLER|ptest [2]),
	.datac(\CONTROLLER|ps.idle~regout ),
	.datad(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0_combout ),
	.cin(gnd),
	.combout(\CONTROLLER|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER|Selector0~0 .lut_mask = 16'h32FA;
defparam \CONTROLLER|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y14_N13
cycloneii_lcell_ff \CONTROLLER|ps.idle (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CONTROLLER|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER|ps.idle~regout ));

// Location: LCCOMB_X16_Y14_N18
cycloneii_lcell_comb \CONTROLLER|Selector1~0 (
// Equation(s):
// \CONTROLLER|Selector1~0_combout  = (\start~combout  & ((\CONTROLLER|ps.starting~regout ) # (!\CONTROLLER|ps.idle~regout )))

	.dataa(\start~combout ),
	.datab(vcc),
	.datac(\CONTROLLER|ps.starting~regout ),
	.datad(\CONTROLLER|ps.idle~regout ),
	.cin(gnd),
	.combout(\CONTROLLER|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER|Selector1~0 .lut_mask = 16'hA0AA;
defparam \CONTROLLER|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y14_N19
cycloneii_lcell_ff \CONTROLLER|ps.starting (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CONTROLLER|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER|ps.starting~regout ));

// Location: LCCOMB_X16_Y14_N2
cycloneii_lcell_comb \CONTROLLER|ns.loading~0 (
// Equation(s):
// \CONTROLLER|ns.loading~0_combout  = (!\start~combout  & \CONTROLLER|ps.starting~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\start~combout ),
	.datad(\CONTROLLER|ps.starting~regout ),
	.cin(gnd),
	.combout(\CONTROLLER|ns.loading~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER|ns.loading~0 .lut_mask = 16'h0F00;
defparam \CONTROLLER|ns.loading~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y14_N3
cycloneii_lcell_ff \CONTROLLER|ps.loading (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CONTROLLER|ns.loading~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CONTROLLER|ps.loading~regout ));

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inputx[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inputx~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inputx[15]));
// synopsys translate_off
defparam \inputx[15]~I .input_async_reset = "none";
defparam \inputx[15]~I .input_power_up = "low";
defparam \inputx[15]~I .input_register_mode = "none";
defparam \inputx[15]~I .input_sync_reset = "none";
defparam \inputx[15]~I .oe_async_reset = "none";
defparam \inputx[15]~I .oe_power_up = "low";
defparam \inputx[15]~I .oe_register_mode = "none";
defparam \inputx[15]~I .oe_sync_reset = "none";
defparam \inputx[15]~I .operation_mode = "input";
defparam \inputx[15]~I .output_async_reset = "none";
defparam \inputx[15]~I .output_power_up = "low";
defparam \inputx[15]~I .output_register_mode = "none";
defparam \inputx[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneii_lcell_comb \CONTROLLER|termlden (
// Equation(s):
// \CONTROLLER|termlden~combout  = (\CONTROLLER|ps.loading~regout ) # (\CONTROLLER|ps.termcalc~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CONTROLLER|ps.loading~regout ),
	.datad(\CONTROLLER|ps.termcalc~regout ),
	.cin(gnd),
	.combout(\CONTROLLER|termlden~combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER|termlden .lut_mask = 16'hFFF0;
defparam \CONTROLLER|termlden .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneii_lcell_comb \CONTROLLER|cnten (
// Equation(s):
// \CONTROLLER|cnten~combout  = (\CONTROLLER|ps.calcx2~regout ) # (\CONTROLLER|ps.termcalc~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\CONTROLLER|ps.calcx2~regout ),
	.datad(\CONTROLLER|ps.termcalc~regout ),
	.cin(gnd),
	.combout(\CONTROLLER|cnten~combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER|cnten .lut_mask = 16'hFFF0;
defparam \CONTROLLER|cnten .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inputx[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inputx~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inputx[0]));
// synopsys translate_off
defparam \inputx[0]~I .input_async_reset = "none";
defparam \inputx[0]~I .input_power_up = "low";
defparam \inputx[0]~I .input_register_mode = "none";
defparam \inputx[0]~I .input_sync_reset = "none";
defparam \inputx[0]~I .oe_async_reset = "none";
defparam \inputx[0]~I .oe_power_up = "low";
defparam \inputx[0]~I .oe_register_mode = "none";
defparam \inputx[0]~I .oe_sync_reset = "none";
defparam \inputx[0]~I .operation_mode = "input";
defparam \inputx[0]~I .output_async_reset = "none";
defparam \inputx[0]~I .output_power_up = "low";
defparam \inputx[0]~I .output_register_mode = "none";
defparam \inputx[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inputx[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inputx~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inputx[2]));
// synopsys translate_off
defparam \inputx[2]~I .input_async_reset = "none";
defparam \inputx[2]~I .input_power_up = "low";
defparam \inputx[2]~I .input_register_mode = "none";
defparam \inputx[2]~I .input_sync_reset = "none";
defparam \inputx[2]~I .oe_async_reset = "none";
defparam \inputx[2]~I .oe_power_up = "low";
defparam \inputx[2]~I .oe_register_mode = "none";
defparam \inputx[2]~I .oe_sync_reset = "none";
defparam \inputx[2]~I .operation_mode = "input";
defparam \inputx[2]~I .output_async_reset = "none";
defparam \inputx[2]~I .output_power_up = "low";
defparam \inputx[2]~I .output_register_mode = "none";
defparam \inputx[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inputx[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inputx~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inputx[3]));
// synopsys translate_off
defparam \inputx[3]~I .input_async_reset = "none";
defparam \inputx[3]~I .input_power_up = "low";
defparam \inputx[3]~I .input_register_mode = "none";
defparam \inputx[3]~I .input_sync_reset = "none";
defparam \inputx[3]~I .oe_async_reset = "none";
defparam \inputx[3]~I .oe_power_up = "low";
defparam \inputx[3]~I .oe_register_mode = "none";
defparam \inputx[3]~I .oe_sync_reset = "none";
defparam \inputx[3]~I .operation_mode = "input";
defparam \inputx[3]~I .output_async_reset = "none";
defparam \inputx[3]~I .output_power_up = "low";
defparam \inputx[3]~I .output_register_mode = "none";
defparam \inputx[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inputx[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inputx~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inputx[4]));
// synopsys translate_off
defparam \inputx[4]~I .input_async_reset = "none";
defparam \inputx[4]~I .input_power_up = "low";
defparam \inputx[4]~I .input_register_mode = "none";
defparam \inputx[4]~I .input_sync_reset = "none";
defparam \inputx[4]~I .oe_async_reset = "none";
defparam \inputx[4]~I .oe_power_up = "low";
defparam \inputx[4]~I .oe_register_mode = "none";
defparam \inputx[4]~I .oe_sync_reset = "none";
defparam \inputx[4]~I .operation_mode = "input";
defparam \inputx[4]~I .output_async_reset = "none";
defparam \inputx[4]~I .output_power_up = "low";
defparam \inputx[4]~I .output_register_mode = "none";
defparam \inputx[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inputx[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inputx~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inputx[5]));
// synopsys translate_off
defparam \inputx[5]~I .input_async_reset = "none";
defparam \inputx[5]~I .input_power_up = "low";
defparam \inputx[5]~I .input_register_mode = "none";
defparam \inputx[5]~I .input_sync_reset = "none";
defparam \inputx[5]~I .oe_async_reset = "none";
defparam \inputx[5]~I .oe_power_up = "low";
defparam \inputx[5]~I .oe_register_mode = "none";
defparam \inputx[5]~I .oe_sync_reset = "none";
defparam \inputx[5]~I .operation_mode = "input";
defparam \inputx[5]~I .output_async_reset = "none";
defparam \inputx[5]~I .output_power_up = "low";
defparam \inputx[5]~I .output_register_mode = "none";
defparam \inputx[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inputx[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inputx~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inputx[6]));
// synopsys translate_off
defparam \inputx[6]~I .input_async_reset = "none";
defparam \inputx[6]~I .input_power_up = "low";
defparam \inputx[6]~I .input_register_mode = "none";
defparam \inputx[6]~I .input_sync_reset = "none";
defparam \inputx[6]~I .oe_async_reset = "none";
defparam \inputx[6]~I .oe_power_up = "low";
defparam \inputx[6]~I .oe_register_mode = "none";
defparam \inputx[6]~I .oe_sync_reset = "none";
defparam \inputx[6]~I .operation_mode = "input";
defparam \inputx[6]~I .output_async_reset = "none";
defparam \inputx[6]~I .output_power_up = "low";
defparam \inputx[6]~I .output_register_mode = "none";
defparam \inputx[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inputx[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inputx~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inputx[7]));
// synopsys translate_off
defparam \inputx[7]~I .input_async_reset = "none";
defparam \inputx[7]~I .input_power_up = "low";
defparam \inputx[7]~I .input_register_mode = "none";
defparam \inputx[7]~I .input_sync_reset = "none";
defparam \inputx[7]~I .oe_async_reset = "none";
defparam \inputx[7]~I .oe_power_up = "low";
defparam \inputx[7]~I .oe_register_mode = "none";
defparam \inputx[7]~I .oe_sync_reset = "none";
defparam \inputx[7]~I .operation_mode = "input";
defparam \inputx[7]~I .output_async_reset = "none";
defparam \inputx[7]~I .output_power_up = "low";
defparam \inputx[7]~I .output_register_mode = "none";
defparam \inputx[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inputx[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inputx~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inputx[9]));
// synopsys translate_off
defparam \inputx[9]~I .input_async_reset = "none";
defparam \inputx[9]~I .input_power_up = "low";
defparam \inputx[9]~I .input_register_mode = "none";
defparam \inputx[9]~I .input_sync_reset = "none";
defparam \inputx[9]~I .oe_async_reset = "none";
defparam \inputx[9]~I .oe_power_up = "low";
defparam \inputx[9]~I .oe_register_mode = "none";
defparam \inputx[9]~I .oe_sync_reset = "none";
defparam \inputx[9]~I .operation_mode = "input";
defparam \inputx[9]~I .output_async_reset = "none";
defparam \inputx[9]~I .output_power_up = "low";
defparam \inputx[9]~I .output_register_mode = "none";
defparam \inputx[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inputx[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inputx~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inputx[11]));
// synopsys translate_off
defparam \inputx[11]~I .input_async_reset = "none";
defparam \inputx[11]~I .input_power_up = "low";
defparam \inputx[11]~I .input_register_mode = "none";
defparam \inputx[11]~I .input_sync_reset = "none";
defparam \inputx[11]~I .oe_async_reset = "none";
defparam \inputx[11]~I .oe_power_up = "low";
defparam \inputx[11]~I .oe_register_mode = "none";
defparam \inputx[11]~I .oe_sync_reset = "none";
defparam \inputx[11]~I .operation_mode = "input";
defparam \inputx[11]~I .output_async_reset = "none";
defparam \inputx[11]~I .output_power_up = "low";
defparam \inputx[11]~I .output_register_mode = "none";
defparam \inputx[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X16_Y14_N21
cycloneii_lcell_ff \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.sdata(\~GND~combout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\CONTROLLER|ps.loading~regout ),
	.ena(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|safe_q [0]));

// Location: LCFF_X16_Y14_N25
cycloneii_lcell_ff \DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.sdata(\~GND~combout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\CONTROLLER|ps.loading~regout ),
	.ena(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|safe_q [2]));

// Location: M4K_X17_Y14
cycloneii_ram_block \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(16'b0000000000000000),
	.portaaddr({\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|safe_q [2],\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|safe_q [1],\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr(3'b000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "romi.mif";
defparam \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "datapath:DATAPATH|oneportrom:ROM|altsyncram:altsyncram_component|altsyncram_ir61:auto_generated|ALTSYNCRAM";
defparam \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \DATAPATH|ROM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 128'h002F0075012202CC06E811112AAA8000;
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N4
cycloneii_lcell_comb \DATAPATH|mux2|out[12]~45 (
// Equation(s):
// \DATAPATH|mux2|out[12]~45_combout  = (\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [12])))) # (!\CONTROLLER|ps.tg1~regout  & ((\DATAPATH|x2reg|dffs [12]) # ((!\CONTROLLER|cnten~combout ))))

	.dataa(\DATAPATH|x2reg|dffs [12]),
	.datab(\CONTROLLER|ps.tg1~regout ),
	.datac(\CONTROLLER|cnten~combout ),
	.datad(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[12]~45_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[12]~45 .lut_mask = 16'hEF23;
defparam \DATAPATH|mux2|out[12]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inputx[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inputx~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inputx[13]));
// synopsys translate_off
defparam \inputx[13]~I .input_async_reset = "none";
defparam \inputx[13]~I .input_power_up = "low";
defparam \inputx[13]~I .input_register_mode = "none";
defparam \inputx[13]~I .input_sync_reset = "none";
defparam \inputx[13]~I .oe_async_reset = "none";
defparam \inputx[13]~I .oe_power_up = "low";
defparam \inputx[13]~I .oe_register_mode = "none";
defparam \inputx[13]~I .oe_sync_reset = "none";
defparam \inputx[13]~I .operation_mode = "input";
defparam \inputx[13]~I .output_async_reset = "none";
defparam \inputx[13]~I .output_power_up = "low";
defparam \inputx[13]~I .output_register_mode = "none";
defparam \inputx[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N14
cycloneii_lcell_comb \DATAPATH|mux2|out[14]~47 (
// Equation(s):
// \DATAPATH|mux2|out[14]~47_combout  = (\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [14])))) # (!\CONTROLLER|ps.tg1~regout  & ((\DATAPATH|x2reg|dffs [14]) # ((!\CONTROLLER|cnten~combout ))))

	.dataa(\DATAPATH|x2reg|dffs [14]),
	.datab(\CONTROLLER|ps.tg1~regout ),
	.datac(\CONTROLLER|cnten~combout ),
	.datad(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[14]~47_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[14]~47 .lut_mask = 16'hEF23;
defparam \DATAPATH|mux2|out[14]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneii_lcell_comb \CONTROLLER|ptest[1] (
// Equation(s):
// \CONTROLLER|ptest [1] = (\CONTROLLER|ps.loading~regout ) # (\CONTROLLER|ps.calcx2~regout )

	.dataa(vcc),
	.datab(\CONTROLLER|ps.loading~regout ),
	.datac(vcc),
	.datad(\CONTROLLER|ps.calcx2~regout ),
	.cin(gnd),
	.combout(\CONTROLLER|ptest [1]),
	.cout());
// synopsys translate_off
defparam \CONTROLLER|ptest[1] .lut_mask = 16'hFFCC;
defparam \CONTROLLER|ptest[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N15
cycloneii_lcell_ff \DATAPATH|x2reg|dffs[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATAPATH|mux|out[15]~16_combout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CONTROLLER|ptest [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|x2reg|dffs [15]));

// Location: LCCOMB_X24_Y14_N6
cycloneii_lcell_comb \DATAPATH|mux2|out[15]~48 (
// Equation(s):
// \DATAPATH|mux2|out[15]~48_combout  = (\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [15])))) # (!\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|x2reg|dffs [15])) # (!\CONTROLLER|cnten~combout )))

	.dataa(\CONTROLLER|ps.tg1~regout ),
	.datab(\CONTROLLER|cnten~combout ),
	.datac(\DATAPATH|x2reg|dffs [15]),
	.datad(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[15]~48 .lut_mask = 16'hFB51;
defparam \DATAPATH|mux2|out[15]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inputx[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inputx~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inputx[12]));
// synopsys translate_off
defparam \inputx[12]~I .input_async_reset = "none";
defparam \inputx[12]~I .input_power_up = "low";
defparam \inputx[12]~I .input_register_mode = "none";
defparam \inputx[12]~I .input_sync_reset = "none";
defparam \inputx[12]~I .oe_async_reset = "none";
defparam \inputx[12]~I .oe_power_up = "low";
defparam \inputx[12]~I .oe_register_mode = "none";
defparam \inputx[12]~I .oe_sync_reset = "none";
defparam \inputx[12]~I .operation_mode = "input";
defparam \inputx[12]~I .output_async_reset = "none";
defparam \inputx[12]~I .output_power_up = "low";
defparam \inputx[12]~I .output_register_mode = "none";
defparam \inputx[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inputx[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inputx~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inputx[14]));
// synopsys translate_off
defparam \inputx[14]~I .input_async_reset = "none";
defparam \inputx[14]~I .input_power_up = "low";
defparam \inputx[14]~I .input_register_mode = "none";
defparam \inputx[14]~I .input_sync_reset = "none";
defparam \inputx[14]~I .oe_async_reset = "none";
defparam \inputx[14]~I .oe_power_up = "low";
defparam \inputx[14]~I .oe_register_mode = "none";
defparam \inputx[14]~I .oe_sync_reset = "none";
defparam \inputx[14]~I .operation_mode = "input";
defparam \inputx[14]~I .output_async_reset = "none";
defparam \inputx[14]~I .output_power_up = "low";
defparam \inputx[14]~I .output_register_mode = "none";
defparam \inputx[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: DSPMULT_X28_Y14_N0
cycloneii_mac_mult \DATAPATH|mult|Mult0|auto_generated|mac_mult1 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(\clk~clkctrl_outclk ),
	.aclr(\rst~clkctrl_outclk ),
	.ena(\CONTROLLER|termlden~combout ),
	.dataa({\DATAPATH|mux2|out[15]~48_combout ,\DATAPATH|mux2|out[14]~47_combout ,\DATAPATH|mux2|out[13]~46_combout ,\DATAPATH|mux2|out[12]~45_combout ,\DATAPATH|mux2|out[11]~44_combout ,\DATAPATH|mux2|out[10]~43_combout ,\DATAPATH|mux2|out[9]~42_combout ,
\DATAPATH|mux2|out[8]~41_combout ,\DATAPATH|mux2|out[7]~40_combout ,\DATAPATH|mux2|out[6]~39_combout ,\DATAPATH|mux2|out[5]~38_combout ,\DATAPATH|mux2|out[4]~37_combout ,\DATAPATH|mux2|out[3]~36_combout ,\DATAPATH|mux2|out[2]~35_combout ,
\DATAPATH|mux2|out[1]~34_combout ,\DATAPATH|mux2|out[0]~33_combout ,gnd,gnd}),
	.datab({\DATAPATH|mux|out[15]~16_combout ,\DATAPATH|mux|out[14]~17_combout ,\DATAPATH|mux|out[13]~18_combout ,\DATAPATH|mux|out[12]~19_combout ,\DATAPATH|mux|out[11]~20_combout ,\DATAPATH|mux|out[10]~21_combout ,\DATAPATH|mux|out[9]~22_combout ,
\DATAPATH|mux|out[8]~23_combout ,\DATAPATH|mux|out[7]~24_combout ,\DATAPATH|mux|out[6]~25_combout ,\DATAPATH|mux|out[5]~26_combout ,\DATAPATH|mux|out[4]~27_combout ,\DATAPATH|mux|out[3]~28_combout ,\DATAPATH|mux|out[2]~29_combout ,\DATAPATH|mux|out[1]~30_combout ,
\DATAPATH|mux|out[0]~31_combout ,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\DATAPATH|mult|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \DATAPATH|mult|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \DATAPATH|mult|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \DATAPATH|mult|Mult0|auto_generated|mac_mult1 .datab_clock = "0";
defparam \DATAPATH|mult|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \DATAPATH|mult|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \DATAPATH|mult|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X28_Y14_N2
cycloneii_mac_out \DATAPATH|mult|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\DATAPATH|mult|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\DATAPATH|mult|Mult0|auto_generated|mac_mult1~dataout ,
\DATAPATH|mult|Mult0|auto_generated|mac_mult1~3 ,\DATAPATH|mult|Mult0|auto_generated|mac_mult1~2 ,\DATAPATH|mult|Mult0|auto_generated|mac_mult1~1 ,\DATAPATH|mult|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\DATAPATH|mult|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \DATAPATH|mult|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \DATAPATH|mult|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N20
cycloneii_lcell_comb \DATAPATH|mux|out[14]~17 (
// Equation(s):
// \DATAPATH|mux|out[14]~17_combout  = (\CONTROLLER|ps.loading~regout  & (\inputx~combout [14])) # (!\CONTROLLER|ps.loading~regout  & ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT29 )))

	.dataa(vcc),
	.datab(\inputx~combout [14]),
	.datac(\CONTROLLER|ps.loading~regout ),
	.datad(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.cin(gnd),
	.combout(\DATAPATH|mux|out[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux|out[14]~17 .lut_mask = 16'hCFC0;
defparam \DATAPATH|mux|out[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N28
cycloneii_lcell_comb \DATAPATH|mux|out[12]~19 (
// Equation(s):
// \DATAPATH|mux|out[12]~19_combout  = (\CONTROLLER|ps.loading~regout  & (\inputx~combout [12])) # (!\CONTROLLER|ps.loading~regout  & ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT27 )))

	.dataa(vcc),
	.datab(\inputx~combout [12]),
	.datac(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datad(\CONTROLLER|ps.loading~regout ),
	.cin(gnd),
	.combout(\DATAPATH|mux|out[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux|out[12]~19 .lut_mask = 16'hCCF0;
defparam \DATAPATH|mux|out[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N2
cycloneii_lcell_comb \DATAPATH|mux|out[13]~18 (
// Equation(s):
// \DATAPATH|mux|out[13]~18_combout  = (\CONTROLLER|ps.loading~regout  & (\inputx~combout [13])) # (!\CONTROLLER|ps.loading~regout  & ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT28 )))

	.dataa(vcc),
	.datab(\CONTROLLER|ps.loading~regout ),
	.datac(\inputx~combout [13]),
	.datad(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.cin(gnd),
	.combout(\DATAPATH|mux|out[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux|out[13]~18 .lut_mask = 16'hF3C0;
defparam \DATAPATH|mux|out[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N21
cycloneii_lcell_ff \DATAPATH|x2reg|dffs[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATAPATH|mux|out[13]~18_combout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CONTROLLER|ptest [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|x2reg|dffs [13]));

// Location: LCCOMB_X24_Y14_N20
cycloneii_lcell_comb \DATAPATH|mux2|out[13]~46 (
// Equation(s):
// \DATAPATH|mux2|out[13]~46_combout  = (\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [13])))) # (!\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|x2reg|dffs [13])) # (!\CONTROLLER|cnten~combout )))

	.dataa(\CONTROLLER|ps.tg1~regout ),
	.datab(\CONTROLLER|cnten~combout ),
	.datac(\DATAPATH|x2reg|dffs [13]),
	.datad(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[13]~46_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[13]~46 .lut_mask = 16'hFB51;
defparam \DATAPATH|mux2|out[13]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N26
cycloneii_lcell_comb \DATAPATH|mux|out[11]~20 (
// Equation(s):
// \DATAPATH|mux|out[11]~20_combout  = (\CONTROLLER|ps.loading~regout  & (\inputx~combout [11])) # (!\CONTROLLER|ps.loading~regout  & ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT26 )))

	.dataa(\CONTROLLER|ps.loading~regout ),
	.datab(vcc),
	.datac(\inputx~combout [11]),
	.datad(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.cin(gnd),
	.combout(\DATAPATH|mux|out[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux|out[11]~20 .lut_mask = 16'hF5A0;
defparam \DATAPATH|mux|out[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N19
cycloneii_lcell_ff \DATAPATH|x2reg|dffs[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATAPATH|mux|out[11]~20_combout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CONTROLLER|ptest [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|x2reg|dffs [11]));

// Location: LCCOMB_X24_Y14_N18
cycloneii_lcell_comb \DATAPATH|mux2|out[11]~44 (
// Equation(s):
// \DATAPATH|mux2|out[11]~44_combout  = (\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [11])))) # (!\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|x2reg|dffs [11])) # (!\CONTROLLER|cnten~combout )))

	.dataa(\CONTROLLER|ps.tg1~regout ),
	.datab(\CONTROLLER|cnten~combout ),
	.datac(\DATAPATH|x2reg|dffs [11]),
	.datad(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[11]~44_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[11]~44 .lut_mask = 16'hFB51;
defparam \DATAPATH|mux2|out[11]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneii_lcell_comb \DATAPATH|mux|out[10]~21 (
// Equation(s):
// \DATAPATH|mux|out[10]~21_combout  = (\CONTROLLER|ps.loading~regout  & (\inputx~combout [10])) # (!\CONTROLLER|ps.loading~regout  & ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT25 )))

	.dataa(\inputx~combout [10]),
	.datab(vcc),
	.datac(\CONTROLLER|ps.loading~regout ),
	.datad(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.cin(gnd),
	.combout(\DATAPATH|mux|out[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux|out[10]~21 .lut_mask = 16'hAFA0;
defparam \DATAPATH|mux|out[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N29
cycloneii_lcell_ff \DATAPATH|x2reg|dffs[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATAPATH|mux|out[10]~21_combout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CONTROLLER|ptest [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|x2reg|dffs [10]));

// Location: LCCOMB_X25_Y14_N20
cycloneii_lcell_comb \DATAPATH|mux2|out[10]~43 (
// Equation(s):
// \DATAPATH|mux2|out[10]~43_combout  = (\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [10])))) # (!\CONTROLLER|ps.tg1~regout  & ((\DATAPATH|x2reg|dffs [10]) # ((!\CONTROLLER|cnten~combout ))))

	.dataa(\CONTROLLER|ps.tg1~regout ),
	.datab(\DATAPATH|x2reg|dffs [10]),
	.datac(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [10]),
	.datad(\CONTROLLER|cnten~combout ),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[10]~43_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[10]~43 .lut_mask = 16'hE4F5;
defparam \DATAPATH|mux2|out[10]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N0
cycloneii_lcell_comb \DATAPATH|mux|out[9]~22 (
// Equation(s):
// \DATAPATH|mux|out[9]~22_combout  = (\CONTROLLER|ps.loading~regout  & (\inputx~combout [9])) # (!\CONTROLLER|ps.loading~regout  & ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT24 )))

	.dataa(vcc),
	.datab(\inputx~combout [9]),
	.datac(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datad(\CONTROLLER|ps.loading~regout ),
	.cin(gnd),
	.combout(\DATAPATH|mux|out[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux|out[9]~22 .lut_mask = 16'hCCF0;
defparam \DATAPATH|mux|out[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N5
cycloneii_lcell_ff \DATAPATH|x2reg|dffs[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATAPATH|mux|out[9]~22_combout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CONTROLLER|ptest [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|x2reg|dffs [9]));

// Location: LCCOMB_X24_Y14_N4
cycloneii_lcell_comb \DATAPATH|mux2|out[9]~42 (
// Equation(s):
// \DATAPATH|mux2|out[9]~42_combout  = (\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [9])))) # (!\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|x2reg|dffs [9])) # (!\CONTROLLER|cnten~combout )))

	.dataa(\CONTROLLER|ps.tg1~regout ),
	.datab(\CONTROLLER|cnten~combout ),
	.datac(\DATAPATH|x2reg|dffs [9]),
	.datad(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[9]~42_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[9]~42 .lut_mask = 16'hFB51;
defparam \DATAPATH|mux2|out[9]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \inputx[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\inputx~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inputx[8]));
// synopsys translate_off
defparam \inputx[8]~I .input_async_reset = "none";
defparam \inputx[8]~I .input_power_up = "low";
defparam \inputx[8]~I .input_register_mode = "none";
defparam \inputx[8]~I .input_sync_reset = "none";
defparam \inputx[8]~I .oe_async_reset = "none";
defparam \inputx[8]~I .oe_power_up = "low";
defparam \inputx[8]~I .oe_register_mode = "none";
defparam \inputx[8]~I .oe_sync_reset = "none";
defparam \inputx[8]~I .operation_mode = "input";
defparam \inputx[8]~I .output_async_reset = "none";
defparam \inputx[8]~I .output_power_up = "low";
defparam \inputx[8]~I .output_register_mode = "none";
defparam \inputx[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N10
cycloneii_lcell_comb \DATAPATH|mux|out[8]~23 (
// Equation(s):
// \DATAPATH|mux|out[8]~23_combout  = (\CONTROLLER|ps.loading~regout  & ((\inputx~combout [8]))) # (!\CONTROLLER|ps.loading~regout  & (\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT23 ))

	.dataa(\CONTROLLER|ps.loading~regout ),
	.datab(vcc),
	.datac(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datad(\inputx~combout [8]),
	.cin(gnd),
	.combout(\DATAPATH|mux|out[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux|out[8]~23 .lut_mask = 16'hFA50;
defparam \DATAPATH|mux|out[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N3
cycloneii_lcell_ff \DATAPATH|x2reg|dffs[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATAPATH|mux|out[8]~23_combout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CONTROLLER|ptest [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|x2reg|dffs [8]));

// Location: LCCOMB_X24_Y14_N2
cycloneii_lcell_comb \DATAPATH|mux2|out[8]~41 (
// Equation(s):
// \DATAPATH|mux2|out[8]~41_combout  = (\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [8])))) # (!\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|x2reg|dffs [8])) # (!\CONTROLLER|cnten~combout )))

	.dataa(\CONTROLLER|ps.tg1~regout ),
	.datab(\CONTROLLER|cnten~combout ),
	.datac(\DATAPATH|x2reg|dffs [8]),
	.datad(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[8]~41_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[8]~41 .lut_mask = 16'hFB51;
defparam \DATAPATH|mux2|out[8]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneii_lcell_comb \DATAPATH|mux|out[7]~24 (
// Equation(s):
// \DATAPATH|mux|out[7]~24_combout  = (\CONTROLLER|ps.loading~regout  & (\inputx~combout [7])) # (!\CONTROLLER|ps.loading~regout  & ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT22 )))

	.dataa(vcc),
	.datab(\inputx~combout [7]),
	.datac(\CONTROLLER|ps.loading~regout ),
	.datad(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.cin(gnd),
	.combout(\DATAPATH|mux|out[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux|out[7]~24 .lut_mask = 16'hCFC0;
defparam \DATAPATH|mux|out[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N1
cycloneii_lcell_ff \DATAPATH|x2reg|dffs[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATAPATH|mux|out[7]~24_combout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CONTROLLER|ptest [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|x2reg|dffs [7]));

// Location: LCCOMB_X24_Y14_N0
cycloneii_lcell_comb \DATAPATH|mux2|out[7]~40 (
// Equation(s):
// \DATAPATH|mux2|out[7]~40_combout  = (\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [7])))) # (!\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|x2reg|dffs [7])) # (!\CONTROLLER|cnten~combout )))

	.dataa(\CONTROLLER|ps.tg1~regout ),
	.datab(\CONTROLLER|cnten~combout ),
	.datac(\DATAPATH|x2reg|dffs [7]),
	.datad(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[7]~40 .lut_mask = 16'hFB51;
defparam \DATAPATH|mux2|out[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N8
cycloneii_lcell_comb \DATAPATH|mux|out[6]~25 (
// Equation(s):
// \DATAPATH|mux|out[6]~25_combout  = (\CONTROLLER|ps.loading~regout  & (\inputx~combout [6])) # (!\CONTROLLER|ps.loading~regout  & ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT21 )))

	.dataa(vcc),
	.datab(\CONTROLLER|ps.loading~regout ),
	.datac(\inputx~combout [6]),
	.datad(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.cin(gnd),
	.combout(\DATAPATH|mux|out[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux|out[6]~25 .lut_mask = 16'hF3C0;
defparam \DATAPATH|mux|out[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y14_N19
cycloneii_lcell_ff \DATAPATH|x2reg|dffs[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATAPATH|mux|out[6]~25_combout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CONTROLLER|ptest [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|x2reg|dffs [6]));

// Location: LCCOMB_X27_Y14_N18
cycloneii_lcell_comb \DATAPATH|mux2|out[6]~39 (
// Equation(s):
// \DATAPATH|mux2|out[6]~39_combout  = (\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [6])))) # (!\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|x2reg|dffs [6])) # (!\CONTROLLER|cnten~combout )))

	.dataa(\CONTROLLER|cnten~combout ),
	.datab(\CONTROLLER|ps.tg1~regout ),
	.datac(\DATAPATH|x2reg|dffs [6]),
	.datad(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[6]~39 .lut_mask = 16'hFD31;
defparam \DATAPATH|mux2|out[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneii_lcell_comb \DATAPATH|mux|out[5]~26 (
// Equation(s):
// \DATAPATH|mux|out[5]~26_combout  = (\CONTROLLER|ps.loading~regout  & (\inputx~combout [5])) # (!\CONTROLLER|ps.loading~regout  & ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT20 )))

	.dataa(vcc),
	.datab(\CONTROLLER|ps.loading~regout ),
	.datac(\inputx~combout [5]),
	.datad(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.cin(gnd),
	.combout(\DATAPATH|mux|out[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux|out[5]~26 .lut_mask = 16'hF3C0;
defparam \DATAPATH|mux|out[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N31
cycloneii_lcell_ff \DATAPATH|x2reg|dffs[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATAPATH|mux|out[5]~26_combout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CONTROLLER|ptest [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|x2reg|dffs [5]));

// Location: LCCOMB_X24_Y14_N30
cycloneii_lcell_comb \DATAPATH|mux2|out[5]~38 (
// Equation(s):
// \DATAPATH|mux2|out[5]~38_combout  = (\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [5])))) # (!\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|x2reg|dffs [5])) # (!\CONTROLLER|cnten~combout )))

	.dataa(\CONTROLLER|ps.tg1~regout ),
	.datab(\CONTROLLER|cnten~combout ),
	.datac(\DATAPATH|x2reg|dffs [5]),
	.datad(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[5]~38 .lut_mask = 16'hFB51;
defparam \DATAPATH|mux2|out[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N22
cycloneii_lcell_comb \DATAPATH|mux|out[4]~27 (
// Equation(s):
// \DATAPATH|mux|out[4]~27_combout  = (\CONTROLLER|ps.loading~regout  & (\inputx~combout [4])) # (!\CONTROLLER|ps.loading~regout  & ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT19 )))

	.dataa(vcc),
	.datab(\CONTROLLER|ps.loading~regout ),
	.datac(\inputx~combout [4]),
	.datad(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.cin(gnd),
	.combout(\DATAPATH|mux|out[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux|out[4]~27 .lut_mask = 16'hF3C0;
defparam \DATAPATH|mux|out[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N17
cycloneii_lcell_ff \DATAPATH|x2reg|dffs[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATAPATH|mux|out[4]~27_combout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CONTROLLER|ptest [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|x2reg|dffs [4]));

// Location: LCCOMB_X24_Y14_N16
cycloneii_lcell_comb \DATAPATH|mux2|out[4]~37 (
// Equation(s):
// \DATAPATH|mux2|out[4]~37_combout  = (\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [4])))) # (!\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|x2reg|dffs [4])) # (!\CONTROLLER|cnten~combout )))

	.dataa(\CONTROLLER|ps.tg1~regout ),
	.datab(\CONTROLLER|cnten~combout ),
	.datac(\DATAPATH|x2reg|dffs [4]),
	.datad(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[4]~37 .lut_mask = 16'hFB51;
defparam \DATAPATH|mux2|out[4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N24
cycloneii_lcell_comb \DATAPATH|mux|out[3]~28 (
// Equation(s):
// \DATAPATH|mux|out[3]~28_combout  = (\CONTROLLER|ps.loading~regout  & (\inputx~combout [3])) # (!\CONTROLLER|ps.loading~regout  & ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT18 )))

	.dataa(vcc),
	.datab(\inputx~combout [3]),
	.datac(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datad(\CONTROLLER|ps.loading~regout ),
	.cin(gnd),
	.combout(\DATAPATH|mux|out[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux|out[3]~28 .lut_mask = 16'hCCF0;
defparam \DATAPATH|mux|out[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N27
cycloneii_lcell_ff \DATAPATH|x2reg|dffs[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATAPATH|mux|out[3]~28_combout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CONTROLLER|ptest [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|x2reg|dffs [3]));

// Location: LCCOMB_X24_Y14_N26
cycloneii_lcell_comb \DATAPATH|mux2|out[3]~36 (
// Equation(s):
// \DATAPATH|mux2|out[3]~36_combout  = (\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [3])))) # (!\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|x2reg|dffs [3])) # (!\CONTROLLER|cnten~combout )))

	.dataa(\CONTROLLER|ps.tg1~regout ),
	.datab(\CONTROLLER|cnten~combout ),
	.datac(\DATAPATH|x2reg|dffs [3]),
	.datad(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[3]~36 .lut_mask = 16'hFB51;
defparam \DATAPATH|mux2|out[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N30
cycloneii_lcell_comb \DATAPATH|mux|out[2]~29 (
// Equation(s):
// \DATAPATH|mux|out[2]~29_combout  = (\CONTROLLER|ps.loading~regout  & (\inputx~combout [2])) # (!\CONTROLLER|ps.loading~regout  & ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT17 )))

	.dataa(vcc),
	.datab(\CONTROLLER|ps.loading~regout ),
	.datac(\inputx~combout [2]),
	.datad(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.cin(gnd),
	.combout(\DATAPATH|mux|out[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux|out[2]~29 .lut_mask = 16'hF3C0;
defparam \DATAPATH|mux|out[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N9
cycloneii_lcell_ff \DATAPATH|x2reg|dffs[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATAPATH|mux|out[2]~29_combout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CONTROLLER|ptest [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|x2reg|dffs [2]));

// Location: LCCOMB_X24_Y14_N8
cycloneii_lcell_comb \DATAPATH|mux2|out[2]~35 (
// Equation(s):
// \DATAPATH|mux2|out[2]~35_combout  = (\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [2])))) # (!\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|x2reg|dffs [2])) # (!\CONTROLLER|cnten~combout )))

	.dataa(\CONTROLLER|ps.tg1~regout ),
	.datab(\CONTROLLER|cnten~combout ),
	.datac(\DATAPATH|x2reg|dffs [2]),
	.datad(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[2]~35 .lut_mask = 16'hFB51;
defparam \DATAPATH|mux2|out[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneii_lcell_comb \DATAPATH|mux|out[1]~30 (
// Equation(s):
// \DATAPATH|mux|out[1]~30_combout  = (\CONTROLLER|ps.loading~regout  & (\inputx~combout [1])) # (!\CONTROLLER|ps.loading~regout  & ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT16 )))

	.dataa(\inputx~combout [1]),
	.datab(vcc),
	.datac(\CONTROLLER|ps.loading~regout ),
	.datad(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.cin(gnd),
	.combout(\DATAPATH|mux|out[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux|out[1]~30 .lut_mask = 16'hAFA0;
defparam \DATAPATH|mux|out[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N23
cycloneii_lcell_ff \DATAPATH|x2reg|dffs[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATAPATH|mux|out[1]~30_combout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CONTROLLER|ptest [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|x2reg|dffs [1]));

// Location: LCCOMB_X24_Y14_N22
cycloneii_lcell_comb \DATAPATH|mux2|out[1]~34 (
// Equation(s):
// \DATAPATH|mux2|out[1]~34_combout  = (\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [1])))) # (!\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|x2reg|dffs [1])) # (!\CONTROLLER|cnten~combout )))

	.dataa(\CONTROLLER|ps.tg1~regout ),
	.datab(\CONTROLLER|cnten~combout ),
	.datac(\DATAPATH|x2reg|dffs [1]),
	.datad(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[1]~34 .lut_mask = 16'hFB51;
defparam \DATAPATH|mux2|out[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N16
cycloneii_lcell_comb \DATAPATH|mux|out[0]~31 (
// Equation(s):
// \DATAPATH|mux|out[0]~31_combout  = (\CONTROLLER|ps.loading~regout  & (\inputx~combout [0])) # (!\CONTROLLER|ps.loading~regout  & ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT15 )))

	.dataa(vcc),
	.datab(\inputx~combout [0]),
	.datac(\CONTROLLER|ps.loading~regout ),
	.datad(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.cin(gnd),
	.combout(\DATAPATH|mux|out[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux|out[0]~31 .lut_mask = 16'hCFC0;
defparam \DATAPATH|mux|out[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y14_N25
cycloneii_lcell_ff \DATAPATH|x2reg|dffs[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATAPATH|mux|out[0]~31_combout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CONTROLLER|ptest [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|x2reg|dffs [0]));

// Location: LCCOMB_X24_Y14_N24
cycloneii_lcell_comb \DATAPATH|mux2|out[0]~33 (
// Equation(s):
// \DATAPATH|mux2|out[0]~33_combout  = (\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [0])))) # (!\CONTROLLER|ps.tg1~regout  & (((\DATAPATH|x2reg|dffs [0])) # (!\CONTROLLER|cnten~combout )))

	.dataa(\CONTROLLER|ps.tg1~regout ),
	.datab(\CONTROLLER|cnten~combout ),
	.datac(\DATAPATH|x2reg|dffs [0]),
	.datad(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[0]~33 .lut_mask = 16'hFB51;
defparam \DATAPATH|mux2|out[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneii_lcell_comb \DATAPATH|mux|out[15]~16 (
// Equation(s):
// \DATAPATH|mux|out[15]~16_combout  = (\CONTROLLER|ps.loading~regout  & (\inputx~combout [15])) # (!\CONTROLLER|ps.loading~regout  & ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT30 )))

	.dataa(\CONTROLLER|ps.loading~regout ),
	.datab(\inputx~combout [15]),
	.datac(vcc),
	.datad(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.cin(gnd),
	.combout(\DATAPATH|mux|out[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux|out[15]~16 .lut_mask = 16'hDD88;
defparam \DATAPATH|mux|out[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneii_lcell_comb \DATAPATH|mux2|out[15]~16 (
// Equation(s):
// \DATAPATH|mux2|out[15]~16_combout  = (\CONTROLLER|ps.tg1~regout  & ((\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [15]))) # (!\CONTROLLER|ps.tg1~regout  & (\DATAPATH|x2reg|dffs [15]))

	.dataa(\DATAPATH|x2reg|dffs [15]),
	.datab(vcc),
	.datac(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [15]),
	.datad(\CONTROLLER|ps.tg1~regout ),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[15]~16 .lut_mask = 16'hF0AA;
defparam \DATAPATH|mux2|out[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneii_lcell_comb \DATAPATH|mux2|out[15]~17 (
// Equation(s):
// \DATAPATH|mux2|out[15]~17_combout  = (\CONTROLLER|ps.tg1~regout ) # ((\CONTROLLER|ps.calcx2~regout ) # (\CONTROLLER|ps.termcalc~regout ))

	.dataa(\CONTROLLER|ps.tg1~regout ),
	.datab(\CONTROLLER|ps.calcx2~regout ),
	.datac(vcc),
	.datad(\CONTROLLER|ps.termcalc~regout ),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[15]~17 .lut_mask = 16'hFFEE;
defparam \DATAPATH|mux2|out[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y14_N7
cycloneii_lcell_ff \DATAPATH|x2reg|dffs[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATAPATH|mux|out[14]~17_combout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CONTROLLER|ptest [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|x2reg|dffs [14]));

// Location: LCCOMB_X1_Y9_N20
cycloneii_lcell_comb \DATAPATH|mux2|out[14]~18 (
// Equation(s):
// \DATAPATH|mux2|out[14]~18_combout  = (\CONTROLLER|ps.tg1~regout  & (\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [14])) # (!\CONTROLLER|ps.tg1~regout  & ((\DATAPATH|x2reg|dffs [14])))

	.dataa(vcc),
	.datab(\CONTROLLER|ps.tg1~regout ),
	.datac(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [14]),
	.datad(\DATAPATH|x2reg|dffs [14]),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[14]~18 .lut_mask = 16'hF3C0;
defparam \DATAPATH|mux2|out[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y4_N16
cycloneii_lcell_comb \DATAPATH|mux2|out[13]~19 (
// Equation(s):
// \DATAPATH|mux2|out[13]~19_combout  = (\CONTROLLER|ps.tg1~regout  & (\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [13])) # (!\CONTROLLER|ps.tg1~regout  & ((\DATAPATH|x2reg|dffs [13])))

	.dataa(vcc),
	.datab(\CONTROLLER|ps.tg1~regout ),
	.datac(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [13]),
	.datad(\DATAPATH|x2reg|dffs [13]),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[13]~19 .lut_mask = 16'hF3C0;
defparam \DATAPATH|mux2|out[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N12
cycloneii_lcell_comb \DATAPATH|x2reg|dffs[12]~feeder (
// Equation(s):
// \DATAPATH|x2reg|dffs[12]~feeder_combout  = \DATAPATH|mux|out[12]~19_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\DATAPATH|mux|out[12]~19_combout ),
	.cin(gnd),
	.combout(\DATAPATH|x2reg|dffs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|x2reg|dffs[12]~feeder .lut_mask = 16'hFF00;
defparam \DATAPATH|x2reg|dffs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y14_N13
cycloneii_lcell_ff \DATAPATH|x2reg|dffs[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|x2reg|dffs[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|ptest [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|x2reg|dffs [12]));

// Location: LCCOMB_X1_Y6_N16
cycloneii_lcell_comb \DATAPATH|mux2|out[12]~20 (
// Equation(s):
// \DATAPATH|mux2|out[12]~20_combout  = (\CONTROLLER|ps.tg1~regout  & ((\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [12]))) # (!\CONTROLLER|ps.tg1~regout  & (\DATAPATH|x2reg|dffs [12]))

	.dataa(vcc),
	.datab(\CONTROLLER|ps.tg1~regout ),
	.datac(\DATAPATH|x2reg|dffs [12]),
	.datad(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[12]~20 .lut_mask = 16'hFC30;
defparam \DATAPATH|mux2|out[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N28
cycloneii_lcell_comb \DATAPATH|mux2|out[11]~21 (
// Equation(s):
// \DATAPATH|mux2|out[11]~21_combout  = (\CONTROLLER|ps.tg1~regout  & ((\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [11]))) # (!\CONTROLLER|ps.tg1~regout  & (\DATAPATH|x2reg|dffs [11]))

	.dataa(\DATAPATH|x2reg|dffs [11]),
	.datab(vcc),
	.datac(\CONTROLLER|ps.tg1~regout ),
	.datad(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[11]~21 .lut_mask = 16'hFA0A;
defparam \DATAPATH|mux2|out[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N26
cycloneii_lcell_comb \DATAPATH|mux2|out[10]~22 (
// Equation(s):
// \DATAPATH|mux2|out[10]~22_combout  = (\CONTROLLER|ps.tg1~regout  & ((\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [10]))) # (!\CONTROLLER|ps.tg1~regout  & (\DATAPATH|x2reg|dffs [10]))

	.dataa(vcc),
	.datab(\DATAPATH|x2reg|dffs [10]),
	.datac(\CONTROLLER|ps.tg1~regout ),
	.datad(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[10]~22 .lut_mask = 16'hFC0C;
defparam \DATAPATH|mux2|out[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N8
cycloneii_lcell_comb \DATAPATH|mux2|out[9]~23 (
// Equation(s):
// \DATAPATH|mux2|out[9]~23_combout  = (\CONTROLLER|ps.tg1~regout  & ((\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [9]))) # (!\CONTROLLER|ps.tg1~regout  & (\DATAPATH|x2reg|dffs [9]))

	.dataa(vcc),
	.datab(\DATAPATH|x2reg|dffs [9]),
	.datac(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [9]),
	.datad(\CONTROLLER|ps.tg1~regout ),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[9]~23 .lut_mask = 16'hF0CC;
defparam \DATAPATH|mux2|out[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N20
cycloneii_lcell_comb \DATAPATH|mux2|out[8]~24 (
// Equation(s):
// \DATAPATH|mux2|out[8]~24_combout  = (\CONTROLLER|ps.tg1~regout  & (\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [8])) # (!\CONTROLLER|ps.tg1~regout  & ((\DATAPATH|x2reg|dffs [8])))

	.dataa(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [8]),
	.datab(\CONTROLLER|ps.tg1~regout ),
	.datac(vcc),
	.datad(\DATAPATH|x2reg|dffs [8]),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[8]~24 .lut_mask = 16'hBB88;
defparam \DATAPATH|mux2|out[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N10
cycloneii_lcell_comb \DATAPATH|mux2|out[7]~25 (
// Equation(s):
// \DATAPATH|mux2|out[7]~25_combout  = (\CONTROLLER|ps.tg1~regout  & ((\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [7]))) # (!\CONTROLLER|ps.tg1~regout  & (\DATAPATH|x2reg|dffs [7]))

	.dataa(vcc),
	.datab(\DATAPATH|x2reg|dffs [7]),
	.datac(\CONTROLLER|ps.tg1~regout ),
	.datad(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[7]~25 .lut_mask = 16'hFC0C;
defparam \DATAPATH|mux2|out[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N4
cycloneii_lcell_comb \DATAPATH|mux2|out[6]~26 (
// Equation(s):
// \DATAPATH|mux2|out[6]~26_combout  = (\CONTROLLER|ps.tg1~regout  & ((\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [6]))) # (!\CONTROLLER|ps.tg1~regout  & (\DATAPATH|x2reg|dffs [6]))

	.dataa(vcc),
	.datab(\CONTROLLER|ps.tg1~regout ),
	.datac(\DATAPATH|x2reg|dffs [6]),
	.datad(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[6]~26 .lut_mask = 16'hFC30;
defparam \DATAPATH|mux2|out[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneii_lcell_comb \DATAPATH|mux2|out[5]~27 (
// Equation(s):
// \DATAPATH|mux2|out[5]~27_combout  = (\CONTROLLER|ps.tg1~regout  & (\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [5])) # (!\CONTROLLER|ps.tg1~regout  & ((\DATAPATH|x2reg|dffs [5])))

	.dataa(vcc),
	.datab(\CONTROLLER|ps.tg1~regout ),
	.datac(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [5]),
	.datad(\DATAPATH|x2reg|dffs [5]),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[5]~27 .lut_mask = 16'hF3C0;
defparam \DATAPATH|mux2|out[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N22
cycloneii_lcell_comb \DATAPATH|mux2|out[4]~28 (
// Equation(s):
// \DATAPATH|mux2|out[4]~28_combout  = (\CONTROLLER|ps.tg1~regout  & (\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [4])) # (!\CONTROLLER|ps.tg1~regout  & ((\DATAPATH|x2reg|dffs [4])))

	.dataa(vcc),
	.datab(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [4]),
	.datac(\CONTROLLER|ps.tg1~regout ),
	.datad(\DATAPATH|x2reg|dffs [4]),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[4]~28 .lut_mask = 16'hCFC0;
defparam \DATAPATH|mux2|out[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N12
cycloneii_lcell_comb \DATAPATH|mux2|out[3]~29 (
// Equation(s):
// \DATAPATH|mux2|out[3]~29_combout  = (\CONTROLLER|ps.tg1~regout  & ((\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [3]))) # (!\CONTROLLER|ps.tg1~regout  & (\DATAPATH|x2reg|dffs [3]))

	.dataa(\DATAPATH|x2reg|dffs [3]),
	.datab(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [3]),
	.datac(\CONTROLLER|ps.tg1~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[3]~29 .lut_mask = 16'hCACA;
defparam \DATAPATH|mux2|out[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N22
cycloneii_lcell_comb \DATAPATH|mux2|out[2]~30 (
// Equation(s):
// \DATAPATH|mux2|out[2]~30_combout  = (\CONTROLLER|ps.tg1~regout  & ((\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [2]))) # (!\CONTROLLER|ps.tg1~regout  & (\DATAPATH|x2reg|dffs [2]))

	.dataa(vcc),
	.datab(\DATAPATH|x2reg|dffs [2]),
	.datac(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [2]),
	.datad(\CONTROLLER|ps.tg1~regout ),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[2]~30 .lut_mask = 16'hF0CC;
defparam \DATAPATH|mux2|out[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneii_lcell_comb \DATAPATH|mux2|out[1]~31 (
// Equation(s):
// \DATAPATH|mux2|out[1]~31_combout  = (\CONTROLLER|ps.tg1~regout  & (\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [1])) # (!\CONTROLLER|ps.tg1~regout  & ((\DATAPATH|x2reg|dffs [1])))

	.dataa(\CONTROLLER|ps.tg1~regout ),
	.datab(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [1]),
	.datac(vcc),
	.datad(\DATAPATH|x2reg|dffs [1]),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[1]~31 .lut_mask = 16'hDD88;
defparam \DATAPATH|mux2|out[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N4
cycloneii_lcell_comb \DATAPATH|mux2|out[0]~32 (
// Equation(s):
// \DATAPATH|mux2|out[0]~32_combout  = (\CONTROLLER|ps.tg1~regout  & (\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [0])) # (!\CONTROLLER|ps.tg1~regout  & ((\DATAPATH|x2reg|dffs [0])))

	.dataa(vcc),
	.datab(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [0]),
	.datac(\DATAPATH|x2reg|dffs [0]),
	.datad(\CONTROLLER|ps.tg1~regout ),
	.cin(gnd),
	.combout(\DATAPATH|mux2|out[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|mux2|out[0]~32 .lut_mask = 16'hCCF0;
defparam \DATAPATH|mux2|out[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneii_lcell_comb \CONTROLLER|busy~0 (
// Equation(s):
// \CONTROLLER|busy~0_combout  = (\CONTROLLER|ps.starting~regout ) # (!\CONTROLLER|ps.idle~regout )

	.dataa(vcc),
	.datab(\CONTROLLER|ps.starting~regout ),
	.datac(vcc),
	.datad(\CONTROLLER|ps.idle~regout ),
	.cin(gnd),
	.combout(\CONTROLLER|busy~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER|busy~0 .lut_mask = 16'hCCFF;
defparam \CONTROLLER|busy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y14_N31
cycloneii_lcell_ff \DATAPATH|tan|dffs[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|ps.tg1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|tan|dffs [15]));

// Location: LCCOMB_X29_Y14_N0
cycloneii_lcell_comb \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[0]~0 (
// Equation(s):
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout  = (\DATAPATH|tan|dffs [0] & (\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT15  $ (VCC))) # (!\DATAPATH|tan|dffs [0] & (\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT15  
// & VCC))
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[0]~1  = CARRY((\DATAPATH|tan|dffs [0] & \DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT15 ))

	.dataa(\DATAPATH|tan|dffs [0]),
	.datab(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout ),
	.cout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[0]~1 ));
// synopsys translate_off
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[0]~0 .lut_mask = 16'h6688;
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneii_lcell_comb \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[1]~2 (
// Equation(s):
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout  = (\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT16  & ((\DATAPATH|tan|dffs [1] & (\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[0]~1  & VCC)) # 
// (!\DATAPATH|tan|dffs [1] & (!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[0]~1 )))) # (!\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT16  & ((\DATAPATH|tan|dffs [1] & (!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[0]~1 
// )) # (!\DATAPATH|tan|dffs [1] & ((\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[0]~1 ) # (GND)))))
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[1]~3  = CARRY((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT16  & (!\DATAPATH|tan|dffs [1] & !\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[0]~1 )) # 
// (!\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT16  & ((!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[0]~1 ) # (!\DATAPATH|tan|dffs [1]))))

	.dataa(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datab(\DATAPATH|tan|dffs [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[0]~1 ),
	.combout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout ),
	.cout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[1]~3 ));
// synopsys translate_off
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[1]~2 .lut_mask = 16'h9617;
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y14_N3
cycloneii_lcell_ff \DATAPATH|tan|dffs[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|ps.tg1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|tan|dffs [1]));

// Location: LCCOMB_X29_Y14_N4
cycloneii_lcell_comb \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[2]~4 (
// Equation(s):
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout  = ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT17  $ (\DATAPATH|tan|dffs [2] $ (!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[1]~3 )))) # (GND)
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[2]~5  = CARRY((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\DATAPATH|tan|dffs [2]) # (!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[1]~3 ))) # 
// (!\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT17  & (\DATAPATH|tan|dffs [2] & !\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[1]~3 )))

	.dataa(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\DATAPATH|tan|dffs [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[1]~3 ),
	.combout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout ),
	.cout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[2]~5 ));
// synopsys translate_off
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[2]~4 .lut_mask = 16'h698E;
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y14_N5
cycloneii_lcell_ff \DATAPATH|tan|dffs[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|ps.tg1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|tan|dffs [2]));

// Location: LCCOMB_X29_Y14_N6
cycloneii_lcell_comb \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[3]~6 (
// Equation(s):
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout  = (\DATAPATH|tan|dffs [3] & ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT18  & (\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[2]~5  & VCC)) # 
// (!\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT18  & (!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[2]~5 )))) # (!\DATAPATH|tan|dffs [3] & ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT18  & 
// (!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[2]~5 )) # (!\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT18  & ((\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[2]~5 ) # (GND)))))
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[3]~7  = CARRY((\DATAPATH|tan|dffs [3] & (!\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT18  & !\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[2]~5 )) # (!\DATAPATH|tan|dffs [3] 
// & ((!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[2]~5 ) # (!\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT18 ))))

	.dataa(\DATAPATH|tan|dffs [3]),
	.datab(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[2]~5 ),
	.combout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout ),
	.cout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[3]~7 ));
// synopsys translate_off
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[3]~6 .lut_mask = 16'h9617;
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneii_lcell_comb \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[4]~8 (
// Equation(s):
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout  = ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT19  $ (\DATAPATH|tan|dffs [4] $ (!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[3]~7 )))) # (GND)
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[4]~9  = CARRY((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\DATAPATH|tan|dffs [4]) # (!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[3]~7 ))) # 
// (!\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT19  & (\DATAPATH|tan|dffs [4] & !\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[3]~7 )))

	.dataa(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\DATAPATH|tan|dffs [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[3]~7 ),
	.combout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout ),
	.cout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[4]~9 ));
// synopsys translate_off
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[4]~8 .lut_mask = 16'h698E;
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y14_N9
cycloneii_lcell_ff \DATAPATH|tan|dffs[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|ps.tg1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|tan|dffs [4]));

// Location: LCCOMB_X29_Y14_N10
cycloneii_lcell_comb \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[5]~10 (
// Equation(s):
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout  = (\DATAPATH|tan|dffs [5] & ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT20  & (\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[4]~9  & VCC)) # 
// (!\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT20  & (!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[4]~9 )))) # (!\DATAPATH|tan|dffs [5] & ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT20  & 
// (!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[4]~9 )) # (!\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[4]~9 ) # (GND)))))
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[5]~11  = CARRY((\DATAPATH|tan|dffs [5] & (!\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT20  & !\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[4]~9 )) # (!\DATAPATH|tan|dffs 
// [5] & ((!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[4]~9 ) # (!\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT20 ))))

	.dataa(\DATAPATH|tan|dffs [5]),
	.datab(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[4]~9 ),
	.combout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout ),
	.cout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[5]~11 ));
// synopsys translate_off
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[5]~10 .lut_mask = 16'h9617;
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cycloneii_lcell_comb \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[6]~12 (
// Equation(s):
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout  = ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT21  $ (\DATAPATH|tan|dffs [6] $ (!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[5]~11 )))) # (GND)
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[6]~13  = CARRY((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\DATAPATH|tan|dffs [6]) # (!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[5]~11 ))) # 
// (!\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT21  & (\DATAPATH|tan|dffs [6] & !\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[5]~11 )))

	.dataa(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\DATAPATH|tan|dffs [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[5]~11 ),
	.combout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout ),
	.cout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[6]~13 ));
// synopsys translate_off
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[6]~12 .lut_mask = 16'h698E;
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y14_N13
cycloneii_lcell_ff \DATAPATH|tan|dffs[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|ps.tg1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|tan|dffs [6]));

// Location: LCCOMB_X29_Y14_N14
cycloneii_lcell_comb \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[7]~14 (
// Equation(s):
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout  = (\DATAPATH|tan|dffs [7] & ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT22  & (\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[6]~13  & VCC)) # 
// (!\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT22  & (!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[6]~13 )))) # (!\DATAPATH|tan|dffs [7] & ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT22  & 
// (!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[6]~13 )) # (!\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT22  & ((\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[6]~13 ) # (GND)))))
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[7]~15  = CARRY((\DATAPATH|tan|dffs [7] & (!\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT22  & !\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[6]~13 )) # (!\DATAPATH|tan|dffs 
// [7] & ((!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[6]~13 ) # (!\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT22 ))))

	.dataa(\DATAPATH|tan|dffs [7]),
	.datab(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[6]~13 ),
	.combout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout ),
	.cout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[7]~15 ));
// synopsys translate_off
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[7]~14 .lut_mask = 16'h9617;
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
cycloneii_lcell_comb \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[8]~16 (
// Equation(s):
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout  = ((\DATAPATH|tan|dffs [8] $ (\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT23  $ (!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[7]~15 )))) # (GND)
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[8]~17  = CARRY((\DATAPATH|tan|dffs [8] & ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT23 ) # (!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[7]~15 ))) # 
// (!\DATAPATH|tan|dffs [8] & (\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT23  & !\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[7]~15 )))

	.dataa(\DATAPATH|tan|dffs [8]),
	.datab(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[7]~15 ),
	.combout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout ),
	.cout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[8]~17 ));
// synopsys translate_off
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[8]~16 .lut_mask = 16'h698E;
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N18
cycloneii_lcell_comb \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[9]~18 (
// Equation(s):
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout  = (\DATAPATH|tan|dffs [9] & ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT24  & (\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[8]~17  & VCC)) # 
// (!\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT24  & (!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[8]~17 )))) # (!\DATAPATH|tan|dffs [9] & ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT24  & 
// (!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[8]~17 )) # (!\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT24  & ((\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[8]~17 ) # (GND)))))
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[9]~19  = CARRY((\DATAPATH|tan|dffs [9] & (!\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT24  & !\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[8]~17 )) # (!\DATAPATH|tan|dffs 
// [9] & ((!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[8]~17 ) # (!\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT24 ))))

	.dataa(\DATAPATH|tan|dffs [9]),
	.datab(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[8]~17 ),
	.combout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout ),
	.cout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[9]~19 ));
// synopsys translate_off
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[9]~18 .lut_mask = 16'h9617;
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N20
cycloneii_lcell_comb \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[10]~20 (
// Equation(s):
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout  = ((\DATAPATH|tan|dffs [10] $ (\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT25  $ (!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[9]~19 )))) # (GND)
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[10]~21  = CARRY((\DATAPATH|tan|dffs [10] & ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT25 ) # (!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[9]~19 ))) # 
// (!\DATAPATH|tan|dffs [10] & (\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT25  & !\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[9]~19 )))

	.dataa(\DATAPATH|tan|dffs [10]),
	.datab(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[9]~19 ),
	.combout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout ),
	.cout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[10]~21 ));
// synopsys translate_off
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[10]~20 .lut_mask = 16'h698E;
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneii_lcell_comb \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[11]~22 (
// Equation(s):
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout  = (\DATAPATH|tan|dffs [11] & ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT26  & (\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[10]~21  & VCC)) # 
// (!\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT26  & (!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[10]~21 )))) # (!\DATAPATH|tan|dffs [11] & ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT26  & 
// (!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[10]~21 )) # (!\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[10]~21 ) # (GND)))))
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[11]~23  = CARRY((\DATAPATH|tan|dffs [11] & (!\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT26  & !\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[10]~21 )) # 
// (!\DATAPATH|tan|dffs [11] & ((!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[10]~21 ) # (!\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT26 ))))

	.dataa(\DATAPATH|tan|dffs [11]),
	.datab(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[10]~21 ),
	.combout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout ),
	.cout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[11]~23 ));
// synopsys translate_off
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[11]~22 .lut_mask = 16'h9617;
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneii_lcell_comb \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[12]~24 (
// Equation(s):
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout  = ((\DATAPATH|tan|dffs [12] $ (\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT27  $ (!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[11]~23 )))) # (GND)
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[12]~25  = CARRY((\DATAPATH|tan|dffs [12] & ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT27 ) # (!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[11]~23 ))) # 
// (!\DATAPATH|tan|dffs [12] & (\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT27  & !\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[11]~23 )))

	.dataa(\DATAPATH|tan|dffs [12]),
	.datab(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[11]~23 ),
	.combout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout ),
	.cout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[12]~25 ));
// synopsys translate_off
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[12]~24 .lut_mask = 16'h698E;
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneii_lcell_comb \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[13]~26 (
// Equation(s):
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout  = (\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT28  & ((\DATAPATH|tan|dffs [13] & (\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[12]~25  & VCC)) # 
// (!\DATAPATH|tan|dffs [13] & (!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[12]~25 )))) # (!\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT28  & ((\DATAPATH|tan|dffs [13] & 
// (!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[12]~25 )) # (!\DATAPATH|tan|dffs [13] & ((\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[12]~25 ) # (GND)))))
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[13]~27  = CARRY((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT28  & (!\DATAPATH|tan|dffs [13] & !\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[12]~25 )) # 
// (!\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT28  & ((!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[12]~25 ) # (!\DATAPATH|tan|dffs [13]))))

	.dataa(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\DATAPATH|tan|dffs [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[12]~25 ),
	.combout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout ),
	.cout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[13]~27 ));
// synopsys translate_off
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[13]~26 .lut_mask = 16'h9617;
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y14_N27
cycloneii_lcell_ff \DATAPATH|tan|dffs[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|ps.tg1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|tan|dffs [13]));

// Location: LCCOMB_X29_Y14_N28
cycloneii_lcell_comb \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[14]~28 (
// Equation(s):
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout  = ((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT29  $ (\DATAPATH|tan|dffs [14] $ (!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[13]~27 )))) # (GND)
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[14]~29  = CARRY((\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\DATAPATH|tan|dffs [14]) # (!\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[13]~27 ))) # 
// (!\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT29  & (\DATAPATH|tan|dffs [14] & !\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[13]~27 )))

	.dataa(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\DATAPATH|tan|dffs [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[13]~27 ),
	.combout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout ),
	.cout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[14]~29 ));
// synopsys translate_off
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[14]~28 .lut_mask = 16'h698E;
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y14_N29
cycloneii_lcell_ff \DATAPATH|tan|dffs[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|ps.tg1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|tan|dffs [14]));

// Location: LCCOMB_X29_Y14_N30
cycloneii_lcell_comb \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[15]~30 (
// Equation(s):
// \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout  = \DATAPATH|tan|dffs [15] $ (\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[14]~29  $ (\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT30 ))

	.dataa(vcc),
	.datab(\DATAPATH|tan|dffs [15]),
	.datac(vcc),
	.datad(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.cin(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[14]~29 ),
	.combout(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[15]~30 .lut_mask = 16'hC33C;
defparam \DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y14_N25
cycloneii_lcell_ff \DATAPATH|tan|dffs[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|ps.tg1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|tan|dffs [12]));

// Location: LCFF_X29_Y14_N23
cycloneii_lcell_ff \DATAPATH|tan|dffs[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|ps.tg1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|tan|dffs [11]));

// Location: LCFF_X29_Y14_N21
cycloneii_lcell_ff \DATAPATH|tan|dffs[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|ps.tg1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|tan|dffs [10]));

// Location: LCFF_X29_Y14_N19
cycloneii_lcell_ff \DATAPATH|tan|dffs[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|ps.tg1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|tan|dffs [9]));

// Location: LCFF_X29_Y14_N17
cycloneii_lcell_ff \DATAPATH|tan|dffs[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|ps.tg1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|tan|dffs [8]));

// Location: LCFF_X29_Y14_N15
cycloneii_lcell_ff \DATAPATH|tan|dffs[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|ps.tg1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|tan|dffs [7]));

// Location: LCFF_X29_Y14_N11
cycloneii_lcell_ff \DATAPATH|tan|dffs[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|ps.tg1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|tan|dffs [5]));

// Location: LCFF_X29_Y14_N7
cycloneii_lcell_ff \DATAPATH|tan|dffs[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|ps.tg1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|tan|dffs [3]));

// Location: LCFF_X29_Y14_N1
cycloneii_lcell_ff \DATAPATH|tan|dffs[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|ps.tg1~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|tan|dffs [0]));

// Location: LCCOMB_X16_Y14_N0
cycloneii_lcell_comb \CONTROLLER|ntest[2] (
// Equation(s):
// \CONTROLLER|ntest [2] = (\CONTROLLER|ps.calcx2~regout ) # ((!\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0_combout  & ((\CONTROLLER|ps.tg1~regout ) # (\CONTROLLER|ps.termcalc~regout ))))

	.dataa(\CONTROLLER|ps.tg1~regout ),
	.datab(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0_combout ),
	.datac(\CONTROLLER|ps.calcx2~regout ),
	.datad(\CONTROLLER|ps.termcalc~regout ),
	.cin(gnd),
	.combout(\CONTROLLER|ntest [2]),
	.cout());
// synopsys translate_off
defparam \CONTROLLER|ntest[2] .lut_mask = 16'hF3F2;
defparam \CONTROLLER|ntest[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneii_lcell_comb \CONTROLLER|ntest[1] (
// Equation(s):
// \CONTROLLER|ntest [1] = (\CONTROLLER|ps.loading~regout ) # ((!\start~combout  & \CONTROLLER|ps.starting~regout ))

	.dataa(\start~combout ),
	.datab(vcc),
	.datac(\CONTROLLER|ps.loading~regout ),
	.datad(\CONTROLLER|ps.starting~regout ),
	.cin(gnd),
	.combout(\CONTROLLER|ntest [1]),
	.cout());
// synopsys translate_off
defparam \CONTROLLER|ntest[1] .lut_mask = 16'hF5F0;
defparam \CONTROLLER|ntest[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneii_lcell_comb \CONTROLLER|WideOr4~2 (
// Equation(s):
// \CONTROLLER|WideOr4~2_combout  = (\CONTROLLER|ps.calcx2~regout ) # ((!\start~combout  & ((\CONTROLLER|ps.starting~regout ) # (!\CONTROLLER|ps.idle~regout ))))

	.dataa(\start~combout ),
	.datab(\CONTROLLER|ps.starting~regout ),
	.datac(\CONTROLLER|ps.calcx2~regout ),
	.datad(\CONTROLLER|ps.idle~regout ),
	.cin(gnd),
	.combout(\CONTROLLER|WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER|WideOr4~2 .lut_mask = 16'hF4F5;
defparam \CONTROLLER|WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneii_lcell_comb \CONTROLLER|WideOr4~3 (
// Equation(s):
// \CONTROLLER|WideOr4~3_combout  = (\CONTROLLER|WideOr4~2_combout ) # ((\CONTROLLER|ps.termcalc~regout ) # ((\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0_combout  & \CONTROLLER|ps.tg1~regout )))

	.dataa(\CONTROLLER|WideOr4~2_combout ),
	.datab(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0_combout ),
	.datac(\CONTROLLER|ps.termcalc~regout ),
	.datad(\CONTROLLER|ps.tg1~regout ),
	.cin(gnd),
	.combout(\CONTROLLER|WideOr4~3_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER|WideOr4~3 .lut_mask = 16'hFEFA;
defparam \CONTROLLER|WideOr4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneii_lcell_comb \CONTROLLER|WideOr3~0 (
// Equation(s):
// \CONTROLLER|WideOr3~0_combout  = (\CONTROLLER|ps.tg1~regout ) # ((\CONTROLLER|ps.loading~regout ) # (!\CONTROLLER|ps.idle~regout ))

	.dataa(\CONTROLLER|ps.tg1~regout ),
	.datab(vcc),
	.datac(\CONTROLLER|ps.loading~regout ),
	.datad(\CONTROLLER|ps.idle~regout ),
	.cin(gnd),
	.combout(\CONTROLLER|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CONTROLLER|WideOr3~0 .lut_mask = 16'hFAFF;
defparam \CONTROLLER|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y14_N25
cycloneii_lcell_ff \DATAPATH|termReg|dffs[15]~_Duplicate_1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\DATAPATH|mux|out[15]~16_combout ),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CONTROLLER|termlden~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|termReg|dffs[15]~_Duplicate_1_regout ));

// Location: LCFF_X27_Y14_N21
cycloneii_lcell_ff \DATAPATH|termReg|dffs[14]~_Duplicate_1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|mux|out[14]~17_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|termlden~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|termReg|dffs[14]~_Duplicate_1_regout ));

// Location: LCFF_X27_Y14_N3
cycloneii_lcell_ff \DATAPATH|termReg|dffs[13]~_Duplicate_1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|mux|out[13]~18_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|termlden~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|termReg|dffs[13]~_Duplicate_1_regout ));

// Location: LCFF_X27_Y14_N29
cycloneii_lcell_ff \DATAPATH|termReg|dffs[12]~_Duplicate_1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|mux|out[12]~19_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|termlden~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|termReg|dffs[12]~_Duplicate_1_regout ));

// Location: LCFF_X27_Y14_N27
cycloneii_lcell_ff \DATAPATH|termReg|dffs[11]~_Duplicate_1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|mux|out[11]~20_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|termlden~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|termReg|dffs[11]~_Duplicate_1_regout ));

// Location: LCFF_X25_Y14_N15
cycloneii_lcell_ff \DATAPATH|termReg|dffs[10]~_Duplicate_1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|mux|out[10]~21_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|termlden~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|termReg|dffs[10]~_Duplicate_1_regout ));

// Location: LCFF_X27_Y14_N1
cycloneii_lcell_ff \DATAPATH|termReg|dffs[9]~_Duplicate_1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|mux|out[9]~22_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|termlden~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|termReg|dffs[9]~_Duplicate_1_regout ));

// Location: LCFF_X27_Y14_N11
cycloneii_lcell_ff \DATAPATH|termReg|dffs[8]~_Duplicate_1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|mux|out[8]~23_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|termlden~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|termReg|dffs[8]~_Duplicate_1_regout ));

// Location: LCFF_X25_Y14_N13
cycloneii_lcell_ff \DATAPATH|termReg|dffs[7]~_Duplicate_1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|mux|out[7]~24_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|termlden~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|termReg|dffs[7]~_Duplicate_1_regout ));

// Location: LCFF_X27_Y14_N9
cycloneii_lcell_ff \DATAPATH|termReg|dffs[6]~_Duplicate_1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|mux|out[6]~25_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|termlden~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|termReg|dffs[6]~_Duplicate_1_regout ));

// Location: LCFF_X25_Y14_N7
cycloneii_lcell_ff \DATAPATH|termReg|dffs[5]~_Duplicate_1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|mux|out[5]~26_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|termlden~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|termReg|dffs[5]~_Duplicate_1_regout ));

// Location: LCFF_X27_Y14_N23
cycloneii_lcell_ff \DATAPATH|termReg|dffs[4]~_Duplicate_1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|mux|out[4]~27_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|termlden~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|termReg|dffs[4]~_Duplicate_1_regout ));

// Location: LCFF_X27_Y14_N25
cycloneii_lcell_ff \DATAPATH|termReg|dffs[3]~_Duplicate_1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|mux|out[3]~28_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|termlden~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|termReg|dffs[3]~_Duplicate_1_regout ));

// Location: LCFF_X27_Y14_N31
cycloneii_lcell_ff \DATAPATH|termReg|dffs[2]~_Duplicate_1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|mux|out[2]~29_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|termlden~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|termReg|dffs[2]~_Duplicate_1_regout ));

// Location: LCFF_X25_Y14_N9
cycloneii_lcell_ff \DATAPATH|termReg|dffs[1]~_Duplicate_1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|mux|out[1]~30_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|termlden~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|termReg|dffs[1]~_Duplicate_1_regout ));

// Location: LCFF_X27_Y14_N17
cycloneii_lcell_ff \DATAPATH|termReg|dffs[0]~_Duplicate_1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\DATAPATH|mux|out[0]~31_combout ),
	.sdata(gnd),
	.aclr(\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CONTROLLER|termlden~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\DATAPATH|termReg|dffs[0]~_Duplicate_1_regout ));

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1[15]~I (
	.datain(\DATAPATH|mux|out[15]~16_combout ),
	.oe(\CONTROLLER|ptest [1]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1[15]));
// synopsys translate_off
defparam \mux1[15]~I .input_async_reset = "none";
defparam \mux1[15]~I .input_power_up = "low";
defparam \mux1[15]~I .input_register_mode = "none";
defparam \mux1[15]~I .input_sync_reset = "none";
defparam \mux1[15]~I .oe_async_reset = "none";
defparam \mux1[15]~I .oe_power_up = "low";
defparam \mux1[15]~I .oe_register_mode = "none";
defparam \mux1[15]~I .oe_sync_reset = "none";
defparam \mux1[15]~I .operation_mode = "output";
defparam \mux1[15]~I .output_async_reset = "none";
defparam \mux1[15]~I .output_power_up = "low";
defparam \mux1[15]~I .output_register_mode = "none";
defparam \mux1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1[14]~I (
	.datain(\DATAPATH|mux|out[14]~17_combout ),
	.oe(\CONTROLLER|ptest [1]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1[14]));
// synopsys translate_off
defparam \mux1[14]~I .input_async_reset = "none";
defparam \mux1[14]~I .input_power_up = "low";
defparam \mux1[14]~I .input_register_mode = "none";
defparam \mux1[14]~I .input_sync_reset = "none";
defparam \mux1[14]~I .oe_async_reset = "none";
defparam \mux1[14]~I .oe_power_up = "low";
defparam \mux1[14]~I .oe_register_mode = "none";
defparam \mux1[14]~I .oe_sync_reset = "none";
defparam \mux1[14]~I .operation_mode = "output";
defparam \mux1[14]~I .output_async_reset = "none";
defparam \mux1[14]~I .output_power_up = "low";
defparam \mux1[14]~I .output_register_mode = "none";
defparam \mux1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1[13]~I (
	.datain(\DATAPATH|mux|out[13]~18_combout ),
	.oe(\CONTROLLER|ptest [1]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1[13]));
// synopsys translate_off
defparam \mux1[13]~I .input_async_reset = "none";
defparam \mux1[13]~I .input_power_up = "low";
defparam \mux1[13]~I .input_register_mode = "none";
defparam \mux1[13]~I .input_sync_reset = "none";
defparam \mux1[13]~I .oe_async_reset = "none";
defparam \mux1[13]~I .oe_power_up = "low";
defparam \mux1[13]~I .oe_register_mode = "none";
defparam \mux1[13]~I .oe_sync_reset = "none";
defparam \mux1[13]~I .operation_mode = "output";
defparam \mux1[13]~I .output_async_reset = "none";
defparam \mux1[13]~I .output_power_up = "low";
defparam \mux1[13]~I .output_register_mode = "none";
defparam \mux1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1[12]~I (
	.datain(\DATAPATH|mux|out[12]~19_combout ),
	.oe(\CONTROLLER|ptest [1]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1[12]));
// synopsys translate_off
defparam \mux1[12]~I .input_async_reset = "none";
defparam \mux1[12]~I .input_power_up = "low";
defparam \mux1[12]~I .input_register_mode = "none";
defparam \mux1[12]~I .input_sync_reset = "none";
defparam \mux1[12]~I .oe_async_reset = "none";
defparam \mux1[12]~I .oe_power_up = "low";
defparam \mux1[12]~I .oe_register_mode = "none";
defparam \mux1[12]~I .oe_sync_reset = "none";
defparam \mux1[12]~I .operation_mode = "output";
defparam \mux1[12]~I .output_async_reset = "none";
defparam \mux1[12]~I .output_power_up = "low";
defparam \mux1[12]~I .output_register_mode = "none";
defparam \mux1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1[11]~I (
	.datain(\DATAPATH|mux|out[11]~20_combout ),
	.oe(\CONTROLLER|ptest [1]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1[11]));
// synopsys translate_off
defparam \mux1[11]~I .input_async_reset = "none";
defparam \mux1[11]~I .input_power_up = "low";
defparam \mux1[11]~I .input_register_mode = "none";
defparam \mux1[11]~I .input_sync_reset = "none";
defparam \mux1[11]~I .oe_async_reset = "none";
defparam \mux1[11]~I .oe_power_up = "low";
defparam \mux1[11]~I .oe_register_mode = "none";
defparam \mux1[11]~I .oe_sync_reset = "none";
defparam \mux1[11]~I .operation_mode = "output";
defparam \mux1[11]~I .output_async_reset = "none";
defparam \mux1[11]~I .output_power_up = "low";
defparam \mux1[11]~I .output_register_mode = "none";
defparam \mux1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1[10]~I (
	.datain(\DATAPATH|mux|out[10]~21_combout ),
	.oe(\CONTROLLER|ptest [1]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1[10]));
// synopsys translate_off
defparam \mux1[10]~I .input_async_reset = "none";
defparam \mux1[10]~I .input_power_up = "low";
defparam \mux1[10]~I .input_register_mode = "none";
defparam \mux1[10]~I .input_sync_reset = "none";
defparam \mux1[10]~I .oe_async_reset = "none";
defparam \mux1[10]~I .oe_power_up = "low";
defparam \mux1[10]~I .oe_register_mode = "none";
defparam \mux1[10]~I .oe_sync_reset = "none";
defparam \mux1[10]~I .operation_mode = "output";
defparam \mux1[10]~I .output_async_reset = "none";
defparam \mux1[10]~I .output_power_up = "low";
defparam \mux1[10]~I .output_register_mode = "none";
defparam \mux1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1[9]~I (
	.datain(\DATAPATH|mux|out[9]~22_combout ),
	.oe(\CONTROLLER|ptest [1]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1[9]));
// synopsys translate_off
defparam \mux1[9]~I .input_async_reset = "none";
defparam \mux1[9]~I .input_power_up = "low";
defparam \mux1[9]~I .input_register_mode = "none";
defparam \mux1[9]~I .input_sync_reset = "none";
defparam \mux1[9]~I .oe_async_reset = "none";
defparam \mux1[9]~I .oe_power_up = "low";
defparam \mux1[9]~I .oe_register_mode = "none";
defparam \mux1[9]~I .oe_sync_reset = "none";
defparam \mux1[9]~I .operation_mode = "output";
defparam \mux1[9]~I .output_async_reset = "none";
defparam \mux1[9]~I .output_power_up = "low";
defparam \mux1[9]~I .output_register_mode = "none";
defparam \mux1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1[8]~I (
	.datain(\DATAPATH|mux|out[8]~23_combout ),
	.oe(\CONTROLLER|ptest [1]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1[8]));
// synopsys translate_off
defparam \mux1[8]~I .input_async_reset = "none";
defparam \mux1[8]~I .input_power_up = "low";
defparam \mux1[8]~I .input_register_mode = "none";
defparam \mux1[8]~I .input_sync_reset = "none";
defparam \mux1[8]~I .oe_async_reset = "none";
defparam \mux1[8]~I .oe_power_up = "low";
defparam \mux1[8]~I .oe_register_mode = "none";
defparam \mux1[8]~I .oe_sync_reset = "none";
defparam \mux1[8]~I .operation_mode = "output";
defparam \mux1[8]~I .output_async_reset = "none";
defparam \mux1[8]~I .output_power_up = "low";
defparam \mux1[8]~I .output_register_mode = "none";
defparam \mux1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1[7]~I (
	.datain(\DATAPATH|mux|out[7]~24_combout ),
	.oe(\CONTROLLER|ptest [1]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1[7]));
// synopsys translate_off
defparam \mux1[7]~I .input_async_reset = "none";
defparam \mux1[7]~I .input_power_up = "low";
defparam \mux1[7]~I .input_register_mode = "none";
defparam \mux1[7]~I .input_sync_reset = "none";
defparam \mux1[7]~I .oe_async_reset = "none";
defparam \mux1[7]~I .oe_power_up = "low";
defparam \mux1[7]~I .oe_register_mode = "none";
defparam \mux1[7]~I .oe_sync_reset = "none";
defparam \mux1[7]~I .operation_mode = "output";
defparam \mux1[7]~I .output_async_reset = "none";
defparam \mux1[7]~I .output_power_up = "low";
defparam \mux1[7]~I .output_register_mode = "none";
defparam \mux1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1[6]~I (
	.datain(\DATAPATH|mux|out[6]~25_combout ),
	.oe(\CONTROLLER|ptest [1]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1[6]));
// synopsys translate_off
defparam \mux1[6]~I .input_async_reset = "none";
defparam \mux1[6]~I .input_power_up = "low";
defparam \mux1[6]~I .input_register_mode = "none";
defparam \mux1[6]~I .input_sync_reset = "none";
defparam \mux1[6]~I .oe_async_reset = "none";
defparam \mux1[6]~I .oe_power_up = "low";
defparam \mux1[6]~I .oe_register_mode = "none";
defparam \mux1[6]~I .oe_sync_reset = "none";
defparam \mux1[6]~I .operation_mode = "output";
defparam \mux1[6]~I .output_async_reset = "none";
defparam \mux1[6]~I .output_power_up = "low";
defparam \mux1[6]~I .output_register_mode = "none";
defparam \mux1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1[5]~I (
	.datain(\DATAPATH|mux|out[5]~26_combout ),
	.oe(\CONTROLLER|ptest [1]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1[5]));
// synopsys translate_off
defparam \mux1[5]~I .input_async_reset = "none";
defparam \mux1[5]~I .input_power_up = "low";
defparam \mux1[5]~I .input_register_mode = "none";
defparam \mux1[5]~I .input_sync_reset = "none";
defparam \mux1[5]~I .oe_async_reset = "none";
defparam \mux1[5]~I .oe_power_up = "low";
defparam \mux1[5]~I .oe_register_mode = "none";
defparam \mux1[5]~I .oe_sync_reset = "none";
defparam \mux1[5]~I .operation_mode = "output";
defparam \mux1[5]~I .output_async_reset = "none";
defparam \mux1[5]~I .output_power_up = "low";
defparam \mux1[5]~I .output_register_mode = "none";
defparam \mux1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1[4]~I (
	.datain(\DATAPATH|mux|out[4]~27_combout ),
	.oe(\CONTROLLER|ptest [1]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1[4]));
// synopsys translate_off
defparam \mux1[4]~I .input_async_reset = "none";
defparam \mux1[4]~I .input_power_up = "low";
defparam \mux1[4]~I .input_register_mode = "none";
defparam \mux1[4]~I .input_sync_reset = "none";
defparam \mux1[4]~I .oe_async_reset = "none";
defparam \mux1[4]~I .oe_power_up = "low";
defparam \mux1[4]~I .oe_register_mode = "none";
defparam \mux1[4]~I .oe_sync_reset = "none";
defparam \mux1[4]~I .operation_mode = "output";
defparam \mux1[4]~I .output_async_reset = "none";
defparam \mux1[4]~I .output_power_up = "low";
defparam \mux1[4]~I .output_register_mode = "none";
defparam \mux1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1[3]~I (
	.datain(\DATAPATH|mux|out[3]~28_combout ),
	.oe(\CONTROLLER|ptest [1]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1[3]));
// synopsys translate_off
defparam \mux1[3]~I .input_async_reset = "none";
defparam \mux1[3]~I .input_power_up = "low";
defparam \mux1[3]~I .input_register_mode = "none";
defparam \mux1[3]~I .input_sync_reset = "none";
defparam \mux1[3]~I .oe_async_reset = "none";
defparam \mux1[3]~I .oe_power_up = "low";
defparam \mux1[3]~I .oe_register_mode = "none";
defparam \mux1[3]~I .oe_sync_reset = "none";
defparam \mux1[3]~I .operation_mode = "output";
defparam \mux1[3]~I .output_async_reset = "none";
defparam \mux1[3]~I .output_power_up = "low";
defparam \mux1[3]~I .output_register_mode = "none";
defparam \mux1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1[2]~I (
	.datain(\DATAPATH|mux|out[2]~29_combout ),
	.oe(\CONTROLLER|ptest [1]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1[2]));
// synopsys translate_off
defparam \mux1[2]~I .input_async_reset = "none";
defparam \mux1[2]~I .input_power_up = "low";
defparam \mux1[2]~I .input_register_mode = "none";
defparam \mux1[2]~I .input_sync_reset = "none";
defparam \mux1[2]~I .oe_async_reset = "none";
defparam \mux1[2]~I .oe_power_up = "low";
defparam \mux1[2]~I .oe_register_mode = "none";
defparam \mux1[2]~I .oe_sync_reset = "none";
defparam \mux1[2]~I .operation_mode = "output";
defparam \mux1[2]~I .output_async_reset = "none";
defparam \mux1[2]~I .output_power_up = "low";
defparam \mux1[2]~I .output_register_mode = "none";
defparam \mux1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1[1]~I (
	.datain(\DATAPATH|mux|out[1]~30_combout ),
	.oe(\CONTROLLER|ptest [1]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1[1]));
// synopsys translate_off
defparam \mux1[1]~I .input_async_reset = "none";
defparam \mux1[1]~I .input_power_up = "low";
defparam \mux1[1]~I .input_register_mode = "none";
defparam \mux1[1]~I .input_sync_reset = "none";
defparam \mux1[1]~I .oe_async_reset = "none";
defparam \mux1[1]~I .oe_power_up = "low";
defparam \mux1[1]~I .oe_register_mode = "none";
defparam \mux1[1]~I .oe_sync_reset = "none";
defparam \mux1[1]~I .operation_mode = "output";
defparam \mux1[1]~I .output_async_reset = "none";
defparam \mux1[1]~I .output_power_up = "low";
defparam \mux1[1]~I .output_register_mode = "none";
defparam \mux1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux1[0]~I (
	.datain(\DATAPATH|mux|out[0]~31_combout ),
	.oe(\CONTROLLER|ptest [1]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux1[0]));
// synopsys translate_off
defparam \mux1[0]~I .input_async_reset = "none";
defparam \mux1[0]~I .input_power_up = "low";
defparam \mux1[0]~I .input_register_mode = "none";
defparam \mux1[0]~I .input_sync_reset = "none";
defparam \mux1[0]~I .oe_async_reset = "none";
defparam \mux1[0]~I .oe_power_up = "low";
defparam \mux1[0]~I .oe_register_mode = "none";
defparam \mux1[0]~I .oe_sync_reset = "none";
defparam \mux1[0]~I .operation_mode = "output";
defparam \mux1[0]~I .output_async_reset = "none";
defparam \mux1[0]~I .output_power_up = "low";
defparam \mux1[0]~I .output_register_mode = "none";
defparam \mux1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2[15]~I (
	.datain(\DATAPATH|mux|out[15]~16_combout ),
	.oe(\CONTROLLER|termlden~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2[15]));
// synopsys translate_off
defparam \mux2[15]~I .input_async_reset = "none";
defparam \mux2[15]~I .input_power_up = "low";
defparam \mux2[15]~I .input_register_mode = "none";
defparam \mux2[15]~I .input_sync_reset = "none";
defparam \mux2[15]~I .oe_async_reset = "none";
defparam \mux2[15]~I .oe_power_up = "low";
defparam \mux2[15]~I .oe_register_mode = "none";
defparam \mux2[15]~I .oe_sync_reset = "none";
defparam \mux2[15]~I .operation_mode = "output";
defparam \mux2[15]~I .output_async_reset = "none";
defparam \mux2[15]~I .output_power_up = "low";
defparam \mux2[15]~I .output_register_mode = "none";
defparam \mux2[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2[14]~I (
	.datain(\DATAPATH|mux|out[14]~17_combout ),
	.oe(\CONTROLLER|termlden~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2[14]));
// synopsys translate_off
defparam \mux2[14]~I .input_async_reset = "none";
defparam \mux2[14]~I .input_power_up = "low";
defparam \mux2[14]~I .input_register_mode = "none";
defparam \mux2[14]~I .input_sync_reset = "none";
defparam \mux2[14]~I .oe_async_reset = "none";
defparam \mux2[14]~I .oe_power_up = "low";
defparam \mux2[14]~I .oe_register_mode = "none";
defparam \mux2[14]~I .oe_sync_reset = "none";
defparam \mux2[14]~I .operation_mode = "output";
defparam \mux2[14]~I .output_async_reset = "none";
defparam \mux2[14]~I .output_power_up = "low";
defparam \mux2[14]~I .output_register_mode = "none";
defparam \mux2[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2[13]~I (
	.datain(\DATAPATH|mux|out[13]~18_combout ),
	.oe(\CONTROLLER|termlden~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2[13]));
// synopsys translate_off
defparam \mux2[13]~I .input_async_reset = "none";
defparam \mux2[13]~I .input_power_up = "low";
defparam \mux2[13]~I .input_register_mode = "none";
defparam \mux2[13]~I .input_sync_reset = "none";
defparam \mux2[13]~I .oe_async_reset = "none";
defparam \mux2[13]~I .oe_power_up = "low";
defparam \mux2[13]~I .oe_register_mode = "none";
defparam \mux2[13]~I .oe_sync_reset = "none";
defparam \mux2[13]~I .operation_mode = "output";
defparam \mux2[13]~I .output_async_reset = "none";
defparam \mux2[13]~I .output_power_up = "low";
defparam \mux2[13]~I .output_register_mode = "none";
defparam \mux2[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2[12]~I (
	.datain(\DATAPATH|mux|out[12]~19_combout ),
	.oe(\CONTROLLER|termlden~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2[12]));
// synopsys translate_off
defparam \mux2[12]~I .input_async_reset = "none";
defparam \mux2[12]~I .input_power_up = "low";
defparam \mux2[12]~I .input_register_mode = "none";
defparam \mux2[12]~I .input_sync_reset = "none";
defparam \mux2[12]~I .oe_async_reset = "none";
defparam \mux2[12]~I .oe_power_up = "low";
defparam \mux2[12]~I .oe_register_mode = "none";
defparam \mux2[12]~I .oe_sync_reset = "none";
defparam \mux2[12]~I .operation_mode = "output";
defparam \mux2[12]~I .output_async_reset = "none";
defparam \mux2[12]~I .output_power_up = "low";
defparam \mux2[12]~I .output_register_mode = "none";
defparam \mux2[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2[11]~I (
	.datain(\DATAPATH|mux|out[11]~20_combout ),
	.oe(\CONTROLLER|termlden~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2[11]));
// synopsys translate_off
defparam \mux2[11]~I .input_async_reset = "none";
defparam \mux2[11]~I .input_power_up = "low";
defparam \mux2[11]~I .input_register_mode = "none";
defparam \mux2[11]~I .input_sync_reset = "none";
defparam \mux2[11]~I .oe_async_reset = "none";
defparam \mux2[11]~I .oe_power_up = "low";
defparam \mux2[11]~I .oe_register_mode = "none";
defparam \mux2[11]~I .oe_sync_reset = "none";
defparam \mux2[11]~I .operation_mode = "output";
defparam \mux2[11]~I .output_async_reset = "none";
defparam \mux2[11]~I .output_power_up = "low";
defparam \mux2[11]~I .output_register_mode = "none";
defparam \mux2[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2[10]~I (
	.datain(\DATAPATH|mux|out[10]~21_combout ),
	.oe(\CONTROLLER|termlden~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2[10]));
// synopsys translate_off
defparam \mux2[10]~I .input_async_reset = "none";
defparam \mux2[10]~I .input_power_up = "low";
defparam \mux2[10]~I .input_register_mode = "none";
defparam \mux2[10]~I .input_sync_reset = "none";
defparam \mux2[10]~I .oe_async_reset = "none";
defparam \mux2[10]~I .oe_power_up = "low";
defparam \mux2[10]~I .oe_register_mode = "none";
defparam \mux2[10]~I .oe_sync_reset = "none";
defparam \mux2[10]~I .operation_mode = "output";
defparam \mux2[10]~I .output_async_reset = "none";
defparam \mux2[10]~I .output_power_up = "low";
defparam \mux2[10]~I .output_register_mode = "none";
defparam \mux2[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2[9]~I (
	.datain(\DATAPATH|mux|out[9]~22_combout ),
	.oe(\CONTROLLER|termlden~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2[9]));
// synopsys translate_off
defparam \mux2[9]~I .input_async_reset = "none";
defparam \mux2[9]~I .input_power_up = "low";
defparam \mux2[9]~I .input_register_mode = "none";
defparam \mux2[9]~I .input_sync_reset = "none";
defparam \mux2[9]~I .oe_async_reset = "none";
defparam \mux2[9]~I .oe_power_up = "low";
defparam \mux2[9]~I .oe_register_mode = "none";
defparam \mux2[9]~I .oe_sync_reset = "none";
defparam \mux2[9]~I .operation_mode = "output";
defparam \mux2[9]~I .output_async_reset = "none";
defparam \mux2[9]~I .output_power_up = "low";
defparam \mux2[9]~I .output_register_mode = "none";
defparam \mux2[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2[8]~I (
	.datain(\DATAPATH|mux|out[8]~23_combout ),
	.oe(\CONTROLLER|termlden~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2[8]));
// synopsys translate_off
defparam \mux2[8]~I .input_async_reset = "none";
defparam \mux2[8]~I .input_power_up = "low";
defparam \mux2[8]~I .input_register_mode = "none";
defparam \mux2[8]~I .input_sync_reset = "none";
defparam \mux2[8]~I .oe_async_reset = "none";
defparam \mux2[8]~I .oe_power_up = "low";
defparam \mux2[8]~I .oe_register_mode = "none";
defparam \mux2[8]~I .oe_sync_reset = "none";
defparam \mux2[8]~I .operation_mode = "output";
defparam \mux2[8]~I .output_async_reset = "none";
defparam \mux2[8]~I .output_power_up = "low";
defparam \mux2[8]~I .output_register_mode = "none";
defparam \mux2[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2[7]~I (
	.datain(\DATAPATH|mux|out[7]~24_combout ),
	.oe(\CONTROLLER|termlden~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2[7]));
// synopsys translate_off
defparam \mux2[7]~I .input_async_reset = "none";
defparam \mux2[7]~I .input_power_up = "low";
defparam \mux2[7]~I .input_register_mode = "none";
defparam \mux2[7]~I .input_sync_reset = "none";
defparam \mux2[7]~I .oe_async_reset = "none";
defparam \mux2[7]~I .oe_power_up = "low";
defparam \mux2[7]~I .oe_register_mode = "none";
defparam \mux2[7]~I .oe_sync_reset = "none";
defparam \mux2[7]~I .operation_mode = "output";
defparam \mux2[7]~I .output_async_reset = "none";
defparam \mux2[7]~I .output_power_up = "low";
defparam \mux2[7]~I .output_register_mode = "none";
defparam \mux2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2[6]~I (
	.datain(\DATAPATH|mux|out[6]~25_combout ),
	.oe(\CONTROLLER|termlden~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2[6]));
// synopsys translate_off
defparam \mux2[6]~I .input_async_reset = "none";
defparam \mux2[6]~I .input_power_up = "low";
defparam \mux2[6]~I .input_register_mode = "none";
defparam \mux2[6]~I .input_sync_reset = "none";
defparam \mux2[6]~I .oe_async_reset = "none";
defparam \mux2[6]~I .oe_power_up = "low";
defparam \mux2[6]~I .oe_register_mode = "none";
defparam \mux2[6]~I .oe_sync_reset = "none";
defparam \mux2[6]~I .operation_mode = "output";
defparam \mux2[6]~I .output_async_reset = "none";
defparam \mux2[6]~I .output_power_up = "low";
defparam \mux2[6]~I .output_register_mode = "none";
defparam \mux2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2[5]~I (
	.datain(\DATAPATH|mux|out[5]~26_combout ),
	.oe(\CONTROLLER|termlden~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2[5]));
// synopsys translate_off
defparam \mux2[5]~I .input_async_reset = "none";
defparam \mux2[5]~I .input_power_up = "low";
defparam \mux2[5]~I .input_register_mode = "none";
defparam \mux2[5]~I .input_sync_reset = "none";
defparam \mux2[5]~I .oe_async_reset = "none";
defparam \mux2[5]~I .oe_power_up = "low";
defparam \mux2[5]~I .oe_register_mode = "none";
defparam \mux2[5]~I .oe_sync_reset = "none";
defparam \mux2[5]~I .operation_mode = "output";
defparam \mux2[5]~I .output_async_reset = "none";
defparam \mux2[5]~I .output_power_up = "low";
defparam \mux2[5]~I .output_register_mode = "none";
defparam \mux2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2[4]~I (
	.datain(\DATAPATH|mux|out[4]~27_combout ),
	.oe(\CONTROLLER|termlden~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2[4]));
// synopsys translate_off
defparam \mux2[4]~I .input_async_reset = "none";
defparam \mux2[4]~I .input_power_up = "low";
defparam \mux2[4]~I .input_register_mode = "none";
defparam \mux2[4]~I .input_sync_reset = "none";
defparam \mux2[4]~I .oe_async_reset = "none";
defparam \mux2[4]~I .oe_power_up = "low";
defparam \mux2[4]~I .oe_register_mode = "none";
defparam \mux2[4]~I .oe_sync_reset = "none";
defparam \mux2[4]~I .operation_mode = "output";
defparam \mux2[4]~I .output_async_reset = "none";
defparam \mux2[4]~I .output_power_up = "low";
defparam \mux2[4]~I .output_register_mode = "none";
defparam \mux2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2[3]~I (
	.datain(\DATAPATH|mux|out[3]~28_combout ),
	.oe(\CONTROLLER|termlden~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2[3]));
// synopsys translate_off
defparam \mux2[3]~I .input_async_reset = "none";
defparam \mux2[3]~I .input_power_up = "low";
defparam \mux2[3]~I .input_register_mode = "none";
defparam \mux2[3]~I .input_sync_reset = "none";
defparam \mux2[3]~I .oe_async_reset = "none";
defparam \mux2[3]~I .oe_power_up = "low";
defparam \mux2[3]~I .oe_register_mode = "none";
defparam \mux2[3]~I .oe_sync_reset = "none";
defparam \mux2[3]~I .operation_mode = "output";
defparam \mux2[3]~I .output_async_reset = "none";
defparam \mux2[3]~I .output_power_up = "low";
defparam \mux2[3]~I .output_register_mode = "none";
defparam \mux2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2[2]~I (
	.datain(\DATAPATH|mux|out[2]~29_combout ),
	.oe(\CONTROLLER|termlden~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2[2]));
// synopsys translate_off
defparam \mux2[2]~I .input_async_reset = "none";
defparam \mux2[2]~I .input_power_up = "low";
defparam \mux2[2]~I .input_register_mode = "none";
defparam \mux2[2]~I .input_sync_reset = "none";
defparam \mux2[2]~I .oe_async_reset = "none";
defparam \mux2[2]~I .oe_power_up = "low";
defparam \mux2[2]~I .oe_register_mode = "none";
defparam \mux2[2]~I .oe_sync_reset = "none";
defparam \mux2[2]~I .operation_mode = "output";
defparam \mux2[2]~I .output_async_reset = "none";
defparam \mux2[2]~I .output_power_up = "low";
defparam \mux2[2]~I .output_register_mode = "none";
defparam \mux2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2[1]~I (
	.datain(\DATAPATH|mux|out[1]~30_combout ),
	.oe(\CONTROLLER|termlden~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2[1]));
// synopsys translate_off
defparam \mux2[1]~I .input_async_reset = "none";
defparam \mux2[1]~I .input_power_up = "low";
defparam \mux2[1]~I .input_register_mode = "none";
defparam \mux2[1]~I .input_sync_reset = "none";
defparam \mux2[1]~I .oe_async_reset = "none";
defparam \mux2[1]~I .oe_power_up = "low";
defparam \mux2[1]~I .oe_register_mode = "none";
defparam \mux2[1]~I .oe_sync_reset = "none";
defparam \mux2[1]~I .operation_mode = "output";
defparam \mux2[1]~I .output_async_reset = "none";
defparam \mux2[1]~I .output_power_up = "low";
defparam \mux2[1]~I .output_register_mode = "none";
defparam \mux2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux2[0]~I (
	.datain(\DATAPATH|mux|out[0]~31_combout ),
	.oe(\CONTROLLER|termlden~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux2[0]));
// synopsys translate_off
defparam \mux2[0]~I .input_async_reset = "none";
defparam \mux2[0]~I .input_power_up = "low";
defparam \mux2[0]~I .input_register_mode = "none";
defparam \mux2[0]~I .input_sync_reset = "none";
defparam \mux2[0]~I .oe_async_reset = "none";
defparam \mux2[0]~I .oe_power_up = "low";
defparam \mux2[0]~I .oe_register_mode = "none";
defparam \mux2[0]~I .oe_sync_reset = "none";
defparam \mux2[0]~I .operation_mode = "output";
defparam \mux2[0]~I .output_async_reset = "none";
defparam \mux2[0]~I .output_power_up = "low";
defparam \mux2[0]~I .output_register_mode = "none";
defparam \mux2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux3[15]~I (
	.datain(\DATAPATH|mux2|out[15]~16_combout ),
	.oe(\DATAPATH|mux2|out[15]~17_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux3[15]));
// synopsys translate_off
defparam \mux3[15]~I .input_async_reset = "none";
defparam \mux3[15]~I .input_power_up = "low";
defparam \mux3[15]~I .input_register_mode = "none";
defparam \mux3[15]~I .input_sync_reset = "none";
defparam \mux3[15]~I .oe_async_reset = "none";
defparam \mux3[15]~I .oe_power_up = "low";
defparam \mux3[15]~I .oe_register_mode = "none";
defparam \mux3[15]~I .oe_sync_reset = "none";
defparam \mux3[15]~I .operation_mode = "output";
defparam \mux3[15]~I .output_async_reset = "none";
defparam \mux3[15]~I .output_power_up = "low";
defparam \mux3[15]~I .output_register_mode = "none";
defparam \mux3[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux3[14]~I (
	.datain(\DATAPATH|mux2|out[14]~18_combout ),
	.oe(\DATAPATH|mux2|out[15]~17_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux3[14]));
// synopsys translate_off
defparam \mux3[14]~I .input_async_reset = "none";
defparam \mux3[14]~I .input_power_up = "low";
defparam \mux3[14]~I .input_register_mode = "none";
defparam \mux3[14]~I .input_sync_reset = "none";
defparam \mux3[14]~I .oe_async_reset = "none";
defparam \mux3[14]~I .oe_power_up = "low";
defparam \mux3[14]~I .oe_register_mode = "none";
defparam \mux3[14]~I .oe_sync_reset = "none";
defparam \mux3[14]~I .operation_mode = "output";
defparam \mux3[14]~I .output_async_reset = "none";
defparam \mux3[14]~I .output_power_up = "low";
defparam \mux3[14]~I .output_register_mode = "none";
defparam \mux3[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux3[13]~I (
	.datain(\DATAPATH|mux2|out[13]~19_combout ),
	.oe(\DATAPATH|mux2|out[15]~17_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux3[13]));
// synopsys translate_off
defparam \mux3[13]~I .input_async_reset = "none";
defparam \mux3[13]~I .input_power_up = "low";
defparam \mux3[13]~I .input_register_mode = "none";
defparam \mux3[13]~I .input_sync_reset = "none";
defparam \mux3[13]~I .oe_async_reset = "none";
defparam \mux3[13]~I .oe_power_up = "low";
defparam \mux3[13]~I .oe_register_mode = "none";
defparam \mux3[13]~I .oe_sync_reset = "none";
defparam \mux3[13]~I .operation_mode = "output";
defparam \mux3[13]~I .output_async_reset = "none";
defparam \mux3[13]~I .output_power_up = "low";
defparam \mux3[13]~I .output_register_mode = "none";
defparam \mux3[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux3[12]~I (
	.datain(\DATAPATH|mux2|out[12]~20_combout ),
	.oe(\DATAPATH|mux2|out[15]~17_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux3[12]));
// synopsys translate_off
defparam \mux3[12]~I .input_async_reset = "none";
defparam \mux3[12]~I .input_power_up = "low";
defparam \mux3[12]~I .input_register_mode = "none";
defparam \mux3[12]~I .input_sync_reset = "none";
defparam \mux3[12]~I .oe_async_reset = "none";
defparam \mux3[12]~I .oe_power_up = "low";
defparam \mux3[12]~I .oe_register_mode = "none";
defparam \mux3[12]~I .oe_sync_reset = "none";
defparam \mux3[12]~I .operation_mode = "output";
defparam \mux3[12]~I .output_async_reset = "none";
defparam \mux3[12]~I .output_power_up = "low";
defparam \mux3[12]~I .output_register_mode = "none";
defparam \mux3[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux3[11]~I (
	.datain(\DATAPATH|mux2|out[11]~21_combout ),
	.oe(\DATAPATH|mux2|out[15]~17_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux3[11]));
// synopsys translate_off
defparam \mux3[11]~I .input_async_reset = "none";
defparam \mux3[11]~I .input_power_up = "low";
defparam \mux3[11]~I .input_register_mode = "none";
defparam \mux3[11]~I .input_sync_reset = "none";
defparam \mux3[11]~I .oe_async_reset = "none";
defparam \mux3[11]~I .oe_power_up = "low";
defparam \mux3[11]~I .oe_register_mode = "none";
defparam \mux3[11]~I .oe_sync_reset = "none";
defparam \mux3[11]~I .operation_mode = "output";
defparam \mux3[11]~I .output_async_reset = "none";
defparam \mux3[11]~I .output_power_up = "low";
defparam \mux3[11]~I .output_register_mode = "none";
defparam \mux3[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux3[10]~I (
	.datain(\DATAPATH|mux2|out[10]~22_combout ),
	.oe(\DATAPATH|mux2|out[15]~17_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux3[10]));
// synopsys translate_off
defparam \mux3[10]~I .input_async_reset = "none";
defparam \mux3[10]~I .input_power_up = "low";
defparam \mux3[10]~I .input_register_mode = "none";
defparam \mux3[10]~I .input_sync_reset = "none";
defparam \mux3[10]~I .oe_async_reset = "none";
defparam \mux3[10]~I .oe_power_up = "low";
defparam \mux3[10]~I .oe_register_mode = "none";
defparam \mux3[10]~I .oe_sync_reset = "none";
defparam \mux3[10]~I .operation_mode = "output";
defparam \mux3[10]~I .output_async_reset = "none";
defparam \mux3[10]~I .output_power_up = "low";
defparam \mux3[10]~I .output_register_mode = "none";
defparam \mux3[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux3[9]~I (
	.datain(\DATAPATH|mux2|out[9]~23_combout ),
	.oe(\DATAPATH|mux2|out[15]~17_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux3[9]));
// synopsys translate_off
defparam \mux3[9]~I .input_async_reset = "none";
defparam \mux3[9]~I .input_power_up = "low";
defparam \mux3[9]~I .input_register_mode = "none";
defparam \mux3[9]~I .input_sync_reset = "none";
defparam \mux3[9]~I .oe_async_reset = "none";
defparam \mux3[9]~I .oe_power_up = "low";
defparam \mux3[9]~I .oe_register_mode = "none";
defparam \mux3[9]~I .oe_sync_reset = "none";
defparam \mux3[9]~I .operation_mode = "output";
defparam \mux3[9]~I .output_async_reset = "none";
defparam \mux3[9]~I .output_power_up = "low";
defparam \mux3[9]~I .output_register_mode = "none";
defparam \mux3[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux3[8]~I (
	.datain(\DATAPATH|mux2|out[8]~24_combout ),
	.oe(\DATAPATH|mux2|out[15]~17_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux3[8]));
// synopsys translate_off
defparam \mux3[8]~I .input_async_reset = "none";
defparam \mux3[8]~I .input_power_up = "low";
defparam \mux3[8]~I .input_register_mode = "none";
defparam \mux3[8]~I .input_sync_reset = "none";
defparam \mux3[8]~I .oe_async_reset = "none";
defparam \mux3[8]~I .oe_power_up = "low";
defparam \mux3[8]~I .oe_register_mode = "none";
defparam \mux3[8]~I .oe_sync_reset = "none";
defparam \mux3[8]~I .operation_mode = "output";
defparam \mux3[8]~I .output_async_reset = "none";
defparam \mux3[8]~I .output_power_up = "low";
defparam \mux3[8]~I .output_register_mode = "none";
defparam \mux3[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux3[7]~I (
	.datain(\DATAPATH|mux2|out[7]~25_combout ),
	.oe(\DATAPATH|mux2|out[15]~17_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux3[7]));
// synopsys translate_off
defparam \mux3[7]~I .input_async_reset = "none";
defparam \mux3[7]~I .input_power_up = "low";
defparam \mux3[7]~I .input_register_mode = "none";
defparam \mux3[7]~I .input_sync_reset = "none";
defparam \mux3[7]~I .oe_async_reset = "none";
defparam \mux3[7]~I .oe_power_up = "low";
defparam \mux3[7]~I .oe_register_mode = "none";
defparam \mux3[7]~I .oe_sync_reset = "none";
defparam \mux3[7]~I .operation_mode = "output";
defparam \mux3[7]~I .output_async_reset = "none";
defparam \mux3[7]~I .output_power_up = "low";
defparam \mux3[7]~I .output_register_mode = "none";
defparam \mux3[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux3[6]~I (
	.datain(\DATAPATH|mux2|out[6]~26_combout ),
	.oe(\DATAPATH|mux2|out[15]~17_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux3[6]));
// synopsys translate_off
defparam \mux3[6]~I .input_async_reset = "none";
defparam \mux3[6]~I .input_power_up = "low";
defparam \mux3[6]~I .input_register_mode = "none";
defparam \mux3[6]~I .input_sync_reset = "none";
defparam \mux3[6]~I .oe_async_reset = "none";
defparam \mux3[6]~I .oe_power_up = "low";
defparam \mux3[6]~I .oe_register_mode = "none";
defparam \mux3[6]~I .oe_sync_reset = "none";
defparam \mux3[6]~I .operation_mode = "output";
defparam \mux3[6]~I .output_async_reset = "none";
defparam \mux3[6]~I .output_power_up = "low";
defparam \mux3[6]~I .output_register_mode = "none";
defparam \mux3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux3[5]~I (
	.datain(\DATAPATH|mux2|out[5]~27_combout ),
	.oe(\DATAPATH|mux2|out[15]~17_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux3[5]));
// synopsys translate_off
defparam \mux3[5]~I .input_async_reset = "none";
defparam \mux3[5]~I .input_power_up = "low";
defparam \mux3[5]~I .input_register_mode = "none";
defparam \mux3[5]~I .input_sync_reset = "none";
defparam \mux3[5]~I .oe_async_reset = "none";
defparam \mux3[5]~I .oe_power_up = "low";
defparam \mux3[5]~I .oe_register_mode = "none";
defparam \mux3[5]~I .oe_sync_reset = "none";
defparam \mux3[5]~I .operation_mode = "output";
defparam \mux3[5]~I .output_async_reset = "none";
defparam \mux3[5]~I .output_power_up = "low";
defparam \mux3[5]~I .output_register_mode = "none";
defparam \mux3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux3[4]~I (
	.datain(\DATAPATH|mux2|out[4]~28_combout ),
	.oe(\DATAPATH|mux2|out[15]~17_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux3[4]));
// synopsys translate_off
defparam \mux3[4]~I .input_async_reset = "none";
defparam \mux3[4]~I .input_power_up = "low";
defparam \mux3[4]~I .input_register_mode = "none";
defparam \mux3[4]~I .input_sync_reset = "none";
defparam \mux3[4]~I .oe_async_reset = "none";
defparam \mux3[4]~I .oe_power_up = "low";
defparam \mux3[4]~I .oe_register_mode = "none";
defparam \mux3[4]~I .oe_sync_reset = "none";
defparam \mux3[4]~I .operation_mode = "output";
defparam \mux3[4]~I .output_async_reset = "none";
defparam \mux3[4]~I .output_power_up = "low";
defparam \mux3[4]~I .output_register_mode = "none";
defparam \mux3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux3[3]~I (
	.datain(\DATAPATH|mux2|out[3]~29_combout ),
	.oe(\DATAPATH|mux2|out[15]~17_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux3[3]));
// synopsys translate_off
defparam \mux3[3]~I .input_async_reset = "none";
defparam \mux3[3]~I .input_power_up = "low";
defparam \mux3[3]~I .input_register_mode = "none";
defparam \mux3[3]~I .input_sync_reset = "none";
defparam \mux3[3]~I .oe_async_reset = "none";
defparam \mux3[3]~I .oe_power_up = "low";
defparam \mux3[3]~I .oe_register_mode = "none";
defparam \mux3[3]~I .oe_sync_reset = "none";
defparam \mux3[3]~I .operation_mode = "output";
defparam \mux3[3]~I .output_async_reset = "none";
defparam \mux3[3]~I .output_power_up = "low";
defparam \mux3[3]~I .output_register_mode = "none";
defparam \mux3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux3[2]~I (
	.datain(\DATAPATH|mux2|out[2]~30_combout ),
	.oe(\DATAPATH|mux2|out[15]~17_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux3[2]));
// synopsys translate_off
defparam \mux3[2]~I .input_async_reset = "none";
defparam \mux3[2]~I .input_power_up = "low";
defparam \mux3[2]~I .input_register_mode = "none";
defparam \mux3[2]~I .input_sync_reset = "none";
defparam \mux3[2]~I .oe_async_reset = "none";
defparam \mux3[2]~I .oe_power_up = "low";
defparam \mux3[2]~I .oe_register_mode = "none";
defparam \mux3[2]~I .oe_sync_reset = "none";
defparam \mux3[2]~I .operation_mode = "output";
defparam \mux3[2]~I .output_async_reset = "none";
defparam \mux3[2]~I .output_power_up = "low";
defparam \mux3[2]~I .output_register_mode = "none";
defparam \mux3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux3[1]~I (
	.datain(\DATAPATH|mux2|out[1]~31_combout ),
	.oe(\DATAPATH|mux2|out[15]~17_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux3[1]));
// synopsys translate_off
defparam \mux3[1]~I .input_async_reset = "none";
defparam \mux3[1]~I .input_power_up = "low";
defparam \mux3[1]~I .input_register_mode = "none";
defparam \mux3[1]~I .input_sync_reset = "none";
defparam \mux3[1]~I .oe_async_reset = "none";
defparam \mux3[1]~I .oe_power_up = "low";
defparam \mux3[1]~I .oe_register_mode = "none";
defparam \mux3[1]~I .oe_sync_reset = "none";
defparam \mux3[1]~I .operation_mode = "output";
defparam \mux3[1]~I .output_async_reset = "none";
defparam \mux3[1]~I .output_power_up = "low";
defparam \mux3[1]~I .output_register_mode = "none";
defparam \mux3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mux3[0]~I (
	.datain(\DATAPATH|mux2|out[0]~32_combout ),
	.oe(\DATAPATH|mux2|out[15]~17_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mux3[0]));
// synopsys translate_off
defparam \mux3[0]~I .input_async_reset = "none";
defparam \mux3[0]~I .input_power_up = "low";
defparam \mux3[0]~I .input_register_mode = "none";
defparam \mux3[0]~I .input_sync_reset = "none";
defparam \mux3[0]~I .oe_async_reset = "none";
defparam \mux3[0]~I .oe_power_up = "low";
defparam \mux3[0]~I .oe_register_mode = "none";
defparam \mux3[0]~I .oe_sync_reset = "none";
defparam \mux3[0]~I .operation_mode = "output";
defparam \mux3[0]~I .output_async_reset = "none";
defparam \mux3[0]~I .output_power_up = "low";
defparam \mux3[0]~I .output_register_mode = "none";
defparam \mux3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ready~I (
	.datain(!\CONTROLLER|ps.idle~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ready));
// synopsys translate_off
defparam \ready~I .input_async_reset = "none";
defparam \ready~I .input_power_up = "low";
defparam \ready~I .input_register_mode = "none";
defparam \ready~I .input_sync_reset = "none";
defparam \ready~I .oe_async_reset = "none";
defparam \ready~I .oe_power_up = "low";
defparam \ready~I .oe_register_mode = "none";
defparam \ready~I .oe_sync_reset = "none";
defparam \ready~I .operation_mode = "output";
defparam \ready~I .output_async_reset = "none";
defparam \ready~I .output_power_up = "low";
defparam \ready~I .output_register_mode = "none";
defparam \ready~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \busy~I (
	.datain(!\CONTROLLER|busy~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(busy));
// synopsys translate_off
defparam \busy~I .input_async_reset = "none";
defparam \busy~I .input_power_up = "low";
defparam \busy~I .input_register_mode = "none";
defparam \busy~I .input_sync_reset = "none";
defparam \busy~I .oe_async_reset = "none";
defparam \busy~I .oe_power_up = "low";
defparam \busy~I .oe_register_mode = "none";
defparam \busy~I .oe_sync_reset = "none";
defparam \busy~I .operation_mode = "output";
defparam \busy~I .output_async_reset = "none";
defparam \busy~I .output_power_up = "low";
defparam \busy~I .output_register_mode = "none";
defparam \busy~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \cntcout~I (
	.datain(\DATAPATH|cntr|LPM_COUNTER_component|auto_generated|counter_comb_bita2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(cntcout));
// synopsys translate_off
defparam \cntcout~I .input_async_reset = "none";
defparam \cntcout~I .input_power_up = "low";
defparam \cntcout~I .input_register_mode = "none";
defparam \cntcout~I .input_sync_reset = "none";
defparam \cntcout~I .oe_async_reset = "none";
defparam \cntcout~I .oe_power_up = "low";
defparam \cntcout~I .oe_register_mode = "none";
defparam \cntcout~I .oe_sync_reset = "none";
defparam \cntcout~I .operation_mode = "output";
defparam \cntcout~I .output_async_reset = "none";
defparam \cntcout~I .output_power_up = "low";
defparam \cntcout~I .output_register_mode = "none";
defparam \cntcout~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \countinit~I (
	.datain(\CONTROLLER|ps.loading~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(countinit));
// synopsys translate_off
defparam \countinit~I .input_async_reset = "none";
defparam \countinit~I .input_power_up = "low";
defparam \countinit~I .input_register_mode = "none";
defparam \countinit~I .input_sync_reset = "none";
defparam \countinit~I .oe_async_reset = "none";
defparam \countinit~I .oe_power_up = "low";
defparam \countinit~I .oe_register_mode = "none";
defparam \countinit~I .oe_sync_reset = "none";
defparam \countinit~I .operation_mode = "output";
defparam \countinit~I .output_async_reset = "none";
defparam \countinit~I .output_power_up = "low";
defparam \countinit~I .output_register_mode = "none";
defparam \countinit~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counten~I (
	.datain(\CONTROLLER|cnten~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counten));
// synopsys translate_off
defparam \counten~I .input_async_reset = "none";
defparam \counten~I .input_power_up = "low";
defparam \counten~I .input_register_mode = "none";
defparam \counten~I .input_sync_reset = "none";
defparam \counten~I .oe_async_reset = "none";
defparam \counten~I .oe_power_up = "low";
defparam \counten~I .oe_register_mode = "none";
defparam \counten~I .oe_sync_reset = "none";
defparam \counten~I .operation_mode = "output";
defparam \counten~I .output_async_reset = "none";
defparam \counten~I .output_power_up = "low";
defparam \counten~I .output_register_mode = "none";
defparam \counten~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \taninit~I (
	.datain(\CONTROLLER|ps.loading~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(taninit));
// synopsys translate_off
defparam \taninit~I .input_async_reset = "none";
defparam \taninit~I .input_power_up = "low";
defparam \taninit~I .input_register_mode = "none";
defparam \taninit~I .input_sync_reset = "none";
defparam \taninit~I .oe_async_reset = "none";
defparam \taninit~I .oe_power_up = "low";
defparam \taninit~I .oe_register_mode = "none";
defparam \taninit~I .oe_sync_reset = "none";
defparam \taninit~I .operation_mode = "output";
defparam \taninit~I .output_async_reset = "none";
defparam \taninit~I .output_power_up = "low";
defparam \taninit~I .output_register_mode = "none";
defparam \taninit~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \xselector~I (
	.datain(\CONTROLLER|ps.loading~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(xselector));
// synopsys translate_off
defparam \xselector~I .input_async_reset = "none";
defparam \xselector~I .input_power_up = "low";
defparam \xselector~I .input_register_mode = "none";
defparam \xselector~I .input_sync_reset = "none";
defparam \xselector~I .oe_async_reset = "none";
defparam \xselector~I .oe_power_up = "low";
defparam \xselector~I .oe_register_mode = "none";
defparam \xselector~I .oe_sync_reset = "none";
defparam \xselector~I .operation_mode = "output";
defparam \xselector~I .output_async_reset = "none";
defparam \xselector~I .output_power_up = "low";
defparam \xselector~I .output_register_mode = "none";
defparam \xselector~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \romselector~I (
	.datain(\CONTROLLER|ps.tg1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(romselector));
// synopsys translate_off
defparam \romselector~I .input_async_reset = "none";
defparam \romselector~I .input_power_up = "low";
defparam \romselector~I .input_register_mode = "none";
defparam \romselector~I .input_sync_reset = "none";
defparam \romselector~I .oe_async_reset = "none";
defparam \romselector~I .oe_power_up = "low";
defparam \romselector~I .oe_register_mode = "none";
defparam \romselector~I .oe_sync_reset = "none";
defparam \romselector~I .operation_mode = "output";
defparam \romselector~I .output_async_reset = "none";
defparam \romselector~I .output_power_up = "low";
defparam \romselector~I .output_register_mode = "none";
defparam \romselector~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x2selector~I (
	.datain(\CONTROLLER|ps.calcx2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x2selector));
// synopsys translate_off
defparam \x2selector~I .input_async_reset = "none";
defparam \x2selector~I .input_power_up = "low";
defparam \x2selector~I .input_register_mode = "none";
defparam \x2selector~I .input_sync_reset = "none";
defparam \x2selector~I .oe_async_reset = "none";
defparam \x2selector~I .oe_power_up = "low";
defparam \x2selector~I .oe_register_mode = "none";
defparam \x2selector~I .oe_sync_reset = "none";
defparam \x2selector~I .operation_mode = "output";
defparam \x2selector~I .output_async_reset = "none";
defparam \x2selector~I .output_power_up = "low";
defparam \x2selector~I .output_register_mode = "none";
defparam \x2selector~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \x2multiselector~I (
	.datain(\CONTROLLER|cnten~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(x2multiselector));
// synopsys translate_off
defparam \x2multiselector~I .input_async_reset = "none";
defparam \x2multiselector~I .input_power_up = "low";
defparam \x2multiselector~I .input_register_mode = "none";
defparam \x2multiselector~I .input_sync_reset = "none";
defparam \x2multiselector~I .oe_async_reset = "none";
defparam \x2multiselector~I .oe_power_up = "low";
defparam \x2multiselector~I .oe_register_mode = "none";
defparam \x2multiselector~I .oe_sync_reset = "none";
defparam \x2multiselector~I .operation_mode = "output";
defparam \x2multiselector~I .output_async_reset = "none";
defparam \x2multiselector~I .output_power_up = "low";
defparam \x2multiselector~I .output_register_mode = "none";
defparam \x2multiselector~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \xloaden~I (
	.datain(\CONTROLLER|ptest [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(xloaden));
// synopsys translate_off
defparam \xloaden~I .input_async_reset = "none";
defparam \xloaden~I .input_power_up = "low";
defparam \xloaden~I .input_register_mode = "none";
defparam \xloaden~I .input_sync_reset = "none";
defparam \xloaden~I .oe_async_reset = "none";
defparam \xloaden~I .oe_power_up = "low";
defparam \xloaden~I .oe_register_mode = "none";
defparam \xloaden~I .oe_sync_reset = "none";
defparam \xloaden~I .operation_mode = "output";
defparam \xloaden~I .output_async_reset = "none";
defparam \xloaden~I .output_power_up = "low";
defparam \xloaden~I .output_register_mode = "none";
defparam \xloaden~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \tanloaden~I (
	.datain(\CONTROLLER|ps.tg1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(tanloaden));
// synopsys translate_off
defparam \tanloaden~I .input_async_reset = "none";
defparam \tanloaden~I .input_power_up = "low";
defparam \tanloaden~I .input_register_mode = "none";
defparam \tanloaden~I .input_sync_reset = "none";
defparam \tanloaden~I .oe_async_reset = "none";
defparam \tanloaden~I .oe_power_up = "low";
defparam \tanloaden~I .oe_register_mode = "none";
defparam \tanloaden~I .oe_sync_reset = "none";
defparam \tanloaden~I .operation_mode = "output";
defparam \tanloaden~I .output_async_reset = "none";
defparam \tanloaden~I .output_power_up = "low";
defparam \tanloaden~I .output_register_mode = "none";
defparam \tanloaden~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \termxselector~I (
	.datain(\CONTROLLER|ps.loading~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(termxselector));
// synopsys translate_off
defparam \termxselector~I .input_async_reset = "none";
defparam \termxselector~I .input_power_up = "low";
defparam \termxselector~I .input_register_mode = "none";
defparam \termxselector~I .input_sync_reset = "none";
defparam \termxselector~I .oe_async_reset = "none";
defparam \termxselector~I .oe_power_up = "low";
defparam \termxselector~I .oe_register_mode = "none";
defparam \termxselector~I .oe_sync_reset = "none";
defparam \termxselector~I .operation_mode = "output";
defparam \termxselector~I .output_async_reset = "none";
defparam \termxselector~I .output_power_up = "low";
defparam \termxselector~I .output_register_mode = "none";
defparam \termxselector~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \termmultselector~I (
	.datain(\CONTROLLER|ps.termcalc~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(termmultselector));
// synopsys translate_off
defparam \termmultselector~I .input_async_reset = "none";
defparam \termmultselector~I .input_power_up = "low";
defparam \termmultselector~I .input_register_mode = "none";
defparam \termmultselector~I .input_sync_reset = "none";
defparam \termmultselector~I .oe_async_reset = "none";
defparam \termmultselector~I .oe_power_up = "low";
defparam \termmultselector~I .oe_register_mode = "none";
defparam \termmultselector~I .oe_sync_reset = "none";
defparam \termmultselector~I .operation_mode = "output";
defparam \termmultselector~I .output_async_reset = "none";
defparam \termmultselector~I .output_power_up = "low";
defparam \termmultselector~I .output_register_mode = "none";
defparam \termmultselector~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \termloadenable~I (
	.datain(\CONTROLLER|termlden~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(termloadenable));
// synopsys translate_off
defparam \termloadenable~I .input_async_reset = "none";
defparam \termloadenable~I .input_power_up = "low";
defparam \termloadenable~I .input_register_mode = "none";
defparam \termloadenable~I .input_sync_reset = "none";
defparam \termloadenable~I .oe_async_reset = "none";
defparam \termloadenable~I .oe_power_up = "low";
defparam \termloadenable~I .oe_register_mode = "none";
defparam \termloadenable~I .oe_sync_reset = "none";
defparam \termloadenable~I .operation_mode = "output";
defparam \termloadenable~I .output_async_reset = "none";
defparam \termloadenable~I .output_power_up = "low";
defparam \termloadenable~I .output_register_mode = "none";
defparam \termloadenable~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \adderout[15]~I (
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(adderout[15]));
// synopsys translate_off
defparam \adderout[15]~I .input_async_reset = "none";
defparam \adderout[15]~I .input_power_up = "low";
defparam \adderout[15]~I .input_register_mode = "none";
defparam \adderout[15]~I .input_sync_reset = "none";
defparam \adderout[15]~I .oe_async_reset = "none";
defparam \adderout[15]~I .oe_power_up = "low";
defparam \adderout[15]~I .oe_register_mode = "none";
defparam \adderout[15]~I .oe_sync_reset = "none";
defparam \adderout[15]~I .operation_mode = "output";
defparam \adderout[15]~I .output_async_reset = "none";
defparam \adderout[15]~I .output_power_up = "low";
defparam \adderout[15]~I .output_register_mode = "none";
defparam \adderout[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \adderout[14]~I (
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(adderout[14]));
// synopsys translate_off
defparam \adderout[14]~I .input_async_reset = "none";
defparam \adderout[14]~I .input_power_up = "low";
defparam \adderout[14]~I .input_register_mode = "none";
defparam \adderout[14]~I .input_sync_reset = "none";
defparam \adderout[14]~I .oe_async_reset = "none";
defparam \adderout[14]~I .oe_power_up = "low";
defparam \adderout[14]~I .oe_register_mode = "none";
defparam \adderout[14]~I .oe_sync_reset = "none";
defparam \adderout[14]~I .operation_mode = "output";
defparam \adderout[14]~I .output_async_reset = "none";
defparam \adderout[14]~I .output_power_up = "low";
defparam \adderout[14]~I .output_register_mode = "none";
defparam \adderout[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \adderout[13]~I (
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(adderout[13]));
// synopsys translate_off
defparam \adderout[13]~I .input_async_reset = "none";
defparam \adderout[13]~I .input_power_up = "low";
defparam \adderout[13]~I .input_register_mode = "none";
defparam \adderout[13]~I .input_sync_reset = "none";
defparam \adderout[13]~I .oe_async_reset = "none";
defparam \adderout[13]~I .oe_power_up = "low";
defparam \adderout[13]~I .oe_register_mode = "none";
defparam \adderout[13]~I .oe_sync_reset = "none";
defparam \adderout[13]~I .operation_mode = "output";
defparam \adderout[13]~I .output_async_reset = "none";
defparam \adderout[13]~I .output_power_up = "low";
defparam \adderout[13]~I .output_register_mode = "none";
defparam \adderout[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \adderout[12]~I (
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(adderout[12]));
// synopsys translate_off
defparam \adderout[12]~I .input_async_reset = "none";
defparam \adderout[12]~I .input_power_up = "low";
defparam \adderout[12]~I .input_register_mode = "none";
defparam \adderout[12]~I .input_sync_reset = "none";
defparam \adderout[12]~I .oe_async_reset = "none";
defparam \adderout[12]~I .oe_power_up = "low";
defparam \adderout[12]~I .oe_register_mode = "none";
defparam \adderout[12]~I .oe_sync_reset = "none";
defparam \adderout[12]~I .operation_mode = "output";
defparam \adderout[12]~I .output_async_reset = "none";
defparam \adderout[12]~I .output_power_up = "low";
defparam \adderout[12]~I .output_register_mode = "none";
defparam \adderout[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \adderout[11]~I (
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(adderout[11]));
// synopsys translate_off
defparam \adderout[11]~I .input_async_reset = "none";
defparam \adderout[11]~I .input_power_up = "low";
defparam \adderout[11]~I .input_register_mode = "none";
defparam \adderout[11]~I .input_sync_reset = "none";
defparam \adderout[11]~I .oe_async_reset = "none";
defparam \adderout[11]~I .oe_power_up = "low";
defparam \adderout[11]~I .oe_register_mode = "none";
defparam \adderout[11]~I .oe_sync_reset = "none";
defparam \adderout[11]~I .operation_mode = "output";
defparam \adderout[11]~I .output_async_reset = "none";
defparam \adderout[11]~I .output_power_up = "low";
defparam \adderout[11]~I .output_register_mode = "none";
defparam \adderout[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \adderout[10]~I (
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(adderout[10]));
// synopsys translate_off
defparam \adderout[10]~I .input_async_reset = "none";
defparam \adderout[10]~I .input_power_up = "low";
defparam \adderout[10]~I .input_register_mode = "none";
defparam \adderout[10]~I .input_sync_reset = "none";
defparam \adderout[10]~I .oe_async_reset = "none";
defparam \adderout[10]~I .oe_power_up = "low";
defparam \adderout[10]~I .oe_register_mode = "none";
defparam \adderout[10]~I .oe_sync_reset = "none";
defparam \adderout[10]~I .operation_mode = "output";
defparam \adderout[10]~I .output_async_reset = "none";
defparam \adderout[10]~I .output_power_up = "low";
defparam \adderout[10]~I .output_register_mode = "none";
defparam \adderout[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \adderout[9]~I (
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(adderout[9]));
// synopsys translate_off
defparam \adderout[9]~I .input_async_reset = "none";
defparam \adderout[9]~I .input_power_up = "low";
defparam \adderout[9]~I .input_register_mode = "none";
defparam \adderout[9]~I .input_sync_reset = "none";
defparam \adderout[9]~I .oe_async_reset = "none";
defparam \adderout[9]~I .oe_power_up = "low";
defparam \adderout[9]~I .oe_register_mode = "none";
defparam \adderout[9]~I .oe_sync_reset = "none";
defparam \adderout[9]~I .operation_mode = "output";
defparam \adderout[9]~I .output_async_reset = "none";
defparam \adderout[9]~I .output_power_up = "low";
defparam \adderout[9]~I .output_register_mode = "none";
defparam \adderout[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \adderout[8]~I (
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(adderout[8]));
// synopsys translate_off
defparam \adderout[8]~I .input_async_reset = "none";
defparam \adderout[8]~I .input_power_up = "low";
defparam \adderout[8]~I .input_register_mode = "none";
defparam \adderout[8]~I .input_sync_reset = "none";
defparam \adderout[8]~I .oe_async_reset = "none";
defparam \adderout[8]~I .oe_power_up = "low";
defparam \adderout[8]~I .oe_register_mode = "none";
defparam \adderout[8]~I .oe_sync_reset = "none";
defparam \adderout[8]~I .operation_mode = "output";
defparam \adderout[8]~I .output_async_reset = "none";
defparam \adderout[8]~I .output_power_up = "low";
defparam \adderout[8]~I .output_register_mode = "none";
defparam \adderout[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \adderout[7]~I (
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(adderout[7]));
// synopsys translate_off
defparam \adderout[7]~I .input_async_reset = "none";
defparam \adderout[7]~I .input_power_up = "low";
defparam \adderout[7]~I .input_register_mode = "none";
defparam \adderout[7]~I .input_sync_reset = "none";
defparam \adderout[7]~I .oe_async_reset = "none";
defparam \adderout[7]~I .oe_power_up = "low";
defparam \adderout[7]~I .oe_register_mode = "none";
defparam \adderout[7]~I .oe_sync_reset = "none";
defparam \adderout[7]~I .operation_mode = "output";
defparam \adderout[7]~I .output_async_reset = "none";
defparam \adderout[7]~I .output_power_up = "low";
defparam \adderout[7]~I .output_register_mode = "none";
defparam \adderout[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \adderout[6]~I (
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(adderout[6]));
// synopsys translate_off
defparam \adderout[6]~I .input_async_reset = "none";
defparam \adderout[6]~I .input_power_up = "low";
defparam \adderout[6]~I .input_register_mode = "none";
defparam \adderout[6]~I .input_sync_reset = "none";
defparam \adderout[6]~I .oe_async_reset = "none";
defparam \adderout[6]~I .oe_power_up = "low";
defparam \adderout[6]~I .oe_register_mode = "none";
defparam \adderout[6]~I .oe_sync_reset = "none";
defparam \adderout[6]~I .operation_mode = "output";
defparam \adderout[6]~I .output_async_reset = "none";
defparam \adderout[6]~I .output_power_up = "low";
defparam \adderout[6]~I .output_register_mode = "none";
defparam \adderout[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \adderout[5]~I (
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(adderout[5]));
// synopsys translate_off
defparam \adderout[5]~I .input_async_reset = "none";
defparam \adderout[5]~I .input_power_up = "low";
defparam \adderout[5]~I .input_register_mode = "none";
defparam \adderout[5]~I .input_sync_reset = "none";
defparam \adderout[5]~I .oe_async_reset = "none";
defparam \adderout[5]~I .oe_power_up = "low";
defparam \adderout[5]~I .oe_register_mode = "none";
defparam \adderout[5]~I .oe_sync_reset = "none";
defparam \adderout[5]~I .operation_mode = "output";
defparam \adderout[5]~I .output_async_reset = "none";
defparam \adderout[5]~I .output_power_up = "low";
defparam \adderout[5]~I .output_register_mode = "none";
defparam \adderout[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \adderout[4]~I (
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(adderout[4]));
// synopsys translate_off
defparam \adderout[4]~I .input_async_reset = "none";
defparam \adderout[4]~I .input_power_up = "low";
defparam \adderout[4]~I .input_register_mode = "none";
defparam \adderout[4]~I .input_sync_reset = "none";
defparam \adderout[4]~I .oe_async_reset = "none";
defparam \adderout[4]~I .oe_power_up = "low";
defparam \adderout[4]~I .oe_register_mode = "none";
defparam \adderout[4]~I .oe_sync_reset = "none";
defparam \adderout[4]~I .operation_mode = "output";
defparam \adderout[4]~I .output_async_reset = "none";
defparam \adderout[4]~I .output_power_up = "low";
defparam \adderout[4]~I .output_register_mode = "none";
defparam \adderout[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \adderout[3]~I (
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(adderout[3]));
// synopsys translate_off
defparam \adderout[3]~I .input_async_reset = "none";
defparam \adderout[3]~I .input_power_up = "low";
defparam \adderout[3]~I .input_register_mode = "none";
defparam \adderout[3]~I .input_sync_reset = "none";
defparam \adderout[3]~I .oe_async_reset = "none";
defparam \adderout[3]~I .oe_power_up = "low";
defparam \adderout[3]~I .oe_register_mode = "none";
defparam \adderout[3]~I .oe_sync_reset = "none";
defparam \adderout[3]~I .operation_mode = "output";
defparam \adderout[3]~I .output_async_reset = "none";
defparam \adderout[3]~I .output_power_up = "low";
defparam \adderout[3]~I .output_register_mode = "none";
defparam \adderout[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \adderout[2]~I (
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(adderout[2]));
// synopsys translate_off
defparam \adderout[2]~I .input_async_reset = "none";
defparam \adderout[2]~I .input_power_up = "low";
defparam \adderout[2]~I .input_register_mode = "none";
defparam \adderout[2]~I .input_sync_reset = "none";
defparam \adderout[2]~I .oe_async_reset = "none";
defparam \adderout[2]~I .oe_power_up = "low";
defparam \adderout[2]~I .oe_register_mode = "none";
defparam \adderout[2]~I .oe_sync_reset = "none";
defparam \adderout[2]~I .operation_mode = "output";
defparam \adderout[2]~I .output_async_reset = "none";
defparam \adderout[2]~I .output_power_up = "low";
defparam \adderout[2]~I .output_register_mode = "none";
defparam \adderout[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \adderout[1]~I (
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(adderout[1]));
// synopsys translate_off
defparam \adderout[1]~I .input_async_reset = "none";
defparam \adderout[1]~I .input_power_up = "low";
defparam \adderout[1]~I .input_register_mode = "none";
defparam \adderout[1]~I .input_sync_reset = "none";
defparam \adderout[1]~I .oe_async_reset = "none";
defparam \adderout[1]~I .oe_power_up = "low";
defparam \adderout[1]~I .oe_register_mode = "none";
defparam \adderout[1]~I .oe_sync_reset = "none";
defparam \adderout[1]~I .operation_mode = "output";
defparam \adderout[1]~I .output_async_reset = "none";
defparam \adderout[1]~I .output_power_up = "low";
defparam \adderout[1]~I .output_register_mode = "none";
defparam \adderout[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \adderout[0]~I (
	.datain(\DATAPATH|Adder|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(adderout[0]));
// synopsys translate_off
defparam \adderout[0]~I .input_async_reset = "none";
defparam \adderout[0]~I .input_power_up = "low";
defparam \adderout[0]~I .input_register_mode = "none";
defparam \adderout[0]~I .input_sync_reset = "none";
defparam \adderout[0]~I .oe_async_reset = "none";
defparam \adderout[0]~I .oe_power_up = "low";
defparam \adderout[0]~I .oe_register_mode = "none";
defparam \adderout[0]~I .oe_sync_reset = "none";
defparam \adderout[0]~I .operation_mode = "output";
defparam \adderout[0]~I .output_async_reset = "none";
defparam \adderout[0]~I .output_power_up = "low";
defparam \adderout[0]~I .output_register_mode = "none";
defparam \adderout[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \multipout[15]~I (
	.datain(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(multipout[15]));
// synopsys translate_off
defparam \multipout[15]~I .input_async_reset = "none";
defparam \multipout[15]~I .input_power_up = "low";
defparam \multipout[15]~I .input_register_mode = "none";
defparam \multipout[15]~I .input_sync_reset = "none";
defparam \multipout[15]~I .oe_async_reset = "none";
defparam \multipout[15]~I .oe_power_up = "low";
defparam \multipout[15]~I .oe_register_mode = "none";
defparam \multipout[15]~I .oe_sync_reset = "none";
defparam \multipout[15]~I .operation_mode = "output";
defparam \multipout[15]~I .output_async_reset = "none";
defparam \multipout[15]~I .output_power_up = "low";
defparam \multipout[15]~I .output_register_mode = "none";
defparam \multipout[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \multipout[14]~I (
	.datain(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(multipout[14]));
// synopsys translate_off
defparam \multipout[14]~I .input_async_reset = "none";
defparam \multipout[14]~I .input_power_up = "low";
defparam \multipout[14]~I .input_register_mode = "none";
defparam \multipout[14]~I .input_sync_reset = "none";
defparam \multipout[14]~I .oe_async_reset = "none";
defparam \multipout[14]~I .oe_power_up = "low";
defparam \multipout[14]~I .oe_register_mode = "none";
defparam \multipout[14]~I .oe_sync_reset = "none";
defparam \multipout[14]~I .operation_mode = "output";
defparam \multipout[14]~I .output_async_reset = "none";
defparam \multipout[14]~I .output_power_up = "low";
defparam \multipout[14]~I .output_register_mode = "none";
defparam \multipout[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \multipout[13]~I (
	.datain(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(multipout[13]));
// synopsys translate_off
defparam \multipout[13]~I .input_async_reset = "none";
defparam \multipout[13]~I .input_power_up = "low";
defparam \multipout[13]~I .input_register_mode = "none";
defparam \multipout[13]~I .input_sync_reset = "none";
defparam \multipout[13]~I .oe_async_reset = "none";
defparam \multipout[13]~I .oe_power_up = "low";
defparam \multipout[13]~I .oe_register_mode = "none";
defparam \multipout[13]~I .oe_sync_reset = "none";
defparam \multipout[13]~I .operation_mode = "output";
defparam \multipout[13]~I .output_async_reset = "none";
defparam \multipout[13]~I .output_power_up = "low";
defparam \multipout[13]~I .output_register_mode = "none";
defparam \multipout[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \multipout[12]~I (
	.datain(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(multipout[12]));
// synopsys translate_off
defparam \multipout[12]~I .input_async_reset = "none";
defparam \multipout[12]~I .input_power_up = "low";
defparam \multipout[12]~I .input_register_mode = "none";
defparam \multipout[12]~I .input_sync_reset = "none";
defparam \multipout[12]~I .oe_async_reset = "none";
defparam \multipout[12]~I .oe_power_up = "low";
defparam \multipout[12]~I .oe_register_mode = "none";
defparam \multipout[12]~I .oe_sync_reset = "none";
defparam \multipout[12]~I .operation_mode = "output";
defparam \multipout[12]~I .output_async_reset = "none";
defparam \multipout[12]~I .output_power_up = "low";
defparam \multipout[12]~I .output_register_mode = "none";
defparam \multipout[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \multipout[11]~I (
	.datain(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(multipout[11]));
// synopsys translate_off
defparam \multipout[11]~I .input_async_reset = "none";
defparam \multipout[11]~I .input_power_up = "low";
defparam \multipout[11]~I .input_register_mode = "none";
defparam \multipout[11]~I .input_sync_reset = "none";
defparam \multipout[11]~I .oe_async_reset = "none";
defparam \multipout[11]~I .oe_power_up = "low";
defparam \multipout[11]~I .oe_register_mode = "none";
defparam \multipout[11]~I .oe_sync_reset = "none";
defparam \multipout[11]~I .operation_mode = "output";
defparam \multipout[11]~I .output_async_reset = "none";
defparam \multipout[11]~I .output_power_up = "low";
defparam \multipout[11]~I .output_register_mode = "none";
defparam \multipout[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \multipout[10]~I (
	.datain(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(multipout[10]));
// synopsys translate_off
defparam \multipout[10]~I .input_async_reset = "none";
defparam \multipout[10]~I .input_power_up = "low";
defparam \multipout[10]~I .input_register_mode = "none";
defparam \multipout[10]~I .input_sync_reset = "none";
defparam \multipout[10]~I .oe_async_reset = "none";
defparam \multipout[10]~I .oe_power_up = "low";
defparam \multipout[10]~I .oe_register_mode = "none";
defparam \multipout[10]~I .oe_sync_reset = "none";
defparam \multipout[10]~I .operation_mode = "output";
defparam \multipout[10]~I .output_async_reset = "none";
defparam \multipout[10]~I .output_power_up = "low";
defparam \multipout[10]~I .output_register_mode = "none";
defparam \multipout[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \multipout[9]~I (
	.datain(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(multipout[9]));
// synopsys translate_off
defparam \multipout[9]~I .input_async_reset = "none";
defparam \multipout[9]~I .input_power_up = "low";
defparam \multipout[9]~I .input_register_mode = "none";
defparam \multipout[9]~I .input_sync_reset = "none";
defparam \multipout[9]~I .oe_async_reset = "none";
defparam \multipout[9]~I .oe_power_up = "low";
defparam \multipout[9]~I .oe_register_mode = "none";
defparam \multipout[9]~I .oe_sync_reset = "none";
defparam \multipout[9]~I .operation_mode = "output";
defparam \multipout[9]~I .output_async_reset = "none";
defparam \multipout[9]~I .output_power_up = "low";
defparam \multipout[9]~I .output_register_mode = "none";
defparam \multipout[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \multipout[8]~I (
	.datain(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(multipout[8]));
// synopsys translate_off
defparam \multipout[8]~I .input_async_reset = "none";
defparam \multipout[8]~I .input_power_up = "low";
defparam \multipout[8]~I .input_register_mode = "none";
defparam \multipout[8]~I .input_sync_reset = "none";
defparam \multipout[8]~I .oe_async_reset = "none";
defparam \multipout[8]~I .oe_power_up = "low";
defparam \multipout[8]~I .oe_register_mode = "none";
defparam \multipout[8]~I .oe_sync_reset = "none";
defparam \multipout[8]~I .operation_mode = "output";
defparam \multipout[8]~I .output_async_reset = "none";
defparam \multipout[8]~I .output_power_up = "low";
defparam \multipout[8]~I .output_register_mode = "none";
defparam \multipout[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \multipout[7]~I (
	.datain(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(multipout[7]));
// synopsys translate_off
defparam \multipout[7]~I .input_async_reset = "none";
defparam \multipout[7]~I .input_power_up = "low";
defparam \multipout[7]~I .input_register_mode = "none";
defparam \multipout[7]~I .input_sync_reset = "none";
defparam \multipout[7]~I .oe_async_reset = "none";
defparam \multipout[7]~I .oe_power_up = "low";
defparam \multipout[7]~I .oe_register_mode = "none";
defparam \multipout[7]~I .oe_sync_reset = "none";
defparam \multipout[7]~I .operation_mode = "output";
defparam \multipout[7]~I .output_async_reset = "none";
defparam \multipout[7]~I .output_power_up = "low";
defparam \multipout[7]~I .output_register_mode = "none";
defparam \multipout[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \multipout[6]~I (
	.datain(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(multipout[6]));
// synopsys translate_off
defparam \multipout[6]~I .input_async_reset = "none";
defparam \multipout[6]~I .input_power_up = "low";
defparam \multipout[6]~I .input_register_mode = "none";
defparam \multipout[6]~I .input_sync_reset = "none";
defparam \multipout[6]~I .oe_async_reset = "none";
defparam \multipout[6]~I .oe_power_up = "low";
defparam \multipout[6]~I .oe_register_mode = "none";
defparam \multipout[6]~I .oe_sync_reset = "none";
defparam \multipout[6]~I .operation_mode = "output";
defparam \multipout[6]~I .output_async_reset = "none";
defparam \multipout[6]~I .output_power_up = "low";
defparam \multipout[6]~I .output_register_mode = "none";
defparam \multipout[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \multipout[5]~I (
	.datain(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(multipout[5]));
// synopsys translate_off
defparam \multipout[5]~I .input_async_reset = "none";
defparam \multipout[5]~I .input_power_up = "low";
defparam \multipout[5]~I .input_register_mode = "none";
defparam \multipout[5]~I .input_sync_reset = "none";
defparam \multipout[5]~I .oe_async_reset = "none";
defparam \multipout[5]~I .oe_power_up = "low";
defparam \multipout[5]~I .oe_register_mode = "none";
defparam \multipout[5]~I .oe_sync_reset = "none";
defparam \multipout[5]~I .operation_mode = "output";
defparam \multipout[5]~I .output_async_reset = "none";
defparam \multipout[5]~I .output_power_up = "low";
defparam \multipout[5]~I .output_register_mode = "none";
defparam \multipout[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \multipout[4]~I (
	.datain(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(multipout[4]));
// synopsys translate_off
defparam \multipout[4]~I .input_async_reset = "none";
defparam \multipout[4]~I .input_power_up = "low";
defparam \multipout[4]~I .input_register_mode = "none";
defparam \multipout[4]~I .input_sync_reset = "none";
defparam \multipout[4]~I .oe_async_reset = "none";
defparam \multipout[4]~I .oe_power_up = "low";
defparam \multipout[4]~I .oe_register_mode = "none";
defparam \multipout[4]~I .oe_sync_reset = "none";
defparam \multipout[4]~I .operation_mode = "output";
defparam \multipout[4]~I .output_async_reset = "none";
defparam \multipout[4]~I .output_power_up = "low";
defparam \multipout[4]~I .output_register_mode = "none";
defparam \multipout[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \multipout[3]~I (
	.datain(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(multipout[3]));
// synopsys translate_off
defparam \multipout[3]~I .input_async_reset = "none";
defparam \multipout[3]~I .input_power_up = "low";
defparam \multipout[3]~I .input_register_mode = "none";
defparam \multipout[3]~I .input_sync_reset = "none";
defparam \multipout[3]~I .oe_async_reset = "none";
defparam \multipout[3]~I .oe_power_up = "low";
defparam \multipout[3]~I .oe_register_mode = "none";
defparam \multipout[3]~I .oe_sync_reset = "none";
defparam \multipout[3]~I .operation_mode = "output";
defparam \multipout[3]~I .output_async_reset = "none";
defparam \multipout[3]~I .output_power_up = "low";
defparam \multipout[3]~I .output_register_mode = "none";
defparam \multipout[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \multipout[2]~I (
	.datain(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(multipout[2]));
// synopsys translate_off
defparam \multipout[2]~I .input_async_reset = "none";
defparam \multipout[2]~I .input_power_up = "low";
defparam \multipout[2]~I .input_register_mode = "none";
defparam \multipout[2]~I .input_sync_reset = "none";
defparam \multipout[2]~I .oe_async_reset = "none";
defparam \multipout[2]~I .oe_power_up = "low";
defparam \multipout[2]~I .oe_register_mode = "none";
defparam \multipout[2]~I .oe_sync_reset = "none";
defparam \multipout[2]~I .operation_mode = "output";
defparam \multipout[2]~I .output_async_reset = "none";
defparam \multipout[2]~I .output_power_up = "low";
defparam \multipout[2]~I .output_register_mode = "none";
defparam \multipout[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \multipout[1]~I (
	.datain(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(multipout[1]));
// synopsys translate_off
defparam \multipout[1]~I .input_async_reset = "none";
defparam \multipout[1]~I .input_power_up = "low";
defparam \multipout[1]~I .input_register_mode = "none";
defparam \multipout[1]~I .input_sync_reset = "none";
defparam \multipout[1]~I .oe_async_reset = "none";
defparam \multipout[1]~I .oe_power_up = "low";
defparam \multipout[1]~I .oe_register_mode = "none";
defparam \multipout[1]~I .oe_sync_reset = "none";
defparam \multipout[1]~I .operation_mode = "output";
defparam \multipout[1]~I .output_async_reset = "none";
defparam \multipout[1]~I .output_power_up = "low";
defparam \multipout[1]~I .output_register_mode = "none";
defparam \multipout[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \multipout[0]~I (
	.datain(\DATAPATH|mult|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(multipout[0]));
// synopsys translate_off
defparam \multipout[0]~I .input_async_reset = "none";
defparam \multipout[0]~I .input_power_up = "low";
defparam \multipout[0]~I .input_register_mode = "none";
defparam \multipout[0]~I .input_sync_reset = "none";
defparam \multipout[0]~I .oe_async_reset = "none";
defparam \multipout[0]~I .oe_power_up = "low";
defparam \multipout[0]~I .oe_register_mode = "none";
defparam \multipout[0]~I .oe_sync_reset = "none";
defparam \multipout[0]~I .operation_mode = "output";
defparam \multipout[0]~I .output_async_reset = "none";
defparam \multipout[0]~I .output_power_up = "low";
defparam \multipout[0]~I .output_register_mode = "none";
defparam \multipout[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ntst[2]~I (
	.datain(\CONTROLLER|ntest [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ntst[2]));
// synopsys translate_off
defparam \ntst[2]~I .input_async_reset = "none";
defparam \ntst[2]~I .input_power_up = "low";
defparam \ntst[2]~I .input_register_mode = "none";
defparam \ntst[2]~I .input_sync_reset = "none";
defparam \ntst[2]~I .oe_async_reset = "none";
defparam \ntst[2]~I .oe_power_up = "low";
defparam \ntst[2]~I .oe_register_mode = "none";
defparam \ntst[2]~I .oe_sync_reset = "none";
defparam \ntst[2]~I .operation_mode = "output";
defparam \ntst[2]~I .output_async_reset = "none";
defparam \ntst[2]~I .output_power_up = "low";
defparam \ntst[2]~I .output_register_mode = "none";
defparam \ntst[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ntst[1]~I (
	.datain(\CONTROLLER|ntest [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ntst[1]));
// synopsys translate_off
defparam \ntst[1]~I .input_async_reset = "none";
defparam \ntst[1]~I .input_power_up = "low";
defparam \ntst[1]~I .input_register_mode = "none";
defparam \ntst[1]~I .input_sync_reset = "none";
defparam \ntst[1]~I .oe_async_reset = "none";
defparam \ntst[1]~I .oe_power_up = "low";
defparam \ntst[1]~I .oe_register_mode = "none";
defparam \ntst[1]~I .oe_sync_reset = "none";
defparam \ntst[1]~I .operation_mode = "output";
defparam \ntst[1]~I .output_async_reset = "none";
defparam \ntst[1]~I .output_power_up = "low";
defparam \ntst[1]~I .output_register_mode = "none";
defparam \ntst[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ntst[0]~I (
	.datain(!\CONTROLLER|WideOr4~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ntst[0]));
// synopsys translate_off
defparam \ntst[0]~I .input_async_reset = "none";
defparam \ntst[0]~I .input_power_up = "low";
defparam \ntst[0]~I .input_register_mode = "none";
defparam \ntst[0]~I .input_sync_reset = "none";
defparam \ntst[0]~I .oe_async_reset = "none";
defparam \ntst[0]~I .oe_power_up = "low";
defparam \ntst[0]~I .oe_register_mode = "none";
defparam \ntst[0]~I .oe_sync_reset = "none";
defparam \ntst[0]~I .operation_mode = "output";
defparam \ntst[0]~I .output_async_reset = "none";
defparam \ntst[0]~I .output_power_up = "low";
defparam \ntst[0]~I .output_register_mode = "none";
defparam \ntst[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ptst[2]~I (
	.datain(\CONTROLLER|ptest [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ptst[2]));
// synopsys translate_off
defparam \ptst[2]~I .input_async_reset = "none";
defparam \ptst[2]~I .input_power_up = "low";
defparam \ptst[2]~I .input_register_mode = "none";
defparam \ptst[2]~I .input_sync_reset = "none";
defparam \ptst[2]~I .oe_async_reset = "none";
defparam \ptst[2]~I .oe_power_up = "low";
defparam \ptst[2]~I .oe_register_mode = "none";
defparam \ptst[2]~I .oe_sync_reset = "none";
defparam \ptst[2]~I .operation_mode = "output";
defparam \ptst[2]~I .output_async_reset = "none";
defparam \ptst[2]~I .output_power_up = "low";
defparam \ptst[2]~I .output_register_mode = "none";
defparam \ptst[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ptst[1]~I (
	.datain(\CONTROLLER|ptest [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ptst[1]));
// synopsys translate_off
defparam \ptst[1]~I .input_async_reset = "none";
defparam \ptst[1]~I .input_power_up = "low";
defparam \ptst[1]~I .input_register_mode = "none";
defparam \ptst[1]~I .input_sync_reset = "none";
defparam \ptst[1]~I .oe_async_reset = "none";
defparam \ptst[1]~I .oe_power_up = "low";
defparam \ptst[1]~I .oe_register_mode = "none";
defparam \ptst[1]~I .oe_sync_reset = "none";
defparam \ptst[1]~I .operation_mode = "output";
defparam \ptst[1]~I .output_async_reset = "none";
defparam \ptst[1]~I .output_power_up = "low";
defparam \ptst[1]~I .output_register_mode = "none";
defparam \ptst[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ptst[0]~I (
	.datain(!\CONTROLLER|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ptst[0]));
// synopsys translate_off
defparam \ptst[0]~I .input_async_reset = "none";
defparam \ptst[0]~I .input_power_up = "low";
defparam \ptst[0]~I .input_register_mode = "none";
defparam \ptst[0]~I .input_sync_reset = "none";
defparam \ptst[0]~I .oe_async_reset = "none";
defparam \ptst[0]~I .oe_power_up = "low";
defparam \ptst[0]~I .oe_register_mode = "none";
defparam \ptst[0]~I .oe_sync_reset = "none";
defparam \ptst[0]~I .operation_mode = "output";
defparam \ptst[0]~I .output_async_reset = "none";
defparam \ptst[0]~I .output_power_up = "low";
defparam \ptst[0]~I .output_register_mode = "none";
defparam \ptst[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \result[15]~I (
	.datain(\DATAPATH|tan|dffs [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(result[15]));
// synopsys translate_off
defparam \result[15]~I .input_async_reset = "none";
defparam \result[15]~I .input_power_up = "low";
defparam \result[15]~I .input_register_mode = "none";
defparam \result[15]~I .input_sync_reset = "none";
defparam \result[15]~I .oe_async_reset = "none";
defparam \result[15]~I .oe_power_up = "low";
defparam \result[15]~I .oe_register_mode = "none";
defparam \result[15]~I .oe_sync_reset = "none";
defparam \result[15]~I .operation_mode = "output";
defparam \result[15]~I .output_async_reset = "none";
defparam \result[15]~I .output_power_up = "low";
defparam \result[15]~I .output_register_mode = "none";
defparam \result[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \result[14]~I (
	.datain(\DATAPATH|tan|dffs [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(result[14]));
// synopsys translate_off
defparam \result[14]~I .input_async_reset = "none";
defparam \result[14]~I .input_power_up = "low";
defparam \result[14]~I .input_register_mode = "none";
defparam \result[14]~I .input_sync_reset = "none";
defparam \result[14]~I .oe_async_reset = "none";
defparam \result[14]~I .oe_power_up = "low";
defparam \result[14]~I .oe_register_mode = "none";
defparam \result[14]~I .oe_sync_reset = "none";
defparam \result[14]~I .operation_mode = "output";
defparam \result[14]~I .output_async_reset = "none";
defparam \result[14]~I .output_power_up = "low";
defparam \result[14]~I .output_register_mode = "none";
defparam \result[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \result[13]~I (
	.datain(\DATAPATH|tan|dffs [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(result[13]));
// synopsys translate_off
defparam \result[13]~I .input_async_reset = "none";
defparam \result[13]~I .input_power_up = "low";
defparam \result[13]~I .input_register_mode = "none";
defparam \result[13]~I .input_sync_reset = "none";
defparam \result[13]~I .oe_async_reset = "none";
defparam \result[13]~I .oe_power_up = "low";
defparam \result[13]~I .oe_register_mode = "none";
defparam \result[13]~I .oe_sync_reset = "none";
defparam \result[13]~I .operation_mode = "output";
defparam \result[13]~I .output_async_reset = "none";
defparam \result[13]~I .output_power_up = "low";
defparam \result[13]~I .output_register_mode = "none";
defparam \result[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \result[12]~I (
	.datain(\DATAPATH|tan|dffs [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(result[12]));
// synopsys translate_off
defparam \result[12]~I .input_async_reset = "none";
defparam \result[12]~I .input_power_up = "low";
defparam \result[12]~I .input_register_mode = "none";
defparam \result[12]~I .input_sync_reset = "none";
defparam \result[12]~I .oe_async_reset = "none";
defparam \result[12]~I .oe_power_up = "low";
defparam \result[12]~I .oe_register_mode = "none";
defparam \result[12]~I .oe_sync_reset = "none";
defparam \result[12]~I .operation_mode = "output";
defparam \result[12]~I .output_async_reset = "none";
defparam \result[12]~I .output_power_up = "low";
defparam \result[12]~I .output_register_mode = "none";
defparam \result[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \result[11]~I (
	.datain(\DATAPATH|tan|dffs [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(result[11]));
// synopsys translate_off
defparam \result[11]~I .input_async_reset = "none";
defparam \result[11]~I .input_power_up = "low";
defparam \result[11]~I .input_register_mode = "none";
defparam \result[11]~I .input_sync_reset = "none";
defparam \result[11]~I .oe_async_reset = "none";
defparam \result[11]~I .oe_power_up = "low";
defparam \result[11]~I .oe_register_mode = "none";
defparam \result[11]~I .oe_sync_reset = "none";
defparam \result[11]~I .operation_mode = "output";
defparam \result[11]~I .output_async_reset = "none";
defparam \result[11]~I .output_power_up = "low";
defparam \result[11]~I .output_register_mode = "none";
defparam \result[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \result[10]~I (
	.datain(\DATAPATH|tan|dffs [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(result[10]));
// synopsys translate_off
defparam \result[10]~I .input_async_reset = "none";
defparam \result[10]~I .input_power_up = "low";
defparam \result[10]~I .input_register_mode = "none";
defparam \result[10]~I .input_sync_reset = "none";
defparam \result[10]~I .oe_async_reset = "none";
defparam \result[10]~I .oe_power_up = "low";
defparam \result[10]~I .oe_register_mode = "none";
defparam \result[10]~I .oe_sync_reset = "none";
defparam \result[10]~I .operation_mode = "output";
defparam \result[10]~I .output_async_reset = "none";
defparam \result[10]~I .output_power_up = "low";
defparam \result[10]~I .output_register_mode = "none";
defparam \result[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \result[9]~I (
	.datain(\DATAPATH|tan|dffs [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(result[9]));
// synopsys translate_off
defparam \result[9]~I .input_async_reset = "none";
defparam \result[9]~I .input_power_up = "low";
defparam \result[9]~I .input_register_mode = "none";
defparam \result[9]~I .input_sync_reset = "none";
defparam \result[9]~I .oe_async_reset = "none";
defparam \result[9]~I .oe_power_up = "low";
defparam \result[9]~I .oe_register_mode = "none";
defparam \result[9]~I .oe_sync_reset = "none";
defparam \result[9]~I .operation_mode = "output";
defparam \result[9]~I .output_async_reset = "none";
defparam \result[9]~I .output_power_up = "low";
defparam \result[9]~I .output_register_mode = "none";
defparam \result[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \result[8]~I (
	.datain(\DATAPATH|tan|dffs [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(result[8]));
// synopsys translate_off
defparam \result[8]~I .input_async_reset = "none";
defparam \result[8]~I .input_power_up = "low";
defparam \result[8]~I .input_register_mode = "none";
defparam \result[8]~I .input_sync_reset = "none";
defparam \result[8]~I .oe_async_reset = "none";
defparam \result[8]~I .oe_power_up = "low";
defparam \result[8]~I .oe_register_mode = "none";
defparam \result[8]~I .oe_sync_reset = "none";
defparam \result[8]~I .operation_mode = "output";
defparam \result[8]~I .output_async_reset = "none";
defparam \result[8]~I .output_power_up = "low";
defparam \result[8]~I .output_register_mode = "none";
defparam \result[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \result[7]~I (
	.datain(\DATAPATH|tan|dffs [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(result[7]));
// synopsys translate_off
defparam \result[7]~I .input_async_reset = "none";
defparam \result[7]~I .input_power_up = "low";
defparam \result[7]~I .input_register_mode = "none";
defparam \result[7]~I .input_sync_reset = "none";
defparam \result[7]~I .oe_async_reset = "none";
defparam \result[7]~I .oe_power_up = "low";
defparam \result[7]~I .oe_register_mode = "none";
defparam \result[7]~I .oe_sync_reset = "none";
defparam \result[7]~I .operation_mode = "output";
defparam \result[7]~I .output_async_reset = "none";
defparam \result[7]~I .output_power_up = "low";
defparam \result[7]~I .output_register_mode = "none";
defparam \result[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \result[6]~I (
	.datain(\DATAPATH|tan|dffs [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(result[6]));
// synopsys translate_off
defparam \result[6]~I .input_async_reset = "none";
defparam \result[6]~I .input_power_up = "low";
defparam \result[6]~I .input_register_mode = "none";
defparam \result[6]~I .input_sync_reset = "none";
defparam \result[6]~I .oe_async_reset = "none";
defparam \result[6]~I .oe_power_up = "low";
defparam \result[6]~I .oe_register_mode = "none";
defparam \result[6]~I .oe_sync_reset = "none";
defparam \result[6]~I .operation_mode = "output";
defparam \result[6]~I .output_async_reset = "none";
defparam \result[6]~I .output_power_up = "low";
defparam \result[6]~I .output_register_mode = "none";
defparam \result[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \result[5]~I (
	.datain(\DATAPATH|tan|dffs [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(result[5]));
// synopsys translate_off
defparam \result[5]~I .input_async_reset = "none";
defparam \result[5]~I .input_power_up = "low";
defparam \result[5]~I .input_register_mode = "none";
defparam \result[5]~I .input_sync_reset = "none";
defparam \result[5]~I .oe_async_reset = "none";
defparam \result[5]~I .oe_power_up = "low";
defparam \result[5]~I .oe_register_mode = "none";
defparam \result[5]~I .oe_sync_reset = "none";
defparam \result[5]~I .operation_mode = "output";
defparam \result[5]~I .output_async_reset = "none";
defparam \result[5]~I .output_power_up = "low";
defparam \result[5]~I .output_register_mode = "none";
defparam \result[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \result[4]~I (
	.datain(\DATAPATH|tan|dffs [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(result[4]));
// synopsys translate_off
defparam \result[4]~I .input_async_reset = "none";
defparam \result[4]~I .input_power_up = "low";
defparam \result[4]~I .input_register_mode = "none";
defparam \result[4]~I .input_sync_reset = "none";
defparam \result[4]~I .oe_async_reset = "none";
defparam \result[4]~I .oe_power_up = "low";
defparam \result[4]~I .oe_register_mode = "none";
defparam \result[4]~I .oe_sync_reset = "none";
defparam \result[4]~I .operation_mode = "output";
defparam \result[4]~I .output_async_reset = "none";
defparam \result[4]~I .output_power_up = "low";
defparam \result[4]~I .output_register_mode = "none";
defparam \result[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \result[3]~I (
	.datain(\DATAPATH|tan|dffs [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(result[3]));
// synopsys translate_off
defparam \result[3]~I .input_async_reset = "none";
defparam \result[3]~I .input_power_up = "low";
defparam \result[3]~I .input_register_mode = "none";
defparam \result[3]~I .input_sync_reset = "none";
defparam \result[3]~I .oe_async_reset = "none";
defparam \result[3]~I .oe_power_up = "low";
defparam \result[3]~I .oe_register_mode = "none";
defparam \result[3]~I .oe_sync_reset = "none";
defparam \result[3]~I .operation_mode = "output";
defparam \result[3]~I .output_async_reset = "none";
defparam \result[3]~I .output_power_up = "low";
defparam \result[3]~I .output_register_mode = "none";
defparam \result[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \result[2]~I (
	.datain(\DATAPATH|tan|dffs [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(result[2]));
// synopsys translate_off
defparam \result[2]~I .input_async_reset = "none";
defparam \result[2]~I .input_power_up = "low";
defparam \result[2]~I .input_register_mode = "none";
defparam \result[2]~I .input_sync_reset = "none";
defparam \result[2]~I .oe_async_reset = "none";
defparam \result[2]~I .oe_power_up = "low";
defparam \result[2]~I .oe_register_mode = "none";
defparam \result[2]~I .oe_sync_reset = "none";
defparam \result[2]~I .operation_mode = "output";
defparam \result[2]~I .output_async_reset = "none";
defparam \result[2]~I .output_power_up = "low";
defparam \result[2]~I .output_register_mode = "none";
defparam \result[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \result[1]~I (
	.datain(\DATAPATH|tan|dffs [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(result[1]));
// synopsys translate_off
defparam \result[1]~I .input_async_reset = "none";
defparam \result[1]~I .input_power_up = "low";
defparam \result[1]~I .input_register_mode = "none";
defparam \result[1]~I .input_sync_reset = "none";
defparam \result[1]~I .oe_async_reset = "none";
defparam \result[1]~I .oe_power_up = "low";
defparam \result[1]~I .oe_register_mode = "none";
defparam \result[1]~I .oe_sync_reset = "none";
defparam \result[1]~I .operation_mode = "output";
defparam \result[1]~I .output_async_reset = "none";
defparam \result[1]~I .output_power_up = "low";
defparam \result[1]~I .output_register_mode = "none";
defparam \result[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \result[0]~I (
	.datain(\DATAPATH|tan|dffs [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(result[0]));
// synopsys translate_off
defparam \result[0]~I .input_async_reset = "none";
defparam \result[0]~I .input_power_up = "low";
defparam \result[0]~I .input_register_mode = "none";
defparam \result[0]~I .input_sync_reset = "none";
defparam \result[0]~I .oe_async_reset = "none";
defparam \result[0]~I .oe_power_up = "low";
defparam \result[0]~I .oe_register_mode = "none";
defparam \result[0]~I .oe_sync_reset = "none";
defparam \result[0]~I .operation_mode = "output";
defparam \result[0]~I .output_async_reset = "none";
defparam \result[0]~I .output_power_up = "low";
defparam \result[0]~I .output_register_mode = "none";
defparam \result[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \romo[15]~I (
	.datain(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(romo[15]));
// synopsys translate_off
defparam \romo[15]~I .input_async_reset = "none";
defparam \romo[15]~I .input_power_up = "low";
defparam \romo[15]~I .input_register_mode = "none";
defparam \romo[15]~I .input_sync_reset = "none";
defparam \romo[15]~I .oe_async_reset = "none";
defparam \romo[15]~I .oe_power_up = "low";
defparam \romo[15]~I .oe_register_mode = "none";
defparam \romo[15]~I .oe_sync_reset = "none";
defparam \romo[15]~I .operation_mode = "output";
defparam \romo[15]~I .output_async_reset = "none";
defparam \romo[15]~I .output_power_up = "low";
defparam \romo[15]~I .output_register_mode = "none";
defparam \romo[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \romo[14]~I (
	.datain(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(romo[14]));
// synopsys translate_off
defparam \romo[14]~I .input_async_reset = "none";
defparam \romo[14]~I .input_power_up = "low";
defparam \romo[14]~I .input_register_mode = "none";
defparam \romo[14]~I .input_sync_reset = "none";
defparam \romo[14]~I .oe_async_reset = "none";
defparam \romo[14]~I .oe_power_up = "low";
defparam \romo[14]~I .oe_register_mode = "none";
defparam \romo[14]~I .oe_sync_reset = "none";
defparam \romo[14]~I .operation_mode = "output";
defparam \romo[14]~I .output_async_reset = "none";
defparam \romo[14]~I .output_power_up = "low";
defparam \romo[14]~I .output_register_mode = "none";
defparam \romo[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \romo[13]~I (
	.datain(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(romo[13]));
// synopsys translate_off
defparam \romo[13]~I .input_async_reset = "none";
defparam \romo[13]~I .input_power_up = "low";
defparam \romo[13]~I .input_register_mode = "none";
defparam \romo[13]~I .input_sync_reset = "none";
defparam \romo[13]~I .oe_async_reset = "none";
defparam \romo[13]~I .oe_power_up = "low";
defparam \romo[13]~I .oe_register_mode = "none";
defparam \romo[13]~I .oe_sync_reset = "none";
defparam \romo[13]~I .operation_mode = "output";
defparam \romo[13]~I .output_async_reset = "none";
defparam \romo[13]~I .output_power_up = "low";
defparam \romo[13]~I .output_register_mode = "none";
defparam \romo[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \romo[12]~I (
	.datain(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(romo[12]));
// synopsys translate_off
defparam \romo[12]~I .input_async_reset = "none";
defparam \romo[12]~I .input_power_up = "low";
defparam \romo[12]~I .input_register_mode = "none";
defparam \romo[12]~I .input_sync_reset = "none";
defparam \romo[12]~I .oe_async_reset = "none";
defparam \romo[12]~I .oe_power_up = "low";
defparam \romo[12]~I .oe_register_mode = "none";
defparam \romo[12]~I .oe_sync_reset = "none";
defparam \romo[12]~I .operation_mode = "output";
defparam \romo[12]~I .output_async_reset = "none";
defparam \romo[12]~I .output_power_up = "low";
defparam \romo[12]~I .output_register_mode = "none";
defparam \romo[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \romo[11]~I (
	.datain(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(romo[11]));
// synopsys translate_off
defparam \romo[11]~I .input_async_reset = "none";
defparam \romo[11]~I .input_power_up = "low";
defparam \romo[11]~I .input_register_mode = "none";
defparam \romo[11]~I .input_sync_reset = "none";
defparam \romo[11]~I .oe_async_reset = "none";
defparam \romo[11]~I .oe_power_up = "low";
defparam \romo[11]~I .oe_register_mode = "none";
defparam \romo[11]~I .oe_sync_reset = "none";
defparam \romo[11]~I .operation_mode = "output";
defparam \romo[11]~I .output_async_reset = "none";
defparam \romo[11]~I .output_power_up = "low";
defparam \romo[11]~I .output_register_mode = "none";
defparam \romo[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \romo[10]~I (
	.datain(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(romo[10]));
// synopsys translate_off
defparam \romo[10]~I .input_async_reset = "none";
defparam \romo[10]~I .input_power_up = "low";
defparam \romo[10]~I .input_register_mode = "none";
defparam \romo[10]~I .input_sync_reset = "none";
defparam \romo[10]~I .oe_async_reset = "none";
defparam \romo[10]~I .oe_power_up = "low";
defparam \romo[10]~I .oe_register_mode = "none";
defparam \romo[10]~I .oe_sync_reset = "none";
defparam \romo[10]~I .operation_mode = "output";
defparam \romo[10]~I .output_async_reset = "none";
defparam \romo[10]~I .output_power_up = "low";
defparam \romo[10]~I .output_register_mode = "none";
defparam \romo[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \romo[9]~I (
	.datain(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(romo[9]));
// synopsys translate_off
defparam \romo[9]~I .input_async_reset = "none";
defparam \romo[9]~I .input_power_up = "low";
defparam \romo[9]~I .input_register_mode = "none";
defparam \romo[9]~I .input_sync_reset = "none";
defparam \romo[9]~I .oe_async_reset = "none";
defparam \romo[9]~I .oe_power_up = "low";
defparam \romo[9]~I .oe_register_mode = "none";
defparam \romo[9]~I .oe_sync_reset = "none";
defparam \romo[9]~I .operation_mode = "output";
defparam \romo[9]~I .output_async_reset = "none";
defparam \romo[9]~I .output_power_up = "low";
defparam \romo[9]~I .output_register_mode = "none";
defparam \romo[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \romo[8]~I (
	.datain(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(romo[8]));
// synopsys translate_off
defparam \romo[8]~I .input_async_reset = "none";
defparam \romo[8]~I .input_power_up = "low";
defparam \romo[8]~I .input_register_mode = "none";
defparam \romo[8]~I .input_sync_reset = "none";
defparam \romo[8]~I .oe_async_reset = "none";
defparam \romo[8]~I .oe_power_up = "low";
defparam \romo[8]~I .oe_register_mode = "none";
defparam \romo[8]~I .oe_sync_reset = "none";
defparam \romo[8]~I .operation_mode = "output";
defparam \romo[8]~I .output_async_reset = "none";
defparam \romo[8]~I .output_power_up = "low";
defparam \romo[8]~I .output_register_mode = "none";
defparam \romo[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \romo[7]~I (
	.datain(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(romo[7]));
// synopsys translate_off
defparam \romo[7]~I .input_async_reset = "none";
defparam \romo[7]~I .input_power_up = "low";
defparam \romo[7]~I .input_register_mode = "none";
defparam \romo[7]~I .input_sync_reset = "none";
defparam \romo[7]~I .oe_async_reset = "none";
defparam \romo[7]~I .oe_power_up = "low";
defparam \romo[7]~I .oe_register_mode = "none";
defparam \romo[7]~I .oe_sync_reset = "none";
defparam \romo[7]~I .operation_mode = "output";
defparam \romo[7]~I .output_async_reset = "none";
defparam \romo[7]~I .output_power_up = "low";
defparam \romo[7]~I .output_register_mode = "none";
defparam \romo[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \romo[6]~I (
	.datain(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(romo[6]));
// synopsys translate_off
defparam \romo[6]~I .input_async_reset = "none";
defparam \romo[6]~I .input_power_up = "low";
defparam \romo[6]~I .input_register_mode = "none";
defparam \romo[6]~I .input_sync_reset = "none";
defparam \romo[6]~I .oe_async_reset = "none";
defparam \romo[6]~I .oe_power_up = "low";
defparam \romo[6]~I .oe_register_mode = "none";
defparam \romo[6]~I .oe_sync_reset = "none";
defparam \romo[6]~I .operation_mode = "output";
defparam \romo[6]~I .output_async_reset = "none";
defparam \romo[6]~I .output_power_up = "low";
defparam \romo[6]~I .output_register_mode = "none";
defparam \romo[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \romo[5]~I (
	.datain(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(romo[5]));
// synopsys translate_off
defparam \romo[5]~I .input_async_reset = "none";
defparam \romo[5]~I .input_power_up = "low";
defparam \romo[5]~I .input_register_mode = "none";
defparam \romo[5]~I .input_sync_reset = "none";
defparam \romo[5]~I .oe_async_reset = "none";
defparam \romo[5]~I .oe_power_up = "low";
defparam \romo[5]~I .oe_register_mode = "none";
defparam \romo[5]~I .oe_sync_reset = "none";
defparam \romo[5]~I .operation_mode = "output";
defparam \romo[5]~I .output_async_reset = "none";
defparam \romo[5]~I .output_power_up = "low";
defparam \romo[5]~I .output_register_mode = "none";
defparam \romo[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \romo[4]~I (
	.datain(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(romo[4]));
// synopsys translate_off
defparam \romo[4]~I .input_async_reset = "none";
defparam \romo[4]~I .input_power_up = "low";
defparam \romo[4]~I .input_register_mode = "none";
defparam \romo[4]~I .input_sync_reset = "none";
defparam \romo[4]~I .oe_async_reset = "none";
defparam \romo[4]~I .oe_power_up = "low";
defparam \romo[4]~I .oe_register_mode = "none";
defparam \romo[4]~I .oe_sync_reset = "none";
defparam \romo[4]~I .operation_mode = "output";
defparam \romo[4]~I .output_async_reset = "none";
defparam \romo[4]~I .output_power_up = "low";
defparam \romo[4]~I .output_register_mode = "none";
defparam \romo[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \romo[3]~I (
	.datain(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(romo[3]));
// synopsys translate_off
defparam \romo[3]~I .input_async_reset = "none";
defparam \romo[3]~I .input_power_up = "low";
defparam \romo[3]~I .input_register_mode = "none";
defparam \romo[3]~I .input_sync_reset = "none";
defparam \romo[3]~I .oe_async_reset = "none";
defparam \romo[3]~I .oe_power_up = "low";
defparam \romo[3]~I .oe_register_mode = "none";
defparam \romo[3]~I .oe_sync_reset = "none";
defparam \romo[3]~I .operation_mode = "output";
defparam \romo[3]~I .output_async_reset = "none";
defparam \romo[3]~I .output_power_up = "low";
defparam \romo[3]~I .output_register_mode = "none";
defparam \romo[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \romo[2]~I (
	.datain(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(romo[2]));
// synopsys translate_off
defparam \romo[2]~I .input_async_reset = "none";
defparam \romo[2]~I .input_power_up = "low";
defparam \romo[2]~I .input_register_mode = "none";
defparam \romo[2]~I .input_sync_reset = "none";
defparam \romo[2]~I .oe_async_reset = "none";
defparam \romo[2]~I .oe_power_up = "low";
defparam \romo[2]~I .oe_register_mode = "none";
defparam \romo[2]~I .oe_sync_reset = "none";
defparam \romo[2]~I .operation_mode = "output";
defparam \romo[2]~I .output_async_reset = "none";
defparam \romo[2]~I .output_power_up = "low";
defparam \romo[2]~I .output_register_mode = "none";
defparam \romo[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \romo[1]~I (
	.datain(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(romo[1]));
// synopsys translate_off
defparam \romo[1]~I .input_async_reset = "none";
defparam \romo[1]~I .input_power_up = "low";
defparam \romo[1]~I .input_register_mode = "none";
defparam \romo[1]~I .input_sync_reset = "none";
defparam \romo[1]~I .oe_async_reset = "none";
defparam \romo[1]~I .oe_power_up = "low";
defparam \romo[1]~I .oe_register_mode = "none";
defparam \romo[1]~I .oe_sync_reset = "none";
defparam \romo[1]~I .operation_mode = "output";
defparam \romo[1]~I .output_async_reset = "none";
defparam \romo[1]~I .output_power_up = "low";
defparam \romo[1]~I .output_register_mode = "none";
defparam \romo[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \romo[0]~I (
	.datain(\DATAPATH|ROM|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(romo[0]));
// synopsys translate_off
defparam \romo[0]~I .input_async_reset = "none";
defparam \romo[0]~I .input_power_up = "low";
defparam \romo[0]~I .input_register_mode = "none";
defparam \romo[0]~I .input_sync_reset = "none";
defparam \romo[0]~I .oe_async_reset = "none";
defparam \romo[0]~I .oe_power_up = "low";
defparam \romo[0]~I .oe_register_mode = "none";
defparam \romo[0]~I .oe_sync_reset = "none";
defparam \romo[0]~I .operation_mode = "output";
defparam \romo[0]~I .output_async_reset = "none";
defparam \romo[0]~I .output_power_up = "low";
defparam \romo[0]~I .output_register_mode = "none";
defparam \romo[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \termo[15]~I (
	.datain(\DATAPATH|termReg|dffs[15]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(termo[15]));
// synopsys translate_off
defparam \termo[15]~I .input_async_reset = "none";
defparam \termo[15]~I .input_power_up = "low";
defparam \termo[15]~I .input_register_mode = "none";
defparam \termo[15]~I .input_sync_reset = "none";
defparam \termo[15]~I .oe_async_reset = "none";
defparam \termo[15]~I .oe_power_up = "low";
defparam \termo[15]~I .oe_register_mode = "none";
defparam \termo[15]~I .oe_sync_reset = "none";
defparam \termo[15]~I .operation_mode = "output";
defparam \termo[15]~I .output_async_reset = "none";
defparam \termo[15]~I .output_power_up = "low";
defparam \termo[15]~I .output_register_mode = "none";
defparam \termo[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \termo[14]~I (
	.datain(\DATAPATH|termReg|dffs[14]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(termo[14]));
// synopsys translate_off
defparam \termo[14]~I .input_async_reset = "none";
defparam \termo[14]~I .input_power_up = "low";
defparam \termo[14]~I .input_register_mode = "none";
defparam \termo[14]~I .input_sync_reset = "none";
defparam \termo[14]~I .oe_async_reset = "none";
defparam \termo[14]~I .oe_power_up = "low";
defparam \termo[14]~I .oe_register_mode = "none";
defparam \termo[14]~I .oe_sync_reset = "none";
defparam \termo[14]~I .operation_mode = "output";
defparam \termo[14]~I .output_async_reset = "none";
defparam \termo[14]~I .output_power_up = "low";
defparam \termo[14]~I .output_register_mode = "none";
defparam \termo[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \termo[13]~I (
	.datain(\DATAPATH|termReg|dffs[13]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(termo[13]));
// synopsys translate_off
defparam \termo[13]~I .input_async_reset = "none";
defparam \termo[13]~I .input_power_up = "low";
defparam \termo[13]~I .input_register_mode = "none";
defparam \termo[13]~I .input_sync_reset = "none";
defparam \termo[13]~I .oe_async_reset = "none";
defparam \termo[13]~I .oe_power_up = "low";
defparam \termo[13]~I .oe_register_mode = "none";
defparam \termo[13]~I .oe_sync_reset = "none";
defparam \termo[13]~I .operation_mode = "output";
defparam \termo[13]~I .output_async_reset = "none";
defparam \termo[13]~I .output_power_up = "low";
defparam \termo[13]~I .output_register_mode = "none";
defparam \termo[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \termo[12]~I (
	.datain(\DATAPATH|termReg|dffs[12]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(termo[12]));
// synopsys translate_off
defparam \termo[12]~I .input_async_reset = "none";
defparam \termo[12]~I .input_power_up = "low";
defparam \termo[12]~I .input_register_mode = "none";
defparam \termo[12]~I .input_sync_reset = "none";
defparam \termo[12]~I .oe_async_reset = "none";
defparam \termo[12]~I .oe_power_up = "low";
defparam \termo[12]~I .oe_register_mode = "none";
defparam \termo[12]~I .oe_sync_reset = "none";
defparam \termo[12]~I .operation_mode = "output";
defparam \termo[12]~I .output_async_reset = "none";
defparam \termo[12]~I .output_power_up = "low";
defparam \termo[12]~I .output_register_mode = "none";
defparam \termo[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \termo[11]~I (
	.datain(\DATAPATH|termReg|dffs[11]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(termo[11]));
// synopsys translate_off
defparam \termo[11]~I .input_async_reset = "none";
defparam \termo[11]~I .input_power_up = "low";
defparam \termo[11]~I .input_register_mode = "none";
defparam \termo[11]~I .input_sync_reset = "none";
defparam \termo[11]~I .oe_async_reset = "none";
defparam \termo[11]~I .oe_power_up = "low";
defparam \termo[11]~I .oe_register_mode = "none";
defparam \termo[11]~I .oe_sync_reset = "none";
defparam \termo[11]~I .operation_mode = "output";
defparam \termo[11]~I .output_async_reset = "none";
defparam \termo[11]~I .output_power_up = "low";
defparam \termo[11]~I .output_register_mode = "none";
defparam \termo[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \termo[10]~I (
	.datain(\DATAPATH|termReg|dffs[10]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(termo[10]));
// synopsys translate_off
defparam \termo[10]~I .input_async_reset = "none";
defparam \termo[10]~I .input_power_up = "low";
defparam \termo[10]~I .input_register_mode = "none";
defparam \termo[10]~I .input_sync_reset = "none";
defparam \termo[10]~I .oe_async_reset = "none";
defparam \termo[10]~I .oe_power_up = "low";
defparam \termo[10]~I .oe_register_mode = "none";
defparam \termo[10]~I .oe_sync_reset = "none";
defparam \termo[10]~I .operation_mode = "output";
defparam \termo[10]~I .output_async_reset = "none";
defparam \termo[10]~I .output_power_up = "low";
defparam \termo[10]~I .output_register_mode = "none";
defparam \termo[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \termo[9]~I (
	.datain(\DATAPATH|termReg|dffs[9]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(termo[9]));
// synopsys translate_off
defparam \termo[9]~I .input_async_reset = "none";
defparam \termo[9]~I .input_power_up = "low";
defparam \termo[9]~I .input_register_mode = "none";
defparam \termo[9]~I .input_sync_reset = "none";
defparam \termo[9]~I .oe_async_reset = "none";
defparam \termo[9]~I .oe_power_up = "low";
defparam \termo[9]~I .oe_register_mode = "none";
defparam \termo[9]~I .oe_sync_reset = "none";
defparam \termo[9]~I .operation_mode = "output";
defparam \termo[9]~I .output_async_reset = "none";
defparam \termo[9]~I .output_power_up = "low";
defparam \termo[9]~I .output_register_mode = "none";
defparam \termo[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \termo[8]~I (
	.datain(\DATAPATH|termReg|dffs[8]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(termo[8]));
// synopsys translate_off
defparam \termo[8]~I .input_async_reset = "none";
defparam \termo[8]~I .input_power_up = "low";
defparam \termo[8]~I .input_register_mode = "none";
defparam \termo[8]~I .input_sync_reset = "none";
defparam \termo[8]~I .oe_async_reset = "none";
defparam \termo[8]~I .oe_power_up = "low";
defparam \termo[8]~I .oe_register_mode = "none";
defparam \termo[8]~I .oe_sync_reset = "none";
defparam \termo[8]~I .operation_mode = "output";
defparam \termo[8]~I .output_async_reset = "none";
defparam \termo[8]~I .output_power_up = "low";
defparam \termo[8]~I .output_register_mode = "none";
defparam \termo[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \termo[7]~I (
	.datain(\DATAPATH|termReg|dffs[7]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(termo[7]));
// synopsys translate_off
defparam \termo[7]~I .input_async_reset = "none";
defparam \termo[7]~I .input_power_up = "low";
defparam \termo[7]~I .input_register_mode = "none";
defparam \termo[7]~I .input_sync_reset = "none";
defparam \termo[7]~I .oe_async_reset = "none";
defparam \termo[7]~I .oe_power_up = "low";
defparam \termo[7]~I .oe_register_mode = "none";
defparam \termo[7]~I .oe_sync_reset = "none";
defparam \termo[7]~I .operation_mode = "output";
defparam \termo[7]~I .output_async_reset = "none";
defparam \termo[7]~I .output_power_up = "low";
defparam \termo[7]~I .output_register_mode = "none";
defparam \termo[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \termo[6]~I (
	.datain(\DATAPATH|termReg|dffs[6]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(termo[6]));
// synopsys translate_off
defparam \termo[6]~I .input_async_reset = "none";
defparam \termo[6]~I .input_power_up = "low";
defparam \termo[6]~I .input_register_mode = "none";
defparam \termo[6]~I .input_sync_reset = "none";
defparam \termo[6]~I .oe_async_reset = "none";
defparam \termo[6]~I .oe_power_up = "low";
defparam \termo[6]~I .oe_register_mode = "none";
defparam \termo[6]~I .oe_sync_reset = "none";
defparam \termo[6]~I .operation_mode = "output";
defparam \termo[6]~I .output_async_reset = "none";
defparam \termo[6]~I .output_power_up = "low";
defparam \termo[6]~I .output_register_mode = "none";
defparam \termo[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \termo[5]~I (
	.datain(\DATAPATH|termReg|dffs[5]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(termo[5]));
// synopsys translate_off
defparam \termo[5]~I .input_async_reset = "none";
defparam \termo[5]~I .input_power_up = "low";
defparam \termo[5]~I .input_register_mode = "none";
defparam \termo[5]~I .input_sync_reset = "none";
defparam \termo[5]~I .oe_async_reset = "none";
defparam \termo[5]~I .oe_power_up = "low";
defparam \termo[5]~I .oe_register_mode = "none";
defparam \termo[5]~I .oe_sync_reset = "none";
defparam \termo[5]~I .operation_mode = "output";
defparam \termo[5]~I .output_async_reset = "none";
defparam \termo[5]~I .output_power_up = "low";
defparam \termo[5]~I .output_register_mode = "none";
defparam \termo[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \termo[4]~I (
	.datain(\DATAPATH|termReg|dffs[4]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(termo[4]));
// synopsys translate_off
defparam \termo[4]~I .input_async_reset = "none";
defparam \termo[4]~I .input_power_up = "low";
defparam \termo[4]~I .input_register_mode = "none";
defparam \termo[4]~I .input_sync_reset = "none";
defparam \termo[4]~I .oe_async_reset = "none";
defparam \termo[4]~I .oe_power_up = "low";
defparam \termo[4]~I .oe_register_mode = "none";
defparam \termo[4]~I .oe_sync_reset = "none";
defparam \termo[4]~I .operation_mode = "output";
defparam \termo[4]~I .output_async_reset = "none";
defparam \termo[4]~I .output_power_up = "low";
defparam \termo[4]~I .output_register_mode = "none";
defparam \termo[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \termo[3]~I (
	.datain(\DATAPATH|termReg|dffs[3]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(termo[3]));
// synopsys translate_off
defparam \termo[3]~I .input_async_reset = "none";
defparam \termo[3]~I .input_power_up = "low";
defparam \termo[3]~I .input_register_mode = "none";
defparam \termo[3]~I .input_sync_reset = "none";
defparam \termo[3]~I .oe_async_reset = "none";
defparam \termo[3]~I .oe_power_up = "low";
defparam \termo[3]~I .oe_register_mode = "none";
defparam \termo[3]~I .oe_sync_reset = "none";
defparam \termo[3]~I .operation_mode = "output";
defparam \termo[3]~I .output_async_reset = "none";
defparam \termo[3]~I .output_power_up = "low";
defparam \termo[3]~I .output_register_mode = "none";
defparam \termo[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \termo[2]~I (
	.datain(\DATAPATH|termReg|dffs[2]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(termo[2]));
// synopsys translate_off
defparam \termo[2]~I .input_async_reset = "none";
defparam \termo[2]~I .input_power_up = "low";
defparam \termo[2]~I .input_register_mode = "none";
defparam \termo[2]~I .input_sync_reset = "none";
defparam \termo[2]~I .oe_async_reset = "none";
defparam \termo[2]~I .oe_power_up = "low";
defparam \termo[2]~I .oe_register_mode = "none";
defparam \termo[2]~I .oe_sync_reset = "none";
defparam \termo[2]~I .operation_mode = "output";
defparam \termo[2]~I .output_async_reset = "none";
defparam \termo[2]~I .output_power_up = "low";
defparam \termo[2]~I .output_register_mode = "none";
defparam \termo[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \termo[1]~I (
	.datain(\DATAPATH|termReg|dffs[1]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(termo[1]));
// synopsys translate_off
defparam \termo[1]~I .input_async_reset = "none";
defparam \termo[1]~I .input_power_up = "low";
defparam \termo[1]~I .input_register_mode = "none";
defparam \termo[1]~I .input_sync_reset = "none";
defparam \termo[1]~I .oe_async_reset = "none";
defparam \termo[1]~I .oe_power_up = "low";
defparam \termo[1]~I .oe_register_mode = "none";
defparam \termo[1]~I .oe_sync_reset = "none";
defparam \termo[1]~I .operation_mode = "output";
defparam \termo[1]~I .output_async_reset = "none";
defparam \termo[1]~I .output_power_up = "low";
defparam \termo[1]~I .output_register_mode = "none";
defparam \termo[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \termo[0]~I (
	.datain(\DATAPATH|termReg|dffs[0]~_Duplicate_1_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(termo[0]));
// synopsys translate_off
defparam \termo[0]~I .input_async_reset = "none";
defparam \termo[0]~I .input_power_up = "low";
defparam \termo[0]~I .input_register_mode = "none";
defparam \termo[0]~I .input_sync_reset = "none";
defparam \termo[0]~I .oe_async_reset = "none";
defparam \termo[0]~I .oe_power_up = "low";
defparam \termo[0]~I .oe_register_mode = "none";
defparam \termo[0]~I .oe_sync_reset = "none";
defparam \termo[0]~I .operation_mode = "output";
defparam \termo[0]~I .output_async_reset = "none";
defparam \termo[0]~I .output_power_up = "low";
defparam \termo[0]~I .output_register_mode = "none";
defparam \termo[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \xreg[15]~I (
	.datain(\DATAPATH|x2reg|dffs [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(xreg[15]));
// synopsys translate_off
defparam \xreg[15]~I .input_async_reset = "none";
defparam \xreg[15]~I .input_power_up = "low";
defparam \xreg[15]~I .input_register_mode = "none";
defparam \xreg[15]~I .input_sync_reset = "none";
defparam \xreg[15]~I .oe_async_reset = "none";
defparam \xreg[15]~I .oe_power_up = "low";
defparam \xreg[15]~I .oe_register_mode = "none";
defparam \xreg[15]~I .oe_sync_reset = "none";
defparam \xreg[15]~I .operation_mode = "output";
defparam \xreg[15]~I .output_async_reset = "none";
defparam \xreg[15]~I .output_power_up = "low";
defparam \xreg[15]~I .output_register_mode = "none";
defparam \xreg[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \xreg[14]~I (
	.datain(\DATAPATH|x2reg|dffs [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(xreg[14]));
// synopsys translate_off
defparam \xreg[14]~I .input_async_reset = "none";
defparam \xreg[14]~I .input_power_up = "low";
defparam \xreg[14]~I .input_register_mode = "none";
defparam \xreg[14]~I .input_sync_reset = "none";
defparam \xreg[14]~I .oe_async_reset = "none";
defparam \xreg[14]~I .oe_power_up = "low";
defparam \xreg[14]~I .oe_register_mode = "none";
defparam \xreg[14]~I .oe_sync_reset = "none";
defparam \xreg[14]~I .operation_mode = "output";
defparam \xreg[14]~I .output_async_reset = "none";
defparam \xreg[14]~I .output_power_up = "low";
defparam \xreg[14]~I .output_register_mode = "none";
defparam \xreg[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \xreg[13]~I (
	.datain(\DATAPATH|x2reg|dffs [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(xreg[13]));
// synopsys translate_off
defparam \xreg[13]~I .input_async_reset = "none";
defparam \xreg[13]~I .input_power_up = "low";
defparam \xreg[13]~I .input_register_mode = "none";
defparam \xreg[13]~I .input_sync_reset = "none";
defparam \xreg[13]~I .oe_async_reset = "none";
defparam \xreg[13]~I .oe_power_up = "low";
defparam \xreg[13]~I .oe_register_mode = "none";
defparam \xreg[13]~I .oe_sync_reset = "none";
defparam \xreg[13]~I .operation_mode = "output";
defparam \xreg[13]~I .output_async_reset = "none";
defparam \xreg[13]~I .output_power_up = "low";
defparam \xreg[13]~I .output_register_mode = "none";
defparam \xreg[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \xreg[12]~I (
	.datain(\DATAPATH|x2reg|dffs [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(xreg[12]));
// synopsys translate_off
defparam \xreg[12]~I .input_async_reset = "none";
defparam \xreg[12]~I .input_power_up = "low";
defparam \xreg[12]~I .input_register_mode = "none";
defparam \xreg[12]~I .input_sync_reset = "none";
defparam \xreg[12]~I .oe_async_reset = "none";
defparam \xreg[12]~I .oe_power_up = "low";
defparam \xreg[12]~I .oe_register_mode = "none";
defparam \xreg[12]~I .oe_sync_reset = "none";
defparam \xreg[12]~I .operation_mode = "output";
defparam \xreg[12]~I .output_async_reset = "none";
defparam \xreg[12]~I .output_power_up = "low";
defparam \xreg[12]~I .output_register_mode = "none";
defparam \xreg[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \xreg[11]~I (
	.datain(\DATAPATH|x2reg|dffs [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(xreg[11]));
// synopsys translate_off
defparam \xreg[11]~I .input_async_reset = "none";
defparam \xreg[11]~I .input_power_up = "low";
defparam \xreg[11]~I .input_register_mode = "none";
defparam \xreg[11]~I .input_sync_reset = "none";
defparam \xreg[11]~I .oe_async_reset = "none";
defparam \xreg[11]~I .oe_power_up = "low";
defparam \xreg[11]~I .oe_register_mode = "none";
defparam \xreg[11]~I .oe_sync_reset = "none";
defparam \xreg[11]~I .operation_mode = "output";
defparam \xreg[11]~I .output_async_reset = "none";
defparam \xreg[11]~I .output_power_up = "low";
defparam \xreg[11]~I .output_register_mode = "none";
defparam \xreg[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \xreg[10]~I (
	.datain(\DATAPATH|x2reg|dffs [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(xreg[10]));
// synopsys translate_off
defparam \xreg[10]~I .input_async_reset = "none";
defparam \xreg[10]~I .input_power_up = "low";
defparam \xreg[10]~I .input_register_mode = "none";
defparam \xreg[10]~I .input_sync_reset = "none";
defparam \xreg[10]~I .oe_async_reset = "none";
defparam \xreg[10]~I .oe_power_up = "low";
defparam \xreg[10]~I .oe_register_mode = "none";
defparam \xreg[10]~I .oe_sync_reset = "none";
defparam \xreg[10]~I .operation_mode = "output";
defparam \xreg[10]~I .output_async_reset = "none";
defparam \xreg[10]~I .output_power_up = "low";
defparam \xreg[10]~I .output_register_mode = "none";
defparam \xreg[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \xreg[9]~I (
	.datain(\DATAPATH|x2reg|dffs [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(xreg[9]));
// synopsys translate_off
defparam \xreg[9]~I .input_async_reset = "none";
defparam \xreg[9]~I .input_power_up = "low";
defparam \xreg[9]~I .input_register_mode = "none";
defparam \xreg[9]~I .input_sync_reset = "none";
defparam \xreg[9]~I .oe_async_reset = "none";
defparam \xreg[9]~I .oe_power_up = "low";
defparam \xreg[9]~I .oe_register_mode = "none";
defparam \xreg[9]~I .oe_sync_reset = "none";
defparam \xreg[9]~I .operation_mode = "output";
defparam \xreg[9]~I .output_async_reset = "none";
defparam \xreg[9]~I .output_power_up = "low";
defparam \xreg[9]~I .output_register_mode = "none";
defparam \xreg[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \xreg[8]~I (
	.datain(\DATAPATH|x2reg|dffs [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(xreg[8]));
// synopsys translate_off
defparam \xreg[8]~I .input_async_reset = "none";
defparam \xreg[8]~I .input_power_up = "low";
defparam \xreg[8]~I .input_register_mode = "none";
defparam \xreg[8]~I .input_sync_reset = "none";
defparam \xreg[8]~I .oe_async_reset = "none";
defparam \xreg[8]~I .oe_power_up = "low";
defparam \xreg[8]~I .oe_register_mode = "none";
defparam \xreg[8]~I .oe_sync_reset = "none";
defparam \xreg[8]~I .operation_mode = "output";
defparam \xreg[8]~I .output_async_reset = "none";
defparam \xreg[8]~I .output_power_up = "low";
defparam \xreg[8]~I .output_register_mode = "none";
defparam \xreg[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \xreg[7]~I (
	.datain(\DATAPATH|x2reg|dffs [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(xreg[7]));
// synopsys translate_off
defparam \xreg[7]~I .input_async_reset = "none";
defparam \xreg[7]~I .input_power_up = "low";
defparam \xreg[7]~I .input_register_mode = "none";
defparam \xreg[7]~I .input_sync_reset = "none";
defparam \xreg[7]~I .oe_async_reset = "none";
defparam \xreg[7]~I .oe_power_up = "low";
defparam \xreg[7]~I .oe_register_mode = "none";
defparam \xreg[7]~I .oe_sync_reset = "none";
defparam \xreg[7]~I .operation_mode = "output";
defparam \xreg[7]~I .output_async_reset = "none";
defparam \xreg[7]~I .output_power_up = "low";
defparam \xreg[7]~I .output_register_mode = "none";
defparam \xreg[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \xreg[6]~I (
	.datain(\DATAPATH|x2reg|dffs [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(xreg[6]));
// synopsys translate_off
defparam \xreg[6]~I .input_async_reset = "none";
defparam \xreg[6]~I .input_power_up = "low";
defparam \xreg[6]~I .input_register_mode = "none";
defparam \xreg[6]~I .input_sync_reset = "none";
defparam \xreg[6]~I .oe_async_reset = "none";
defparam \xreg[6]~I .oe_power_up = "low";
defparam \xreg[6]~I .oe_register_mode = "none";
defparam \xreg[6]~I .oe_sync_reset = "none";
defparam \xreg[6]~I .operation_mode = "output";
defparam \xreg[6]~I .output_async_reset = "none";
defparam \xreg[6]~I .output_power_up = "low";
defparam \xreg[6]~I .output_register_mode = "none";
defparam \xreg[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \xreg[5]~I (
	.datain(\DATAPATH|x2reg|dffs [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(xreg[5]));
// synopsys translate_off
defparam \xreg[5]~I .input_async_reset = "none";
defparam \xreg[5]~I .input_power_up = "low";
defparam \xreg[5]~I .input_register_mode = "none";
defparam \xreg[5]~I .input_sync_reset = "none";
defparam \xreg[5]~I .oe_async_reset = "none";
defparam \xreg[5]~I .oe_power_up = "low";
defparam \xreg[5]~I .oe_register_mode = "none";
defparam \xreg[5]~I .oe_sync_reset = "none";
defparam \xreg[5]~I .operation_mode = "output";
defparam \xreg[5]~I .output_async_reset = "none";
defparam \xreg[5]~I .output_power_up = "low";
defparam \xreg[5]~I .output_register_mode = "none";
defparam \xreg[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \xreg[4]~I (
	.datain(\DATAPATH|x2reg|dffs [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(xreg[4]));
// synopsys translate_off
defparam \xreg[4]~I .input_async_reset = "none";
defparam \xreg[4]~I .input_power_up = "low";
defparam \xreg[4]~I .input_register_mode = "none";
defparam \xreg[4]~I .input_sync_reset = "none";
defparam \xreg[4]~I .oe_async_reset = "none";
defparam \xreg[4]~I .oe_power_up = "low";
defparam \xreg[4]~I .oe_register_mode = "none";
defparam \xreg[4]~I .oe_sync_reset = "none";
defparam \xreg[4]~I .operation_mode = "output";
defparam \xreg[4]~I .output_async_reset = "none";
defparam \xreg[4]~I .output_power_up = "low";
defparam \xreg[4]~I .output_register_mode = "none";
defparam \xreg[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \xreg[3]~I (
	.datain(\DATAPATH|x2reg|dffs [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(xreg[3]));
// synopsys translate_off
defparam \xreg[3]~I .input_async_reset = "none";
defparam \xreg[3]~I .input_power_up = "low";
defparam \xreg[3]~I .input_register_mode = "none";
defparam \xreg[3]~I .input_sync_reset = "none";
defparam \xreg[3]~I .oe_async_reset = "none";
defparam \xreg[3]~I .oe_power_up = "low";
defparam \xreg[3]~I .oe_register_mode = "none";
defparam \xreg[3]~I .oe_sync_reset = "none";
defparam \xreg[3]~I .operation_mode = "output";
defparam \xreg[3]~I .output_async_reset = "none";
defparam \xreg[3]~I .output_power_up = "low";
defparam \xreg[3]~I .output_register_mode = "none";
defparam \xreg[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \xreg[2]~I (
	.datain(\DATAPATH|x2reg|dffs [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(xreg[2]));
// synopsys translate_off
defparam \xreg[2]~I .input_async_reset = "none";
defparam \xreg[2]~I .input_power_up = "low";
defparam \xreg[2]~I .input_register_mode = "none";
defparam \xreg[2]~I .input_sync_reset = "none";
defparam \xreg[2]~I .oe_async_reset = "none";
defparam \xreg[2]~I .oe_power_up = "low";
defparam \xreg[2]~I .oe_register_mode = "none";
defparam \xreg[2]~I .oe_sync_reset = "none";
defparam \xreg[2]~I .operation_mode = "output";
defparam \xreg[2]~I .output_async_reset = "none";
defparam \xreg[2]~I .output_power_up = "low";
defparam \xreg[2]~I .output_register_mode = "none";
defparam \xreg[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \xreg[1]~I (
	.datain(\DATAPATH|x2reg|dffs [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(xreg[1]));
// synopsys translate_off
defparam \xreg[1]~I .input_async_reset = "none";
defparam \xreg[1]~I .input_power_up = "low";
defparam \xreg[1]~I .input_register_mode = "none";
defparam \xreg[1]~I .input_sync_reset = "none";
defparam \xreg[1]~I .oe_async_reset = "none";
defparam \xreg[1]~I .oe_power_up = "low";
defparam \xreg[1]~I .oe_register_mode = "none";
defparam \xreg[1]~I .oe_sync_reset = "none";
defparam \xreg[1]~I .operation_mode = "output";
defparam \xreg[1]~I .output_async_reset = "none";
defparam \xreg[1]~I .output_power_up = "low";
defparam \xreg[1]~I .output_register_mode = "none";
defparam \xreg[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \xreg[0]~I (
	.datain(\DATAPATH|x2reg|dffs [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(xreg[0]));
// synopsys translate_off
defparam \xreg[0]~I .input_async_reset = "none";
defparam \xreg[0]~I .input_power_up = "low";
defparam \xreg[0]~I .input_register_mode = "none";
defparam \xreg[0]~I .input_sync_reset = "none";
defparam \xreg[0]~I .oe_async_reset = "none";
defparam \xreg[0]~I .oe_power_up = "low";
defparam \xreg[0]~I .oe_register_mode = "none";
defparam \xreg[0]~I .oe_sync_reset = "none";
defparam \xreg[0]~I .operation_mode = "output";
defparam \xreg[0]~I .output_async_reset = "none";
defparam \xreg[0]~I .output_power_up = "low";
defparam \xreg[0]~I .output_register_mode = "none";
defparam \xreg[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
