

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Aug 15 15:02:16 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.232 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+----------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type   |
    +---------+---------+-----------+-----------+-------+-------+----------+
    |    12323|    12323| 61.615 us | 61.615 us |  12324|  12324| dataflow |
    +---------+---------+-----------+-----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                       |                                                      |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                        Instance                       |                        Module                        |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0  |normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_s  |    12323|    12323| 61.615 us | 61.615 us |  12323|  12323|   none  |
        |Block_proc_U0                                          |Block_proc                                            |        0|        0|    0 ns   |    0 ns   |      0|      0|   none  |
        +-------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       20|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      4|       57|      215|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        -|      -|        6|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      4|       63|      271|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+------------------------------------------------------+---------+-------+----+-----+-----+
    |                        Instance                       |                        Module                        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------------------------------------+------------------------------------------------------+---------+-------+----+-----+-----+
    |Block_proc_U0                                          |Block_proc                                            |        0|      0|   2|   11|    0|
    |normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0  |normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_s  |        0|      4|  55|  204|    0|
    +-------------------------------------------------------+------------------------------------------------------+---------+-------+----+-----+-----+
    |Total                                                  |                                                      |        0|      4|  57|  215|    0|
    +-------------------------------------------------------+------------------------------------------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |                              Variable Name                             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_proc_U0_ap_ready_count                                            |     +    |      0|  0|   3|           2|           1|
    |normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |Block_proc_U0_ap_start                                                  |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                                                 |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                                                            |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                                                           |    and   |      0|  0|   2|           1|           1|
    |normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Block_proc_U0_ap_ready                                          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                                                   |          |      0|  0|  20|          11|           9|
    +------------------------------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                    Name                                    | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Block_proc_U0_ap_ready_count                                                |   9|          2|    2|          4|
    |ap_sync_reg_Block_proc_U0_ap_ready                                          |   9|          2|    1|          2|
    |ap_sync_reg_normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_ap_ready  |   9|          2|    1|          2|
    |normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_ap_ready_count        |   9|          2|    2|          4|
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                       |  36|          8|    6|         12|
    +----------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                    Name                                    | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |Block_proc_U0_ap_ready_count                                                |  2|   0|    2|          0|
    |ap_sync_reg_Block_proc_U0_ap_ready                                          |  1|   0|    1|          0|
    |ap_sync_reg_normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_ap_ready  |  1|   0|    1|          0|
    |normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0_ap_ready_count        |  2|   0|    2|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                       |  6|   0|    6|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|em_barrel_V_V_TDATA      |  in |   32|    axis    |   em_barrel_V_V  |    pointer   |
|em_barrel_V_V_TVALID     |  in |    1|    axis    |   em_barrel_V_V  |    pointer   |
|em_barrel_V_V_TREADY     | out |    1|    axis    |   em_barrel_V_V  |    pointer   |
|layer55_out_V_V_TDATA    | out |   32|    axis    |  layer55_out_V_V |    pointer   |
|layer55_out_V_V_TVALID   | out |    1|    axis    |  layer55_out_V_V |    pointer   |
|layer55_out_V_V_TREADY   |  in |    1|    axis    |  layer55_out_V_V |    pointer   |
|const_size_in_1          | out |   16|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_in_1_ap_vld   | out |    1|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_out_1         | out |   16|   ap_vld   | const_size_out_1 |    pointer   |
|const_size_out_1_ap_vld  | out |    1|   ap_vld   | const_size_out_1 |    pointer   |
|ap_clk                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_rst_n                 |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     myproject    | return value |
+-------------------------+-----+-----+------------+------------------+--------------+

