INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_multi_cycle/src/Control_unit/Next_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Next_state
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_multi_cycle/src/Control_unit/Get_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Get_output
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/code/CPU_multi_cycle/src/Control_unit/Get_output.v:239]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/code/CPU_multi_cycle/src/Control_unit/Get_output.v:251]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/code/CPU_multi_cycle/src/Control_unit/Get_output.v:263]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_multi_cycle/src/RegFile/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_multi_cycle/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_multi_cycle/src/mux4to1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_multi_cycle/src/mux4to1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_multi_cycle/src/mux2to1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_multi_cycle/src/MultiReg_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MultiReg_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_multi_cycle/src/Ins_Memory/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_multi_cycle/src/Ins_Memory/Ins_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ins_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_multi_cycle/src/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_multi_cycle/src/Data_Memory/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_multi_cycle/src/Control_unit/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_multi_cycle/src/ALU/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_multi_cycle/src/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_multi_cycle/src/DEBUG/displayReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module displayReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_multi_cycle/src/DEBUG/debouncing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncing
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_multi_cycle/src/DEBUG/clkdiv_190hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv_190hz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_multi_cycle/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_multi_cycle/src/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/CPU_multi_cycle/CPU_multi_cycle/CPU_multi_cycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
