# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../lab6_1_2.srcs/sources_1/new/Register_with_synch_reset_set_load_behavior.v"
verilog xil_defaultlib  "../../../lab6_1_2.srcs/sim_1/new/Register_with_synch_reset_set_load_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
