[hls]
flow_target=vivado
clock=500MHz
clock_uncertainty=15%
syn.output.format=rtl
syn.file=./test/test_binary_tower.cpp
syn.file_cflags=./test/test_binary_tower.cpp,-I./include
syn.top=dummy_b_inv
tb.file=./src/test.cpp
