# OpenVAF

A compiler frontend for the Verilog-A subset of the Verilog-AMS language written in Rust.

This project is still in development and the primary focus is to provide a frontend to the Verilog-AE Project which is an extraction tool for compact modelling. Therefor the development is focused on supporting the subset of Verilog-A that is used in compact modelling (specifically the HICUM model)