//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARTVO_H_INC_
#define ___ARTVO_H_INC_
// --------------------------------------------------------------------------
// 
// Copyright (c) 2004, NVIDIA Corp.
// All Rights Reserved.
// 
// This is UNPUBLISHED PROPRIETARY SOURCE CODE of NVIDIA Corp.;
// the contents of this file may not be disclosed to third parties, copied or
// duplicated in any form, in whole or in part, without the prior written
// permission of NVIDIA Corp.
// 
// RESTRICTED RIGHTS LEGEND:
// Use, duplication or disclosure by the Government is subject to restrictions
// as set forth in subdivision (c)(1)(ii) of the Rights in Technical Data
// and Computer Software clause at DFARS 252.227-7013, and/or in similar or
// successor clauses in the FAR, DOD or NASA FAR Supplement. Unpublished -
// rights reserved under the Copyright Laws of the United States.
// 
// --------------------------------------------------------------------------
// 
//
// Television Output Interface register definition
//
// Part of this spec file is copied from //hw/nv46/manuals/dev_tvo.ref
// The author of the original NV17 spec file is Leslie Neft.
//
// Original header:
//
//                  NV31 Internal TV Encoder  Reference Manual
// 
//                                 Leslie Neft
// 
//                              NVidia Corporation
//  
//                          2701 San Tomas Expressway
//   
//                            Santa Clara, CA 95050
//  
//                              $Revision: #1 $
//  
//                              $Date: 2004/12/31 $
// 
//                              $Date: 2004/12/31 $
// 
// Modifications:
//   1. Set base to 0x0; no need to keep base to 0x6b to leave space for for indirect cve5
//      registers whose address starts from 0 and ends with 0x6a.
//   2. Change register increment to incr 1 (NV46 uses incr 4) since simspec is counting
//      address in 4-byte words instead of counting bytes.
//   3. Added context switch, interrupt status/mask/enable, and raise registers.
//   4. Change default HEAD from CRTC2 (DISPLAYB controller) to CRTC1 (DISPLAY controller).
//      Naming of CRTC1/CRTC2 are still kept. Note the "CRTC" here is a general word 
//      for a display controller that is hooked up with tvo.  
//   5. Change default RED_CONTROL, GREEN_CONTROL, BLUE_CONTROL to DISABLE upon reset.
//   6. PCLK_DIV_RATIO in HSCALE_STATUS is deleted. This is not no longer make sense since
//      display clock and TVO clock are now asynchronous.
//   7. Merge ENCODER_INDEX and ENCODER_DATA into a single ENCODER_REGISTER
//   8. Change DEBUG register to ENCODER_DEBUG to avoid using simspec keyword.
//   9. CRTC_CLOCK and CRTC_DIVIDER in ENCODER_DEBUG are made private. The register bits are
//      exist but they're not used in the design.
//  10. Change some field names so that they're unique (required for RTL).
//  11. Remove some obsolete comments. Modify chapter and appendix. Keep figure number unchanged. 
//      Some "NV17" string is changed to "AP15" to reflect most up to date design.
//      GPU design's enhancement or eco history are still kept.
//
// definitions of the first writeable bit for registers with unwriteable range
//
#define NV_PTVO_WRSTART_OVERSCAN_COMP_VALUE     6
#define NV_PTVO_WRSTART_HPHASE_FRACTION 4
#define NV_PTVO_WRSTART_HRES_PIXELS     16
#define NV_PTVO_WRSTART_FILTER_FRACTION 9
// used for HFILTER, VFILTER, HBLUR, VBLUR
#define NV_PTVO_WRSTART_HPHASE_OVERRIDE_FRACTION        4
#define NV_PTVO_WRSTART_HINCR_OVERRIDE_VALUE    4
#define NV_PTVO_WRSTART_HSRES_OVERRIDE_PIXELS   16
#define NV_PTVO_WRSTART_VPHASE_FIELD1_FRACTION  4
#define NV_PTVO_WRSTART_VPHASE_FIELD2_FRACTION  4
#define NV_PTVO_WRSTART_VRES_LINES      16
#define NV_PTVO_WRSTART_VPHASE1_OVERRIDE_FRACTION       4
#define NV_PTVO_WRSTART_VPHASE2_OVERRIDE_FRACTION       4
#define NV_PTVO_WRSTART_VINCR_OVERRIDE_VALUE    4
#define NV_PTVO_WRSTART_VSRES_OVERRIDE_LINES    16
#define NV_PTVO_WREND_OVERSCAN_COMP_VALUE       16
#define NV_PTVO_WREND_HPHASE_FRACTION   15
#define NV_PTVO_WREND_HRES_PIXELS       26
#define NV_PTVO_WREND_FILTER_FRACTION   15
// used for HFILTER, VFILTER, HBLUR, VBLUR
#define NV_PTVO_WREND_HPHASE_OVERRIDE_FRACTION  15
#define NV_PTVO_WREND_HINCR_OVERRIDE_VALUE      27
#define NV_PTVO_WREND_HSRES_OVERRIDE_PIXELS     27
#define NV_PTVO_WREND_VPHASE_FIELD1_FRACTION    19
#define NV_PTVO_WREND_VPHASE_FIELD2_FRACTION    19
#define NV_PTVO_WREND_VRES_LINES        25
#define NV_PTVO_WREND_VPHASE1_OVERRIDE_FRACTION 19
#define NV_PTVO_WREND_VPHASE2_OVERRIDE_FRACTION 19
#define NV_PTVO_WREND_VINCR_OVERRIDE_VALUE      27
#define NV_PTVO_WREND_VSRES_OVERRIDE_LINES      25
// rgb2yuv color space converter
// Pixel resolution related to the final output of the Color space converter
#define NV_TVO_CSC_R2Y_KBIT     8
#define NV_TVO_CSC_G2Y_KBIT     9
#define NV_TVO_CSC_B2Y_KBIT     8
#define NV_TVO_CSC_YOFF_KBIT    8
#define NV_TVO_CSC_R2U_KBIT     9
#define NV_TVO_CSC_G2U_KBIT     9
#define NV_TVO_CSC_B2U_KBIT     9
#define NV_TVO_CSC_R2V_KBIT     9
#define NV_TVO_CSC_G2V_KBIT     9
#define NV_TVO_CSC_B2V_KBIT     9
#define NV_TVO_CSC_DBIT 8
#define NV_TVO_CSC_FBIT 8
#define NV_TVO_CSC_FPBIT        4
#define NV_TVO_OUT_DPBIT        8
// align 256;
// Context switch reg is defined in this include file which takes one 32-bit register space
// Context switch register.  Should be common to all modules.  Includes the
// current channel/class (which is writable by SW) and the next channel/class
// (which the hardware sets when it receives a context switch).
// Context switch works like this:
// Any context switch request triggers an interrupt to the host and causes the
// new channel/class to be stored in NEXT_CHANNEL/NEXT_CLASS (see
// vmod/chexample).  SW sees that there is a context switch interrupt and does
// the necessary operations to make the module ready to receive traffic from
// the new context.  It clears the context switch interrupt and writes
// CURR_CHANNEL/CLASS to the same value as NEXT_CHANNEL/CLASS, which causes a
// context switch acknowledge packet to be sent to the host.  This completes
// the context switch and allows the host to continue sending data to the
// module.
// Context switches can also be pre-loaded.  If CURR_CLASS/CHANNEL are written
// and updated to the next CLASS/CHANNEL before the context switch request
// occurs, an acknowledge will be generated by the module and no interrupt will
// be triggered.  This is one way for software to avoid dealing with context
// switch interrupts.
// Another way to avoid context switch interrupts is to set the AUTO_ACK bit.
// This bit tells the module to automatically acknowledge any incoming context
// switch requests without triggering an interrupt.  CURR_* and NEXT_* will be
// updated by the module so they will always be current.

// Register TVO_CTXSW_0  
#define TVO_CTXSW_0                     _MK_ADDR_CONST(0x0)
#define TVO_CTXSW_0_SECURE                      0x0
#define TVO_CTXSW_0_WORD_COUNT                  0x1
#define TVO_CTXSW_0_RESET_VAL                   _MK_MASK_CONST(0xf000f800)
#define TVO_CTXSW_0_RESET_MASK                  _MK_MASK_CONST(0xf3fffbff)
#define TVO_CTXSW_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_CTXSW_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_CTXSW_0_READ_MASK                   _MK_MASK_CONST(0xf3fffbff)
#define TVO_CTXSW_0_WRITE_MASK                  _MK_MASK_CONST(0xfbff)
// Current working class
#define TVO_CTXSW_0_CURR_CLASS_SHIFT                    _MK_SHIFT_CONST(0)
#define TVO_CTXSW_0_CURR_CLASS_FIELD                    (_MK_MASK_CONST(0x3ff) << TVO_CTXSW_0_CURR_CLASS_SHIFT)
#define TVO_CTXSW_0_CURR_CLASS_RANGE                    9:0
#define TVO_CTXSW_0_CURR_CLASS_WOFFSET                  0x0
#define TVO_CTXSW_0_CURR_CLASS_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_CTXSW_0_CURR_CLASS_DEFAULT_MASK                     _MK_MASK_CONST(0x3ff)
#define TVO_CTXSW_0_CURR_CLASS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_CTXSW_0_CURR_CLASS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// Automatically acknowledge any incoming context switch requests
#define TVO_CTXSW_0_AUTO_ACK_SHIFT                      _MK_SHIFT_CONST(11)
#define TVO_CTXSW_0_AUTO_ACK_FIELD                      (_MK_MASK_CONST(0x1) << TVO_CTXSW_0_AUTO_ACK_SHIFT)
#define TVO_CTXSW_0_AUTO_ACK_RANGE                      11:11
#define TVO_CTXSW_0_AUTO_ACK_WOFFSET                    0x0
#define TVO_CTXSW_0_AUTO_ACK_DEFAULT                    _MK_MASK_CONST(0x1)
#define TVO_CTXSW_0_AUTO_ACK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TVO_CTXSW_0_AUTO_ACK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_CTXSW_0_AUTO_ACK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_CTXSW_0_AUTO_ACK_MANUAL                     _MK_ENUM_CONST(0)
#define TVO_CTXSW_0_AUTO_ACK_AUTOACK                    _MK_ENUM_CONST(1)

// Current working channel, reset to 'invalid'
#define TVO_CTXSW_0_CURR_CHANNEL_SHIFT                  _MK_SHIFT_CONST(12)
#define TVO_CTXSW_0_CURR_CHANNEL_FIELD                  (_MK_MASK_CONST(0xf) << TVO_CTXSW_0_CURR_CHANNEL_SHIFT)
#define TVO_CTXSW_0_CURR_CHANNEL_RANGE                  15:12
#define TVO_CTXSW_0_CURR_CHANNEL_WOFFSET                        0x0
#define TVO_CTXSW_0_CURR_CHANNEL_DEFAULT                        _MK_MASK_CONST(0xf)
#define TVO_CTXSW_0_CURR_CHANNEL_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define TVO_CTXSW_0_CURR_CHANNEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_CTXSW_0_CURR_CHANNEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

// Next requested class
#define TVO_CTXSW_0_NEXT_CLASS_SHIFT                    _MK_SHIFT_CONST(16)
#define TVO_CTXSW_0_NEXT_CLASS_FIELD                    (_MK_MASK_CONST(0x3ff) << TVO_CTXSW_0_NEXT_CLASS_SHIFT)
#define TVO_CTXSW_0_NEXT_CLASS_RANGE                    25:16
#define TVO_CTXSW_0_NEXT_CLASS_WOFFSET                  0x0
#define TVO_CTXSW_0_NEXT_CLASS_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_CTXSW_0_NEXT_CLASS_DEFAULT_MASK                     _MK_MASK_CONST(0x3ff)
#define TVO_CTXSW_0_NEXT_CLASS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_CTXSW_0_NEXT_CLASS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// Next requested channel
#define TVO_CTXSW_0_NEXT_CHANNEL_SHIFT                  _MK_SHIFT_CONST(28)
#define TVO_CTXSW_0_NEXT_CHANNEL_FIELD                  (_MK_MASK_CONST(0xf) << TVO_CTXSW_0_NEXT_CHANNEL_SHIFT)
#define TVO_CTXSW_0_NEXT_CHANNEL_RANGE                  31:28
#define TVO_CTXSW_0_NEXT_CHANNEL_WOFFSET                        0x0
#define TVO_CTXSW_0_NEXT_CHANNEL_DEFAULT                        _MK_MASK_CONST(0xf)
#define TVO_CTXSW_0_NEXT_CHANNEL_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define TVO_CTXSW_0_NEXT_CHANNEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_CTXSW_0_NEXT_CHANNEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

// reg   CLASS_REFCOUNT                    incr1   // Ref Count register.
//       NV_REFCNT_VALUE_BITS-1:0  rw   VALUE
// ;

// Reserved address 1 [0x1] 
// reserved one register 

// Register TVO_SIGNAL_RAISE_0  // TVO Signal Raise command. When this register
//  is written, the next occurrence of the
//  selected signal will cause the raise
//  vector and raise channel ID to be returned
//  to the host.
#define TVO_SIGNAL_RAISE_0                      _MK_ADDR_CONST(0x2)
#define TVO_SIGNAL_RAISE_0_SECURE                       0x0
#define TVO_SIGNAL_RAISE_0_WORD_COUNT                   0x1
#define TVO_SIGNAL_RAISE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define TVO_SIGNAL_RAISE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define TVO_SIGNAL_RAISE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TVO_SIGNAL_RAISE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_SIGNAL_RAISE_0_READ_MASK                    _MK_MASK_CONST(0xf171f)
#define TVO_SIGNAL_RAISE_0_WRITE_MASK                   _MK_MASK_CONST(0xf171f)
// Signal Raise Vector. This will be returned
//  time when the raise event occurs.
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_VECTOR_SHIFT                    _MK_SHIFT_CONST(0)
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_VECTOR_FIELD                    (_MK_MASK_CONST(0x1f) << TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_VECTOR_SHIFT)
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_VECTOR_RANGE                    4:0
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_VECTOR_WOFFSET                  0x0
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_VECTOR_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_VECTOR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_VECTOR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_VECTOR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// Signal Raise Select. This selects the raise
//  event.
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_SHIFT                    _MK_SHIFT_CONST(8)
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_FIELD                    (_MK_MASK_CONST(0x7) << TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_SHIFT)
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_RANGE                    10:8
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_WOFFSET                  0x0
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_NONE                     _MK_ENUM_CONST(0)    // // no raise

#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_VSYNC_START                      _MK_ENUM_CONST(1)    // // start of vertical sync

#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_V_BLANK                  _MK_ENUM_CONST(2)    // // vertical blank raise

#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_V_BLANK_START                    _MK_ENUM_CONST(3)    // // start of vertical blank raise

#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_V_BLANK_END                      _MK_ENUM_CONST(4)    // // end of vertical blank raise


// Signal Raise Type.
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_TYPE_SHIFT                      _MK_SHIFT_CONST(12)
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_TYPE_FIELD                      (_MK_MASK_CONST(0x1) << TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_TYPE_SHIFT)
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_TYPE_RANGE                      12:12
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_TYPE_WOFFSET                    0x0
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_TYPE_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_TYPE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_TYPE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_TYPE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_TYPE_ONESHOT                    _MK_ENUM_CONST(0)    // // Single raise returned at the next
//  occurrence of the raise event. In this
//  case, software must not issue another
//  raise command until the current
//  raise is pending without waiting for
//  the current raise vector to be returned.

#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_TYPE_CONTINUOUS                 _MK_ENUM_CONST(1)    // // Raise is returned for every subsequent
//  occurrences of the raise event until
//  this register is programmed with
//  SIGNAL_RAISE_SELECT set to NONE or
//  SIGNAL_RAISE_TYPE set to ONESHOT.


// Signal Raise Channel ID. This will be
//  returned whenever the raise vector
//  is returned.
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_CHANNEL_ID_SHIFT                        _MK_SHIFT_CONST(16)
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_CHANNEL_ID_FIELD                        (_MK_MASK_CONST(0xf) << TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_CHANNEL_ID_SHIFT)
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_CHANNEL_ID_RANGE                        19:16
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_CHANNEL_ID_WOFFSET                      0x0
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_CHANNEL_ID_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_CHANNEL_ID_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_CHANNEL_ID_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_SIGNAL_RAISE_0_SIGNAL_RAISE_CHANNEL_ID_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register TVO_INT_STATUS_0  // TVO Interrupt Status.
// This reflects status of all pending
//  interrupts which is valid as long as
//  the interrupt is not cleared even if the
//  interrupt is masked. A pending interrupt
//  can be cleared by writing a '1' to this
//  the corresponding interrupt status bit
//  in this register.
#define TVO_INT_STATUS_0                        _MK_ADDR_CONST(0x20)
#define TVO_INT_STATUS_0_SECURE                         0x0
#define TVO_INT_STATUS_0_WORD_COUNT                     0x1
#define TVO_INT_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define TVO_INT_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define TVO_INT_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TVO_INT_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_INT_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x11f)
#define TVO_INT_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
// Context Switch Interrupt Status (this is
//  cleared on write).
#define TVO_INT_STATUS_0_CTXSW_INT_SHIFT                        _MK_SHIFT_CONST(0)
#define TVO_INT_STATUS_0_CTXSW_INT_FIELD                        (_MK_MASK_CONST(0x1) << TVO_INT_STATUS_0_CTXSW_INT_SHIFT)
#define TVO_INT_STATUS_0_CTXSW_INT_RANGE                        0:0
#define TVO_INT_STATUS_0_CTXSW_INT_WOFFSET                      0x0
#define TVO_INT_STATUS_0_CTXSW_INT_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_INT_STATUS_0_CTXSW_INT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TVO_INT_STATUS_0_CTXSW_INT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_INT_STATUS_0_CTXSW_INT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_INT_STATUS_0_CTXSW_INT_NOTPENDING                   _MK_ENUM_CONST(0)    // // interrupt not pending

#define TVO_INT_STATUS_0_CTXSW_INT_PENDING                      _MK_ENUM_CONST(1)    // // interrupt pending


// Vertical Sync Start Interrupt Status.
// This interrupt is generated at the start
//  of each field (leading edge of Vsync).
#define TVO_INT_STATUS_0_VSYNC_START_INT_SHIFT                  _MK_SHIFT_CONST(1)
#define TVO_INT_STATUS_0_VSYNC_START_INT_FIELD                  (_MK_MASK_CONST(0x1) << TVO_INT_STATUS_0_VSYNC_START_INT_SHIFT)
#define TVO_INT_STATUS_0_VSYNC_START_INT_RANGE                  1:1
#define TVO_INT_STATUS_0_VSYNC_START_INT_WOFFSET                        0x0
#define TVO_INT_STATUS_0_VSYNC_START_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_INT_STATUS_0_VSYNC_START_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_INT_STATUS_0_VSYNC_START_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_INT_STATUS_0_VSYNC_START_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_INT_STATUS_0_VSYNC_START_INT_NOTPENDING                     _MK_ENUM_CONST(0)    // // interrupt not pending

#define TVO_INT_STATUS_0_VSYNC_START_INT_PENDING                        _MK_ENUM_CONST(1)    // // interrupt pending


// Vertical Blank Interrupt Status.
// This interrupt is generated during
//  vertical blank period.
#define TVO_INT_STATUS_0_V_BLANK_INT_SHIFT                      _MK_SHIFT_CONST(2)
#define TVO_INT_STATUS_0_V_BLANK_INT_FIELD                      (_MK_MASK_CONST(0x1) << TVO_INT_STATUS_0_V_BLANK_INT_SHIFT)
#define TVO_INT_STATUS_0_V_BLANK_INT_RANGE                      2:2
#define TVO_INT_STATUS_0_V_BLANK_INT_WOFFSET                    0x0
#define TVO_INT_STATUS_0_V_BLANK_INT_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_INT_STATUS_0_V_BLANK_INT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_INT_STATUS_0_V_BLANK_INT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_INT_STATUS_0_V_BLANK_INT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_INT_STATUS_0_V_BLANK_INT_NOTPENDING                 _MK_ENUM_CONST(0)    // // interrupt not pending

#define TVO_INT_STATUS_0_V_BLANK_INT_PENDING                    _MK_ENUM_CONST(1)    // // interrupt pending


// Vertical Blank Start Interrupt Status.
// This interrupt on vertical blank leading
//  edge.
#define TVO_INT_STATUS_0_V_BLANK_START_INT_SHIFT                        _MK_SHIFT_CONST(3)
#define TVO_INT_STATUS_0_V_BLANK_START_INT_FIELD                        (_MK_MASK_CONST(0x1) << TVO_INT_STATUS_0_V_BLANK_START_INT_SHIFT)
#define TVO_INT_STATUS_0_V_BLANK_START_INT_RANGE                        3:3
#define TVO_INT_STATUS_0_V_BLANK_START_INT_WOFFSET                      0x0
#define TVO_INT_STATUS_0_V_BLANK_START_INT_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_INT_STATUS_0_V_BLANK_START_INT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TVO_INT_STATUS_0_V_BLANK_START_INT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_INT_STATUS_0_V_BLANK_START_INT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_INT_STATUS_0_V_BLANK_START_INT_NOTPENDING                   _MK_ENUM_CONST(0)    // // interrupt not pending

#define TVO_INT_STATUS_0_V_BLANK_START_INT_PENDING                      _MK_ENUM_CONST(1)    // // interrupt pending


// Vertical Blank End Interrupt Status.
// This interrupt on vertical blank trailing
//  edge.
#define TVO_INT_STATUS_0_V_BLANK_END_INT_SHIFT                  _MK_SHIFT_CONST(4)
#define TVO_INT_STATUS_0_V_BLANK_END_INT_FIELD                  (_MK_MASK_CONST(0x1) << TVO_INT_STATUS_0_V_BLANK_END_INT_SHIFT)
#define TVO_INT_STATUS_0_V_BLANK_END_INT_RANGE                  4:4
#define TVO_INT_STATUS_0_V_BLANK_END_INT_WOFFSET                        0x0
#define TVO_INT_STATUS_0_V_BLANK_END_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_INT_STATUS_0_V_BLANK_END_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_INT_STATUS_0_V_BLANK_END_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_INT_STATUS_0_V_BLANK_END_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_INT_STATUS_0_V_BLANK_END_INT_NOTPENDING                     _MK_ENUM_CONST(0)    // // interrupt not pending

#define TVO_INT_STATUS_0_V_BLANK_END_INT_PENDING                        _MK_ENUM_CONST(1)    // // interrupt pending


// Input FIFO Underflow Interrupt Status.
// If enabled, this is generated when there is
//  input FIFO underflow. This should be used
//  only for debugging.
#define TVO_INT_STATUS_0_IFIFO_UDF_INT_SHIFT                    _MK_SHIFT_CONST(8)
#define TVO_INT_STATUS_0_IFIFO_UDF_INT_FIELD                    (_MK_MASK_CONST(0x1) << TVO_INT_STATUS_0_IFIFO_UDF_INT_SHIFT)
#define TVO_INT_STATUS_0_IFIFO_UDF_INT_RANGE                    8:8
#define TVO_INT_STATUS_0_IFIFO_UDF_INT_WOFFSET                  0x0
#define TVO_INT_STATUS_0_IFIFO_UDF_INT_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_INT_STATUS_0_IFIFO_UDF_INT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_INT_STATUS_0_IFIFO_UDF_INT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_INT_STATUS_0_IFIFO_UDF_INT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_INT_STATUS_0_IFIFO_UDF_INT_NOTPENDING                       _MK_ENUM_CONST(0)    // // interrupt not pending

#define TVO_INT_STATUS_0_IFIFO_UDF_INT_PENDING                  _MK_ENUM_CONST(1)    // // interrupt pending



// Register TVO_INT_MASK_0  // TVO Interrupt Mask.
// Setting bits in this register masked the
//  corresponding interrupt but does not
//  clear a pending interrupt and does not
//  prevent a pending interrupt to be generated.
//  Masking an interrupt also does not clear
//  a pending interrupt status and does not
//  prevent a pending interrupt status to be
//  generated.
#define TVO_INT_MASK_0                  _MK_ADDR_CONST(0x21)
#define TVO_INT_MASK_0_SECURE                   0x0
#define TVO_INT_MASK_0_WORD_COUNT                       0x1
#define TVO_INT_MASK_0_RESET_VAL                        _MK_MASK_CONST(0x1)
#define TVO_INT_MASK_0_RESET_MASK                       _MK_MASK_CONST(0x11f)
#define TVO_INT_MASK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x1)
#define TVO_INT_MASK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TVO_INT_MASK_0_READ_MASK                        _MK_MASK_CONST(0x11f)
#define TVO_INT_MASK_0_WRITE_MASK                       _MK_MASK_CONST(0x11f)
// Context Switch Interrupt Mask.
#define TVO_INT_MASK_0_CTXSW_INT_MASK_SHIFT                     _MK_SHIFT_CONST(0)
#define TVO_INT_MASK_0_CTXSW_INT_MASK_FIELD                     (_MK_MASK_CONST(0x1) << TVO_INT_MASK_0_CTXSW_INT_MASK_SHIFT)
#define TVO_INT_MASK_0_CTXSW_INT_MASK_RANGE                     0:0
#define TVO_INT_MASK_0_CTXSW_INT_MASK_WOFFSET                   0x0
#define TVO_INT_MASK_0_CTXSW_INT_MASK_DEFAULT                   _MK_MASK_CONST(0x1)
#define TVO_INT_MASK_0_CTXSW_INT_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TVO_INT_MASK_0_CTXSW_INT_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x1)
#define TVO_INT_MASK_0_CTXSW_INT_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TVO_INT_MASK_0_CTXSW_INT_MASK_MASKED                    _MK_ENUM_CONST(0)    // // interrupt masked

#define TVO_INT_MASK_0_CTXSW_INT_MASK_NOTMASKED                 _MK_ENUM_CONST(1)    // // interrupt not masked


// Vertical Sync Start Interrupt Mask.
#define TVO_INT_MASK_0_VSYNC_START_INT_MASK_SHIFT                       _MK_SHIFT_CONST(1)
#define TVO_INT_MASK_0_VSYNC_START_INT_MASK_FIELD                       (_MK_MASK_CONST(0x1) << TVO_INT_MASK_0_VSYNC_START_INT_MASK_SHIFT)
#define TVO_INT_MASK_0_VSYNC_START_INT_MASK_RANGE                       1:1
#define TVO_INT_MASK_0_VSYNC_START_INT_MASK_WOFFSET                     0x0
#define TVO_INT_MASK_0_VSYNC_START_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_INT_MASK_0_VSYNC_START_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TVO_INT_MASK_0_VSYNC_START_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_INT_MASK_0_VSYNC_START_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_INT_MASK_0_VSYNC_START_INT_MASK_MASKED                      _MK_ENUM_CONST(0)    // // interrupt masked

#define TVO_INT_MASK_0_VSYNC_START_INT_MASK_NOTMASKED                   _MK_ENUM_CONST(1)    // // interrupt not masked


// Vertical Blank Interrupt Mask.
#define TVO_INT_MASK_0_V_BLANK_INT_MASK_SHIFT                   _MK_SHIFT_CONST(2)
#define TVO_INT_MASK_0_V_BLANK_INT_MASK_FIELD                   (_MK_MASK_CONST(0x1) << TVO_INT_MASK_0_V_BLANK_INT_MASK_SHIFT)
#define TVO_INT_MASK_0_V_BLANK_INT_MASK_RANGE                   2:2
#define TVO_INT_MASK_0_V_BLANK_INT_MASK_WOFFSET                 0x0
#define TVO_INT_MASK_0_V_BLANK_INT_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_INT_MASK_0_V_BLANK_INT_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TVO_INT_MASK_0_V_BLANK_INT_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_INT_MASK_0_V_BLANK_INT_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TVO_INT_MASK_0_V_BLANK_INT_MASK_MASKED                  _MK_ENUM_CONST(0)    // // interrupt masked

#define TVO_INT_MASK_0_V_BLANK_INT_MASK_NOTMASKED                       _MK_ENUM_CONST(1)    // // interrupt not masked


// Vertical Blank Start Interrupt Mask.
#define TVO_INT_MASK_0_V_BLANK_START_INT_MASK_SHIFT                     _MK_SHIFT_CONST(3)
#define TVO_INT_MASK_0_V_BLANK_START_INT_MASK_FIELD                     (_MK_MASK_CONST(0x1) << TVO_INT_MASK_0_V_BLANK_START_INT_MASK_SHIFT)
#define TVO_INT_MASK_0_V_BLANK_START_INT_MASK_RANGE                     3:3
#define TVO_INT_MASK_0_V_BLANK_START_INT_MASK_WOFFSET                   0x0
#define TVO_INT_MASK_0_V_BLANK_START_INT_MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_INT_MASK_0_V_BLANK_START_INT_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TVO_INT_MASK_0_V_BLANK_START_INT_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_INT_MASK_0_V_BLANK_START_INT_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_INT_MASK_0_V_BLANK_START_INT_MASK_MASKED                    _MK_ENUM_CONST(0)    // // interrupt masked

#define TVO_INT_MASK_0_V_BLANK_START_INT_MASK_NOTMASKED                 _MK_ENUM_CONST(1)    // // interrupt not masked


// Vertical Blank End Interrupt Mask.
#define TVO_INT_MASK_0_V_BLANK_END_INT_MASK_SHIFT                       _MK_SHIFT_CONST(4)
#define TVO_INT_MASK_0_V_BLANK_END_INT_MASK_FIELD                       (_MK_MASK_CONST(0x1) << TVO_INT_MASK_0_V_BLANK_END_INT_MASK_SHIFT)
#define TVO_INT_MASK_0_V_BLANK_END_INT_MASK_RANGE                       4:4
#define TVO_INT_MASK_0_V_BLANK_END_INT_MASK_WOFFSET                     0x0
#define TVO_INT_MASK_0_V_BLANK_END_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_INT_MASK_0_V_BLANK_END_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TVO_INT_MASK_0_V_BLANK_END_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_INT_MASK_0_V_BLANK_END_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_INT_MASK_0_V_BLANK_END_INT_MASK_MASKED                      _MK_ENUM_CONST(0)    // // interrupt masked

#define TVO_INT_MASK_0_V_BLANK_END_INT_MASK_NOTMASKED                   _MK_ENUM_CONST(1)    // // interrupt not masked


// Input FIFO Underflow Interrupt Mask.
#define TVO_INT_MASK_0_IFIFO_UDF_INT_MASK_SHIFT                 _MK_SHIFT_CONST(8)
#define TVO_INT_MASK_0_IFIFO_UDF_INT_MASK_FIELD                 (_MK_MASK_CONST(0x1) << TVO_INT_MASK_0_IFIFO_UDF_INT_MASK_SHIFT)
#define TVO_INT_MASK_0_IFIFO_UDF_INT_MASK_RANGE                 8:8
#define TVO_INT_MASK_0_IFIFO_UDF_INT_MASK_WOFFSET                       0x0
#define TVO_INT_MASK_0_IFIFO_UDF_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_INT_MASK_0_IFIFO_UDF_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TVO_INT_MASK_0_IFIFO_UDF_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_INT_MASK_0_IFIFO_UDF_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_INT_MASK_0_IFIFO_UDF_INT_MASK_MASKED                        _MK_ENUM_CONST(0)    // // interrupt masked

#define TVO_INT_MASK_0_IFIFO_UDF_INT_MASK_NOTMASKED                     _MK_ENUM_CONST(1)    // // interrupt not masked



// Register TVO_INT_ENABLE_0  // TVO Interrupt Enable.
// Setting bits in this register enable
//  the corresponding interrrupt event to
//  generate a pending interrupt. Interrupt
//  output signal will be activated only if
//  the corresponding interrupt is not masked.
// Disabling an interrupt will not clear
//  a corresponding pending interrupt - it
//  only prevent a new interrupt event to
//  generate a pending interrupt.
#define TVO_INT_ENABLE_0                        _MK_ADDR_CONST(0x22)
#define TVO_INT_ENABLE_0_SECURE                         0x0
#define TVO_INT_ENABLE_0_WORD_COUNT                     0x1
#define TVO_INT_ENABLE_0_RESET_VAL                      _MK_MASK_CONST(0x1)
#define TVO_INT_ENABLE_0_RESET_MASK                     _MK_MASK_CONST(0x11f)
#define TVO_INT_ENABLE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x1)
#define TVO_INT_ENABLE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TVO_INT_ENABLE_0_READ_MASK                      _MK_MASK_CONST(0x11f)
#define TVO_INT_ENABLE_0_WRITE_MASK                     _MK_MASK_CONST(0x11f)
// Context Switch Interrupt Enable.
#define TVO_INT_ENABLE_0_CTXSW_INT_ENABLE_SHIFT                 _MK_SHIFT_CONST(0)
#define TVO_INT_ENABLE_0_CTXSW_INT_ENABLE_FIELD                 (_MK_MASK_CONST(0x1) << TVO_INT_ENABLE_0_CTXSW_INT_ENABLE_SHIFT)
#define TVO_INT_ENABLE_0_CTXSW_INT_ENABLE_RANGE                 0:0
#define TVO_INT_ENABLE_0_CTXSW_INT_ENABLE_WOFFSET                       0x0
#define TVO_INT_ENABLE_0_CTXSW_INT_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define TVO_INT_ENABLE_0_CTXSW_INT_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TVO_INT_ENABLE_0_CTXSW_INT_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x1)
#define TVO_INT_ENABLE_0_CTXSW_INT_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TVO_INT_ENABLE_0_CTXSW_INT_ENABLE_DISABLE                       _MK_ENUM_CONST(0)    // // interrupt disabled

#define TVO_INT_ENABLE_0_CTXSW_INT_ENABLE_ENABLE                        _MK_ENUM_CONST(1)    // // interrupt enabled - note that this
//  interrupt is enabled upon reset


// FVertical Sync Start Interrupt Enable.
#define TVO_INT_ENABLE_0_VSYNC_START_INT_ENABLE_SHIFT                   _MK_SHIFT_CONST(1)
#define TVO_INT_ENABLE_0_VSYNC_START_INT_ENABLE_FIELD                   (_MK_MASK_CONST(0x1) << TVO_INT_ENABLE_0_VSYNC_START_INT_ENABLE_SHIFT)
#define TVO_INT_ENABLE_0_VSYNC_START_INT_ENABLE_RANGE                   1:1
#define TVO_INT_ENABLE_0_VSYNC_START_INT_ENABLE_WOFFSET                 0x0
#define TVO_INT_ENABLE_0_VSYNC_START_INT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_INT_ENABLE_0_VSYNC_START_INT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TVO_INT_ENABLE_0_VSYNC_START_INT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_INT_ENABLE_0_VSYNC_START_INT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TVO_INT_ENABLE_0_VSYNC_START_INT_ENABLE_DISABLE                 _MK_ENUM_CONST(0)    // // interrupt disabled

#define TVO_INT_ENABLE_0_VSYNC_START_INT_ENABLE_ENABLE                  _MK_ENUM_CONST(1)    // // interrupt enabled


// Vertical Blank Interrupt Enable.
#define TVO_INT_ENABLE_0_V_BLANK_INT_ENABLE_SHIFT                       _MK_SHIFT_CONST(2)
#define TVO_INT_ENABLE_0_V_BLANK_INT_ENABLE_FIELD                       (_MK_MASK_CONST(0x1) << TVO_INT_ENABLE_0_V_BLANK_INT_ENABLE_SHIFT)
#define TVO_INT_ENABLE_0_V_BLANK_INT_ENABLE_RANGE                       2:2
#define TVO_INT_ENABLE_0_V_BLANK_INT_ENABLE_WOFFSET                     0x0
#define TVO_INT_ENABLE_0_V_BLANK_INT_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_INT_ENABLE_0_V_BLANK_INT_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TVO_INT_ENABLE_0_V_BLANK_INT_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_INT_ENABLE_0_V_BLANK_INT_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_INT_ENABLE_0_V_BLANK_INT_ENABLE_DISABLE                     _MK_ENUM_CONST(0)    // // interrupt disabled

#define TVO_INT_ENABLE_0_V_BLANK_INT_ENABLE_ENABLE                      _MK_ENUM_CONST(1)    // // interrupt enabled


// Vertical Blank Start Interrupt Enable.
#define TVO_INT_ENABLE_0_V_BLANK_START_INT_ENABLE_SHIFT                 _MK_SHIFT_CONST(3)
#define TVO_INT_ENABLE_0_V_BLANK_START_INT_ENABLE_FIELD                 (_MK_MASK_CONST(0x1) << TVO_INT_ENABLE_0_V_BLANK_START_INT_ENABLE_SHIFT)
#define TVO_INT_ENABLE_0_V_BLANK_START_INT_ENABLE_RANGE                 3:3
#define TVO_INT_ENABLE_0_V_BLANK_START_INT_ENABLE_WOFFSET                       0x0
#define TVO_INT_ENABLE_0_V_BLANK_START_INT_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_INT_ENABLE_0_V_BLANK_START_INT_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TVO_INT_ENABLE_0_V_BLANK_START_INT_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_INT_ENABLE_0_V_BLANK_START_INT_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_INT_ENABLE_0_V_BLANK_START_INT_ENABLE_DISABLE                       _MK_ENUM_CONST(0)    // // interrupt disabled

#define TVO_INT_ENABLE_0_V_BLANK_START_INT_ENABLE_ENABLE                        _MK_ENUM_CONST(1)    // // interrupt enabled


// Vertical Blank End Interrupt Enable.
#define TVO_INT_ENABLE_0_V_BLANK_END_INT_ENABLE_SHIFT                   _MK_SHIFT_CONST(4)
#define TVO_INT_ENABLE_0_V_BLANK_END_INT_ENABLE_FIELD                   (_MK_MASK_CONST(0x1) << TVO_INT_ENABLE_0_V_BLANK_END_INT_ENABLE_SHIFT)
#define TVO_INT_ENABLE_0_V_BLANK_END_INT_ENABLE_RANGE                   4:4
#define TVO_INT_ENABLE_0_V_BLANK_END_INT_ENABLE_WOFFSET                 0x0
#define TVO_INT_ENABLE_0_V_BLANK_END_INT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_INT_ENABLE_0_V_BLANK_END_INT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TVO_INT_ENABLE_0_V_BLANK_END_INT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_INT_ENABLE_0_V_BLANK_END_INT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TVO_INT_ENABLE_0_V_BLANK_END_INT_ENABLE_DISABLE                 _MK_ENUM_CONST(0)    // // interrupt disabled

#define TVO_INT_ENABLE_0_V_BLANK_END_INT_ENABLE_ENABLE                  _MK_ENUM_CONST(1)    // // interrupt enabled


// Input FIFO Underflow Interrupt Enable.
#define TVO_INT_ENABLE_0_IFIFO_UDF_INT_ENABLE_SHIFT                     _MK_SHIFT_CONST(8)
#define TVO_INT_ENABLE_0_IFIFO_UDF_INT_ENABLE_FIELD                     (_MK_MASK_CONST(0x1) << TVO_INT_ENABLE_0_IFIFO_UDF_INT_ENABLE_SHIFT)
#define TVO_INT_ENABLE_0_IFIFO_UDF_INT_ENABLE_RANGE                     8:8
#define TVO_INT_ENABLE_0_IFIFO_UDF_INT_ENABLE_WOFFSET                   0x0
#define TVO_INT_ENABLE_0_IFIFO_UDF_INT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_INT_ENABLE_0_IFIFO_UDF_INT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TVO_INT_ENABLE_0_IFIFO_UDF_INT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_INT_ENABLE_0_IFIFO_UDF_INT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_INT_ENABLE_0_IFIFO_UDF_INT_ENABLE_DISABLE                   _MK_ENUM_CONST(0)    // // interrupt disabled

#define TVO_INT_ENABLE_0_IFIFO_UDF_INT_ENABLE_ENABLE                    _MK_ENUM_CONST(1)    // // interrupt enabled


//  
// This Document contains unpublished, proprietary information and describes
// subject matter proprietary to NVidia Corporation.  This document may not be
// disclosed to third parties or copied or duplicated in any form without the
// prior written consent of NVidia Corporation.
// 
// CONTENTS
// 
// Chapter  1  -  Introduction
// 
// Chapter  2  -  General Control Registers
// 
// Chapter  3  -  Horizontal Scaler Registers
// 
// Chapter  4  -  Vertical Scaler Registers
//
// Chapter  5  -  DAC testing related registers
// 
// APPENDIX A  -  TV Encoder Registers
// 
// APPENDIX B  -  Software Programming Guide
// 
// Appendix C  -  Selection of clock frequencies for AP15
// 
//
// Chapter 1    - Introduction
//  Tv out block. More details of tvo as wells as some info of cve and tvdac can be found in //hw/ar/doc/sc17.
// 
// 
// Chapter 2  -  GENERAL CONTROL REGISTERS
// 
//  These registers control the basic functionality of the internal TV encoder.
// 
// The CONTROL register controls major functionality of the TVO block.
// MASTER_CONTROL will allow data to pass through the block and enable the clock
//      divider circuitry. This should be ENABLE when the TVO block is in use and
//      otherwise should be DISABLE
// HEAD controls which display controller uses the TVO block. 
//  CRTC1: DSIPLAY controller will be the input to the TVO block.
//  CRTC2: DISPLAYB controller will be the input to the TVO block.
// OVERSCAN enables or disables the overscan compensation.  Overscan comp 
//  effectively shrinks the resulting image on the tv and a border is added.
//  Software may wish to leave this always enabled, and then control the 
//  overscan using just the OVERSCAN_COMP register
// POSITION enables or disable the position offset, that is it enables the
//      function of the HPOS and VPOS registers described below. Software may wish
//      to leave this always enabled, and then control the positioning using just 
//      the HPOS and VPOS registers.
// HSCALE enables or disables the horizontal scaler.
// VSCALE enables or disables the vertical scaler and flicker filter.
//      The vscale and hscale enable bits are mainly for debug purposes. Normally
//      the scalers will always be enabled when the internal TV encoder is used.
//      When set to disable, the input of the scalers will be passed to the output 
//      unchanged. 
//      Specifically, when the either scaler is disabled, it will:
//              force the initial phase of both fields to 0
//              force the destination resolution to the source resolution
//              force all filter weights to 0
// 
// FILTER MODE selects horizontal and vertical predefined filter parameters.
//      PTSAMPLE = point sampling - sets all filter weights to 0
//      LOWPASS1 = a typical lowpass filter
//      LOWPASS2 = a heavier lowpass filter (less flicker, but blurrier)
//      CUSTOM = the values programmed in the control point registers (NV_TVO_VFILTER*
//              and NV_TVO_HFILTER*) will be used.
// 
// HAUTOFILT enables or disables the automatic computation of the horizontal filter
//      control point tables. When enabled, the setting of the FILTMODE will be ignored
//      by the horizontal scaler. 
// VAUTOFILT enables or disables the automatic computation of the vertical filter
//      control point tables. When enabled, the setting of the FILTMODE will be ignored
//      by the vertical scaler.
// 
//      When H/V AUTOFILT mode is enabled, The filter control point tables will be 
//      computed automatically based on the scaling ratio. Additional adjustment is 
//      provided by the HBLUR and VBLUR registers for increasing or decreasing the
//      strength of the filter relative to the default.
// 
// CLAMP will clamp the inputs to the cve5 Zoran core when enabled.
//    Valid ranges are (16<=Y<=235, 16<=UV<=240). 
//       Typically CLAMP should be enabled.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0|   |0 0 0| |0 0 0| |0 0 0| |0 0 0| |0 0 0| |0 0 0| |  CONTROL
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_CONTROL                                                        0xd200 // /* RW-4R */ 
// #define NV_PTVO_CONTROL_MASTER_CONTROL                                         0:0 // /* RWIVF */ 
// #define NV_PTVO_CONTROL_MASTER_CONTROL_ENABLE                                  0x1 // /* RW--V */ 
// #define NV_PTVO_CONTROL_MASTER_CONTROL_DISABLE                                 0x0 // /* RWI-V */ 
// #define NV_PTVO_CONTROL_HEAD                                                   4:4 // /* RWIVF */ 
// #define NV_PTVO_CONTROL_HEAD_CRTC1                                             0x0 // /* RW--V */ 
// #define NV_PTVO_CONTROL_HEAD_CRTC2                                             0x1 // /* RWI-V */ 
// #define NV_PTVO_CONTROL_OVERSCAN                                               8:8 // /* RWIVF */ 
// #define NV_PTVO_CONTROL_OVERSCAN_DISABLE                                       0x0 // /* RWI-V */ 
// #define NV_PTVO_CONTROL_OVERSCAN_ENABLE                                        0x1 // /* RW--V */ 
// #define NV_PTVO_CONTROL_POSITION                                               12:12 // /* RWIVF */ 
// #define NV_PTVO_CONTROL_POSITION_DISABLE                                       0x0 // /* RWI-V */ 
// #define NV_PTVO_CONTROL_POSITION_ENABLE                                        0x1 // /* RW--V */ 
// #define NV_PTVO_CONTROL_HSCALE                                                 16:16 // /* RWIVF */ 
// #define NV_PTVO_CONTROL_HSCALE_DISABLE                                         0x0 // /* RW--V */ 
// #define NV_PTVO_CONTROL_HSCALE_ENABLE                                          0x1 // /* RWI-V */ 
// #define NV_PTVO_CONTROL_VSCALE                                                 20:20 // /* RWIVF */ 
// #define NV_PTVO_CONTROL_VSCALE_DISABLE                                         0x0 // /* RW--V */ 
// #define NV_PTVO_CONTROL_VSCALE_ENABLE                                          0x1 // /* RWI-V */ 
// #define NV_PTVO_CONTROL_FILTER_MODE                                            25:24 // /* RWIVF */ 
// #define NV_PTVO_CONTROL_FILTER_MODE_PTSAMPLE                                   0x0 // /* RWI-V */ 
// #define NV_PTVO_CONTROL_FILTER_MODE_LOWPASS1                                   0x1 // /* RW--V */ 
// #define NV_PTVO_CONTROL_FILTER_MODE_LOWPASS2                                   0x2 // /* RW--V */ 
// #define NV_PTVO_CONTROL_FILTER_MODE_CUSTOM                                     0x3 // /* RW--V */ 
// #define NV_PTVO_CONTROL_HAUTOFILT                                              26:26 // /* RWIVF */ 
// #define NV_PTVO_CONTROL_HAUTOFILT_DISABLE                                      0x0 // /* RWI-V */ 
// #define NV_PTVO_CONTROL_HAUTOFILT_ENABLE                                       0x1 // /* RW--V */ 
// #define NV_PTVO_CONTROL_VAUTOFILT                                              27:27 // /* RWIVF */ 
// #define NV_PTVO_CONTROL_VAUTOFILT_DISABLE                                      0x0 // /* RWI-V */ 
// #define NV_PTVO_CONTROL_VAUTOFILT_ENABLE                                       0x1 // /* RW--V */ 
// #define NV_PTVO_CONTROL_CLAMP                                                  28:28 // /* RWIVF */ 
// #define NV_PTVO_CONTROL_CLAMP_DISABLE                                          0x0 // /* RW--V */ 
// #define NV_PTVO_CONTROL_CLAMP_ENABLE                                           0x1 // /* RWI-V */ 
// 
//                 Figure 7-1  Control Register
// 

// Register TVO_CONTROL_0  // TVO Control Register.
#define TVO_CONTROL_0                   _MK_ADDR_CONST(0x23)
#define TVO_CONTROL_0_SECURE                    0x0
#define TVO_CONTROL_0_WORD_COUNT                        0x1
#define TVO_CONTROL_0_RESET_VAL                         _MK_MASK_CONST(0x10110000)
#define TVO_CONTROL_0_RESET_MASK                        _MK_MASK_CONST(0x1f111311)
#define TVO_CONTROL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_READ_MASK                         _MK_MASK_CONST(0x1f111311)
#define TVO_CONTROL_0_WRITE_MASK                        _MK_MASK_CONST(0x1f111311)
// Master control. Enabling this bit
//  allows data to pass through the
//  TVO module.
#define TVO_CONTROL_0_MASTER_CONTROL_SHIFT                      _MK_SHIFT_CONST(0)
#define TVO_CONTROL_0_MASTER_CONTROL_FIELD                      (_MK_MASK_CONST(0x1) << TVO_CONTROL_0_MASTER_CONTROL_SHIFT)
#define TVO_CONTROL_0_MASTER_CONTROL_RANGE                      0:0
#define TVO_CONTROL_0_MASTER_CONTROL_WOFFSET                    0x0
#define TVO_CONTROL_0_MASTER_CONTROL_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_MASTER_CONTROL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TVO_CONTROL_0_MASTER_CONTROL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_MASTER_CONTROL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_MASTER_CONTROL_DISABLE                    _MK_ENUM_CONST(0)    // // master control disabled

#define TVO_CONTROL_0_MASTER_CONTROL_ENABLE                     _MK_ENUM_CONST(1)    // // master control enabled


// TVO head (input source) select.
#define TVO_CONTROL_0_HEAD_SHIFT                        _MK_SHIFT_CONST(4)
#define TVO_CONTROL_0_HEAD_FIELD                        (_MK_MASK_CONST(0x1) << TVO_CONTROL_0_HEAD_SHIFT)
#define TVO_CONTROL_0_HEAD_RANGE                        4:4
#define TVO_CONTROL_0_HEAD_WOFFSET                      0x0
#define TVO_CONTROL_0_HEAD_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_HEAD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TVO_CONTROL_0_HEAD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_HEAD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_HEAD_CRTC1                        _MK_ENUM_CONST(0)    // // first display controller is selected

#define TVO_CONTROL_0_HEAD_CRTC2                        _MK_ENUM_CONST(1)    // // second display controller is selected


// TVO overscan.
// If set to ENABLE, this will enable
//  overscan compensation which effectively
//  shrinks the resulting image on the TV
//  and adds an overscan border.
// Software can leave this always enabled
//  and control overscan from
//  OVERSCAN_COMP register.
#define TVO_CONTROL_0_OVERSCAN_SHIFT                    _MK_SHIFT_CONST(8)
#define TVO_CONTROL_0_OVERSCAN_FIELD                    (_MK_MASK_CONST(0x1) << TVO_CONTROL_0_OVERSCAN_SHIFT)
#define TVO_CONTROL_0_OVERSCAN_RANGE                    8:8
#define TVO_CONTROL_0_OVERSCAN_WOFFSET                  0x0
#define TVO_CONTROL_0_OVERSCAN_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_OVERSCAN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TVO_CONTROL_0_OVERSCAN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_OVERSCAN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_OVERSCAN_DISABLE                  _MK_ENUM_CONST(0)    // // overscan disable

#define TVO_CONTROL_0_OVERSCAN_ENABLE                   _MK_ENUM_CONST(1)    // // overscan enable


// Sloped transition for overscan border
// If set to ENABLE, this will enable
//  sloped (slow) transition between 
//  OS-border color and active pixels
//  in horizontal direction.
#define TVO_CONTROL_0_OS_BORDER_SLOPE_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_CONTROL_0_OS_BORDER_SLOPE_FIELD                     (_MK_MASK_CONST(0x1) << TVO_CONTROL_0_OS_BORDER_SLOPE_SHIFT)
#define TVO_CONTROL_0_OS_BORDER_SLOPE_RANGE                     9:9
#define TVO_CONTROL_0_OS_BORDER_SLOPE_WOFFSET                   0x0
#define TVO_CONTROL_0_OS_BORDER_SLOPE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_OS_BORDER_SLOPE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TVO_CONTROL_0_OS_BORDER_SLOPE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_OS_BORDER_SLOPE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_OS_BORDER_SLOPE_DISABLE                   _MK_ENUM_CONST(0)    // // sloped transition disable

#define TVO_CONTROL_0_OS_BORDER_SLOPE_ENABLE                    _MK_ENUM_CONST(1)    // // sloped transition enable


// TVO position.
// If set to ENABLE, this will enable
//  position offset to the horizontal and
//  vertical position specified by HPOS
//  and VPOS registers correspondingly.
// Software can leave this always enabled
//  and control output positioning using
//  HPOS and VPOS registers.
#define TVO_CONTROL_0_POSITION_SHIFT                    _MK_SHIFT_CONST(12)
#define TVO_CONTROL_0_POSITION_FIELD                    (_MK_MASK_CONST(0x1) << TVO_CONTROL_0_POSITION_SHIFT)
#define TVO_CONTROL_0_POSITION_RANGE                    12:12
#define TVO_CONTROL_0_POSITION_WOFFSET                  0x0
#define TVO_CONTROL_0_POSITION_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_POSITION_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TVO_CONTROL_0_POSITION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_POSITION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_POSITION_DISABLE                  _MK_ENUM_CONST(0)    // // position disable

#define TVO_CONTROL_0_POSITION_ENABLE                   _MK_ENUM_CONST(1)    // // position enable


// TVO horizontal scaler control.
// Software can typically leave this bit
//  enabled in normal operation and disable
//  this bit only for debugging.
// When the horizontal scaler is disabled the
//  input of the scaler is passed to the output
//  unchanged.
#define TVO_CONTROL_0_HSCALE_SHIFT                      _MK_SHIFT_CONST(16)
#define TVO_CONTROL_0_HSCALE_FIELD                      (_MK_MASK_CONST(0x1) << TVO_CONTROL_0_HSCALE_SHIFT)
#define TVO_CONTROL_0_HSCALE_RANGE                      16:16
#define TVO_CONTROL_0_HSCALE_WOFFSET                    0x0
#define TVO_CONTROL_0_HSCALE_DEFAULT                    _MK_MASK_CONST(0x1)
#define TVO_CONTROL_0_HSCALE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TVO_CONTROL_0_HSCALE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_HSCALE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_HSCALE_DISABLE                    _MK_ENUM_CONST(0)    // // horizontal scaling disable

#define TVO_CONTROL_0_HSCALE_ENABLE                     _MK_ENUM_CONST(1)    // // horizontal scaling enable


// TVO vertical scaler and flicker filter
//  control.
// Software can typically leave this bit
//  enabled in normal operation and disable
//  this bit only for debugging.
// When the vertical scaler is disabled the
//  input of the scaler is passed to the output
//  unchanged.
#define TVO_CONTROL_0_VSCALE_SHIFT                      _MK_SHIFT_CONST(20)
#define TVO_CONTROL_0_VSCALE_FIELD                      (_MK_MASK_CONST(0x1) << TVO_CONTROL_0_VSCALE_SHIFT)
#define TVO_CONTROL_0_VSCALE_RANGE                      20:20
#define TVO_CONTROL_0_VSCALE_WOFFSET                    0x0
#define TVO_CONTROL_0_VSCALE_DEFAULT                    _MK_MASK_CONST(0x1)
#define TVO_CONTROL_0_VSCALE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TVO_CONTROL_0_VSCALE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_VSCALE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_VSCALE_DISABLE                    _MK_ENUM_CONST(0)    // // vertical scaling and flicker filter disable

#define TVO_CONTROL_0_VSCALE_ENABLE                     _MK_ENUM_CONST(1)    // // vertical scaling and flicker filter enable


// TVO filter mode.
// This selects the predefined H and V filter
//  parameters.
#define TVO_CONTROL_0_FILTER_MODE_SHIFT                 _MK_SHIFT_CONST(24)
#define TVO_CONTROL_0_FILTER_MODE_FIELD                 (_MK_MASK_CONST(0x3) << TVO_CONTROL_0_FILTER_MODE_SHIFT)
#define TVO_CONTROL_0_FILTER_MODE_RANGE                 25:24
#define TVO_CONTROL_0_FILTER_MODE_WOFFSET                       0x0
#define TVO_CONTROL_0_FILTER_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_FILTER_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define TVO_CONTROL_0_FILTER_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_FILTER_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_FILTER_MODE_PTSAMPLE                      _MK_ENUM_CONST(0)    // // point sampling - all filter weights set to 0

#define TVO_CONTROL_0_FILTER_MODE_LOWPASS1                      _MK_ENUM_CONST(1)    // // typical lowpass filter

#define TVO_CONTROL_0_FILTER_MODE_LOWPASS2                      _MK_ENUM_CONST(2)    // // heavier lowpass filter (less flicker but
//  blurrier)

#define TVO_CONTROL_0_FILTER_MODE_CUSTOM                        _MK_ENUM_CONST(3)    // // the filter weights are specified in
//  NV_TVO_VFILTER* and NV_TVO_HFILTER*


// TVO horizontal auto filter.
// This controls automatic computation of
//  horizontal filter control point tables
//  based on the horizontal scaling ratio
//  with additional adjustment provided by
//  the HBLUR register which increases or
//  decreases the strength of the filter
//  relative to the default.
// When enabled, the setting of FILTER_MODE
//  is ignored by the horizontal scaler.
#define TVO_CONTROL_0_HAUTOFILT_SHIFT                   _MK_SHIFT_CONST(26)
#define TVO_CONTROL_0_HAUTOFILT_FIELD                   (_MK_MASK_CONST(0x1) << TVO_CONTROL_0_HAUTOFILT_SHIFT)
#define TVO_CONTROL_0_HAUTOFILT_RANGE                   26:26
#define TVO_CONTROL_0_HAUTOFILT_WOFFSET                 0x0
#define TVO_CONTROL_0_HAUTOFILT_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_HAUTOFILT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TVO_CONTROL_0_HAUTOFILT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_HAUTOFILT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_HAUTOFILT_DISABLE                 _MK_ENUM_CONST(0)    // // horizontal auto filter disable

#define TVO_CONTROL_0_HAUTOFILT_ENABLE                  _MK_ENUM_CONST(1)    // // horizontal auto filter enable


// TVO vertical auto filter.
// This controls automatic computation of
//  vertical filter control point tables
//  based on the vertical scaling ratio
//  with additional adjustment provided by
//  the VBLUR register which increases or
//  decreases the strength of the filter
//  relative to the default.
// When enabled, the setting of FILTER_MODE
//  is ignored by the vertical scaler.
#define TVO_CONTROL_0_VAUTOFILT_SHIFT                   _MK_SHIFT_CONST(27)
#define TVO_CONTROL_0_VAUTOFILT_FIELD                   (_MK_MASK_CONST(0x1) << TVO_CONTROL_0_VAUTOFILT_SHIFT)
#define TVO_CONTROL_0_VAUTOFILT_RANGE                   27:27
#define TVO_CONTROL_0_VAUTOFILT_WOFFSET                 0x0
#define TVO_CONTROL_0_VAUTOFILT_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_VAUTOFILT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TVO_CONTROL_0_VAUTOFILT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_VAUTOFILT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_VAUTOFILT_DISABLE                 _MK_ENUM_CONST(0)    // // vertical auto filter disable

#define TVO_CONTROL_0_VAUTOFILT_ENABLE                  _MK_ENUM_CONST(1)    // // vertical auto filter enable


// TVO input clamp.
// If set to ENABLE, this will enable
//  clamping of the input to the TV encoder
//  to the valid range of
//  (16<=Y<=235 and 16<=CbCr<=240)
// Software should always enable this
//  bit in normal operation.
#define TVO_CONTROL_0_CLAMP_SHIFT                       _MK_SHIFT_CONST(28)
#define TVO_CONTROL_0_CLAMP_FIELD                       (_MK_MASK_CONST(0x1) << TVO_CONTROL_0_CLAMP_SHIFT)
#define TVO_CONTROL_0_CLAMP_RANGE                       28:28
#define TVO_CONTROL_0_CLAMP_WOFFSET                     0x0
#define TVO_CONTROL_0_CLAMP_DEFAULT                     _MK_MASK_CONST(0x1)
#define TVO_CONTROL_0_CLAMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TVO_CONTROL_0_CLAMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_CLAMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_CONTROL_0_CLAMP_DISABLE                     _MK_ENUM_CONST(0)    // // clamping is disable

#define TVO_CONTROL_0_CLAMP_ENABLE                      _MK_ENUM_CONST(1)    // // clamping is enable


// The CONTROL_OUT register controls output muxing of the tvo block to the dac.
// 
//      The TVO has the ability to output composite or svideo. It can also output
//      component (RGB), although this mode is not expected to be used.
// 
//   The fields select which encoder output to send on to the red, green, and
//   blue DAC inputs.  In addition to selecting the signal for a specific dac
//      output, the corresponding enable bit must be set.
// 
//      Selects the output for the red DAC input
//              00 = Composite
//              01 = Luma
//              10 = Chroma
//              11 = Component (Red)
//      Selects the output for the green DAC input
//              00 = Composite
//              01 = Luma
//              10 = Chroma
//              11 = Component (Green)
//      Selects the output for the blue DAC input
//              00 = Composite
//              01 = Luma
//              10 = Chroma
//              11 = Component (Blue)
//      Master Red output control enable/disable
//      Master Green output control enable/disable
//      Master Blue output control enable/disable
// 
//      Note: for the IKOS TVO capture board, composite is driven to the red dac,
//      and for svideo, luma is driven to red and chroma is driven to green.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0| |0 0 0| |0 0 0| |0 0|   |0 0|   |0 0|   |  CONTROL_OUT
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_CONTROL_OUT                                                    0xd204 // /* RW-4R */ 
// #define NV_PTVO_CONTROL_OUT_RED                                                1:0 // /* RWIVF */ 
// #define NV_PTVO_CONTROL_OUT_RED_COMPOSITE                                      0x0 // /* RW--V */ 
// #define NV_PTVO_CONTROL_OUT_RED_LUMA                                           0x1 // /* RWI-V */ 
// #define NV_PTVO_CONTROL_OUT_RED_CHROMA                                         0x2 // /* RW--V */ 
// #define NV_PTVO_CONTROL_OUT_RED_RED                                            0x3 // /* RW--V */ 
// #define NV_PTVO_CONTROL_OUT_RED_COMPONENT                                      0x3 // /* RW--V */ 
// #define NV_PTVO_CONTROL_OUT_GREEN                                              5:4 // /* RWIVF */ 
// #define NV_PTVO_CONTROL_OUT_GREEN_COMPOSITE                                    0x0 // /* RW--V */ 
// #define NV_PTVO_CONTROL_OUT_GREEN_LUMA                                         0x1 // /* RW--V */ 
// #define NV_PTVO_CONTROL_OUT_GREEN_CHROMA                                       0x2 // /* RWI-V */ 
// #define NV_PTVO_CONTROL_OUT_GREEN_GREEN                                        0x3 // /* RW--V */ 
// #define NV_PTVO_CONTROL_OUT_GREEN_COMPONENT                                    0x3 // /* RW--V */ 
// #define NV_PTVO_CONTROL_OUT_BLUE                                               9:8 // /* RWIVF */ 
// #define NV_PTVO_CONTROL_OUT_BLUE_COMPOSITE                                     0x0 // /* RWI-V */ 
// #define NV_PTVO_CONTROL_OUT_BLUE_LUMA                                          0x1 // /* RW--V */ 
// #define NV_PTVO_CONTROL_OUT_BLUE_CHROMA                                        0x2 // /* RW--V */ 
// #define NV_PTVO_CONTROL_OUT_BLUE_BLUE                                          0x3 // /* RW--V */ 
// #define NV_PTVO_CONTROL_OUT_BLUE_COMPONENT                                     0x3 // /* RW--V */ 
// #define NV_PTVO_CONTROL_OUT_RED_CONTROL                                        12:12 // /* RWIVF */ 
// #define NV_PTVO_CONTROL_OUT_RED_CONTROL_ENABLE                                 0x1 // /* RWI-V */ 
// #define NV_PTVO_CONTROL_OUT_RED_CONTROL_DISABLE                                0x0 // /* RW--V */ 
// #define NV_PTVO_CONTROL_OUT_GREEN_CONTROL                                      16:16 // /* RWIVF */ 
// #define NV_PTVO_CONTROL_OUT_GREEN_CONTROL_ENABLE                               0x1 // /* RWI-V */ 
// #define NV_PTVO_CONTROL_OUT_GREEN_CONTROL_DISABLE                              0x0 // /* RW--V */ 
// #define NV_PTVO_CONTROL_OUT_BLUE_CONTROL                                       20:20 // /* RWIVF */ 
// #define NV_PTVO_CONTROL_OUT_BLUE_CONTROL_ENABLE                                0x1 // /* RWI-V */ 
// #define NV_PTVO_CONTROL_OUT_BLUE_CONTROL_DISABLE                               0x0 // /* RW--V */ 
// #define NV_PTVO_CONTROL_OUT_BLUE_ENABLE                                        0x1 // /* RW--V */ 
// 
//                 Figure 7-2  Control Register
// 

// Register TVO_CONTROL_OUT_0  // TVO output control.
// This register controls output
//  multiplexing of the TV encoder
//  output to the DAC. The TV
//  encoder supports Composite and
//  S-Video TV encoding.
// The TV encoder is also capable
//  to output RGB component signals
//  that are not part of composite
//  TV standard.
#define TVO_CONTROL_OUT_0                       _MK_ADDR_CONST(0x24)
#define TVO_CONTROL_OUT_0_SECURE                        0x0
#define TVO_CONTROL_OUT_0_WORD_COUNT                    0x1
#define TVO_CONTROL_OUT_0_RESET_VAL                     _MK_MASK_CONST(0x21)
#define TVO_CONTROL_OUT_0_RESET_MASK                    _MK_MASK_CONST(0x111333)
#define TVO_CONTROL_OUT_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TVO_CONTROL_OUT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_CONTROL_OUT_0_READ_MASK                     _MK_MASK_CONST(0x111333)
#define TVO_CONTROL_OUT_0_WRITE_MASK                    _MK_MASK_CONST(0x111333)
// Red DAC output.
#define TVO_CONTROL_OUT_0_RED_SHIFT                     _MK_SHIFT_CONST(0)
#define TVO_CONTROL_OUT_0_RED_FIELD                     (_MK_MASK_CONST(0x3) << TVO_CONTROL_OUT_0_RED_SHIFT)
#define TVO_CONTROL_OUT_0_RED_RANGE                     1:0
#define TVO_CONTROL_OUT_0_RED_WOFFSET                   0x0
#define TVO_CONTROL_OUT_0_RED_DEFAULT                   _MK_MASK_CONST(0x1)
#define TVO_CONTROL_OUT_0_RED_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define TVO_CONTROL_OUT_0_RED_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_CONTROL_OUT_0_RED_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_CONTROL_OUT_0_RED_COMPOSITE                 _MK_ENUM_CONST(0)    // // composite

#define TVO_CONTROL_OUT_0_RED_LUMA                      _MK_ENUM_CONST(1)    // // luma

#define TVO_CONTROL_OUT_0_RED_CHROMA                    _MK_ENUM_CONST(2)    // // chroma

#define TVO_CONTROL_OUT_0_RED_COMPONENT                 _MK_ENUM_CONST(3)    // // red component


// Green DAC output.
#define TVO_CONTROL_OUT_0_GREEN_SHIFT                   _MK_SHIFT_CONST(4)
#define TVO_CONTROL_OUT_0_GREEN_FIELD                   (_MK_MASK_CONST(0x3) << TVO_CONTROL_OUT_0_GREEN_SHIFT)
#define TVO_CONTROL_OUT_0_GREEN_RANGE                   5:4
#define TVO_CONTROL_OUT_0_GREEN_WOFFSET                 0x0
#define TVO_CONTROL_OUT_0_GREEN_DEFAULT                 _MK_MASK_CONST(0x2)
#define TVO_CONTROL_OUT_0_GREEN_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define TVO_CONTROL_OUT_0_GREEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_CONTROL_OUT_0_GREEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TVO_CONTROL_OUT_0_GREEN_COMPOSITE                       _MK_ENUM_CONST(0)    // // composite

#define TVO_CONTROL_OUT_0_GREEN_LUMA                    _MK_ENUM_CONST(1)    // // luma

#define TVO_CONTROL_OUT_0_GREEN_CHROMA                  _MK_ENUM_CONST(2)    // // chroma 

#define TVO_CONTROL_OUT_0_GREEN_COMPONENT                       _MK_ENUM_CONST(3)    // // green component


// Blue DAC output.
#define TVO_CONTROL_OUT_0_BLUE_SHIFT                    _MK_SHIFT_CONST(8)
#define TVO_CONTROL_OUT_0_BLUE_FIELD                    (_MK_MASK_CONST(0x3) << TVO_CONTROL_OUT_0_BLUE_SHIFT)
#define TVO_CONTROL_OUT_0_BLUE_RANGE                    9:8
#define TVO_CONTROL_OUT_0_BLUE_WOFFSET                  0x0
#define TVO_CONTROL_OUT_0_BLUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_CONTROL_OUT_0_BLUE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define TVO_CONTROL_OUT_0_BLUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_CONTROL_OUT_0_BLUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_CONTROL_OUT_0_BLUE_COMPOSITE                        _MK_ENUM_CONST(0)    // // composite 

#define TVO_CONTROL_OUT_0_BLUE_LUMA                     _MK_ENUM_CONST(1)    // // luma

#define TVO_CONTROL_OUT_0_BLUE_CHROMA                   _MK_ENUM_CONST(2)    // // chroma

#define TVO_CONTROL_OUT_0_BLUE_COMPONENT                        _MK_ENUM_CONST(3)    // // blue component


// Red DAC output control.
#define TVO_CONTROL_OUT_0_RED_CONTROL_SHIFT                     _MK_SHIFT_CONST(12)
#define TVO_CONTROL_OUT_0_RED_CONTROL_FIELD                     (_MK_MASK_CONST(0x1) << TVO_CONTROL_OUT_0_RED_CONTROL_SHIFT)
#define TVO_CONTROL_OUT_0_RED_CONTROL_RANGE                     12:12
#define TVO_CONTROL_OUT_0_RED_CONTROL_WOFFSET                   0x0
#define TVO_CONTROL_OUT_0_RED_CONTROL_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_CONTROL_OUT_0_RED_CONTROL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TVO_CONTROL_OUT_0_RED_CONTROL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_CONTROL_OUT_0_RED_CONTROL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_CONTROL_OUT_0_RED_CONTROL_DISABLE                   _MK_ENUM_CONST(0)    // // red DAC output control disable 

#define TVO_CONTROL_OUT_0_RED_CONTROL_ENABLE                    _MK_ENUM_CONST(1)    // // red DAC output control enable 


// Green DAC output control.
#define TVO_CONTROL_OUT_0_GREEN_CONTROL_SHIFT                   _MK_SHIFT_CONST(16)
#define TVO_CONTROL_OUT_0_GREEN_CONTROL_FIELD                   (_MK_MASK_CONST(0x1) << TVO_CONTROL_OUT_0_GREEN_CONTROL_SHIFT)
#define TVO_CONTROL_OUT_0_GREEN_CONTROL_RANGE                   16:16
#define TVO_CONTROL_OUT_0_GREEN_CONTROL_WOFFSET                 0x0
#define TVO_CONTROL_OUT_0_GREEN_CONTROL_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_CONTROL_OUT_0_GREEN_CONTROL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TVO_CONTROL_OUT_0_GREEN_CONTROL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_CONTROL_OUT_0_GREEN_CONTROL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TVO_CONTROL_OUT_0_GREEN_CONTROL_DISABLE                 _MK_ENUM_CONST(0)    // // green DAC output control disable

#define TVO_CONTROL_OUT_0_GREEN_CONTROL_ENABLE                  _MK_ENUM_CONST(1)    // // green DAC output control enable


// Blue DAC output control.
#define TVO_CONTROL_OUT_0_BLUE_CONTROL_SHIFT                    _MK_SHIFT_CONST(20)
#define TVO_CONTROL_OUT_0_BLUE_CONTROL_FIELD                    (_MK_MASK_CONST(0x1) << TVO_CONTROL_OUT_0_BLUE_CONTROL_SHIFT)
#define TVO_CONTROL_OUT_0_BLUE_CONTROL_RANGE                    20:20
#define TVO_CONTROL_OUT_0_BLUE_CONTROL_WOFFSET                  0x0
#define TVO_CONTROL_OUT_0_BLUE_CONTROL_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_CONTROL_OUT_0_BLUE_CONTROL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TVO_CONTROL_OUT_0_BLUE_CONTROL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_CONTROL_OUT_0_BLUE_CONTROL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_CONTROL_OUT_0_BLUE_CONTROL_DISABLE                  _MK_ENUM_CONST(0)    // // blue DAC output control disable 

#define TVO_CONTROL_OUT_0_BLUE_CONTROL_ENABLE                   _MK_ENUM_CONST(1)    // // blue DAC output control enable


// The OVERSCAN_COMP register is a U16.16 register.  It is a shrink factor
// of the destination resolution for overscan compensation.  On AP15 it is 
// a 1.10 implementation.  The reserved field indicates the unused bits in  
// the fraction.  The default setting is 1.0 (no comp).  For an 87.5%
// shrink, the register would be 32'h0000e000.
// This register value is used only when OVERSCAN_ENABLE is set in the
// NV_PTVO_CONTROL register.
// 
// The scalers will multiply this value by the programmed destination resolution 
// to determine the effective destination resolution, which then determines the 
// scaling factors.
//       Vscale effective dest size = floor((VRES_LINES * OVERSCAN_COMP) + 0.5)
//       Hscale effective dest size = (VRES_LINES * OVERSCAN_COMP)
//                      which is then rounded to the nearest even value
// 
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|                     |0 0 0 0 0 0| OVERSCAN_COMP
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_OVERSCAN_COMP                                                  0xd208  // /* RW-4R */ 
// #define NV_PTVO_OVERSCAN_COMP_VALUE                                            16:0    // /* RWIUF */ 
// #define NV_PTVO_OVERSCAN_COMP_VALUE_DEFAULT                                    0x10000 // /* RWI-V */ 
// #define NV_PTVO_OVERSCAN_COMP_VALUE_UNWRITEABLE                                5:0     // /* R-U-F */ 
// 
//                 Figure 7-3  Overscan compensation 
// 

// Register TVO_OVERSCAN_COMP_0  // TVO overscan compensation.
#define TVO_OVERSCAN_COMP_0                     _MK_ADDR_CONST(0x25)
#define TVO_OVERSCAN_COMP_0_SECURE                      0x0
#define TVO_OVERSCAN_COMP_0_WORD_COUNT                  0x1
#define TVO_OVERSCAN_COMP_0_RESET_VAL                   _MK_MASK_CONST(0x10000)
#define TVO_OVERSCAN_COMP_0_RESET_MASK                  _MK_MASK_CONST(0x1ffc0)
#define TVO_OVERSCAN_COMP_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_OVERSCAN_COMP_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_OVERSCAN_COMP_0_READ_MASK                   _MK_MASK_CONST(0x1ffc0)
#define TVO_OVERSCAN_COMP_0_WRITE_MASK                  _MK_MASK_CONST(0x1ffc0)
// Overscan compensation value.
// This is a u1.10 value that specifies
//  the down-scaling factor of the output
//  resolution for overscan compensation.
#define TVO_OVERSCAN_COMP_0_OVERSCAN_COMP_VALUE_SHIFT                   _MK_SHIFT_CONST(6)
#define TVO_OVERSCAN_COMP_0_OVERSCAN_COMP_VALUE_FIELD                   (_MK_MASK_CONST(0x7ff) << TVO_OVERSCAN_COMP_0_OVERSCAN_COMP_VALUE_SHIFT)
#define TVO_OVERSCAN_COMP_0_OVERSCAN_COMP_VALUE_RANGE                   16:6
#define TVO_OVERSCAN_COMP_0_OVERSCAN_COMP_VALUE_WOFFSET                 0x0
#define TVO_OVERSCAN_COMP_0_OVERSCAN_COMP_VALUE_DEFAULT                 _MK_MASK_CONST(0x400)
#define TVO_OVERSCAN_COMP_0_OVERSCAN_COMP_VALUE_DEFAULT_MASK                    _MK_MASK_CONST(0x7ff)
#define TVO_OVERSCAN_COMP_0_OVERSCAN_COMP_VALUE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_OVERSCAN_COMP_0_OVERSCAN_COMP_VALUE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// The OVERSCAN_COLOR register defines the color to produce in the overscan 
// border region. This color is also applied in the border region when positioning 
// is used.  The color is in Y/Cr/Cb format.
// 
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0|               |               |               |OVERSCAN_COLOR
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_OVERSCAN_COLOR                                                 0xd20c // /* RW-4R */ 
// #define NV_PTVO_OVERSCAN_COLOR_Y                                               7:0 // /* RW-VF */ 
// #define NV_PTVO_OVERSCAN_COLOR_Y_DEFAULT                                       0x10 // /* RWI-V */ 
// #define NV_PTVO_OVERSCAN_COLOR_CB                                              15:8 // /* RW-VF */ 
// #define NV_PTVO_OVERSCAN_COLOR_CB_DEFAULT                                      0x80 // /* RWI-V */ 
// #define NV_PTVO_OVERSCAN_COLOR_CR                                              23:16 // /* RW-VF */ 
// #define NV_PTVO_OVERSCAN_COLOR_CR_DEFAULT                                      0x80 // /* RWI-V */ 
// 
//                 Figure 7-4  Overscan color
// 
// 

// Register TVO_OVERSCAN_COLOR_0  // TVO overscan color.
// This defines the output color
//  in Y/Cb/Cr format in the
//  overscan border region.
// This is also applied in the
//  border region when positioning
//  is used.
#define TVO_OVERSCAN_COLOR_0                    _MK_ADDR_CONST(0x26)
#define TVO_OVERSCAN_COLOR_0_SECURE                     0x0
#define TVO_OVERSCAN_COLOR_0_WORD_COUNT                         0x1
#define TVO_OVERSCAN_COLOR_0_RESET_VAL                  _MK_MASK_CONST(0x808010)
#define TVO_OVERSCAN_COLOR_0_RESET_MASK                         _MK_MASK_CONST(0xffffff)
#define TVO_OVERSCAN_COLOR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_OVERSCAN_COLOR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_OVERSCAN_COLOR_0_READ_MASK                  _MK_MASK_CONST(0xffffff)
#define TVO_OVERSCAN_COLOR_0_WRITE_MASK                         _MK_MASK_CONST(0xffffff)
// Y overscan color.
#define TVO_OVERSCAN_COLOR_0_OVERSCAN_Y_SHIFT                   _MK_SHIFT_CONST(0)
#define TVO_OVERSCAN_COLOR_0_OVERSCAN_Y_FIELD                   (_MK_MASK_CONST(0xff) << TVO_OVERSCAN_COLOR_0_OVERSCAN_Y_SHIFT)
#define TVO_OVERSCAN_COLOR_0_OVERSCAN_Y_RANGE                   7:0
#define TVO_OVERSCAN_COLOR_0_OVERSCAN_Y_WOFFSET                 0x0
#define TVO_OVERSCAN_COLOR_0_OVERSCAN_Y_DEFAULT                 _MK_MASK_CONST(0x10)
#define TVO_OVERSCAN_COLOR_0_OVERSCAN_Y_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define TVO_OVERSCAN_COLOR_0_OVERSCAN_Y_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_OVERSCAN_COLOR_0_OVERSCAN_Y_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Cb overscan color.
#define TVO_OVERSCAN_COLOR_0_OVERSCAN_CB_SHIFT                  _MK_SHIFT_CONST(8)
#define TVO_OVERSCAN_COLOR_0_OVERSCAN_CB_FIELD                  (_MK_MASK_CONST(0xff) << TVO_OVERSCAN_COLOR_0_OVERSCAN_CB_SHIFT)
#define TVO_OVERSCAN_COLOR_0_OVERSCAN_CB_RANGE                  15:8
#define TVO_OVERSCAN_COLOR_0_OVERSCAN_CB_WOFFSET                        0x0
#define TVO_OVERSCAN_COLOR_0_OVERSCAN_CB_DEFAULT                        _MK_MASK_CONST(0x80)
#define TVO_OVERSCAN_COLOR_0_OVERSCAN_CB_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define TVO_OVERSCAN_COLOR_0_OVERSCAN_CB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_OVERSCAN_COLOR_0_OVERSCAN_CB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

// Cr overscan color.
#define TVO_OVERSCAN_COLOR_0_OVERSCAN_CR_SHIFT                  _MK_SHIFT_CONST(16)
#define TVO_OVERSCAN_COLOR_0_OVERSCAN_CR_FIELD                  (_MK_MASK_CONST(0xff) << TVO_OVERSCAN_COLOR_0_OVERSCAN_CR_SHIFT)
#define TVO_OVERSCAN_COLOR_0_OVERSCAN_CR_RANGE                  23:16
#define TVO_OVERSCAN_COLOR_0_OVERSCAN_CR_WOFFSET                        0x0
#define TVO_OVERSCAN_COLOR_0_OVERSCAN_CR_DEFAULT                        _MK_MASK_CONST(0x80)
#define TVO_OVERSCAN_COLOR_0_OVERSCAN_CR_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define TVO_OVERSCAN_COLOR_0_OVERSCAN_CR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_OVERSCAN_COLOR_0_OVERSCAN_CR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

// The NV_PTVO_HSCALE_STATUS will indicate various status of the horizontal scaler.
// This register is intended only for debug.
// Bit 0 indicates the tv encoder HSCALE unit received a hsync before it completed
// generating the expected number of pixels for the previous line. 
// HSCALE_STATUS_CALC_HPHASE_INCR is the calculated horizontal phase 
// increment (post-overscan comp).  This is an 12.12 number.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                               |0 0|   |0 0 0| | HS_STATUS
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_HSCALE_STATUS                                                  0xd210 // /* R--4R */ 
// #define NV_PTVO_HSCALE_STATUS_LINE_TOO_SHORT                                   0:0 // /* R--VF */ 
// #define NV_PTVO_HSCALE_STATUS_PCLK_DIV_RATIO                                   5:4 // /* R--VF */ 
// #define NV_PTVO_HSCALE_STATUS_CALC_HPHASE_INCR                                 31:8 // /* R--VF */ 
// 
//                 Figure 7-5  HScale status
// 

// Register TVO_HSCALE_STATUS_0  // TVO horizontal scaler status.
// This is a read-only register that return
//  status of horizontal scaler for debugging.
#define TVO_HSCALE_STATUS_0                     _MK_ADDR_CONST(0x27)
#define TVO_HSCALE_STATUS_0_SECURE                      0x0
#define TVO_HSCALE_STATUS_0_WORD_COUNT                  0x1
#define TVO_HSCALE_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HSCALE_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HSCALE_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HSCALE_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HSCALE_STATUS_0_READ_MASK                   _MK_MASK_CONST(0xffffff01)
#define TVO_HSCALE_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
// Line Too Short status.
#define TVO_HSCALE_STATUS_0_LINE_TOO_SHORT_SHIFT                        _MK_SHIFT_CONST(0)
#define TVO_HSCALE_STATUS_0_LINE_TOO_SHORT_FIELD                        (_MK_MASK_CONST(0x1) << TVO_HSCALE_STATUS_0_LINE_TOO_SHORT_SHIFT)
#define TVO_HSCALE_STATUS_0_LINE_TOO_SHORT_RANGE                        0:0
#define TVO_HSCALE_STATUS_0_LINE_TOO_SHORT_WOFFSET                      0x0
#define TVO_HSCALE_STATUS_0_LINE_TOO_SHORT_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HSCALE_STATUS_0_LINE_TOO_SHORT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TVO_HSCALE_STATUS_0_LINE_TOO_SHORT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HSCALE_STATUS_0_LINE_TOO_SHORT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HSCALE_STATUS_0_LINE_TOO_SHORT_NOT_TOO_SHORT                        _MK_ENUM_CONST(0)    // // input line is not too short

#define TVO_HSCALE_STATUS_0_LINE_TOO_SHORT_TOO_SHORT                    _MK_ENUM_CONST(1)    // // input line is too short - the start
//  of next line is received before it
//  completes generating the expected
//  number of pixels for the previous
//  line


// Calculated horizontal phase increment
//  after overscan compensation. This is
//  a 12.12 value which is essentially
//  computed from horizontal input size
//  divided by the effective horizontal
//  output size.
#define TVO_HSCALE_STATUS_0_CALC_HPHASE_INCR_SHIFT                      _MK_SHIFT_CONST(8)
#define TVO_HSCALE_STATUS_0_CALC_HPHASE_INCR_FIELD                      (_MK_MASK_CONST(0xffffff) << TVO_HSCALE_STATUS_0_CALC_HPHASE_INCR_SHIFT)
#define TVO_HSCALE_STATUS_0_CALC_HPHASE_INCR_RANGE                      31:8
#define TVO_HSCALE_STATUS_0_CALC_HPHASE_INCR_WOFFSET                    0x0
#define TVO_HSCALE_STATUS_0_CALC_HPHASE_INCR_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HSCALE_STATUS_0_CALC_HPHASE_INCR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_HSCALE_STATUS_0_CALC_HPHASE_INCR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HSCALE_STATUS_0_CALC_HPHASE_INCR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// The NV_PTVO_VSCALE_STATUS will indicate various status of the vertical scaler.
// This register is intended only for debug.
// An input error indicates that data was received from the hscale when it was
// not unexpected. An output error indicates that a vertical retrace was
// received from the encoder block before the vscale had completed outputting
// all the data for that field.
// VSCALE_STATUS_CALC_VPHASE_INCR is the calculated vertical phase 
// increment (post-overscan comp).  This is an 12.12 number.
//      VSCALE_STATUS_CALC_VPHASE_INCR = source size / effective destination size
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                               |0 0 0| |0 0 0| | VS_STATUS
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_VSCALE_STATUS                                                  0xd214 // /* R--4R */ 
// #define NV_PTVO_VSCALE_STATUS_INPUT_ERR                                        0:0 // /* R--VF */ 
// #define NV_PTVO_VSCALE_STATUS_OUTPUT_ERR                                       4:4 // /* R--VF */ 
// #define NV_PTVO_VSCALE_STATUS_CALC_VPHASE_INCR                                 31:8 // /* R--VF */ 
// 
//                 Figure 7-6  VScale status
// 

// Register TVO_VSCALE_STATUS_0  // TVO vertical scaler status.
// This is a read-only register that return
//  status of vertical scaler for debugging.
#define TVO_VSCALE_STATUS_0                     _MK_ADDR_CONST(0x28)
#define TVO_VSCALE_STATUS_0_SECURE                      0x0
#define TVO_VSCALE_STATUS_0_WORD_COUNT                  0x1
#define TVO_VSCALE_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_VSCALE_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_VSCALE_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_VSCALE_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_VSCALE_STATUS_0_READ_MASK                   _MK_MASK_CONST(0xffffff11)
#define TVO_VSCALE_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
// Input error. This returns a 1 if
//  the input data received from the
//  horizontal scaler is unexpected.
#define TVO_VSCALE_STATUS_0_INPUT_ERR_SHIFT                     _MK_SHIFT_CONST(0)
#define TVO_VSCALE_STATUS_0_INPUT_ERR_FIELD                     (_MK_MASK_CONST(0x1) << TVO_VSCALE_STATUS_0_INPUT_ERR_SHIFT)
#define TVO_VSCALE_STATUS_0_INPUT_ERR_RANGE                     0:0
#define TVO_VSCALE_STATUS_0_INPUT_ERR_WOFFSET                   0x0
#define TVO_VSCALE_STATUS_0_INPUT_ERR_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_VSCALE_STATUS_0_INPUT_ERR_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_VSCALE_STATUS_0_INPUT_ERR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_VSCALE_STATUS_0_INPUT_ERR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Output error. This returns a 1 if
//  vertical retrace was received from
//  the TV encoder before the vertical
//  scaler has completed outputting
//  all the data for the current field.
#define TVO_VSCALE_STATUS_0_OUTPUT_ERR_SHIFT                    _MK_SHIFT_CONST(4)
#define TVO_VSCALE_STATUS_0_OUTPUT_ERR_FIELD                    (_MK_MASK_CONST(0x1) << TVO_VSCALE_STATUS_0_OUTPUT_ERR_SHIFT)
#define TVO_VSCALE_STATUS_0_OUTPUT_ERR_RANGE                    4:4
#define TVO_VSCALE_STATUS_0_OUTPUT_ERR_WOFFSET                  0x0
#define TVO_VSCALE_STATUS_0_OUTPUT_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_VSCALE_STATUS_0_OUTPUT_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_VSCALE_STATUS_0_OUTPUT_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_VSCALE_STATUS_0_OUTPUT_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// Calculated vertical phase increment
//  after overscan compensation. This is
//  a 12.12 value which is essentially
//  computed from vertical input size
//  divided by the effective vertical
//  output size.
#define TVO_VSCALE_STATUS_0_CALC_VPHASE_INCR_SHIFT                      _MK_SHIFT_CONST(8)
#define TVO_VSCALE_STATUS_0_CALC_VPHASE_INCR_FIELD                      (_MK_MASK_CONST(0xffffff) << TVO_VSCALE_STATUS_0_CALC_VPHASE_INCR_SHIFT)
#define TVO_VSCALE_STATUS_0_CALC_VPHASE_INCR_RANGE                      31:8
#define TVO_VSCALE_STATUS_0_CALC_VPHASE_INCR_WOFFSET                    0x0
#define TVO_VSCALE_STATUS_0_CALC_VPHASE_INCR_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_VSCALE_STATUS_0_CALC_VPHASE_INCR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_VSCALE_STATUS_0_CALC_VPHASE_INCR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_VSCALE_STATUS_0_CALC_VPHASE_INCR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// The Positioning registers are used to adjust the position of the image region
// on the TV screen. The most typical application is to center the image on the
// screen when overscan compensation is enabled, however, there are other uses.
// When positioning is used, a border will automatically be supplied by the 
// hardware as specified by the overscan color.
// 
// 
// The HPOS register controls the horizontal position offset of the screen.
// It is a 15.16 signed magnitude value with a range of -63 to +63. 
// The fractional bits will not be used in implementation.  The sign bit is 0 
// for a positive offset, and it is 1 for a negative offset. HPOS should be set
// to even values only.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// | |0 0 0 0 0 0 0 0 0|           |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|  HPOS
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_HPOS                                                           0xd218 // /* RW-4R */ 
// #define NV_PTVO_HPOS_PIXELS                                                    21:16 // /* RWIVF */ 
// #define NV_PTVO_HPOS_PIXELS_DEFAULT                                            0x0 // /* RWI-V */ 
// #define NV_PTVO_HPOS_SIGN                                                      31:31 // /* RWIVF */ 
// #define NV_PTVO_HPOS_SIGN_DEFAULT                                              0 // /* RWI-V */ 
// 
//                 Figure 7-7  Horizontal Position Register
// 
// 

// Register TVO_HPOS_0  // TVO horizontal position.
// This is specified as a signed magnitude value
//  with a range from -63 to +63 pixels.
// This is used to adjust the horizontal
//  position of the input image within the TV
//  active area. This is typically used to
//  center the image on the TV screen when
//  overscan compensation is enabled.
// When positioning is used, a border will be
//  automatically supplied and will be filled
//  with the overscan color.
#define TVO_HPOS_0                      _MK_ADDR_CONST(0x29)
#define TVO_HPOS_0_SECURE                       0x0
#define TVO_HPOS_0_WORD_COUNT                   0x1
#define TVO_HPOS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define TVO_HPOS_0_RESET_MASK                   _MK_MASK_CONST(0x803f0000)
#define TVO_HPOS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TVO_HPOS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HPOS_0_READ_MASK                    _MK_MASK_CONST(0x803f0000)
#define TVO_HPOS_0_WRITE_MASK                   _MK_MASK_CONST(0x803f0000)
// Horizontal position (in pixels).
#define TVO_HPOS_0_HPOS_PIXELS_SHIFT                    _MK_SHIFT_CONST(16)
#define TVO_HPOS_0_HPOS_PIXELS_FIELD                    (_MK_MASK_CONST(0x3f) << TVO_HPOS_0_HPOS_PIXELS_SHIFT)
#define TVO_HPOS_0_HPOS_PIXELS_RANGE                    21:16
#define TVO_HPOS_0_HPOS_PIXELS_WOFFSET                  0x0
#define TVO_HPOS_0_HPOS_PIXELS_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HPOS_0_HPOS_PIXELS_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define TVO_HPOS_0_HPOS_PIXELS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HPOS_0_HPOS_PIXELS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// Horizontal position sign.
#define TVO_HPOS_0_HPOS_SIGN_SHIFT                      _MK_SHIFT_CONST(31)
#define TVO_HPOS_0_HPOS_SIGN_FIELD                      (_MK_MASK_CONST(0x1) << TVO_HPOS_0_HPOS_SIGN_SHIFT)
#define TVO_HPOS_0_HPOS_SIGN_RANGE                      31:31
#define TVO_HPOS_0_HPOS_SIGN_WOFFSET                    0x0
#define TVO_HPOS_0_HPOS_SIGN_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HPOS_0_HPOS_SIGN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TVO_HPOS_0_HPOS_SIGN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HPOS_0_HPOS_SIGN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// The VPOS register controls the vertical position of the screen.
// It is a signed 15.16 signed magnitude value with a range of -31 to +31.  
// The fractional bits will not be used in implementation.  
// The sign bit is 0 for a positive offset, and it is 1 for a negative offset.
//
// Vertical positioning is provided for fine adjustment of image centering.
// It is not intended for image cropping.
// Those imaging lines positioned above the active imaging frame are actually 
// created by the Scaler and then discarded.  All those lines must be created 
// and discarded before the active imaging frame starts.
// Those imaging lines positioned below the active imaging frame need not to be 
// created and the corresponding source image lines may be left unused. 
// In AP15 implementation, those source lines may be flushed.
// All in all, a range from -31 to +31 given for VPOS does not mean a safely 
// operational range under all conditions. 
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// | |0 0 0 0 0 0 0 0 0 0|         |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|  VPOS
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_VPOS                                                           0xd21c // /* RW-4R */ 
// #define NV_PTVO_VPOS_LINES                                                     20:16 // /* RWIVF */ 
// #define NV_PTVO_VPOS_LINES_DEFAULT                                             0x0 // /* RWI-V */ 
// #define NV_PTVO_VPOS_SIGN                                                      31:31 // /* RWIVF */ 
// #define NV_PTVO_VPOS_SIGN_DEFAULT                                              0 // /* RWI-V */ 
// 
//                 Figure 7-8  Vertical Position Register
// 

// Register TVO_VPOS_0  // TVO vertical position
// This is specified as a signed magnitude value
//  value with a range from -31 to +31 lines.
// This is used to adjust the vertical position
//  of the input image within the TV active
//  area. This is typically used to center the
//  image on the TV screen when overscan
//  compensation is enabled.
// When positioning is used, a border will be
//  automatically supplied and will be filled
//  with the overscan color.
#define TVO_VPOS_0                      _MK_ADDR_CONST(0x2a)
#define TVO_VPOS_0_SECURE                       0x0
#define TVO_VPOS_0_WORD_COUNT                   0x1
#define TVO_VPOS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define TVO_VPOS_0_RESET_MASK                   _MK_MASK_CONST(0x801f0000)
#define TVO_VPOS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TVO_VPOS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_VPOS_0_READ_MASK                    _MK_MASK_CONST(0x801f0000)
#define TVO_VPOS_0_WRITE_MASK                   _MK_MASK_CONST(0x801f0000)
// Vertical position (in lines).
#define TVO_VPOS_0_VPOS_LINES_SHIFT                     _MK_SHIFT_CONST(16)
#define TVO_VPOS_0_VPOS_LINES_FIELD                     (_MK_MASK_CONST(0x1f) << TVO_VPOS_0_VPOS_LINES_SHIFT)
#define TVO_VPOS_0_VPOS_LINES_RANGE                     20:16
#define TVO_VPOS_0_VPOS_LINES_WOFFSET                   0x0
#define TVO_VPOS_0_VPOS_LINES_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_VPOS_0_VPOS_LINES_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define TVO_VPOS_0_VPOS_LINES_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_VPOS_0_VPOS_LINES_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Vertical position sign.
#define TVO_VPOS_0_VPOS_SIGN_SHIFT                      _MK_SHIFT_CONST(31)
#define TVO_VPOS_0_VPOS_SIGN_FIELD                      (_MK_MASK_CONST(0x1) << TVO_VPOS_0_VPOS_SIGN_SHIFT)
#define TVO_VPOS_0_VPOS_SIGN_RANGE                      31:31
#define TVO_VPOS_0_VPOS_SIGN_WOFFSET                    0x0
#define TVO_VPOS_0_VPOS_SIGN_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_VPOS_0_VPOS_SIGN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TVO_VPOS_0_VPOS_SIGN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_VPOS_0_VPOS_SIGN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// The NV_PTVO_ENCODER_INDEX register is used to access the tv encoder registers
// (all registers which begin NV_PTVO_INDIR).
// NV_PTVO_ENCODER_INDEX should be written with the address of the encoder 
// register.  For AP15, the cve5 will be used for the encoder.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|               |  ENC_INDEX
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_ENCODER_INDEX                                                  0xd220 // /* RW-4R */ 
// #define NV_PTVO_ENCODER_INDEX_ADDRESS                                          7:0 // /* RW-VF */ 
// 
//                 Figure 7-9  TV Encoder address index
// 
// The NV_PTVO_ENCODER_DATA register is used to access the tv encoder registers.
// NV_PTVO_ENCODER_DATA will read/write to the encoder register indicated
// by NV_PTVO_ENCODER_INDEX.  For AP15, the cve5 will be used for the encoder.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|               |  ENC_DATA
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_ENCODER_DATA                                                   0xd224 // /* RW-4R */ 
// #define NV_PTVO_ENCODER_DATA_VALUE                                             7:0 // /* RW-VF */ 
// 
//                 Figure 7-10  TV Encoder data
// 
//
// To write to the encoder registers, specify REGDATA and REGINDEX and write to the ENCODER_REGISTER.
// REG_RWN bit is used to exercise indirect read access.
// When REG_RWN = 0, REGDATA is indirectly written to encoder register specified by REGINDEX.
// When REG_RWN = 1, content of encoder register specified by REGINDEX is indirectly read and saved 
// for direct read access to ENCODER_REGISTER afterward.
// Read access to this register returns REG_RWN and REGINDEX last written, and REGDATA that is
// last read out from an encoder register.

// Register TVO_ENCODER_REGISTER_0  // TVO encoder register.
// The TV encoder submodule registers are
//  accessed using indirect addressing and this
//  register specifies the index and data of the
//  indirect encoder register.
#define TVO_ENCODER_REGISTER_0                  _MK_ADDR_CONST(0x2b)
#define TVO_ENCODER_REGISTER_0_SECURE                   0x0
#define TVO_ENCODER_REGISTER_0_WORD_COUNT                       0x1
#define TVO_ENCODER_REGISTER_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define TVO_ENCODER_REGISTER_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define TVO_ENCODER_REGISTER_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TVO_ENCODER_REGISTER_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_ENCODER_REGISTER_0_READ_MASK                        _MK_MASK_CONST(0x80ff00ff)
#define TVO_ENCODER_REGISTER_0_WRITE_MASK                       _MK_MASK_CONST(0x80ff00ff)
// Encoder register index.
#define TVO_ENCODER_REGISTER_0_REGINDEX_SHIFT                   _MK_SHIFT_CONST(0)
#define TVO_ENCODER_REGISTER_0_REGINDEX_FIELD                   (_MK_MASK_CONST(0xff) << TVO_ENCODER_REGISTER_0_REGINDEX_SHIFT)
#define TVO_ENCODER_REGISTER_0_REGINDEX_RANGE                   7:0
#define TVO_ENCODER_REGISTER_0_REGINDEX_WOFFSET                 0x0
#define TVO_ENCODER_REGISTER_0_REGINDEX_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_ENCODER_REGISTER_0_REGINDEX_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_ENCODER_REGISTER_0_REGINDEX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_ENCODER_REGISTER_0_REGINDEX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Encoder register data.
#define TVO_ENCODER_REGISTER_0_REGDATA_SHIFT                    _MK_SHIFT_CONST(16)
#define TVO_ENCODER_REGISTER_0_REGDATA_FIELD                    (_MK_MASK_CONST(0xff) << TVO_ENCODER_REGISTER_0_REGDATA_SHIFT)
#define TVO_ENCODER_REGISTER_0_REGDATA_RANGE                    23:16
#define TVO_ENCODER_REGISTER_0_REGDATA_WOFFSET                  0x0
#define TVO_ENCODER_REGISTER_0_REGDATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_ENCODER_REGISTER_0_REGDATA_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_ENCODER_REGISTER_0_REGDATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_ENCODER_REGISTER_0_REGDATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// 0 for normal write access
// 1 for read access to encoder register specified by REGINDEX 
#define TVO_ENCODER_REGISTER_0_REG_RWN_SHIFT                    _MK_SHIFT_CONST(31)
#define TVO_ENCODER_REGISTER_0_REG_RWN_FIELD                    (_MK_MASK_CONST(0x1) << TVO_ENCODER_REGISTER_0_REG_RWN_SHIFT)
#define TVO_ENCODER_REGISTER_0_REG_RWN_RANGE                    31:31
#define TVO_ENCODER_REGISTER_0_REG_RWN_WOFFSET                  0x0
#define TVO_ENCODER_REGISTER_0_REG_RWN_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_ENCODER_REGISTER_0_REG_RWN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_ENCODER_REGISTER_0_REG_RWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_ENCODER_REGISTER_0_REG_RWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 44 [0x2c] 
// reserved to preserve relative index of TVO
// register due to merging of ENCODER_INDEX
// and ENCODER_DATA.
// The NV_PTVO_ENCODER_STATUS1 will indicate various status of the internal encoder.
// CORE_ID will return the ID value of the internal TV encoder core. ID = 0
// is the ID for the cve5 core used on AP15.
// VBLANK will return 1, if the TV encoder is in VBLANK.
// LINE will return the line number the TV encoder is currently displaying.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0|                   | 0 0 0 0 0 0 0| |               |  STATUS1
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_ENCODER_STATUS1                                                0xd228 // /* R--4R */ 
// #define NV_PTVO_ENCODER_STATUS1_CORE_ID                                        7:0 // /* R--VF */ 
// #define NV_PTVO_ENCODER_STATUS1_VBLANK                                         8:8 // /* R--VF */ 
// #define NV_PTVO_ENCODER_STATUS1_LINE                                           25:16 // /* R--VF */ 
// 
//                 Figure 7-11  Encoder status 1
// 

// Register TVO_ENCODER_STATUS1_0  // TVO encoder status.
// This register is read-only and it indicates
//  various status of the TV encoder.
#define TVO_ENCODER_STATUS1_0                   _MK_ADDR_CONST(0x2d)
#define TVO_ENCODER_STATUS1_0_SECURE                    0x0
#define TVO_ENCODER_STATUS1_0_WORD_COUNT                        0x1
#define TVO_ENCODER_STATUS1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS1_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS1_0_READ_MASK                         _MK_MASK_CONST(0x3ff01ff)
#define TVO_ENCODER_STATUS1_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
// Core ID.
// This returns the value of 0.
#define TVO_ENCODER_STATUS1_0_CORE_ID_SHIFT                     _MK_SHIFT_CONST(0)
#define TVO_ENCODER_STATUS1_0_CORE_ID_FIELD                     (_MK_MASK_CONST(0xff) << TVO_ENCODER_STATUS1_0_CORE_ID_SHIFT)
#define TVO_ENCODER_STATUS1_0_CORE_ID_RANGE                     7:0
#define TVO_ENCODER_STATUS1_0_CORE_ID_WOFFSET                   0x0
#define TVO_ENCODER_STATUS1_0_CORE_ID_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS1_0_CORE_ID_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS1_0_CORE_ID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS1_0_CORE_ID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Vertical blank.
// This returns 0 when the encoder is not in
//  vertical blank area and 1 when the encoder
//  is in vertical blank area.
#define TVO_ENCODER_STATUS1_0_VBLANK_SHIFT                      _MK_SHIFT_CONST(8)
#define TVO_ENCODER_STATUS1_0_VBLANK_FIELD                      (_MK_MASK_CONST(0x1) << TVO_ENCODER_STATUS1_0_VBLANK_SHIFT)
#define TVO_ENCODER_STATUS1_0_VBLANK_RANGE                      8:8
#define TVO_ENCODER_STATUS1_0_VBLANK_WOFFSET                    0x0
#define TVO_ENCODER_STATUS1_0_VBLANK_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS1_0_VBLANK_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS1_0_VBLANK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS1_0_VBLANK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// Line number.
// This returns the line number that is
//  currently being displayed by the TV encoder.
#define TVO_ENCODER_STATUS1_0_LINE_SHIFT                        _MK_SHIFT_CONST(16)
#define TVO_ENCODER_STATUS1_0_LINE_FIELD                        (_MK_MASK_CONST(0x3ff) << TVO_ENCODER_STATUS1_0_LINE_SHIFT)
#define TVO_ENCODER_STATUS1_0_LINE_RANGE                        25:16
#define TVO_ENCODER_STATUS1_0_LINE_WOFFSET                      0x0
#define TVO_ENCODER_STATUS1_0_LINE_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS1_0_LINE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS1_0_LINE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS1_0_LINE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// The NV_PTVO_ENCODER_STATUS2 will indicate various status of the internal encoder.
// Bit 0 indicates a tv encoder input fifo underrun.  
// Bit 4 indicates a tv encoder input fifo overrun.
// The NV_PTVO_ENCODER_STATUS2_MV_BOND_OPTION bit indicates the state of the 
// macrovision bond option: 
//      1 =  chip is not macrovision-capable
//      0 =  chip is macrovision-capable
// 
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| |0 0 0| | STATUS2
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_ENCODER_STATUS2                                                0xd22c // /* R--4R */ 
// #define NV_PTVO_ENCODER_STATUS2_IFIFO_UNDERRUN                                 0:0 // /* R--VF */ 
// #define NV_PTVO_ENCODER_STATUS2_IFIFO_OVERRUN                                  4:4 // /* R--VF */ 
// #define NV_PTVO_ENCODER_STATUS2_MV_BOND_OPTION                                 8:8 // /* R--VF */ 
// 
//                 Figure 7-12  Encoder status 2
// 

// Register TVO_ENCODER_STATUS2_0  // TVO encoder status 2.
// This register is read-only and it indicates
//  various status of the TV encoder.
#define TVO_ENCODER_STATUS2_0                   _MK_ADDR_CONST(0x2e)
#define TVO_ENCODER_STATUS2_0_SECURE                    0x0
#define TVO_ENCODER_STATUS2_0_WORD_COUNT                        0x1
#define TVO_ENCODER_STATUS2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS2_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS2_0_READ_MASK                         _MK_MASK_CONST(0x111)
#define TVO_ENCODER_STATUS2_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
// TV encoder input FIFO underrun.
#define TVO_ENCODER_STATUS2_0_IFIFO_UNDERRUN_SHIFT                      _MK_SHIFT_CONST(0)
#define TVO_ENCODER_STATUS2_0_IFIFO_UNDERRUN_FIELD                      (_MK_MASK_CONST(0x1) << TVO_ENCODER_STATUS2_0_IFIFO_UNDERRUN_SHIFT)
#define TVO_ENCODER_STATUS2_0_IFIFO_UNDERRUN_RANGE                      0:0
#define TVO_ENCODER_STATUS2_0_IFIFO_UNDERRUN_WOFFSET                    0x0
#define TVO_ENCODER_STATUS2_0_IFIFO_UNDERRUN_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS2_0_IFIFO_UNDERRUN_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS2_0_IFIFO_UNDERRUN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS2_0_IFIFO_UNDERRUN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS2_0_IFIFO_UNDERRUN_NORMAL                     _MK_ENUM_CONST(0)    // // no input FIFO underrun detected

#define TVO_ENCODER_STATUS2_0_IFIFO_UNDERRUN_UNDERRUN                   _MK_ENUM_CONST(1)    // // input FIFO underrun detected


// TV encoder input FIFO overrun.
#define TVO_ENCODER_STATUS2_0_IFIFO_OVERRUN_SHIFT                       _MK_SHIFT_CONST(4)
#define TVO_ENCODER_STATUS2_0_IFIFO_OVERRUN_FIELD                       (_MK_MASK_CONST(0x1) << TVO_ENCODER_STATUS2_0_IFIFO_OVERRUN_SHIFT)
#define TVO_ENCODER_STATUS2_0_IFIFO_OVERRUN_RANGE                       4:4
#define TVO_ENCODER_STATUS2_0_IFIFO_OVERRUN_WOFFSET                     0x0
#define TVO_ENCODER_STATUS2_0_IFIFO_OVERRUN_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS2_0_IFIFO_OVERRUN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS2_0_IFIFO_OVERRUN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS2_0_IFIFO_OVERRUN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS2_0_IFIFO_OVERRUN_NORMAL                      _MK_ENUM_CONST(0)    // // no input FIFO overrun detected

#define TVO_ENCODER_STATUS2_0_IFIFO_OVERRUN_OVERRUN                     _MK_ENUM_CONST(1)    // // input FIFO overrun detected


// Macrovision bond option.
#define TVO_ENCODER_STATUS2_0_MV_BOND_OPTION_SHIFT                      _MK_SHIFT_CONST(8)
#define TVO_ENCODER_STATUS2_0_MV_BOND_OPTION_FIELD                      (_MK_MASK_CONST(0x1) << TVO_ENCODER_STATUS2_0_MV_BOND_OPTION_SHIFT)
#define TVO_ENCODER_STATUS2_0_MV_BOND_OPTION_RANGE                      8:8
#define TVO_ENCODER_STATUS2_0_MV_BOND_OPTION_WOFFSET                    0x0
#define TVO_ENCODER_STATUS2_0_MV_BOND_OPTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS2_0_MV_BOND_OPTION_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS2_0_MV_BOND_OPTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS2_0_MV_BOND_OPTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS2_0_MV_BOND_OPTION_CAPABLE                    _MK_ENUM_CONST(0)    // // Macrovision is supported

#define TVO_ENCODER_STATUS2_0_MV_BOND_OPTION_NOT_CAPABLE                        _MK_ENUM_CONST(1)    // // Macrovision is not supported


// The NV_PTVO_ENCODER_STATUS3 will indicate various status of the internal encoder.
// This status register includes calculated overscan front, back, top, and bottom
// border width.
// 
// OVERSCAN_HDIFF = tvo_dst_hres - hs2all_h_dest_size;
// HPOS_INIT      = (-hpos && (hpos > hdiff))  ? (tvo_hpos - hdiff) : 0;
// OVERSCAN_VDIFF = tvo_dst_vres - vs2enc_v_dest_size;
// VPOS_INIT      = (-vpos) ? abs(tvo_pos - vdiff) : 0;
// VPOS_INIT_SIGN = (hdiff < tvo_vpos);
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0|             |0|             |0|             |0|             | STATUS3
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_ENCODER_STATUS3                                                0xd230 // /* R--4R */ 
// #define NV_PTVO_ENCODER_STATUS3_OVERSCAN_HDIFF                                 6:0 // /* R--VF */ 
// #define NV_PTVO_ENCODER_STATUS3_HPOS_INIT                                      13:8 // /* R--VF */ 
// #define NV_PTVO_ENCODER_STATUS3_OVERSCAN_VDIFF                                 22:16 // /* R--VF */ 
// #define NV_PTVO_ENCODER_STATUS3_VPOS_INIT                                      28:24 // /* R--VF */ 
// #define NV_PTVO_ENCODER_STATUS3_VPOS_INIT_SIGN                                 29:29 // /* R--VF */ 
// 
//                 Figure 7-13  Encoder status 3
// 

// Register TVO_ENCODER_STATUS3_0  // TVO encoder status 3.
// This register is read-only and it indicates
//  various status of the TV encoder.
#define TVO_ENCODER_STATUS3_0                   _MK_ADDR_CONST(0x2f)
#define TVO_ENCODER_STATUS3_0_SECURE                    0x0
#define TVO_ENCODER_STATUS3_0_WORD_COUNT                        0x1
#define TVO_ENCODER_STATUS3_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS3_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS3_0_READ_MASK                         _MK_MASK_CONST(0x3f7f3f7f)
#define TVO_ENCODER_STATUS3_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
// Overscan horizontal difference.
// 
#define TVO_ENCODER_STATUS3_0_OVERSCAN_HDIFF_SHIFT                      _MK_SHIFT_CONST(0)
#define TVO_ENCODER_STATUS3_0_OVERSCAN_HDIFF_FIELD                      (_MK_MASK_CONST(0x7f) << TVO_ENCODER_STATUS3_0_OVERSCAN_HDIFF_SHIFT)
#define TVO_ENCODER_STATUS3_0_OVERSCAN_HDIFF_RANGE                      6:0
#define TVO_ENCODER_STATUS3_0_OVERSCAN_HDIFF_WOFFSET                    0x0
#define TVO_ENCODER_STATUS3_0_OVERSCAN_HDIFF_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS3_0_OVERSCAN_HDIFF_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS3_0_OVERSCAN_HDIFF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS3_0_OVERSCAN_HDIFF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// Horizontal position initial value.
// 
#define TVO_ENCODER_STATUS3_0_HPOS_INIT_SHIFT                   _MK_SHIFT_CONST(8)
#define TVO_ENCODER_STATUS3_0_HPOS_INIT_FIELD                   (_MK_MASK_CONST(0x3f) << TVO_ENCODER_STATUS3_0_HPOS_INIT_SHIFT)
#define TVO_ENCODER_STATUS3_0_HPOS_INIT_RANGE                   13:8
#define TVO_ENCODER_STATUS3_0_HPOS_INIT_WOFFSET                 0x0
#define TVO_ENCODER_STATUS3_0_HPOS_INIT_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS3_0_HPOS_INIT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS3_0_HPOS_INIT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS3_0_HPOS_INIT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Overscan vertical difference.
// 
#define TVO_ENCODER_STATUS3_0_OVERSCAN_VDIFF_SHIFT                      _MK_SHIFT_CONST(16)
#define TVO_ENCODER_STATUS3_0_OVERSCAN_VDIFF_FIELD                      (_MK_MASK_CONST(0x7f) << TVO_ENCODER_STATUS3_0_OVERSCAN_VDIFF_SHIFT)
#define TVO_ENCODER_STATUS3_0_OVERSCAN_VDIFF_RANGE                      22:16
#define TVO_ENCODER_STATUS3_0_OVERSCAN_VDIFF_WOFFSET                    0x0
#define TVO_ENCODER_STATUS3_0_OVERSCAN_VDIFF_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS3_0_OVERSCAN_VDIFF_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS3_0_OVERSCAN_VDIFF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS3_0_OVERSCAN_VDIFF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// Vertical position initial value.
// 
#define TVO_ENCODER_STATUS3_0_VPOS_INIT_SHIFT                   _MK_SHIFT_CONST(24)
#define TVO_ENCODER_STATUS3_0_VPOS_INIT_FIELD                   (_MK_MASK_CONST(0x1f) << TVO_ENCODER_STATUS3_0_VPOS_INIT_SHIFT)
#define TVO_ENCODER_STATUS3_0_VPOS_INIT_RANGE                   28:24
#define TVO_ENCODER_STATUS3_0_VPOS_INIT_WOFFSET                 0x0
#define TVO_ENCODER_STATUS3_0_VPOS_INIT_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS3_0_VPOS_INIT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS3_0_VPOS_INIT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS3_0_VPOS_INIT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Vertical position initial value sign.
// 
#define TVO_ENCODER_STATUS3_0_VPOS_INIT_SIGN_SHIFT                      _MK_SHIFT_CONST(29)
#define TVO_ENCODER_STATUS3_0_VPOS_INIT_SIGN_FIELD                      (_MK_MASK_CONST(0x1) << TVO_ENCODER_STATUS3_0_VPOS_INIT_SIGN_SHIFT)
#define TVO_ENCODER_STATUS3_0_VPOS_INIT_SIGN_RANGE                      29:29
#define TVO_ENCODER_STATUS3_0_VPOS_INIT_SIGN_WOFFSET                    0x0
#define TVO_ENCODER_STATUS3_0_VPOS_INIT_SIGN_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS3_0_VPOS_INIT_SIGN_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS3_0_VPOS_INIT_SIGN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_ENCODER_STATUS3_0_VPOS_INIT_SIGN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// The NV_PTVO_TELETEXT registers contain data to be transmitted
// over the teletext port of the cve5. (Should there be a 
// status bit to indicate when the teletext has been sent?)
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                                               |  TELETEXT
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_TELETEXT(i)                                                    0x0 // /* RW-4A */ 
// #define NV_PTVO_TELETEXT__SIZE_1                                               4 // /* */  
// #define NV_PTVO_TELETEXT_DATA                                                  31:0 // /* RW-VF */ 
// 
//                 Figure 7-14  Encoder tt status
// The next four registers can be used to send data to be transmitted over the teletext
// port of the TV encoder submodule.

// Register TVO_TELETEXT0_0  // TVO_Teletext registers 0
#define TVO_TELETEXT0_0                 _MK_ADDR_CONST(0x30)
#define TVO_TELETEXT0_0_SECURE                  0x0
#define TVO_TELETEXT0_0_WORD_COUNT                      0x1
#define TVO_TELETEXT0_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define TVO_TELETEXT0_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define TVO_TELETEXT0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define TVO_TELETEXT0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define TVO_TELETEXT0_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define TVO_TELETEXT0_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
// TVO_Teletext registers 0 data
#define TVO_TELETEXT0_0_TELETEXT0_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define TVO_TELETEXT0_0_TELETEXT0_DATA_FIELD                    (_MK_MASK_CONST(0xffffffff) << TVO_TELETEXT0_0_TELETEXT0_DATA_SHIFT)
#define TVO_TELETEXT0_0_TELETEXT0_DATA_RANGE                    31:0
#define TVO_TELETEXT0_0_TELETEXT0_DATA_WOFFSET                  0x0
#define TVO_TELETEXT0_0_TELETEXT0_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_TELETEXT0_0_TELETEXT0_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_TELETEXT0_0_TELETEXT0_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_TELETEXT0_0_TELETEXT0_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register TVO_TELETEXT1_0  // TVO_Teletext registers 1
#define TVO_TELETEXT1_0                 _MK_ADDR_CONST(0x31)
#define TVO_TELETEXT1_0_SECURE                  0x0
#define TVO_TELETEXT1_0_WORD_COUNT                      0x1
#define TVO_TELETEXT1_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define TVO_TELETEXT1_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define TVO_TELETEXT1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define TVO_TELETEXT1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define TVO_TELETEXT1_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define TVO_TELETEXT1_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
// TVO_Teletext registers 1 data
#define TVO_TELETEXT1_0_TELETEXT1_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define TVO_TELETEXT1_0_TELETEXT1_DATA_FIELD                    (_MK_MASK_CONST(0xffffffff) << TVO_TELETEXT1_0_TELETEXT1_DATA_SHIFT)
#define TVO_TELETEXT1_0_TELETEXT1_DATA_RANGE                    31:0
#define TVO_TELETEXT1_0_TELETEXT1_DATA_WOFFSET                  0x0
#define TVO_TELETEXT1_0_TELETEXT1_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_TELETEXT1_0_TELETEXT1_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_TELETEXT1_0_TELETEXT1_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_TELETEXT1_0_TELETEXT1_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register TVO_TELETEXT2_0  // TVO_Teletext registers 2
#define TVO_TELETEXT2_0                 _MK_ADDR_CONST(0x32)
#define TVO_TELETEXT2_0_SECURE                  0x0
#define TVO_TELETEXT2_0_WORD_COUNT                      0x1
#define TVO_TELETEXT2_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define TVO_TELETEXT2_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define TVO_TELETEXT2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define TVO_TELETEXT2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define TVO_TELETEXT2_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define TVO_TELETEXT2_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
// TVO_Teletext registers 2 data
#define TVO_TELETEXT2_0_TELETEXT2_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define TVO_TELETEXT2_0_TELETEXT2_DATA_FIELD                    (_MK_MASK_CONST(0xffffffff) << TVO_TELETEXT2_0_TELETEXT2_DATA_SHIFT)
#define TVO_TELETEXT2_0_TELETEXT2_DATA_RANGE                    31:0
#define TVO_TELETEXT2_0_TELETEXT2_DATA_WOFFSET                  0x0
#define TVO_TELETEXT2_0_TELETEXT2_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_TELETEXT2_0_TELETEXT2_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_TELETEXT2_0_TELETEXT2_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_TELETEXT2_0_TELETEXT2_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register TVO_TELETEXT3_0  // TVO_Teletext registers 3
#define TVO_TELETEXT3_0                 _MK_ADDR_CONST(0x33)
#define TVO_TELETEXT3_0_SECURE                  0x0
#define TVO_TELETEXT3_0_WORD_COUNT                      0x1
#define TVO_TELETEXT3_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define TVO_TELETEXT3_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define TVO_TELETEXT3_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define TVO_TELETEXT3_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define TVO_TELETEXT3_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define TVO_TELETEXT3_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
// TVO_Teletext registers 3 data
#define TVO_TELETEXT3_0_TELETEXT3_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define TVO_TELETEXT3_0_TELETEXT3_DATA_FIELD                    (_MK_MASK_CONST(0xffffffff) << TVO_TELETEXT3_0_TELETEXT3_DATA_SHIFT)
#define TVO_TELETEXT3_0_TELETEXT3_DATA_RANGE                    31:0
#define TVO_TELETEXT3_0_TELETEXT3_DATA_WOFFSET                  0x0
#define TVO_TELETEXT3_0_TELETEXT3_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_TELETEXT3_0_TELETEXT3_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_TELETEXT3_0_TELETEXT3_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_TELETEXT3_0_TELETEXT3_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// The DEBUG control register controls various overrides for the encoder.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| | |0 0 0| |0 0 0| | DEBUG
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_DEBUG                                                          0xd244 // /* RW-4R */ 
// #define NV_PTVO_DEBUG_INPUT_COLOR                                              0:0 // /* RWIVF */ 
// #define NV_PTVO_DEBUG_INPUT_COLOR_NO_OVERRIDE                                  0 // /* RWI-V */ 
// #define NV_PTVO_DEBUG_INPUT_COLOR_OVERRIDE                                     1 // /* RW--V */ 
// #define NV_PTVO_DEBUG_CRTC_CLOCK                                               4:4 // /* RWIVF */ 
// #define NV_PTVO_DEBUG_CRTC_CLOCK_NO_OVERRIDE                                   0 // /* RWI-V */ 
// #define NV_PTVO_DEBUG_CRTC_CLOCK_OVERRIDE                                      1 // /* RW--V */ 
// #define NV_PTVO_DEBUG_CRTC_DIVIDER                                             9:8 // /* RW-VF */ 
// #define NV_PTVO_DEBUG_CRTC_DIVIDER_1TO1                                        0 // /* RW--V */ 
// #define NV_PTVO_DEBUG_CRTC_DIVIDER_1TO2                                        1 // /* RW--V */ 
// #define NV_PTVO_DEBUG_CRTC_DIVIDER_1TO4                                        3 // /* RW--V */ 

// Register TVO_ENCODER_DEBUG_0  // TVO Encoder Debug register.
// This may be used to override some TV encoder
//  parameter setting for debugging.
#define TVO_ENCODER_DEBUG_0                     _MK_ADDR_CONST(0x34)
#define TVO_ENCODER_DEBUG_0_SECURE                      0x0
#define TVO_ENCODER_DEBUG_0_WORD_COUNT                  0x1
#define TVO_ENCODER_DEBUG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_ENCODER_DEBUG_0_RESET_MASK                  _MK_MASK_CONST(0x11)
#define TVO_ENCODER_DEBUG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_ENCODER_DEBUG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_ENCODER_DEBUG_0_READ_MASK                   _MK_MASK_CONST(0x311)
#define TVO_ENCODER_DEBUG_0_WRITE_MASK                  _MK_MASK_CONST(0x311)
// Input color
#define TVO_ENCODER_DEBUG_0_INPUT_COLOR_SHIFT                   _MK_SHIFT_CONST(0)
#define TVO_ENCODER_DEBUG_0_INPUT_COLOR_FIELD                   (_MK_MASK_CONST(0x1) << TVO_ENCODER_DEBUG_0_INPUT_COLOR_SHIFT)
#define TVO_ENCODER_DEBUG_0_INPUT_COLOR_RANGE                   0:0
#define TVO_ENCODER_DEBUG_0_INPUT_COLOR_WOFFSET                 0x0
#define TVO_ENCODER_DEBUG_0_INPUT_COLOR_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_ENCODER_DEBUG_0_INPUT_COLOR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TVO_ENCODER_DEBUG_0_INPUT_COLOR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_ENCODER_DEBUG_0_INPUT_COLOR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TVO_ENCODER_DEBUG_0_INPUT_COLOR_NO_OVERRIDE                     _MK_ENUM_CONST(0)    // // no override

#define TVO_ENCODER_DEBUG_0_INPUT_COLOR_OVERRIDE                        _MK_ENUM_CONST(1)    // // override TV encoder input with INPUT_COLOR
//  register value


// CRTC clock.
#define TVO_ENCODER_DEBUG_0_CRTC_CLOCK_SHIFT                    _MK_SHIFT_CONST(4)
#define TVO_ENCODER_DEBUG_0_CRTC_CLOCK_FIELD                    (_MK_MASK_CONST(0x1) << TVO_ENCODER_DEBUG_0_CRTC_CLOCK_SHIFT)
#define TVO_ENCODER_DEBUG_0_CRTC_CLOCK_RANGE                    4:4
#define TVO_ENCODER_DEBUG_0_CRTC_CLOCK_WOFFSET                  0x0
#define TVO_ENCODER_DEBUG_0_CRTC_CLOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_ENCODER_DEBUG_0_CRTC_CLOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TVO_ENCODER_DEBUG_0_CRTC_CLOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_ENCODER_DEBUG_0_CRTC_CLOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_ENCODER_DEBUG_0_CRTC_CLOCK_NO_OVERRIDE                      _MK_ENUM_CONST(0)    // // no override

#define TVO_ENCODER_DEBUG_0_CRTC_CLOCK_OVERRIDE                 _MK_ENUM_CONST(1)    // // override


// CRTC divider.
// This controls generation of display clock
//  from TVO clock which is used by the H and V
//  scalers.
#define TVO_ENCODER_DEBUG_0_CRTC_DIVIDER_SHIFT                  _MK_SHIFT_CONST(8)
#define TVO_ENCODER_DEBUG_0_CRTC_DIVIDER_FIELD                  (_MK_MASK_CONST(0x3) << TVO_ENCODER_DEBUG_0_CRTC_DIVIDER_SHIFT)
#define TVO_ENCODER_DEBUG_0_CRTC_DIVIDER_RANGE                  9:8
#define TVO_ENCODER_DEBUG_0_CRTC_DIVIDER_WOFFSET                        0x0
#define TVO_ENCODER_DEBUG_0_CRTC_DIVIDER_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_ENCODER_DEBUG_0_CRTC_DIVIDER_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_ENCODER_DEBUG_0_CRTC_DIVIDER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_ENCODER_DEBUG_0_CRTC_DIVIDER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_ENCODER_DEBUG_0_CRTC_DIVIDER_CD1TO1                 _MK_ENUM_CONST(0)    // // display clock is same frequency as TVO clock

#define TVO_ENCODER_DEBUG_0_CRTC_DIVIDER_CD1TO2                 _MK_ENUM_CONST(1)    // // display clock is 1/2 TVO clock frequency

#define TVO_ENCODER_DEBUG_0_CRTC_DIVIDER_CD1TO4                 _MK_ENUM_CONST(3)    // // display clock is 1/4 TVO clock frequency


// The INPUT_COLOR control register defines the color to force on the 
// input to the TV encoder when the INPUT_COLOR_OVERRIDE bit in the DEBUG
// is set. 
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0|               |               |               | INPUT_COLOR
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// #define NV_PTVO_INPUT_COLOR                                                    0xd248 // /* RW-4R */ 
// #define NV_PTVO_INPUT_COLOR_Y                                                  7:0 // /* RW-VF */ 
// #define NV_PTVO_INPUT_COLOR_CB                                                 15:8 // /* RW-VF */ 
// #define NV_PTVO_INPUT_COLOR_CR                                                 23:16 // /* RW-VF */ 

// Register TVO_INPUT_COLOR_0  // TVO Input override Color.
// This defines the TV encoder input color when
//  INPUT_COLOR is set to OVERRIDE in DEBUG
//  register.
#define TVO_INPUT_COLOR_0                       _MK_ADDR_CONST(0x35)
#define TVO_INPUT_COLOR_0_SECURE                        0x0
#define TVO_INPUT_COLOR_0_WORD_COUNT                    0x1
#define TVO_INPUT_COLOR_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define TVO_INPUT_COLOR_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define TVO_INPUT_COLOR_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TVO_INPUT_COLOR_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_INPUT_COLOR_0_READ_MASK                     _MK_MASK_CONST(0xffffff)
#define TVO_INPUT_COLOR_0_WRITE_MASK                    _MK_MASK_CONST(0xffffff)
// Y input override color.
#define TVO_INPUT_COLOR_0_INPUT_Y_SHIFT                 _MK_SHIFT_CONST(0)
#define TVO_INPUT_COLOR_0_INPUT_Y_FIELD                 (_MK_MASK_CONST(0xff) << TVO_INPUT_COLOR_0_INPUT_Y_SHIFT)
#define TVO_INPUT_COLOR_0_INPUT_Y_RANGE                 7:0
#define TVO_INPUT_COLOR_0_INPUT_Y_WOFFSET                       0x0
#define TVO_INPUT_COLOR_0_INPUT_Y_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_INPUT_COLOR_0_INPUT_Y_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_INPUT_COLOR_0_INPUT_Y_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_INPUT_COLOR_0_INPUT_Y_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// Cb input override color.
#define TVO_INPUT_COLOR_0_INPUT_CB_SHIFT                        _MK_SHIFT_CONST(8)
#define TVO_INPUT_COLOR_0_INPUT_CB_FIELD                        (_MK_MASK_CONST(0xff) << TVO_INPUT_COLOR_0_INPUT_CB_SHIFT)
#define TVO_INPUT_COLOR_0_INPUT_CB_RANGE                        15:8
#define TVO_INPUT_COLOR_0_INPUT_CB_WOFFSET                      0x0
#define TVO_INPUT_COLOR_0_INPUT_CB_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_INPUT_COLOR_0_INPUT_CB_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TVO_INPUT_COLOR_0_INPUT_CB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_INPUT_COLOR_0_INPUT_CB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// Cr input override color.
#define TVO_INPUT_COLOR_0_INPUT_CR_SHIFT                        _MK_SHIFT_CONST(16)
#define TVO_INPUT_COLOR_0_INPUT_CR_FIELD                        (_MK_MASK_CONST(0xff) << TVO_INPUT_COLOR_0_INPUT_CR_SHIFT)
#define TVO_INPUT_COLOR_0_INPUT_CR_RANGE                        23:16
#define TVO_INPUT_COLOR_0_INPUT_CR_WOFFSET                      0x0
#define TVO_INPUT_COLOR_0_INPUT_CR_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_INPUT_COLOR_0_INPUT_CR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TVO_INPUT_COLOR_0_INPUT_CR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_INPUT_COLOR_0_INPUT_CR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// The CRC_CONTROL register enables capturing of a CRC at various
// points of the TV pipeline.  
// 
// The vsync capture mode works as follows:
// Every vsync, if the corresponding field enable bit is set, the checksum
// for that field is captured in a sw-readable reg (see following regs).
// If the corresponding field enable bit is not set then the reg value will
// not be changed from the previous vsync.  The crc computation is initialized
// to 0's at each vsync.  
// 
// The trigger capture mode works as follows:
// A trigger value (# of pixels) is programmed.  The trigger value should be no
// greater than the # of pixels in a field.  After the specified # of pixels
// has been output, if the corresponding field enable bit is set, the crc value
// will be captured in a sw-readable reg (see below).  If the corresponding field
// enable bit is not set, then the reg value in not modified.  The crc computation
// is initialized to 0's at each vsync.  If the trigger value is 0, then this mode
// is not enabled.  Since there may be a different # of pixels are each stage, there
// will be a different trigger value for each stage.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| |0 0 0| |0 0 0| |0 0 0| | CRC_CONTROL
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// #define NV_PTVO_CRC_CONTROL                                                    0xd24c // /* RW-4R */ 
// #define NV_PTVO_CRC_CONTROL_VSYNC_CAPTURE                                      0:0 // /* RWIVF */ 
// #define NV_PTVO_CRC_CONTROL_VSYNC_CAPTURE_DISABLE                              0 // /* RWI-V */ 
// #define NV_PTVO_CRC_CONTROL_VSYNC_CAPTURE_ENABLE                               1 // /* RW--V */ 
// #define NV_PTVO_CRC_CONTROL_TRIGGER_CAPTURE                                    4:4 // /* RWIVF */ 
// #define NV_PTVO_CRC_CONTROL_TRIGGER_CAPTURE_DISABLE                            0 // /* RWI-V */ 
// #define NV_PTVO_CRC_CONTROL_TRIGGER_CAPTURE_ENABLE                             1 // /* RW--V */ 
// #define NV_PTVO_CRC_CONTROL_FIELD1                                             8:8 // /* RWIVF */ 
// #define NV_PTVO_CRC_CONTROL_FIELD1_DISABLE                                     0 // /* RWI-V */ 
// #define NV_PTVO_CRC_CONTROL_FIELD1_ENABLE                                      1 // /* RW--V */ 
// #define NV_PTVO_CRC_CONTROL_FIELD2                                             12:12 // /* RWIVF */ 
// #define NV_PTVO_CRC_CONTROL_FIELD2_DISABLE                                     0 // /* RWI-V */ 
// #define NV_PTVO_CRC_CONTROL_FIELD2_ENABLE                                      1 // /* RW--V */ 
// #define NV_PTVO_CRC_CONTROL_OUT_VALID                                          16:16 // /* RWIVF */ 
// #define NV_PTVO_CRC_CONTROL_OUT_VALID_ALL                                      0 // /* RWI-V */ 

// Register TVO_CRC_CONTROL_0  // TVO CRC control.
// This enables capturing of CRC at various
//  point of the TVO pipeline.
#define TVO_CRC_CONTROL_0                       _MK_ADDR_CONST(0x36)
#define TVO_CRC_CONTROL_0_SECURE                        0x0
#define TVO_CRC_CONTROL_0_WORD_COUNT                    0x1
#define TVO_CRC_CONTROL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define TVO_CRC_CONTROL_0_RESET_MASK                    _MK_MASK_CONST(0x11111)
#define TVO_CRC_CONTROL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define TVO_CRC_CONTROL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_CRC_CONTROL_0_READ_MASK                     _MK_MASK_CONST(0x11111)
#define TVO_CRC_CONTROL_0_WRITE_MASK                    _MK_MASK_CONST(0x11111)
// Vertical Sync CRC Capture.
// At each V sync, if the corresponding field
//  enable bit is set, the checksum is captured
//  in a set of V Sync CRC checksum registers
//  that can be read by software.
// If the corresponding field enable bit is not
//  set, CRC capturing is not performed and the
//  V Sync CRC checksum registers will not be
//  modified.
#define TVO_CRC_CONTROL_0_VSYNC_CAPTURE_SHIFT                   _MK_SHIFT_CONST(0)
#define TVO_CRC_CONTROL_0_VSYNC_CAPTURE_FIELD                   (_MK_MASK_CONST(0x1) << TVO_CRC_CONTROL_0_VSYNC_CAPTURE_SHIFT)
#define TVO_CRC_CONTROL_0_VSYNC_CAPTURE_RANGE                   0:0
#define TVO_CRC_CONTROL_0_VSYNC_CAPTURE_WOFFSET                 0x0
#define TVO_CRC_CONTROL_0_VSYNC_CAPTURE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_CRC_CONTROL_0_VSYNC_CAPTURE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TVO_CRC_CONTROL_0_VSYNC_CAPTURE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_CRC_CONTROL_0_VSYNC_CAPTURE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TVO_CRC_CONTROL_0_VSYNC_CAPTURE_DISABLE                 _MK_ENUM_CONST(0)    // // V Sync CRC capturing is disabled

#define TVO_CRC_CONTROL_0_VSYNC_CAPTURE_ENABLE                  _MK_ENUM_CONST(1)    // // V Sync CRC capturing is enabled for the
//  specified fields


// Trigger CRC Capture.
// At each V sync, if the corresponding field
//  enable is set, CRC capturing starts when the
//  specified number of pixels in the trigger is
//  reached and capturing continues till the end
//  of the field. The resulting checksum can
//  be read by software from a set of Trigger
//  CRC checksum registers.
// The trigger value (number of pixels) is
//  programmed in a set of trigger value
//  registers and since there may be different
//  number of pixels at each stage, trigger
//  values may be programmed differently at each
//  stage.
// The trigger value should not be larger than
//  the number of pixels in a field and if the
//  trigger is programmed to 0 then CRC
//  capturing is disabled.
// If the corresponding field enable bit is not
//  set, CRC capturing is not performed and the
//  trigger CRC checksum registers will not be`
//  modified.
#define TVO_CRC_CONTROL_0_TRIGGER_CAPTURE_SHIFT                 _MK_SHIFT_CONST(4)
#define TVO_CRC_CONTROL_0_TRIGGER_CAPTURE_FIELD                 (_MK_MASK_CONST(0x1) << TVO_CRC_CONTROL_0_TRIGGER_CAPTURE_SHIFT)
#define TVO_CRC_CONTROL_0_TRIGGER_CAPTURE_RANGE                 4:4
#define TVO_CRC_CONTROL_0_TRIGGER_CAPTURE_WOFFSET                       0x0
#define TVO_CRC_CONTROL_0_TRIGGER_CAPTURE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_CRC_CONTROL_0_TRIGGER_CAPTURE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TVO_CRC_CONTROL_0_TRIGGER_CAPTURE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_CRC_CONTROL_0_TRIGGER_CAPTURE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_CRC_CONTROL_0_TRIGGER_CAPTURE_DISABLE                       _MK_ENUM_CONST(0)    // // Trigger CRC capturing is disabled

#define TVO_CRC_CONTROL_0_TRIGGER_CAPTURE_ENABLE                        _MK_ENUM_CONST(1)    // // Trigger CRC capturing is enabled for the
//  specified fields


// CRC capture for field 1.
#define TVO_CRC_CONTROL_0_CRC_FIELD1_SHIFT                      _MK_SHIFT_CONST(8)
#define TVO_CRC_CONTROL_0_CRC_FIELD1_FIELD                      (_MK_MASK_CONST(0x1) << TVO_CRC_CONTROL_0_CRC_FIELD1_SHIFT)
#define TVO_CRC_CONTROL_0_CRC_FIELD1_RANGE                      8:8
#define TVO_CRC_CONTROL_0_CRC_FIELD1_WOFFSET                    0x0
#define TVO_CRC_CONTROL_0_CRC_FIELD1_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_CRC_CONTROL_0_CRC_FIELD1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TVO_CRC_CONTROL_0_CRC_FIELD1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_CRC_CONTROL_0_CRC_FIELD1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_CRC_CONTROL_0_CRC_FIELD1_DISABLE                    _MK_ENUM_CONST(0)    // // CRC capturing disabled for field 1

#define TVO_CRC_CONTROL_0_CRC_FIELD1_ENABLE                     _MK_ENUM_CONST(1)    // // CRC capturing enabled for field 1


// CRC capture for field 2.
#define TVO_CRC_CONTROL_0_CRC_FIELD2_SHIFT                      _MK_SHIFT_CONST(12)
#define TVO_CRC_CONTROL_0_CRC_FIELD2_FIELD                      (_MK_MASK_CONST(0x1) << TVO_CRC_CONTROL_0_CRC_FIELD2_SHIFT)
#define TVO_CRC_CONTROL_0_CRC_FIELD2_RANGE                      12:12
#define TVO_CRC_CONTROL_0_CRC_FIELD2_WOFFSET                    0x0
#define TVO_CRC_CONTROL_0_CRC_FIELD2_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_CRC_CONTROL_0_CRC_FIELD2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define TVO_CRC_CONTROL_0_CRC_FIELD2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_CRC_CONTROL_0_CRC_FIELD2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_CRC_CONTROL_0_CRC_FIELD2_DISABLE                    _MK_ENUM_CONST(0)    // // CRC capturing disabled for field 2

#define TVO_CRC_CONTROL_0_CRC_FIELD2_ENABLE                     _MK_ENUM_CONST(1)    // // CRC capturing enabled for field 2


// CRC capture stage.
#define TVO_CRC_CONTROL_0_OUT_VALID_SHIFT                       _MK_SHIFT_CONST(16)
#define TVO_CRC_CONTROL_0_OUT_VALID_FIELD                       (_MK_MASK_CONST(0x1) << TVO_CRC_CONTROL_0_OUT_VALID_SHIFT)
#define TVO_CRC_CONTROL_0_OUT_VALID_RANGE                       16:16
#define TVO_CRC_CONTROL_0_OUT_VALID_WOFFSET                     0x0
#define TVO_CRC_CONTROL_0_OUT_VALID_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_CRC_CONTROL_0_OUT_VALID_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TVO_CRC_CONTROL_0_OUT_VALID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_CRC_CONTROL_0_OUT_VALID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_CRC_CONTROL_0_OUT_VALID_ALL                 _MK_ENUM_CONST(0)    // // CRC capturing on all stage.


// The INPUT_VSYNC_CRC register contains the value of the CRC at the input of the
// TVO module for VSYNC CRC mode.
// 
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                                               |  INPUT_VSYNC_CRC
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_INPUT_VSYNC_CRC                                                0xd250 // /* R--4R */ 
// #define NV_PTVO_INPUT_VSYNC_CRC_VALUE                                          31:0 // /* R--VF */ 

// Register TVO_INPUT_VSYNC_CRC_0  // TVO Input V Sync CRC.
// This is a read-only register that returns
//  the V Sync CRC checksum of the data at the
//  input of TVO module when V Sync CRC
//  capturing is enabled.
#define TVO_INPUT_VSYNC_CRC_0                   _MK_ADDR_CONST(0x37)
#define TVO_INPUT_VSYNC_CRC_0_SECURE                    0x0
#define TVO_INPUT_VSYNC_CRC_0_WORD_COUNT                        0x1
#define TVO_INPUT_VSYNC_CRC_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define TVO_INPUT_VSYNC_CRC_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define TVO_INPUT_VSYNC_CRC_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TVO_INPUT_VSYNC_CRC_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_INPUT_VSYNC_CRC_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define TVO_INPUT_VSYNC_CRC_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
// V Sync CRC checksum at input of TVO module.
#define TVO_INPUT_VSYNC_CRC_0_INPUT_VSYNC_CRC_VALUE_SHIFT                       _MK_SHIFT_CONST(0)
#define TVO_INPUT_VSYNC_CRC_0_INPUT_VSYNC_CRC_VALUE_FIELD                       (_MK_MASK_CONST(0xffffffff) << TVO_INPUT_VSYNC_CRC_0_INPUT_VSYNC_CRC_VALUE_SHIFT)
#define TVO_INPUT_VSYNC_CRC_0_INPUT_VSYNC_CRC_VALUE_RANGE                       31:0
#define TVO_INPUT_VSYNC_CRC_0_INPUT_VSYNC_CRC_VALUE_WOFFSET                     0x0
#define TVO_INPUT_VSYNC_CRC_0_INPUT_VSYNC_CRC_VALUE_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_INPUT_VSYNC_CRC_0_INPUT_VSYNC_CRC_VALUE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_INPUT_VSYNC_CRC_0_INPUT_VSYNC_CRC_VALUE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_INPUT_VSYNC_CRC_0_INPUT_VSYNC_CRC_VALUE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// The HSCALE_VSYNC_CRC register contains the value of the CRC at the output of 
// the horizontal scaler for VSYNC CRC mode.
// 
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                                               |  HSCALE_VSYNC_CRC
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_HSCALE_VSYNC_CRC                                               0xd254 // /* R--4R */ 
// #define NV_PTVO_HSCALE_VSYNC_CRC_VALUE                                         31:0 // /* R--VF */ 

// Register TVO_HSCALE_VSYNC_CRC_0  // TVO Horizontal Scaler V Sync CRC.
// This is a read-only register that returns
//  the V Sync CRC checksum of the data at the
//  output of horizontal scaler when V Sync CRC
//  capturing is enabled.
#define TVO_HSCALE_VSYNC_CRC_0                  _MK_ADDR_CONST(0x38)
#define TVO_HSCALE_VSYNC_CRC_0_SECURE                   0x0
#define TVO_HSCALE_VSYNC_CRC_0_WORD_COUNT                       0x1
#define TVO_HSCALE_VSYNC_CRC_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define TVO_HSCALE_VSYNC_CRC_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define TVO_HSCALE_VSYNC_CRC_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HSCALE_VSYNC_CRC_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HSCALE_VSYNC_CRC_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define TVO_HSCALE_VSYNC_CRC_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
// V Sync CRC checksum at output of horizontal
//  scaler.
#define TVO_HSCALE_VSYNC_CRC_0_HSCALE_VSYNC_CRC_VALUE_SHIFT                     _MK_SHIFT_CONST(0)
#define TVO_HSCALE_VSYNC_CRC_0_HSCALE_VSYNC_CRC_VALUE_FIELD                     (_MK_MASK_CONST(0xffffffff) << TVO_HSCALE_VSYNC_CRC_0_HSCALE_VSYNC_CRC_VALUE_SHIFT)
#define TVO_HSCALE_VSYNC_CRC_0_HSCALE_VSYNC_CRC_VALUE_RANGE                     31:0
#define TVO_HSCALE_VSYNC_CRC_0_HSCALE_VSYNC_CRC_VALUE_WOFFSET                   0x0
#define TVO_HSCALE_VSYNC_CRC_0_HSCALE_VSYNC_CRC_VALUE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HSCALE_VSYNC_CRC_0_HSCALE_VSYNC_CRC_VALUE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HSCALE_VSYNC_CRC_0_HSCALE_VSYNC_CRC_VALUE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HSCALE_VSYNC_CRC_0_HSCALE_VSYNC_CRC_VALUE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// The VSCALE_VSYNC_CRC register contains the value of the CRC at the output of the 
// vertical scaler for VSYNC CRC mode.
// 
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                                               |  VSCALE_VSYNC_CRC
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_VSCALE_VSYNC_CRC                                               0xd258 // /* R--4R */ 
// #define NV_PTVO_VSCALE_VSYNC_CRC_VALUE                                         31:0 // /* R--VF */ 

// Register TVO_VSCALE_VSYNC_CRC_0  // TVO Vertical Scaler V Sync CRC.
// This is a read-only register that returns
//  the V Sync CRC checksum of the data at the
//  output of vertical scaler when V Sync CRC
//  capturing is enabled.
#define TVO_VSCALE_VSYNC_CRC_0                  _MK_ADDR_CONST(0x39)
#define TVO_VSCALE_VSYNC_CRC_0_SECURE                   0x0
#define TVO_VSCALE_VSYNC_CRC_0_WORD_COUNT                       0x1
#define TVO_VSCALE_VSYNC_CRC_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define TVO_VSCALE_VSYNC_CRC_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define TVO_VSCALE_VSYNC_CRC_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TVO_VSCALE_VSYNC_CRC_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_VSCALE_VSYNC_CRC_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define TVO_VSCALE_VSYNC_CRC_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
// V Sync CRC checksum at output of vertical
//  scaler.
#define TVO_VSCALE_VSYNC_CRC_0_VSCALE_VSYNC_CRC_VALUE_SHIFT                     _MK_SHIFT_CONST(0)
#define TVO_VSCALE_VSYNC_CRC_0_VSCALE_VSYNC_CRC_VALUE_FIELD                     (_MK_MASK_CONST(0xffffffff) << TVO_VSCALE_VSYNC_CRC_0_VSCALE_VSYNC_CRC_VALUE_SHIFT)
#define TVO_VSCALE_VSYNC_CRC_0_VSCALE_VSYNC_CRC_VALUE_RANGE                     31:0
#define TVO_VSCALE_VSYNC_CRC_0_VSCALE_VSYNC_CRC_VALUE_WOFFSET                   0x0
#define TVO_VSCALE_VSYNC_CRC_0_VSCALE_VSYNC_CRC_VALUE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_VSCALE_VSYNC_CRC_0_VSCALE_VSYNC_CRC_VALUE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_VSCALE_VSYNC_CRC_0_VSCALE_VSYNC_CRC_VALUE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_VSCALE_VSYNC_CRC_0_VSCALE_VSYNC_CRC_VALUE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// The OUTPUT_VSYNC_CRC register contains the value of the CRC at the output of the 
// tvo block for VSYNC CRC mode.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                                               |  OUTPUT_VSYNC_CRC
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_OUTPUT_VSYNC_CRC                                               0xd25c // /* R--4R */ 
// #define NV_PTVO_OUTPUT_VSYNC_CRC_VALUE                                         31:0 // /* R--VF */ 

// Register TVO_OUTPUT_VSYNC_CRC_0  // TVO Output V Sync CRC.
// This is a read-only register that returns
//  the V Sync CRC checksum of the data at the
//  output of TVO module when V Sync CRC
//  capturing is enabled.
#define TVO_OUTPUT_VSYNC_CRC_0                  _MK_ADDR_CONST(0x3a)
#define TVO_OUTPUT_VSYNC_CRC_0_SECURE                   0x0
#define TVO_OUTPUT_VSYNC_CRC_0_WORD_COUNT                       0x1
#define TVO_OUTPUT_VSYNC_CRC_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define TVO_OUTPUT_VSYNC_CRC_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define TVO_OUTPUT_VSYNC_CRC_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TVO_OUTPUT_VSYNC_CRC_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_OUTPUT_VSYNC_CRC_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define TVO_OUTPUT_VSYNC_CRC_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
// V Sync CRC checksum at output of TVO module.
#define TVO_OUTPUT_VSYNC_CRC_0_OUTPUT_VSYNC_CRC_VALUE_SHIFT                     _MK_SHIFT_CONST(0)
#define TVO_OUTPUT_VSYNC_CRC_0_OUTPUT_VSYNC_CRC_VALUE_FIELD                     (_MK_MASK_CONST(0xffffffff) << TVO_OUTPUT_VSYNC_CRC_0_OUTPUT_VSYNC_CRC_VALUE_SHIFT)
#define TVO_OUTPUT_VSYNC_CRC_0_OUTPUT_VSYNC_CRC_VALUE_RANGE                     31:0
#define TVO_OUTPUT_VSYNC_CRC_0_OUTPUT_VSYNC_CRC_VALUE_WOFFSET                   0x0
#define TVO_OUTPUT_VSYNC_CRC_0_OUTPUT_VSYNC_CRC_VALUE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_OUTPUT_VSYNC_CRC_0_OUTPUT_VSYNC_CRC_VALUE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_OUTPUT_VSYNC_CRC_0_OUTPUT_VSYNC_CRC_VALUE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_OUTPUT_VSYNC_CRC_0_OUTPUT_VSYNC_CRC_VALUE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// The INPUT_TRIGGER_CRC register contains the value of the CRC at the input of the
// TVO module for TRIGGER CRC mode.
// 
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                                               |  INPUT_TRIGGER_CRC
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_INPUT_TRIGGER_CRC                                              0xd260 // /* R--4R */ 
// #define NV_PTVO_INPUT_TRIGGER_CRC_VALUE                                        31:0 // /* R--VF */ 

// Register TVO_INPUT_TRIGGER_CRC_0  // TVO Input Trigger CRC.
// This is a read-only register that returns
//  the trigger CRC checksum of the data at the
//  input of TVO module when trigger CRC
//  capturing is enabled.
#define TVO_INPUT_TRIGGER_CRC_0                 _MK_ADDR_CONST(0x3b)
#define TVO_INPUT_TRIGGER_CRC_0_SECURE                  0x0
#define TVO_INPUT_TRIGGER_CRC_0_WORD_COUNT                      0x1
#define TVO_INPUT_TRIGGER_CRC_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define TVO_INPUT_TRIGGER_CRC_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define TVO_INPUT_TRIGGER_CRC_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define TVO_INPUT_TRIGGER_CRC_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define TVO_INPUT_TRIGGER_CRC_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define TVO_INPUT_TRIGGER_CRC_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
// Trigger CRC checksum at input of TVO module.
#define TVO_INPUT_TRIGGER_CRC_0_INPUT_TRIGGER_CRC_VALUE_SHIFT                   _MK_SHIFT_CONST(0)
#define TVO_INPUT_TRIGGER_CRC_0_INPUT_TRIGGER_CRC_VALUE_FIELD                   (_MK_MASK_CONST(0xffffffff) << TVO_INPUT_TRIGGER_CRC_0_INPUT_TRIGGER_CRC_VALUE_SHIFT)
#define TVO_INPUT_TRIGGER_CRC_0_INPUT_TRIGGER_CRC_VALUE_RANGE                   31:0
#define TVO_INPUT_TRIGGER_CRC_0_INPUT_TRIGGER_CRC_VALUE_WOFFSET                 0x0
#define TVO_INPUT_TRIGGER_CRC_0_INPUT_TRIGGER_CRC_VALUE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_INPUT_TRIGGER_CRC_0_INPUT_TRIGGER_CRC_VALUE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_INPUT_TRIGGER_CRC_0_INPUT_TRIGGER_CRC_VALUE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_INPUT_TRIGGER_CRC_0_INPUT_TRIGGER_CRC_VALUE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// The HSCALE_TRIGGER_CRC register contains the value of the CRC at the output of 
// the horizontal scaler for TRIGGER CRC mode.
// 
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                                               |  HSCALE_TRIGGER_CRC
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_HSCALE_TRIGGER_CRC                                             0xd264 // /* R--4R */ 
// #define NV_PTVO_HSCALE_TRIGGER_CRC_VALUE                                       31:0 // /* R--VF */ 

// Register TVO_HSCALE_TRIGGER_CRC_0  // TVO Horizontal Scaler trigger CRC.
// This is a read-only register that returns
//  the trigger CRC checksum of the data at the
//  output of horizontal scaler when trigger CRC
//  capturing is enabled.
#define TVO_HSCALE_TRIGGER_CRC_0                        _MK_ADDR_CONST(0x3c)
#define TVO_HSCALE_TRIGGER_CRC_0_SECURE                         0x0
#define TVO_HSCALE_TRIGGER_CRC_0_WORD_COUNT                     0x1
#define TVO_HSCALE_TRIGGER_CRC_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HSCALE_TRIGGER_CRC_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HSCALE_TRIGGER_CRC_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TVO_HSCALE_TRIGGER_CRC_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HSCALE_TRIGGER_CRC_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define TVO_HSCALE_TRIGGER_CRC_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
// Trigger CRC checksum at output of horizontal
//  scaler.
#define TVO_HSCALE_TRIGGER_CRC_0_HSCALE_TRIGGER_CRC_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define TVO_HSCALE_TRIGGER_CRC_0_HSCALE_TRIGGER_CRC_VALUE_FIELD                 (_MK_MASK_CONST(0xffffffff) << TVO_HSCALE_TRIGGER_CRC_0_HSCALE_TRIGGER_CRC_VALUE_SHIFT)
#define TVO_HSCALE_TRIGGER_CRC_0_HSCALE_TRIGGER_CRC_VALUE_RANGE                 31:0
#define TVO_HSCALE_TRIGGER_CRC_0_HSCALE_TRIGGER_CRC_VALUE_WOFFSET                       0x0
#define TVO_HSCALE_TRIGGER_CRC_0_HSCALE_TRIGGER_CRC_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HSCALE_TRIGGER_CRC_0_HSCALE_TRIGGER_CRC_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HSCALE_TRIGGER_CRC_0_HSCALE_TRIGGER_CRC_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HSCALE_TRIGGER_CRC_0_HSCALE_TRIGGER_CRC_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// The VSCALE_TRIGGER_CRC register contains the value of the CRC at the output of the 
// vertical scaler for TRIGGER CRC mode.
// 
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                                               |  VSCALE_TRIGGER_CRC
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_VSCALE_TRIGGER_CRC                                             0xd268 // /* R--4R */ 
// #define NV_PTVO_VSCALE_TRIGGER_CRC_VALUE                                       31:0 // /* R--VF */ 

// Register TVO_VSCALE_TRIGGER_CRC_0  // TVO Vertical Scaler trigger CRC.
// This is a read-only register that returns
//  the trigger CRC checksum of the data at the
//  output of vertical scaler when trigger CRC
//  capturing is enabled.
#define TVO_VSCALE_TRIGGER_CRC_0                        _MK_ADDR_CONST(0x3d)
#define TVO_VSCALE_TRIGGER_CRC_0_SECURE                         0x0
#define TVO_VSCALE_TRIGGER_CRC_0_WORD_COUNT                     0x1
#define TVO_VSCALE_TRIGGER_CRC_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define TVO_VSCALE_TRIGGER_CRC_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define TVO_VSCALE_TRIGGER_CRC_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TVO_VSCALE_TRIGGER_CRC_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VSCALE_TRIGGER_CRC_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define TVO_VSCALE_TRIGGER_CRC_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
// Trigger CRC checksum at output of vertical
//  scaler.
#define TVO_VSCALE_TRIGGER_CRC_0_VSCALE_TRIGGER_CRC_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define TVO_VSCALE_TRIGGER_CRC_0_VSCALE_TRIGGER_CRC_VALUE_FIELD                 (_MK_MASK_CONST(0xffffffff) << TVO_VSCALE_TRIGGER_CRC_0_VSCALE_TRIGGER_CRC_VALUE_SHIFT)
#define TVO_VSCALE_TRIGGER_CRC_0_VSCALE_TRIGGER_CRC_VALUE_RANGE                 31:0
#define TVO_VSCALE_TRIGGER_CRC_0_VSCALE_TRIGGER_CRC_VALUE_WOFFSET                       0x0
#define TVO_VSCALE_TRIGGER_CRC_0_VSCALE_TRIGGER_CRC_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_VSCALE_TRIGGER_CRC_0_VSCALE_TRIGGER_CRC_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_VSCALE_TRIGGER_CRC_0_VSCALE_TRIGGER_CRC_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_VSCALE_TRIGGER_CRC_0_VSCALE_TRIGGER_CRC_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// The OUTPUT_TRIGGER_CRC register contains the value of the CRC at the output of 
// the tvo block for TRIGGER CRC mode.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                                                               |  OUTPUT_TRIGGER_CRC
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_OUTPUT_TRIGGER_CRC                                             0xd26c // /* R--4R */ 
// #define NV_PTVO_OUTPUT_TRIGGER_CRC_VALUE                                       31:0 // /* R--VF */ 

// Register TVO_OUTPUT_TRIGGER_CRC_0  // TVO Output trigger CRC.
// This is a read-only register that returns
//  the trigger CRC checksum of the data at the
//  output of TVO module when trigger CRC
//  capturing is enabled.
#define TVO_OUTPUT_TRIGGER_CRC_0                        _MK_ADDR_CONST(0x3e)
#define TVO_OUTPUT_TRIGGER_CRC_0_SECURE                         0x0
#define TVO_OUTPUT_TRIGGER_CRC_0_WORD_COUNT                     0x1
#define TVO_OUTPUT_TRIGGER_CRC_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define TVO_OUTPUT_TRIGGER_CRC_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define TVO_OUTPUT_TRIGGER_CRC_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define TVO_OUTPUT_TRIGGER_CRC_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_OUTPUT_TRIGGER_CRC_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define TVO_OUTPUT_TRIGGER_CRC_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
// Trigger CRC checksum at output of TVO module.
#define TVO_OUTPUT_TRIGGER_CRC_0_OUTPUT_TRIGGER_CRC_VALUE_SHIFT                 _MK_SHIFT_CONST(0)
#define TVO_OUTPUT_TRIGGER_CRC_0_OUTPUT_TRIGGER_CRC_VALUE_FIELD                 (_MK_MASK_CONST(0xffffffff) << TVO_OUTPUT_TRIGGER_CRC_0_OUTPUT_TRIGGER_CRC_VALUE_SHIFT)
#define TVO_OUTPUT_TRIGGER_CRC_0_OUTPUT_TRIGGER_CRC_VALUE_RANGE                 31:0
#define TVO_OUTPUT_TRIGGER_CRC_0_OUTPUT_TRIGGER_CRC_VALUE_WOFFSET                       0x0
#define TVO_OUTPUT_TRIGGER_CRC_0_OUTPUT_TRIGGER_CRC_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_OUTPUT_TRIGGER_CRC_0_OUTPUT_TRIGGER_CRC_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_OUTPUT_TRIGGER_CRC_0_OUTPUT_TRIGGER_CRC_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_OUTPUT_TRIGGER_CRC_0_OUTPUT_TRIGGER_CRC_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// The INPUT_TRIGGER_PIXELS register contains the number of pixels at the input
// port to trigger off of for TRIGGER CRC mode.
// 
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0|                                               |INPUT_TRIGGER_PIXELS
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_INPUT_TRIGGER_PIXELS                                           0xd270 // /* RW-4R */ 
// #define NV_PTVO_INPUT_TRIGGER_PIXELS_VALUE                                     23:0 // /* RW-VF */ 

// Register TVO_INPUT_TRIGGER_PIXELS_0  // TVO Input Trigger Pixels.
#define TVO_INPUT_TRIGGER_PIXELS_0                      _MK_ADDR_CONST(0x3f)
#define TVO_INPUT_TRIGGER_PIXELS_0_SECURE                       0x0
#define TVO_INPUT_TRIGGER_PIXELS_0_WORD_COUNT                   0x1
#define TVO_INPUT_TRIGGER_PIXELS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define TVO_INPUT_TRIGGER_PIXELS_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define TVO_INPUT_TRIGGER_PIXELS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TVO_INPUT_TRIGGER_PIXELS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_INPUT_TRIGGER_PIXELS_0_READ_MASK                    _MK_MASK_CONST(0xffffff)
#define TVO_INPUT_TRIGGER_PIXELS_0_WRITE_MASK                   _MK_MASK_CONST(0xffffff)
// This specifies trigger value for trigger CRC
//  capturing at the input of TVO module.
#define TVO_INPUT_TRIGGER_PIXELS_0_INPUT_TRIGGER_PIXELS_VALUE_SHIFT                     _MK_SHIFT_CONST(0)
#define TVO_INPUT_TRIGGER_PIXELS_0_INPUT_TRIGGER_PIXELS_VALUE_FIELD                     (_MK_MASK_CONST(0xffffff) << TVO_INPUT_TRIGGER_PIXELS_0_INPUT_TRIGGER_PIXELS_VALUE_SHIFT)
#define TVO_INPUT_TRIGGER_PIXELS_0_INPUT_TRIGGER_PIXELS_VALUE_RANGE                     23:0
#define TVO_INPUT_TRIGGER_PIXELS_0_INPUT_TRIGGER_PIXELS_VALUE_WOFFSET                   0x0
#define TVO_INPUT_TRIGGER_PIXELS_0_INPUT_TRIGGER_PIXELS_VALUE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_INPUT_TRIGGER_PIXELS_0_INPUT_TRIGGER_PIXELS_VALUE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_INPUT_TRIGGER_PIXELS_0_INPUT_TRIGGER_PIXELS_VALUE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_INPUT_TRIGGER_PIXELS_0_INPUT_TRIGGER_PIXELS_VALUE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// The HSCALE_TRIGGER_PIXELS register contains the number of pixels at the output 
// port of the hscale unit to trigger off of for TRIGGER CRC mode.
// 
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0|                                               |HSCALE_TRIGGER_PIXELS
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_HSCALE_TRIGGER_PIXELS                                          0xd274 // /* RW-4R */ 
// #define NV_PTVO_HSCALE_TRIGGER_PIXELS_VALUE                                    23:0 // /* RW-VF */ 

// Register TVO_HSCALE_TRIGGER_PIXELS_0  // TVO Horizontal Scaler Trigger Pixels.
#define TVO_HSCALE_TRIGGER_PIXELS_0                     _MK_ADDR_CONST(0x40)
#define TVO_HSCALE_TRIGGER_PIXELS_0_SECURE                      0x0
#define TVO_HSCALE_TRIGGER_PIXELS_0_WORD_COUNT                  0x1
#define TVO_HSCALE_TRIGGER_PIXELS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HSCALE_TRIGGER_PIXELS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HSCALE_TRIGGER_PIXELS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HSCALE_TRIGGER_PIXELS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HSCALE_TRIGGER_PIXELS_0_READ_MASK                   _MK_MASK_CONST(0xffffff)
#define TVO_HSCALE_TRIGGER_PIXELS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffff)
// This specifies trigger value for trigger CRC
//  capturing at the output of horizontal
//  scaler.
#define TVO_HSCALE_TRIGGER_PIXELS_0_HSCALE_TRIGGER_PIXELS_VALUE_SHIFT                   _MK_SHIFT_CONST(0)
#define TVO_HSCALE_TRIGGER_PIXELS_0_HSCALE_TRIGGER_PIXELS_VALUE_FIELD                   (_MK_MASK_CONST(0xffffff) << TVO_HSCALE_TRIGGER_PIXELS_0_HSCALE_TRIGGER_PIXELS_VALUE_SHIFT)
#define TVO_HSCALE_TRIGGER_PIXELS_0_HSCALE_TRIGGER_PIXELS_VALUE_RANGE                   23:0
#define TVO_HSCALE_TRIGGER_PIXELS_0_HSCALE_TRIGGER_PIXELS_VALUE_WOFFSET                 0x0
#define TVO_HSCALE_TRIGGER_PIXELS_0_HSCALE_TRIGGER_PIXELS_VALUE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HSCALE_TRIGGER_PIXELS_0_HSCALE_TRIGGER_PIXELS_VALUE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HSCALE_TRIGGER_PIXELS_0_HSCALE_TRIGGER_PIXELS_VALUE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HSCALE_TRIGGER_PIXELS_0_HSCALE_TRIGGER_PIXELS_VALUE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// The VSCALE_TRIGGER_PIXLES register contains the number of pixels at the output 
// port of the vertical scaler to trigger off of for TRIGGER CRC mode.
// 
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0|                                               |VSCALE_TRIGGER_PIXELS
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_VSCALE_TRIGGER_PIXELS                                          0xd278 // /* RW-4R */ 
// #define NV_PTVO_VSCALE_TRIGGER_PIXELS_VALUE                                    23:0 // /* RW-VF */ 

// Register TVO_VSCALE_TRIGGER_PIXELS_0  // TVO Vertical Scaler Trigger Pixels.
#define TVO_VSCALE_TRIGGER_PIXELS_0                     _MK_ADDR_CONST(0x41)
#define TVO_VSCALE_TRIGGER_PIXELS_0_SECURE                      0x0
#define TVO_VSCALE_TRIGGER_PIXELS_0_WORD_COUNT                  0x1
#define TVO_VSCALE_TRIGGER_PIXELS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_VSCALE_TRIGGER_PIXELS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_VSCALE_TRIGGER_PIXELS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_VSCALE_TRIGGER_PIXELS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_VSCALE_TRIGGER_PIXELS_0_READ_MASK                   _MK_MASK_CONST(0xffffff)
#define TVO_VSCALE_TRIGGER_PIXELS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffff)
// This specifies trigger value for trigger CRC
//  capturing at the output of vertical scaler.
#define TVO_VSCALE_TRIGGER_PIXELS_0_VSCALE_TRIGGER_PIXELS_VALUE_SHIFT                   _MK_SHIFT_CONST(0)
#define TVO_VSCALE_TRIGGER_PIXELS_0_VSCALE_TRIGGER_PIXELS_VALUE_FIELD                   (_MK_MASK_CONST(0xffffff) << TVO_VSCALE_TRIGGER_PIXELS_0_VSCALE_TRIGGER_PIXELS_VALUE_SHIFT)
#define TVO_VSCALE_TRIGGER_PIXELS_0_VSCALE_TRIGGER_PIXELS_VALUE_RANGE                   23:0
#define TVO_VSCALE_TRIGGER_PIXELS_0_VSCALE_TRIGGER_PIXELS_VALUE_WOFFSET                 0x0
#define TVO_VSCALE_TRIGGER_PIXELS_0_VSCALE_TRIGGER_PIXELS_VALUE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_VSCALE_TRIGGER_PIXELS_0_VSCALE_TRIGGER_PIXELS_VALUE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VSCALE_TRIGGER_PIXELS_0_VSCALE_TRIGGER_PIXELS_VALUE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_VSCALE_TRIGGER_PIXELS_0_VSCALE_TRIGGER_PIXELS_VALUE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// The OUTPUT_TRIGGER_PIXELS register contains the number of pixels at the output 
// port of the tvo block to trigger off of for TRIGGER CRC mode.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0|                                               |OUTPUT_TRIGGER_PIXELS
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_OUTPUT_TRIGGER_PIXELS                                          0xd27c // /* RW-4R */ 
// #define NV_PTVO_OUTPUT_TRIGGER_PIXELS_VALUE                                    23:0 // /* RW-VF */ 

// Register TVO_OUTPUT_TRIGGER_PIXELS_0  // TVO Output Trigger Pixels.
#define TVO_OUTPUT_TRIGGER_PIXELS_0                     _MK_ADDR_CONST(0x42)
#define TVO_OUTPUT_TRIGGER_PIXELS_0_SECURE                      0x0
#define TVO_OUTPUT_TRIGGER_PIXELS_0_WORD_COUNT                  0x1
#define TVO_OUTPUT_TRIGGER_PIXELS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_OUTPUT_TRIGGER_PIXELS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_OUTPUT_TRIGGER_PIXELS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_OUTPUT_TRIGGER_PIXELS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_OUTPUT_TRIGGER_PIXELS_0_READ_MASK                   _MK_MASK_CONST(0xffffff)
#define TVO_OUTPUT_TRIGGER_PIXELS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffff)
// This specifies trigger value for trigger CRC
//  capturing at the output of TVO module.
#define TVO_OUTPUT_TRIGGER_PIXELS_0_OUTPUT_TRIGGER_PIXELS_VALUE_SHIFT                   _MK_SHIFT_CONST(0)
#define TVO_OUTPUT_TRIGGER_PIXELS_0_OUTPUT_TRIGGER_PIXELS_VALUE_FIELD                   (_MK_MASK_CONST(0xffffff) << TVO_OUTPUT_TRIGGER_PIXELS_0_OUTPUT_TRIGGER_PIXELS_VALUE_SHIFT)
#define TVO_OUTPUT_TRIGGER_PIXELS_0_OUTPUT_TRIGGER_PIXELS_VALUE_RANGE                   23:0
#define TVO_OUTPUT_TRIGGER_PIXELS_0_OUTPUT_TRIGGER_PIXELS_VALUE_WOFFSET                 0x0
#define TVO_OUTPUT_TRIGGER_PIXELS_0_OUTPUT_TRIGGER_PIXELS_VALUE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_OUTPUT_TRIGGER_PIXELS_0_OUTPUT_TRIGGER_PIXELS_VALUE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_OUTPUT_TRIGGER_PIXELS_0_OUTPUT_TRIGGER_PIXELS_VALUE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_OUTPUT_TRIGGER_PIXELS_0_OUTPUT_TRIGGER_PIXELS_VALUE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

//
// Chapter 3 - Horizontal Scaler Registers
// 
// These registers control the function of the horizontal scaler
// 
// The HPHASE register is a U16.16 number; however, only 0.12 is used for AP15.  
// This is the initial phase used by the horizontal scaler for weight calculation.
// Currently, setting HPHASE is 0 is fine, however we may wish to provide more
// tuning.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|                       |0 0 0 0| HPHASE
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_HPHASE                                                         0xd300 // /* RW-4R */ 
// #define NV_PTVO_HPHASE_FRACTION                                                15:0 // /* RWIVF */ 
// #define NV_PTVO_HPHASE_FRACTION_DEFAULT                                        0x0 // /* RWI-V */ 
// #define NV_PTVO_HPHASE_FRACTION_UNWRITEABLE                                    3:0 // /* R-UVF */ 
// 
//                 Figure 9-1 Horizontal initial phase 
// 

// Register TVO_HPHASE_0  // TVO Horizontal Initial Phase.
#define TVO_HPHASE_0                    _MK_ADDR_CONST(0x43)
#define TVO_HPHASE_0_SECURE                     0x0
#define TVO_HPHASE_0_WORD_COUNT                         0x1
#define TVO_HPHASE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HPHASE_0_RESET_MASK                         _MK_MASK_CONST(0xfff0)
#define TVO_HPHASE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HPHASE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HPHASE_0_READ_MASK                  _MK_MASK_CONST(0xfff0)
#define TVO_HPHASE_0_WRITE_MASK                         _MK_MASK_CONST(0xfff0)
// Horizontal initial phase.
// This is a u0.12 value that specifies initial
//  value of horizontal scaler phase.
#define TVO_HPHASE_0_HPHASE_FRACTION_SHIFT                      _MK_SHIFT_CONST(4)
#define TVO_HPHASE_0_HPHASE_FRACTION_FIELD                      (_MK_MASK_CONST(0xfff) << TVO_HPHASE_0_HPHASE_FRACTION_SHIFT)
#define TVO_HPHASE_0_HPHASE_FRACTION_RANGE                      15:4
#define TVO_HPHASE_0_HPHASE_FRACTION_WOFFSET                    0x0
#define TVO_HPHASE_0_HPHASE_FRACTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HPHASE_0_HPHASE_FRACTION_DEFAULT_MASK                       _MK_MASK_CONST(0xfff)
#define TVO_HPHASE_0_HPHASE_FRACTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HPHASE_0_HPHASE_FRACTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// The HRES register is the destination horizontal resolution.  It is a 
// U16.16 number.  This is used by the 
// horizontal scaler for weight calculation. It is only 11.0 for AP2X.
// It would need to be set appropriately for each TV output format, however
// since all TV formats that we support use the same value, it would always be set 
// to 720.  Note that it is normally not necessary to program the source resolution
// in the TVO as this will be automatically sent by the display controller.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0  |                   |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| HRES
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_HRES                                                           0xd304 // /* RW-4R */ 
// #define NV_PTVO_HRES_PIXELS                                                    26:0 // /* RWIVF */ 
// #define NV_PTVO_HRES_PIXELS_720                                                0x2d00000 // /* RW--V */ 
// #define NV_PTVO_HRES_PIXELS_DEFAULT                                            0x2d00000 // /* RWI-V */ 
// #define NV_PTVO_HRES_PIXELS_UNWRITEABLE                                        15:0 // /* R-UVF */ 
// 
//                 Figure 9-2 Horizontal resolution
// 

// Register TVO_HRES_0  // TVO Horizontal Output Resolution.
#define TVO_HRES_0                      _MK_ADDR_CONST(0x44)
#define TVO_HRES_0_SECURE                       0x0
#define TVO_HRES_0_WORD_COUNT                   0x1
#define TVO_HRES_0_RESET_VAL                    _MK_MASK_CONST(0x2d00000)
#define TVO_HRES_0_RESET_MASK                   _MK_MASK_CONST(0x7ff0000)
#define TVO_HRES_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TVO_HRES_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HRES_0_READ_MASK                    _MK_MASK_CONST(0x7ff0000)
#define TVO_HRES_0_WRITE_MASK                   _MK_MASK_CONST(0x7ff0000)
// Horizontal output resolution.
// This specifies output horizontal resolution
//  in term of number of pixels.
#define TVO_HRES_0_HRES_PIXELS_SHIFT                    _MK_SHIFT_CONST(16)
#define TVO_HRES_0_HRES_PIXELS_FIELD                    (_MK_MASK_CONST(0x7ff) << TVO_HRES_0_HRES_PIXELS_SHIFT)
#define TVO_HRES_0_HRES_PIXELS_RANGE                    26:16
#define TVO_HRES_0_HRES_PIXELS_WOFFSET                  0x0
#define TVO_HRES_0_HRES_PIXELS_DEFAULT                  _MK_MASK_CONST(0x2d0)
#define TVO_HRES_0_HRES_PIXELS_DEFAULT_MASK                     _MK_MASK_CONST(0x7ff)
#define TVO_HRES_0_HRES_PIXELS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HRES_0_HRES_PIXELS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// This register controls the horizontal filter weight.  
// These registers are used only when the filter mode is set to CUSTOM in the 
// CONTROL register.
// 
// Y_W0(i) controls the Y filter for W0(i), 0 <= i <= 6
// Y_W1(i) controls the Y filter for W1(i), 0 <= i <= 6
// Y_PW0(i) controls the Y filter for PW0(i), 0 <= i <= 6
// Y_PW1(i) controls the Y filter for PW1(i), 0 <= i <= 6
// C_W0(i) controls the Cr/Cb filter for W1(i), 0 <= i <= 6
// C_W1(i) controls the Cr/Cb filter for W1(i), 0 <= i <= 6
// C_PW0(i) controls the Cr/Cb filter for PW1(i), 0 <= i <= 6
// C_PW1(i) controls the Cr/Cb filter for PW1(i), 0 <= i <= 6
// 
// The filter value is a S16.16 value.  For AP15, it is a S0.7 value.
// 
// 
//  31           24 23           16 15          9 8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// | |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|             |0 0 0 0 0 0 0 0 0| HFILTER
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_HFILTER_Y_W0(i)                                                0x0 // /* RW-4A */ 
// #define NV_PTVO_HFILTER_Y_W0__SIZE_1                                           7 // /* */  
// #define NV_PTVO_HFILTER_Y_W0_FRACTION                                          15:0 // /* RW-VF */ 
// #define NV_PTVO_HFILTER_Y_W0_FRACTION_UNWRITEABLE                              8:0 // /* R-UVF */ 
// #define NV_PTVO_HFILTER_Y_W0_SIGN                                              31:31 // /* RW-VF */ 
// The following registers define the horizontal filter weights when the filter mode is set to
// CUSTOM in the CONTROL register. Horizontal filter is 7-tap filter. Luma and Chroma filter
// weights can be specified independently.
// 
// Y_W0(i)  controls the Y filter for W0(i),  0 <= i <= 6
// Y_W1(i)  controls the Y filter for W1(i),  0 <= i <= 6
// Y_PW0(i) controls the Y filter for PW0(i), 0 <= i <= 6
// Y_PW1(i) controls the Y filter for PW1(i), 0 <= i <= 6
// C_W0(i)  controls the Cr/Cb filter for W1(i),  0 <= i <= 6
// C_W1(i)  controls the Cr/Cb filter for W1(i),  0 <= i <= 6
// C_PW0(i) controls the Cr/Cb filter for PW1(i), 0 <= i <= 6
// C_PW1(i) controls the Cr/Cb filter for PW1(i), 0 <= i <= 6
// 
// The filter weight is a s0.7 values.
//

// Register TVO_HFILTER_Y_W00_0  // TVO horizontal Y filter weight W00.
#define TVO_HFILTER_Y_W00_0                     _MK_ADDR_CONST(0x45)
#define TVO_HFILTER_Y_W00_0_SECURE                      0x0
#define TVO_HFILTER_Y_W00_0_WORD_COUNT                  0x1
#define TVO_HFILTER_Y_W00_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W00_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W00_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W00_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W00_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_Y_W00_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Horizontal Y filter W00 Fraction.
#define TVO_HFILTER_Y_W00_0_HY_W00_FRACTION_SHIFT                       _MK_SHIFT_CONST(9)
#define TVO_HFILTER_Y_W00_0_HY_W00_FRACTION_FIELD                       (_MK_MASK_CONST(0x7f) << TVO_HFILTER_Y_W00_0_HY_W00_FRACTION_SHIFT)
#define TVO_HFILTER_Y_W00_0_HY_W00_FRACTION_RANGE                       15:9
#define TVO_HFILTER_Y_W00_0_HY_W00_FRACTION_WOFFSET                     0x0
#define TVO_HFILTER_Y_W00_0_HY_W00_FRACTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W00_0_HY_W00_FRACTION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W00_0_HY_W00_FRACTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W00_0_HY_W00_FRACTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Horizontal Y filter W00 Sign.
#define TVO_HFILTER_Y_W00_0_HY_W00_SIGN_SHIFT                   _MK_SHIFT_CONST(31)
#define TVO_HFILTER_Y_W00_0_HY_W00_SIGN_FIELD                   (_MK_MASK_CONST(0x1) << TVO_HFILTER_Y_W00_0_HY_W00_SIGN_SHIFT)
#define TVO_HFILTER_Y_W00_0_HY_W00_SIGN_RANGE                   31:31
#define TVO_HFILTER_Y_W00_0_HY_W00_SIGN_WOFFSET                 0x0
#define TVO_HFILTER_Y_W00_0_HY_W00_SIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W00_0_HY_W00_SIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W00_0_HY_W00_SIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W00_0_HY_W00_SIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_Y_W01_0  // TVO horizontal Y filter weight W01.
#define TVO_HFILTER_Y_W01_0                     _MK_ADDR_CONST(0x46)
#define TVO_HFILTER_Y_W01_0_SECURE                      0x0
#define TVO_HFILTER_Y_W01_0_WORD_COUNT                  0x1
#define TVO_HFILTER_Y_W01_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W01_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W01_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W01_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W01_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_Y_W01_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Horizontal Y filter W01 Fraction.
#define TVO_HFILTER_Y_W01_0_HY_W01_FRACTION_SHIFT                       _MK_SHIFT_CONST(9)
#define TVO_HFILTER_Y_W01_0_HY_W01_FRACTION_FIELD                       (_MK_MASK_CONST(0x7f) << TVO_HFILTER_Y_W01_0_HY_W01_FRACTION_SHIFT)
#define TVO_HFILTER_Y_W01_0_HY_W01_FRACTION_RANGE                       15:9
#define TVO_HFILTER_Y_W01_0_HY_W01_FRACTION_WOFFSET                     0x0
#define TVO_HFILTER_Y_W01_0_HY_W01_FRACTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W01_0_HY_W01_FRACTION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W01_0_HY_W01_FRACTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W01_0_HY_W01_FRACTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Horizontal Y filter W01 Sign.
#define TVO_HFILTER_Y_W01_0_HY_W01_SIGN_SHIFT                   _MK_SHIFT_CONST(31)
#define TVO_HFILTER_Y_W01_0_HY_W01_SIGN_FIELD                   (_MK_MASK_CONST(0x1) << TVO_HFILTER_Y_W01_0_HY_W01_SIGN_SHIFT)
#define TVO_HFILTER_Y_W01_0_HY_W01_SIGN_RANGE                   31:31
#define TVO_HFILTER_Y_W01_0_HY_W01_SIGN_WOFFSET                 0x0
#define TVO_HFILTER_Y_W01_0_HY_W01_SIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W01_0_HY_W01_SIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W01_0_HY_W01_SIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W01_0_HY_W01_SIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_Y_W02_0  // TVO horizontal Y filter weight W02.
#define TVO_HFILTER_Y_W02_0                     _MK_ADDR_CONST(0x47)
#define TVO_HFILTER_Y_W02_0_SECURE                      0x0
#define TVO_HFILTER_Y_W02_0_WORD_COUNT                  0x1
#define TVO_HFILTER_Y_W02_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W02_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W02_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W02_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W02_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_Y_W02_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Horizontal Y filter W02 Fraction.
#define TVO_HFILTER_Y_W02_0_HY_W02_FRACTION_SHIFT                       _MK_SHIFT_CONST(9)
#define TVO_HFILTER_Y_W02_0_HY_W02_FRACTION_FIELD                       (_MK_MASK_CONST(0x7f) << TVO_HFILTER_Y_W02_0_HY_W02_FRACTION_SHIFT)
#define TVO_HFILTER_Y_W02_0_HY_W02_FRACTION_RANGE                       15:9
#define TVO_HFILTER_Y_W02_0_HY_W02_FRACTION_WOFFSET                     0x0
#define TVO_HFILTER_Y_W02_0_HY_W02_FRACTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W02_0_HY_W02_FRACTION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W02_0_HY_W02_FRACTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W02_0_HY_W02_FRACTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Horizontal Y filter W02 Sign.
#define TVO_HFILTER_Y_W02_0_HY_W02_SIGN_SHIFT                   _MK_SHIFT_CONST(31)
#define TVO_HFILTER_Y_W02_0_HY_W02_SIGN_FIELD                   (_MK_MASK_CONST(0x1) << TVO_HFILTER_Y_W02_0_HY_W02_SIGN_SHIFT)
#define TVO_HFILTER_Y_W02_0_HY_W02_SIGN_RANGE                   31:31
#define TVO_HFILTER_Y_W02_0_HY_W02_SIGN_WOFFSET                 0x0
#define TVO_HFILTER_Y_W02_0_HY_W02_SIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W02_0_HY_W02_SIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W02_0_HY_W02_SIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W02_0_HY_W02_SIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_Y_W03_0  // TVO horizontal Y filter weight W03.
#define TVO_HFILTER_Y_W03_0                     _MK_ADDR_CONST(0x48)
#define TVO_HFILTER_Y_W03_0_SECURE                      0x0
#define TVO_HFILTER_Y_W03_0_WORD_COUNT                  0x1
#define TVO_HFILTER_Y_W03_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W03_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W03_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W03_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W03_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_Y_W03_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Horizontal Y filter W03 Fraction.
#define TVO_HFILTER_Y_W03_0_HY_W03_FRACTION_SHIFT                       _MK_SHIFT_CONST(9)
#define TVO_HFILTER_Y_W03_0_HY_W03_FRACTION_FIELD                       (_MK_MASK_CONST(0x7f) << TVO_HFILTER_Y_W03_0_HY_W03_FRACTION_SHIFT)
#define TVO_HFILTER_Y_W03_0_HY_W03_FRACTION_RANGE                       15:9
#define TVO_HFILTER_Y_W03_0_HY_W03_FRACTION_WOFFSET                     0x0
#define TVO_HFILTER_Y_W03_0_HY_W03_FRACTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W03_0_HY_W03_FRACTION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W03_0_HY_W03_FRACTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W03_0_HY_W03_FRACTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Horizontal Y filter W03 Sign.
#define TVO_HFILTER_Y_W03_0_HY_W03_SIGN_SHIFT                   _MK_SHIFT_CONST(31)
#define TVO_HFILTER_Y_W03_0_HY_W03_SIGN_FIELD                   (_MK_MASK_CONST(0x1) << TVO_HFILTER_Y_W03_0_HY_W03_SIGN_SHIFT)
#define TVO_HFILTER_Y_W03_0_HY_W03_SIGN_RANGE                   31:31
#define TVO_HFILTER_Y_W03_0_HY_W03_SIGN_WOFFSET                 0x0
#define TVO_HFILTER_Y_W03_0_HY_W03_SIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W03_0_HY_W03_SIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W03_0_HY_W03_SIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W03_0_HY_W03_SIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_Y_W04_0  // TVO horizontal Y filter weight W04.
#define TVO_HFILTER_Y_W04_0                     _MK_ADDR_CONST(0x49)
#define TVO_HFILTER_Y_W04_0_SECURE                      0x0
#define TVO_HFILTER_Y_W04_0_WORD_COUNT                  0x1
#define TVO_HFILTER_Y_W04_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W04_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W04_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W04_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W04_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_Y_W04_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Horizontal Y filter W04 Fraction.
#define TVO_HFILTER_Y_W04_0_HY_W04_FRACTION_SHIFT                       _MK_SHIFT_CONST(9)
#define TVO_HFILTER_Y_W04_0_HY_W04_FRACTION_FIELD                       (_MK_MASK_CONST(0x7f) << TVO_HFILTER_Y_W04_0_HY_W04_FRACTION_SHIFT)
#define TVO_HFILTER_Y_W04_0_HY_W04_FRACTION_RANGE                       15:9
#define TVO_HFILTER_Y_W04_0_HY_W04_FRACTION_WOFFSET                     0x0
#define TVO_HFILTER_Y_W04_0_HY_W04_FRACTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W04_0_HY_W04_FRACTION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W04_0_HY_W04_FRACTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W04_0_HY_W04_FRACTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Horizontal Y filter W04 Sign.
#define TVO_HFILTER_Y_W04_0_HY_W04_SIGN_SHIFT                   _MK_SHIFT_CONST(31)
#define TVO_HFILTER_Y_W04_0_HY_W04_SIGN_FIELD                   (_MK_MASK_CONST(0x1) << TVO_HFILTER_Y_W04_0_HY_W04_SIGN_SHIFT)
#define TVO_HFILTER_Y_W04_0_HY_W04_SIGN_RANGE                   31:31
#define TVO_HFILTER_Y_W04_0_HY_W04_SIGN_WOFFSET                 0x0
#define TVO_HFILTER_Y_W04_0_HY_W04_SIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W04_0_HY_W04_SIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W04_0_HY_W04_SIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W04_0_HY_W04_SIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_Y_W05_0  // TVO horizontal Y filter weight W05.
#define TVO_HFILTER_Y_W05_0                     _MK_ADDR_CONST(0x4a)
#define TVO_HFILTER_Y_W05_0_SECURE                      0x0
#define TVO_HFILTER_Y_W05_0_WORD_COUNT                  0x1
#define TVO_HFILTER_Y_W05_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W05_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W05_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W05_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W05_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_Y_W05_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Horizontal Y filter W05 Fraction.
#define TVO_HFILTER_Y_W05_0_HY_W05_FRACTION_SHIFT                       _MK_SHIFT_CONST(9)
#define TVO_HFILTER_Y_W05_0_HY_W05_FRACTION_FIELD                       (_MK_MASK_CONST(0x7f) << TVO_HFILTER_Y_W05_0_HY_W05_FRACTION_SHIFT)
#define TVO_HFILTER_Y_W05_0_HY_W05_FRACTION_RANGE                       15:9
#define TVO_HFILTER_Y_W05_0_HY_W05_FRACTION_WOFFSET                     0x0
#define TVO_HFILTER_Y_W05_0_HY_W05_FRACTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W05_0_HY_W05_FRACTION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W05_0_HY_W05_FRACTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W05_0_HY_W05_FRACTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Horizontal Y filter W05 Sign.
#define TVO_HFILTER_Y_W05_0_HY_W05_SIGN_SHIFT                   _MK_SHIFT_CONST(31)
#define TVO_HFILTER_Y_W05_0_HY_W05_SIGN_FIELD                   (_MK_MASK_CONST(0x1) << TVO_HFILTER_Y_W05_0_HY_W05_SIGN_SHIFT)
#define TVO_HFILTER_Y_W05_0_HY_W05_SIGN_RANGE                   31:31
#define TVO_HFILTER_Y_W05_0_HY_W05_SIGN_WOFFSET                 0x0
#define TVO_HFILTER_Y_W05_0_HY_W05_SIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W05_0_HY_W05_SIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W05_0_HY_W05_SIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W05_0_HY_W05_SIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_Y_W06_0  // TVO horizontal Y filter weight W06.
#define TVO_HFILTER_Y_W06_0                     _MK_ADDR_CONST(0x4b)
#define TVO_HFILTER_Y_W06_0_SECURE                      0x0
#define TVO_HFILTER_Y_W06_0_WORD_COUNT                  0x1
#define TVO_HFILTER_Y_W06_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W06_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W06_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W06_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W06_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_Y_W06_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Horizontal Y filter W06 Fraction.
#define TVO_HFILTER_Y_W06_0_HY_W06_FRACTION_SHIFT                       _MK_SHIFT_CONST(9)
#define TVO_HFILTER_Y_W06_0_HY_W06_FRACTION_FIELD                       (_MK_MASK_CONST(0x7f) << TVO_HFILTER_Y_W06_0_HY_W06_FRACTION_SHIFT)
#define TVO_HFILTER_Y_W06_0_HY_W06_FRACTION_RANGE                       15:9
#define TVO_HFILTER_Y_W06_0_HY_W06_FRACTION_WOFFSET                     0x0
#define TVO_HFILTER_Y_W06_0_HY_W06_FRACTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W06_0_HY_W06_FRACTION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W06_0_HY_W06_FRACTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W06_0_HY_W06_FRACTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Horizontal Y filter W06 Sign.
#define TVO_HFILTER_Y_W06_0_HY_W06_SIGN_SHIFT                   _MK_SHIFT_CONST(31)
#define TVO_HFILTER_Y_W06_0_HY_W06_SIGN_FIELD                   (_MK_MASK_CONST(0x1) << TVO_HFILTER_Y_W06_0_HY_W06_SIGN_SHIFT)
#define TVO_HFILTER_Y_W06_0_HY_W06_SIGN_RANGE                   31:31
#define TVO_HFILTER_Y_W06_0_HY_W06_SIGN_WOFFSET                 0x0
#define TVO_HFILTER_Y_W06_0_HY_W06_SIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W06_0_HY_W06_SIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W06_0_HY_W06_SIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W06_0_HY_W06_SIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// #define NV_PTVO_HFILTER_Y_PW0(i)                                               0x0 // /* RW-4A */ 
// #define NV_PTVO_HFILTER_Y_PW0__SIZE_1                                          7 // /* */  
// #define NV_PTVO_HFILTER_Y_PW0_FRACTION                                         15:0 // /* RW-VF */ 
// #define NV_PTVO_HFILTER_Y_PW0_FRACTION_UNWRITEABLE                             8:0 // /* R-UVF */ 
// #define NV_PTVO_HFILTER_Y_PW0_SIGN                                             31:31 // /* RW-VF */ 

// Register TVO_HFILTER_Y_PW00_0  // TVO horizontal Y filter weight PW00.
#define TVO_HFILTER_Y_PW00_0                    _MK_ADDR_CONST(0x4c)
#define TVO_HFILTER_Y_PW00_0_SECURE                     0x0
#define TVO_HFILTER_Y_PW00_0_WORD_COUNT                         0x1
#define TVO_HFILTER_Y_PW00_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW00_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW00_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW00_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW00_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_Y_PW00_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Y filter PW00 Fraction.
#define TVO_HFILTER_Y_PW00_0_HY_PW00_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_HFILTER_Y_PW00_0_HY_PW00_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_HFILTER_Y_PW00_0_HY_PW00_FRACTION_SHIFT)
#define TVO_HFILTER_Y_PW00_0_HY_PW00_FRACTION_RANGE                     15:9
#define TVO_HFILTER_Y_PW00_0_HY_PW00_FRACTION_WOFFSET                   0x0
#define TVO_HFILTER_Y_PW00_0_HY_PW00_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW00_0_HY_PW00_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW00_0_HY_PW00_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW00_0_HY_PW00_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Horizontal Y filter PW00 Sign.
#define TVO_HFILTER_Y_PW00_0_HY_PW00_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_HFILTER_Y_PW00_0_HY_PW00_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_HFILTER_Y_PW00_0_HY_PW00_SIGN_SHIFT)
#define TVO_HFILTER_Y_PW00_0_HY_PW00_SIGN_RANGE                 31:31
#define TVO_HFILTER_Y_PW00_0_HY_PW00_SIGN_WOFFSET                       0x0
#define TVO_HFILTER_Y_PW00_0_HY_PW00_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW00_0_HY_PW00_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW00_0_HY_PW00_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW00_0_HY_PW00_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_Y_PW01_0  // TVO horizontal Y filter weight PW01.
#define TVO_HFILTER_Y_PW01_0                    _MK_ADDR_CONST(0x4d)
#define TVO_HFILTER_Y_PW01_0_SECURE                     0x0
#define TVO_HFILTER_Y_PW01_0_WORD_COUNT                         0x1
#define TVO_HFILTER_Y_PW01_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW01_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW01_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW01_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW01_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_Y_PW01_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Y filter PW01 Fraction.
#define TVO_HFILTER_Y_PW01_0_HY_PW01_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_HFILTER_Y_PW01_0_HY_PW01_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_HFILTER_Y_PW01_0_HY_PW01_FRACTION_SHIFT)
#define TVO_HFILTER_Y_PW01_0_HY_PW01_FRACTION_RANGE                     15:9
#define TVO_HFILTER_Y_PW01_0_HY_PW01_FRACTION_WOFFSET                   0x0
#define TVO_HFILTER_Y_PW01_0_HY_PW01_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW01_0_HY_PW01_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW01_0_HY_PW01_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW01_0_HY_PW01_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Horizontal Y filter PW01 Sign.
#define TVO_HFILTER_Y_PW01_0_HY_PW01_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_HFILTER_Y_PW01_0_HY_PW01_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_HFILTER_Y_PW01_0_HY_PW01_SIGN_SHIFT)
#define TVO_HFILTER_Y_PW01_0_HY_PW01_SIGN_RANGE                 31:31
#define TVO_HFILTER_Y_PW01_0_HY_PW01_SIGN_WOFFSET                       0x0
#define TVO_HFILTER_Y_PW01_0_HY_PW01_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW01_0_HY_PW01_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW01_0_HY_PW01_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW01_0_HY_PW01_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_Y_PW02_0  // TVO horizontal Y filter weight PW02.
#define TVO_HFILTER_Y_PW02_0                    _MK_ADDR_CONST(0x4e)
#define TVO_HFILTER_Y_PW02_0_SECURE                     0x0
#define TVO_HFILTER_Y_PW02_0_WORD_COUNT                         0x1
#define TVO_HFILTER_Y_PW02_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW02_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW02_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW02_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW02_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_Y_PW02_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Y filter PW02 Fraction.
#define TVO_HFILTER_Y_PW02_0_HY_PW02_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_HFILTER_Y_PW02_0_HY_PW02_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_HFILTER_Y_PW02_0_HY_PW02_FRACTION_SHIFT)
#define TVO_HFILTER_Y_PW02_0_HY_PW02_FRACTION_RANGE                     15:9
#define TVO_HFILTER_Y_PW02_0_HY_PW02_FRACTION_WOFFSET                   0x0
#define TVO_HFILTER_Y_PW02_0_HY_PW02_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW02_0_HY_PW02_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW02_0_HY_PW02_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW02_0_HY_PW02_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Horizontal Y filter PW02 Sign.
#define TVO_HFILTER_Y_PW02_0_HY_PW02_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_HFILTER_Y_PW02_0_HY_PW02_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_HFILTER_Y_PW02_0_HY_PW02_SIGN_SHIFT)
#define TVO_HFILTER_Y_PW02_0_HY_PW02_SIGN_RANGE                 31:31
#define TVO_HFILTER_Y_PW02_0_HY_PW02_SIGN_WOFFSET                       0x0
#define TVO_HFILTER_Y_PW02_0_HY_PW02_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW02_0_HY_PW02_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW02_0_HY_PW02_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW02_0_HY_PW02_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_Y_PW03_0  // TVO horizontal Y filter weight PW03.
#define TVO_HFILTER_Y_PW03_0                    _MK_ADDR_CONST(0x4f)
#define TVO_HFILTER_Y_PW03_0_SECURE                     0x0
#define TVO_HFILTER_Y_PW03_0_WORD_COUNT                         0x1
#define TVO_HFILTER_Y_PW03_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW03_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW03_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW03_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW03_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_Y_PW03_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Y filter PW03 Fraction.
#define TVO_HFILTER_Y_PW03_0_HY_PW03_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_HFILTER_Y_PW03_0_HY_PW03_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_HFILTER_Y_PW03_0_HY_PW03_FRACTION_SHIFT)
#define TVO_HFILTER_Y_PW03_0_HY_PW03_FRACTION_RANGE                     15:9
#define TVO_HFILTER_Y_PW03_0_HY_PW03_FRACTION_WOFFSET                   0x0
#define TVO_HFILTER_Y_PW03_0_HY_PW03_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW03_0_HY_PW03_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW03_0_HY_PW03_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW03_0_HY_PW03_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Horizontal Y filter PW03 Sign.
#define TVO_HFILTER_Y_PW03_0_HY_PW03_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_HFILTER_Y_PW03_0_HY_PW03_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_HFILTER_Y_PW03_0_HY_PW03_SIGN_SHIFT)
#define TVO_HFILTER_Y_PW03_0_HY_PW03_SIGN_RANGE                 31:31
#define TVO_HFILTER_Y_PW03_0_HY_PW03_SIGN_WOFFSET                       0x0
#define TVO_HFILTER_Y_PW03_0_HY_PW03_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW03_0_HY_PW03_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW03_0_HY_PW03_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW03_0_HY_PW03_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_Y_PW04_0  // TVO horizontal Y filter weight PW04.
#define TVO_HFILTER_Y_PW04_0                    _MK_ADDR_CONST(0x50)
#define TVO_HFILTER_Y_PW04_0_SECURE                     0x0
#define TVO_HFILTER_Y_PW04_0_WORD_COUNT                         0x1
#define TVO_HFILTER_Y_PW04_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW04_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW04_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW04_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW04_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_Y_PW04_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Y filter PW04 Fraction.
#define TVO_HFILTER_Y_PW04_0_HY_PW04_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_HFILTER_Y_PW04_0_HY_PW04_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_HFILTER_Y_PW04_0_HY_PW04_FRACTION_SHIFT)
#define TVO_HFILTER_Y_PW04_0_HY_PW04_FRACTION_RANGE                     15:9
#define TVO_HFILTER_Y_PW04_0_HY_PW04_FRACTION_WOFFSET                   0x0
#define TVO_HFILTER_Y_PW04_0_HY_PW04_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW04_0_HY_PW04_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW04_0_HY_PW04_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW04_0_HY_PW04_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Horizontal Y filter PW04 Sign.
#define TVO_HFILTER_Y_PW04_0_HY_PW04_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_HFILTER_Y_PW04_0_HY_PW04_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_HFILTER_Y_PW04_0_HY_PW04_SIGN_SHIFT)
#define TVO_HFILTER_Y_PW04_0_HY_PW04_SIGN_RANGE                 31:31
#define TVO_HFILTER_Y_PW04_0_HY_PW04_SIGN_WOFFSET                       0x0
#define TVO_HFILTER_Y_PW04_0_HY_PW04_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW04_0_HY_PW04_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW04_0_HY_PW04_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW04_0_HY_PW04_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_Y_PW05_0  // TVO horizontal Y filter weight PW05.
#define TVO_HFILTER_Y_PW05_0                    _MK_ADDR_CONST(0x51)
#define TVO_HFILTER_Y_PW05_0_SECURE                     0x0
#define TVO_HFILTER_Y_PW05_0_WORD_COUNT                         0x1
#define TVO_HFILTER_Y_PW05_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW05_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW05_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW05_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW05_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_Y_PW05_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Y filter PW05 Fraction.
#define TVO_HFILTER_Y_PW05_0_HY_PW05_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_HFILTER_Y_PW05_0_HY_PW05_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_HFILTER_Y_PW05_0_HY_PW05_FRACTION_SHIFT)
#define TVO_HFILTER_Y_PW05_0_HY_PW05_FRACTION_RANGE                     15:9
#define TVO_HFILTER_Y_PW05_0_HY_PW05_FRACTION_WOFFSET                   0x0
#define TVO_HFILTER_Y_PW05_0_HY_PW05_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW05_0_HY_PW05_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW05_0_HY_PW05_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW05_0_HY_PW05_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Horizontal Y filter PW05 Sign.
#define TVO_HFILTER_Y_PW05_0_HY_PW05_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_HFILTER_Y_PW05_0_HY_PW05_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_HFILTER_Y_PW05_0_HY_PW05_SIGN_SHIFT)
#define TVO_HFILTER_Y_PW05_0_HY_PW05_SIGN_RANGE                 31:31
#define TVO_HFILTER_Y_PW05_0_HY_PW05_SIGN_WOFFSET                       0x0
#define TVO_HFILTER_Y_PW05_0_HY_PW05_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW05_0_HY_PW05_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW05_0_HY_PW05_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW05_0_HY_PW05_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_Y_PW06_0  // TVO horizontal Y filter weight PW06.
#define TVO_HFILTER_Y_PW06_0                    _MK_ADDR_CONST(0x52)
#define TVO_HFILTER_Y_PW06_0_SECURE                     0x0
#define TVO_HFILTER_Y_PW06_0_WORD_COUNT                         0x1
#define TVO_HFILTER_Y_PW06_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW06_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW06_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW06_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW06_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_Y_PW06_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Y filter PW06 Fraction.
#define TVO_HFILTER_Y_PW06_0_HY_PW06_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_HFILTER_Y_PW06_0_HY_PW06_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_HFILTER_Y_PW06_0_HY_PW06_FRACTION_SHIFT)
#define TVO_HFILTER_Y_PW06_0_HY_PW06_FRACTION_RANGE                     15:9
#define TVO_HFILTER_Y_PW06_0_HY_PW06_FRACTION_WOFFSET                   0x0
#define TVO_HFILTER_Y_PW06_0_HY_PW06_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW06_0_HY_PW06_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW06_0_HY_PW06_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW06_0_HY_PW06_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Horizontal Y filter PW06 Sign.
#define TVO_HFILTER_Y_PW06_0_HY_PW06_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_HFILTER_Y_PW06_0_HY_PW06_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_HFILTER_Y_PW06_0_HY_PW06_SIGN_SHIFT)
#define TVO_HFILTER_Y_PW06_0_HY_PW06_SIGN_RANGE                 31:31
#define TVO_HFILTER_Y_PW06_0_HY_PW06_SIGN_WOFFSET                       0x0
#define TVO_HFILTER_Y_PW06_0_HY_PW06_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW06_0_HY_PW06_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW06_0_HY_PW06_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW06_0_HY_PW06_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// #define NV_PTVO_HFILTER_Y_W1(i)                                                0x0 // /* RW-4A */ 
// #define NV_PTVO_HFILTER_Y_W1__SIZE_1                                           7 // /* */  
// #define NV_PTVO_HFILTER_Y_W1_FRACTION                                          15:0 // /* RW-VF */ 
// #define NV_PTVO_HFILTER_Y_W1_FRACTION_UNWRITEABLE                              8:0 // /* R-UVF */ 
// #define NV_PTVO_HFILTER_Y_W1_SIGN                                              31:31 // /* RW-VF */ 

// Register TVO_HFILTER_Y_W10_0  // TVO horizontal Y filter weight W10.
#define TVO_HFILTER_Y_W10_0                     _MK_ADDR_CONST(0x53)
#define TVO_HFILTER_Y_W10_0_SECURE                      0x0
#define TVO_HFILTER_Y_W10_0_WORD_COUNT                  0x1
#define TVO_HFILTER_Y_W10_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W10_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W10_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W10_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W10_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_Y_W10_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Horizontal Y filter W10 Fraction.
#define TVO_HFILTER_Y_W10_0_HY_W10_FRACTION_SHIFT                       _MK_SHIFT_CONST(9)
#define TVO_HFILTER_Y_W10_0_HY_W10_FRACTION_FIELD                       (_MK_MASK_CONST(0x7f) << TVO_HFILTER_Y_W10_0_HY_W10_FRACTION_SHIFT)
#define TVO_HFILTER_Y_W10_0_HY_W10_FRACTION_RANGE                       15:9
#define TVO_HFILTER_Y_W10_0_HY_W10_FRACTION_WOFFSET                     0x0
#define TVO_HFILTER_Y_W10_0_HY_W10_FRACTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W10_0_HY_W10_FRACTION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W10_0_HY_W10_FRACTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W10_0_HY_W10_FRACTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Horizontal Y filter W10 Sign.
#define TVO_HFILTER_Y_W10_0_HY_W10_SIGN_SHIFT                   _MK_SHIFT_CONST(31)
#define TVO_HFILTER_Y_W10_0_HY_W10_SIGN_FIELD                   (_MK_MASK_CONST(0x1) << TVO_HFILTER_Y_W10_0_HY_W10_SIGN_SHIFT)
#define TVO_HFILTER_Y_W10_0_HY_W10_SIGN_RANGE                   31:31
#define TVO_HFILTER_Y_W10_0_HY_W10_SIGN_WOFFSET                 0x0
#define TVO_HFILTER_Y_W10_0_HY_W10_SIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W10_0_HY_W10_SIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W10_0_HY_W10_SIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W10_0_HY_W10_SIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_Y_W11_0  // TVO horizontal Y filter weight W11.
#define TVO_HFILTER_Y_W11_0                     _MK_ADDR_CONST(0x54)
#define TVO_HFILTER_Y_W11_0_SECURE                      0x0
#define TVO_HFILTER_Y_W11_0_WORD_COUNT                  0x1
#define TVO_HFILTER_Y_W11_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W11_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W11_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W11_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W11_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_Y_W11_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Horizontal Y filter W11 Fraction.
#define TVO_HFILTER_Y_W11_0_HY_W11_FRACTION_SHIFT                       _MK_SHIFT_CONST(9)
#define TVO_HFILTER_Y_W11_0_HY_W11_FRACTION_FIELD                       (_MK_MASK_CONST(0x7f) << TVO_HFILTER_Y_W11_0_HY_W11_FRACTION_SHIFT)
#define TVO_HFILTER_Y_W11_0_HY_W11_FRACTION_RANGE                       15:9
#define TVO_HFILTER_Y_W11_0_HY_W11_FRACTION_WOFFSET                     0x0
#define TVO_HFILTER_Y_W11_0_HY_W11_FRACTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W11_0_HY_W11_FRACTION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W11_0_HY_W11_FRACTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W11_0_HY_W11_FRACTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Horizontal Y filter W11 Sign.
#define TVO_HFILTER_Y_W11_0_HY_W11_SIGN_SHIFT                   _MK_SHIFT_CONST(31)
#define TVO_HFILTER_Y_W11_0_HY_W11_SIGN_FIELD                   (_MK_MASK_CONST(0x1) << TVO_HFILTER_Y_W11_0_HY_W11_SIGN_SHIFT)
#define TVO_HFILTER_Y_W11_0_HY_W11_SIGN_RANGE                   31:31
#define TVO_HFILTER_Y_W11_0_HY_W11_SIGN_WOFFSET                 0x0
#define TVO_HFILTER_Y_W11_0_HY_W11_SIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W11_0_HY_W11_SIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W11_0_HY_W11_SIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W11_0_HY_W11_SIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_Y_W12_0  // TVO horizontal Y filter weight W12.
#define TVO_HFILTER_Y_W12_0                     _MK_ADDR_CONST(0x55)
#define TVO_HFILTER_Y_W12_0_SECURE                      0x0
#define TVO_HFILTER_Y_W12_0_WORD_COUNT                  0x1
#define TVO_HFILTER_Y_W12_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W12_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W12_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W12_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W12_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_Y_W12_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Horizontal Y filter W12 Fraction.
#define TVO_HFILTER_Y_W12_0_HY_W12_FRACTION_SHIFT                       _MK_SHIFT_CONST(9)
#define TVO_HFILTER_Y_W12_0_HY_W12_FRACTION_FIELD                       (_MK_MASK_CONST(0x7f) << TVO_HFILTER_Y_W12_0_HY_W12_FRACTION_SHIFT)
#define TVO_HFILTER_Y_W12_0_HY_W12_FRACTION_RANGE                       15:9
#define TVO_HFILTER_Y_W12_0_HY_W12_FRACTION_WOFFSET                     0x0
#define TVO_HFILTER_Y_W12_0_HY_W12_FRACTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W12_0_HY_W12_FRACTION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W12_0_HY_W12_FRACTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W12_0_HY_W12_FRACTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Horizontal Y filter W12 Sign.
#define TVO_HFILTER_Y_W12_0_HY_W12_SIGN_SHIFT                   _MK_SHIFT_CONST(31)
#define TVO_HFILTER_Y_W12_0_HY_W12_SIGN_FIELD                   (_MK_MASK_CONST(0x1) << TVO_HFILTER_Y_W12_0_HY_W12_SIGN_SHIFT)
#define TVO_HFILTER_Y_W12_0_HY_W12_SIGN_RANGE                   31:31
#define TVO_HFILTER_Y_W12_0_HY_W12_SIGN_WOFFSET                 0x0
#define TVO_HFILTER_Y_W12_0_HY_W12_SIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W12_0_HY_W12_SIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W12_0_HY_W12_SIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W12_0_HY_W12_SIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_Y_W13_0  // TVO horizontal Y filter weight W13.
#define TVO_HFILTER_Y_W13_0                     _MK_ADDR_CONST(0x56)
#define TVO_HFILTER_Y_W13_0_SECURE                      0x0
#define TVO_HFILTER_Y_W13_0_WORD_COUNT                  0x1
#define TVO_HFILTER_Y_W13_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W13_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W13_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W13_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W13_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_Y_W13_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Horizontal Y filter W13 Fraction.
#define TVO_HFILTER_Y_W13_0_HY_W13_FRACTION_SHIFT                       _MK_SHIFT_CONST(9)
#define TVO_HFILTER_Y_W13_0_HY_W13_FRACTION_FIELD                       (_MK_MASK_CONST(0x7f) << TVO_HFILTER_Y_W13_0_HY_W13_FRACTION_SHIFT)
#define TVO_HFILTER_Y_W13_0_HY_W13_FRACTION_RANGE                       15:9
#define TVO_HFILTER_Y_W13_0_HY_W13_FRACTION_WOFFSET                     0x0
#define TVO_HFILTER_Y_W13_0_HY_W13_FRACTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W13_0_HY_W13_FRACTION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W13_0_HY_W13_FRACTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W13_0_HY_W13_FRACTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Horizontal Y filter W13 Sign.
#define TVO_HFILTER_Y_W13_0_HY_W13_SIGN_SHIFT                   _MK_SHIFT_CONST(31)
#define TVO_HFILTER_Y_W13_0_HY_W13_SIGN_FIELD                   (_MK_MASK_CONST(0x1) << TVO_HFILTER_Y_W13_0_HY_W13_SIGN_SHIFT)
#define TVO_HFILTER_Y_W13_0_HY_W13_SIGN_RANGE                   31:31
#define TVO_HFILTER_Y_W13_0_HY_W13_SIGN_WOFFSET                 0x0
#define TVO_HFILTER_Y_W13_0_HY_W13_SIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W13_0_HY_W13_SIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W13_0_HY_W13_SIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W13_0_HY_W13_SIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_Y_W14_0  // TVO horizontal Y filter weight W14.
#define TVO_HFILTER_Y_W14_0                     _MK_ADDR_CONST(0x57)
#define TVO_HFILTER_Y_W14_0_SECURE                      0x0
#define TVO_HFILTER_Y_W14_0_WORD_COUNT                  0x1
#define TVO_HFILTER_Y_W14_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W14_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W14_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W14_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W14_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_Y_W14_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Horizontal Y filter W14 Fraction.
#define TVO_HFILTER_Y_W14_0_HY_W14_FRACTION_SHIFT                       _MK_SHIFT_CONST(9)
#define TVO_HFILTER_Y_W14_0_HY_W14_FRACTION_FIELD                       (_MK_MASK_CONST(0x7f) << TVO_HFILTER_Y_W14_0_HY_W14_FRACTION_SHIFT)
#define TVO_HFILTER_Y_W14_0_HY_W14_FRACTION_RANGE                       15:9
#define TVO_HFILTER_Y_W14_0_HY_W14_FRACTION_WOFFSET                     0x0
#define TVO_HFILTER_Y_W14_0_HY_W14_FRACTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W14_0_HY_W14_FRACTION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W14_0_HY_W14_FRACTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W14_0_HY_W14_FRACTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Horizontal Y filter W14 Sign.
#define TVO_HFILTER_Y_W14_0_HY_W14_SIGN_SHIFT                   _MK_SHIFT_CONST(31)
#define TVO_HFILTER_Y_W14_0_HY_W14_SIGN_FIELD                   (_MK_MASK_CONST(0x1) << TVO_HFILTER_Y_W14_0_HY_W14_SIGN_SHIFT)
#define TVO_HFILTER_Y_W14_0_HY_W14_SIGN_RANGE                   31:31
#define TVO_HFILTER_Y_W14_0_HY_W14_SIGN_WOFFSET                 0x0
#define TVO_HFILTER_Y_W14_0_HY_W14_SIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W14_0_HY_W14_SIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W14_0_HY_W14_SIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W14_0_HY_W14_SIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_Y_W15_0  // TVO horizontal Y filter weight W15.
#define TVO_HFILTER_Y_W15_0                     _MK_ADDR_CONST(0x58)
#define TVO_HFILTER_Y_W15_0_SECURE                      0x0
#define TVO_HFILTER_Y_W15_0_WORD_COUNT                  0x1
#define TVO_HFILTER_Y_W15_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W15_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W15_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W15_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W15_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_Y_W15_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Horizontal Y filter W15 Fraction.
#define TVO_HFILTER_Y_W15_0_HY_W15_FRACTION_SHIFT                       _MK_SHIFT_CONST(9)
#define TVO_HFILTER_Y_W15_0_HY_W15_FRACTION_FIELD                       (_MK_MASK_CONST(0x7f) << TVO_HFILTER_Y_W15_0_HY_W15_FRACTION_SHIFT)
#define TVO_HFILTER_Y_W15_0_HY_W15_FRACTION_RANGE                       15:9
#define TVO_HFILTER_Y_W15_0_HY_W15_FRACTION_WOFFSET                     0x0
#define TVO_HFILTER_Y_W15_0_HY_W15_FRACTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W15_0_HY_W15_FRACTION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W15_0_HY_W15_FRACTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W15_0_HY_W15_FRACTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Horizontal Y filter W15 Sign.
#define TVO_HFILTER_Y_W15_0_HY_W15_SIGN_SHIFT                   _MK_SHIFT_CONST(31)
#define TVO_HFILTER_Y_W15_0_HY_W15_SIGN_FIELD                   (_MK_MASK_CONST(0x1) << TVO_HFILTER_Y_W15_0_HY_W15_SIGN_SHIFT)
#define TVO_HFILTER_Y_W15_0_HY_W15_SIGN_RANGE                   31:31
#define TVO_HFILTER_Y_W15_0_HY_W15_SIGN_WOFFSET                 0x0
#define TVO_HFILTER_Y_W15_0_HY_W15_SIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W15_0_HY_W15_SIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W15_0_HY_W15_SIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W15_0_HY_W15_SIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_Y_W16_0  // TVO horizontal Y filter weight W16.
#define TVO_HFILTER_Y_W16_0                     _MK_ADDR_CONST(0x59)
#define TVO_HFILTER_Y_W16_0_SECURE                      0x0
#define TVO_HFILTER_Y_W16_0_WORD_COUNT                  0x1
#define TVO_HFILTER_Y_W16_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W16_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W16_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W16_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W16_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_Y_W16_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Horizontal Y filter W16 Fraction.
#define TVO_HFILTER_Y_W16_0_HY_W16_FRACTION_SHIFT                       _MK_SHIFT_CONST(9)
#define TVO_HFILTER_Y_W16_0_HY_W16_FRACTION_FIELD                       (_MK_MASK_CONST(0x7f) << TVO_HFILTER_Y_W16_0_HY_W16_FRACTION_SHIFT)
#define TVO_HFILTER_Y_W16_0_HY_W16_FRACTION_RANGE                       15:9
#define TVO_HFILTER_Y_W16_0_HY_W16_FRACTION_WOFFSET                     0x0
#define TVO_HFILTER_Y_W16_0_HY_W16_FRACTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W16_0_HY_W16_FRACTION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W16_0_HY_W16_FRACTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W16_0_HY_W16_FRACTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Horizontal Y filter W16 Sign.
#define TVO_HFILTER_Y_W16_0_HY_W16_SIGN_SHIFT                   _MK_SHIFT_CONST(31)
#define TVO_HFILTER_Y_W16_0_HY_W16_SIGN_FIELD                   (_MK_MASK_CONST(0x1) << TVO_HFILTER_Y_W16_0_HY_W16_SIGN_SHIFT)
#define TVO_HFILTER_Y_W16_0_HY_W16_SIGN_RANGE                   31:31
#define TVO_HFILTER_Y_W16_0_HY_W16_SIGN_WOFFSET                 0x0
#define TVO_HFILTER_Y_W16_0_HY_W16_SIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W16_0_HY_W16_SIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W16_0_HY_W16_SIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_W16_0_HY_W16_SIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// #define NV_PTVO_HFILTER_Y_PW1(i)                                               0x0 // /* RW-4A */ 
// #define NV_PTVO_HFILTER_Y_PW1__SIZE_1                                          7 // /* */  
// #define NV_PTVO_HFILTER_Y_PW1_FRACTION                                         15:0 // /* RW-VF */ 
// #define NV_PTVO_HFILTER_Y_PW1_FRACTION_UNWRITEABLE                             8:0 // /* R-UVF */ 
// #define NV_PTVO_HFILTER_Y_PW1_SIGN                                             31:31 // /* RW-VF */ 

// Register TVO_HFILTER_Y_PW10_0  // TVO horizontal Y filter weight PW10.
#define TVO_HFILTER_Y_PW10_0                    _MK_ADDR_CONST(0x5a)
#define TVO_HFILTER_Y_PW10_0_SECURE                     0x0
#define TVO_HFILTER_Y_PW10_0_WORD_COUNT                         0x1
#define TVO_HFILTER_Y_PW10_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW10_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW10_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW10_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW10_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_Y_PW10_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Y filter PW10 Fraction.
#define TVO_HFILTER_Y_PW10_0_HY_PW10_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_HFILTER_Y_PW10_0_HY_PW10_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_HFILTER_Y_PW10_0_HY_PW10_FRACTION_SHIFT)
#define TVO_HFILTER_Y_PW10_0_HY_PW10_FRACTION_RANGE                     15:9
#define TVO_HFILTER_Y_PW10_0_HY_PW10_FRACTION_WOFFSET                   0x0
#define TVO_HFILTER_Y_PW10_0_HY_PW10_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW10_0_HY_PW10_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW10_0_HY_PW10_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW10_0_HY_PW10_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Horizontal Y filter PW10 Sign.
#define TVO_HFILTER_Y_PW10_0_HY_PW10_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_HFILTER_Y_PW10_0_HY_PW10_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_HFILTER_Y_PW10_0_HY_PW10_SIGN_SHIFT)
#define TVO_HFILTER_Y_PW10_0_HY_PW10_SIGN_RANGE                 31:31
#define TVO_HFILTER_Y_PW10_0_HY_PW10_SIGN_WOFFSET                       0x0
#define TVO_HFILTER_Y_PW10_0_HY_PW10_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW10_0_HY_PW10_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW10_0_HY_PW10_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW10_0_HY_PW10_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_Y_PW11_0  // TVO horizontal Y filter weight PW11.
#define TVO_HFILTER_Y_PW11_0                    _MK_ADDR_CONST(0x5b)
#define TVO_HFILTER_Y_PW11_0_SECURE                     0x0
#define TVO_HFILTER_Y_PW11_0_WORD_COUNT                         0x1
#define TVO_HFILTER_Y_PW11_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW11_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW11_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW11_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW11_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_Y_PW11_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Y filter PW11 Fraction.
#define TVO_HFILTER_Y_PW11_0_HY_PW11_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_HFILTER_Y_PW11_0_HY_PW11_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_HFILTER_Y_PW11_0_HY_PW11_FRACTION_SHIFT)
#define TVO_HFILTER_Y_PW11_0_HY_PW11_FRACTION_RANGE                     15:9
#define TVO_HFILTER_Y_PW11_0_HY_PW11_FRACTION_WOFFSET                   0x0
#define TVO_HFILTER_Y_PW11_0_HY_PW11_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW11_0_HY_PW11_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW11_0_HY_PW11_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW11_0_HY_PW11_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Horizontal Y filter PW11 Sign.
#define TVO_HFILTER_Y_PW11_0_HY_PW11_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_HFILTER_Y_PW11_0_HY_PW11_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_HFILTER_Y_PW11_0_HY_PW11_SIGN_SHIFT)
#define TVO_HFILTER_Y_PW11_0_HY_PW11_SIGN_RANGE                 31:31
#define TVO_HFILTER_Y_PW11_0_HY_PW11_SIGN_WOFFSET                       0x0
#define TVO_HFILTER_Y_PW11_0_HY_PW11_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW11_0_HY_PW11_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW11_0_HY_PW11_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW11_0_HY_PW11_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_Y_PW12_0  // TVO horizontal Y filter weight PW12.
#define TVO_HFILTER_Y_PW12_0                    _MK_ADDR_CONST(0x5c)
#define TVO_HFILTER_Y_PW12_0_SECURE                     0x0
#define TVO_HFILTER_Y_PW12_0_WORD_COUNT                         0x1
#define TVO_HFILTER_Y_PW12_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW12_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW12_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW12_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW12_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_Y_PW12_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Y filter PW12 Fraction.
#define TVO_HFILTER_Y_PW12_0_HY_PW12_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_HFILTER_Y_PW12_0_HY_PW12_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_HFILTER_Y_PW12_0_HY_PW12_FRACTION_SHIFT)
#define TVO_HFILTER_Y_PW12_0_HY_PW12_FRACTION_RANGE                     15:9
#define TVO_HFILTER_Y_PW12_0_HY_PW12_FRACTION_WOFFSET                   0x0
#define TVO_HFILTER_Y_PW12_0_HY_PW12_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW12_0_HY_PW12_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW12_0_HY_PW12_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW12_0_HY_PW12_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Horizontal Y filter PW12 Sign.
#define TVO_HFILTER_Y_PW12_0_HY_PW12_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_HFILTER_Y_PW12_0_HY_PW12_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_HFILTER_Y_PW12_0_HY_PW12_SIGN_SHIFT)
#define TVO_HFILTER_Y_PW12_0_HY_PW12_SIGN_RANGE                 31:31
#define TVO_HFILTER_Y_PW12_0_HY_PW12_SIGN_WOFFSET                       0x0
#define TVO_HFILTER_Y_PW12_0_HY_PW12_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW12_0_HY_PW12_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW12_0_HY_PW12_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW12_0_HY_PW12_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_Y_PW13_0  // TVO horizontal Y filter weight PW13.
#define TVO_HFILTER_Y_PW13_0                    _MK_ADDR_CONST(0x5d)
#define TVO_HFILTER_Y_PW13_0_SECURE                     0x0
#define TVO_HFILTER_Y_PW13_0_WORD_COUNT                         0x1
#define TVO_HFILTER_Y_PW13_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW13_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW13_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW13_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW13_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_Y_PW13_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Y filter PW13 Fraction.
#define TVO_HFILTER_Y_PW13_0_HY_PW13_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_HFILTER_Y_PW13_0_HY_PW13_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_HFILTER_Y_PW13_0_HY_PW13_FRACTION_SHIFT)
#define TVO_HFILTER_Y_PW13_0_HY_PW13_FRACTION_RANGE                     15:9
#define TVO_HFILTER_Y_PW13_0_HY_PW13_FRACTION_WOFFSET                   0x0
#define TVO_HFILTER_Y_PW13_0_HY_PW13_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW13_0_HY_PW13_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW13_0_HY_PW13_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW13_0_HY_PW13_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Horizontal Y filter PW13 Sign.
#define TVO_HFILTER_Y_PW13_0_HY_PW13_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_HFILTER_Y_PW13_0_HY_PW13_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_HFILTER_Y_PW13_0_HY_PW13_SIGN_SHIFT)
#define TVO_HFILTER_Y_PW13_0_HY_PW13_SIGN_RANGE                 31:31
#define TVO_HFILTER_Y_PW13_0_HY_PW13_SIGN_WOFFSET                       0x0
#define TVO_HFILTER_Y_PW13_0_HY_PW13_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW13_0_HY_PW13_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW13_0_HY_PW13_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW13_0_HY_PW13_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_Y_PW14_0  // TVO horizontal Y filter weight PW14.
#define TVO_HFILTER_Y_PW14_0                    _MK_ADDR_CONST(0x5e)
#define TVO_HFILTER_Y_PW14_0_SECURE                     0x0
#define TVO_HFILTER_Y_PW14_0_WORD_COUNT                         0x1
#define TVO_HFILTER_Y_PW14_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW14_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW14_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW14_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW14_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_Y_PW14_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Y filter PW14 Fraction.
#define TVO_HFILTER_Y_PW14_0_HY_PW14_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_HFILTER_Y_PW14_0_HY_PW14_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_HFILTER_Y_PW14_0_HY_PW14_FRACTION_SHIFT)
#define TVO_HFILTER_Y_PW14_0_HY_PW14_FRACTION_RANGE                     15:9
#define TVO_HFILTER_Y_PW14_0_HY_PW14_FRACTION_WOFFSET                   0x0
#define TVO_HFILTER_Y_PW14_0_HY_PW14_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW14_0_HY_PW14_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW14_0_HY_PW14_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW14_0_HY_PW14_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Horizontal Y filter PW14 Sign.
#define TVO_HFILTER_Y_PW14_0_HY_PW14_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_HFILTER_Y_PW14_0_HY_PW14_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_HFILTER_Y_PW14_0_HY_PW14_SIGN_SHIFT)
#define TVO_HFILTER_Y_PW14_0_HY_PW14_SIGN_RANGE                 31:31
#define TVO_HFILTER_Y_PW14_0_HY_PW14_SIGN_WOFFSET                       0x0
#define TVO_HFILTER_Y_PW14_0_HY_PW14_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW14_0_HY_PW14_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW14_0_HY_PW14_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW14_0_HY_PW14_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_Y_PW15_0  // TVO horizontal Y filter weight PW15.
#define TVO_HFILTER_Y_PW15_0                    _MK_ADDR_CONST(0x5f)
#define TVO_HFILTER_Y_PW15_0_SECURE                     0x0
#define TVO_HFILTER_Y_PW15_0_WORD_COUNT                         0x1
#define TVO_HFILTER_Y_PW15_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW15_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW15_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW15_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW15_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_Y_PW15_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Y filter PW15 Fraction.
#define TVO_HFILTER_Y_PW15_0_HY_PW15_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_HFILTER_Y_PW15_0_HY_PW15_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_HFILTER_Y_PW15_0_HY_PW15_FRACTION_SHIFT)
#define TVO_HFILTER_Y_PW15_0_HY_PW15_FRACTION_RANGE                     15:9
#define TVO_HFILTER_Y_PW15_0_HY_PW15_FRACTION_WOFFSET                   0x0
#define TVO_HFILTER_Y_PW15_0_HY_PW15_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW15_0_HY_PW15_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW15_0_HY_PW15_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW15_0_HY_PW15_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Horizontal Y filter PW15 Sign.
#define TVO_HFILTER_Y_PW15_0_HY_PW15_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_HFILTER_Y_PW15_0_HY_PW15_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_HFILTER_Y_PW15_0_HY_PW15_SIGN_SHIFT)
#define TVO_HFILTER_Y_PW15_0_HY_PW15_SIGN_RANGE                 31:31
#define TVO_HFILTER_Y_PW15_0_HY_PW15_SIGN_WOFFSET                       0x0
#define TVO_HFILTER_Y_PW15_0_HY_PW15_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW15_0_HY_PW15_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW15_0_HY_PW15_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW15_0_HY_PW15_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_Y_PW16_0  // TVO horizontal Y filter weight PW16.
#define TVO_HFILTER_Y_PW16_0                    _MK_ADDR_CONST(0x60)
#define TVO_HFILTER_Y_PW16_0_SECURE                     0x0
#define TVO_HFILTER_Y_PW16_0_WORD_COUNT                         0x1
#define TVO_HFILTER_Y_PW16_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW16_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW16_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW16_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW16_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_Y_PW16_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Y filter PW16 Fraction.
#define TVO_HFILTER_Y_PW16_0_HY_PW16_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_HFILTER_Y_PW16_0_HY_PW16_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_HFILTER_Y_PW16_0_HY_PW16_FRACTION_SHIFT)
#define TVO_HFILTER_Y_PW16_0_HY_PW16_FRACTION_RANGE                     15:9
#define TVO_HFILTER_Y_PW16_0_HY_PW16_FRACTION_WOFFSET                   0x0
#define TVO_HFILTER_Y_PW16_0_HY_PW16_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW16_0_HY_PW16_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW16_0_HY_PW16_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW16_0_HY_PW16_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Horizontal Y filter PW16 Sign.
#define TVO_HFILTER_Y_PW16_0_HY_PW16_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_HFILTER_Y_PW16_0_HY_PW16_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_HFILTER_Y_PW16_0_HY_PW16_SIGN_SHIFT)
#define TVO_HFILTER_Y_PW16_0_HY_PW16_SIGN_RANGE                 31:31
#define TVO_HFILTER_Y_PW16_0_HY_PW16_SIGN_WOFFSET                       0x0
#define TVO_HFILTER_Y_PW16_0_HY_PW16_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW16_0_HY_PW16_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW16_0_HY_PW16_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_Y_PW16_0_HY_PW16_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// 
// #define NV_PTVO_HFILTER_C_W0(i)                                                0x0 // /* RW-4A */ 
// #define NV_PTVO_HFILTER_C_W0__SIZE_1                                           7 // /* */  
// #define NV_PTVO_HFILTER_C_W0_FRACTION                                          15:0 // /* RW-VF */ 
// #define NV_PTVO_HFILTER_C_W0_FRACTION_UNWRITEABLE                              8:0 // /* R-UVF */ 
// #define NV_PTVO_HFILTER_C_W0_SIGN                                              31:31 // /* RW-VF */ 

// Register TVO_HFILTER_C_W00_0  // TVO horizontal Cb/Cr filter weight W00.
#define TVO_HFILTER_C_W00_0                     _MK_ADDR_CONST(0x61)
#define TVO_HFILTER_C_W00_0_SECURE                      0x0
#define TVO_HFILTER_C_W00_0_WORD_COUNT                  0x1
#define TVO_HFILTER_C_W00_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W00_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W00_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W00_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W00_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_C_W00_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr filter W00 Fraction.
#define TVO_HFILTER_C_W00_0_HC_W00_FRACTION_SHIFT                       _MK_SHIFT_CONST(9)
#define TVO_HFILTER_C_W00_0_HC_W00_FRACTION_FIELD                       (_MK_MASK_CONST(0x7f) << TVO_HFILTER_C_W00_0_HC_W00_FRACTION_SHIFT)
#define TVO_HFILTER_C_W00_0_HC_W00_FRACTION_RANGE                       15:9
#define TVO_HFILTER_C_W00_0_HC_W00_FRACTION_WOFFSET                     0x0
#define TVO_HFILTER_C_W00_0_HC_W00_FRACTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W00_0_HC_W00_FRACTION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W00_0_HC_W00_FRACTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W00_0_HC_W00_FRACTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr filter W00 Sign.
#define TVO_HFILTER_C_W00_0_HC_W00_SIGN_SHIFT                   _MK_SHIFT_CONST(31)
#define TVO_HFILTER_C_W00_0_HC_W00_SIGN_FIELD                   (_MK_MASK_CONST(0x1) << TVO_HFILTER_C_W00_0_HC_W00_SIGN_SHIFT)
#define TVO_HFILTER_C_W00_0_HC_W00_SIGN_RANGE                   31:31
#define TVO_HFILTER_C_W00_0_HC_W00_SIGN_WOFFSET                 0x0
#define TVO_HFILTER_C_W00_0_HC_W00_SIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W00_0_HC_W00_SIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W00_0_HC_W00_SIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W00_0_HC_W00_SIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_C_W01_0  // TVO horizontal Cb/Cr filter weight W01.
#define TVO_HFILTER_C_W01_0                     _MK_ADDR_CONST(0x62)
#define TVO_HFILTER_C_W01_0_SECURE                      0x0
#define TVO_HFILTER_C_W01_0_WORD_COUNT                  0x1
#define TVO_HFILTER_C_W01_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W01_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W01_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W01_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W01_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_C_W01_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr filter W01 Fraction.
#define TVO_HFILTER_C_W01_0_HC_W01_FRACTION_SHIFT                       _MK_SHIFT_CONST(9)
#define TVO_HFILTER_C_W01_0_HC_W01_FRACTION_FIELD                       (_MK_MASK_CONST(0x7f) << TVO_HFILTER_C_W01_0_HC_W01_FRACTION_SHIFT)
#define TVO_HFILTER_C_W01_0_HC_W01_FRACTION_RANGE                       15:9
#define TVO_HFILTER_C_W01_0_HC_W01_FRACTION_WOFFSET                     0x0
#define TVO_HFILTER_C_W01_0_HC_W01_FRACTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W01_0_HC_W01_FRACTION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W01_0_HC_W01_FRACTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W01_0_HC_W01_FRACTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr filter W01 Sign.
#define TVO_HFILTER_C_W01_0_HC_W01_SIGN_SHIFT                   _MK_SHIFT_CONST(31)
#define TVO_HFILTER_C_W01_0_HC_W01_SIGN_FIELD                   (_MK_MASK_CONST(0x1) << TVO_HFILTER_C_W01_0_HC_W01_SIGN_SHIFT)
#define TVO_HFILTER_C_W01_0_HC_W01_SIGN_RANGE                   31:31
#define TVO_HFILTER_C_W01_0_HC_W01_SIGN_WOFFSET                 0x0
#define TVO_HFILTER_C_W01_0_HC_W01_SIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W01_0_HC_W01_SIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W01_0_HC_W01_SIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W01_0_HC_W01_SIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_C_W02_0  // TVO horizontal Cb/Cr filter weight W02.
#define TVO_HFILTER_C_W02_0                     _MK_ADDR_CONST(0x63)
#define TVO_HFILTER_C_W02_0_SECURE                      0x0
#define TVO_HFILTER_C_W02_0_WORD_COUNT                  0x1
#define TVO_HFILTER_C_W02_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W02_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W02_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W02_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W02_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_C_W02_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr filter W02 Fraction.
#define TVO_HFILTER_C_W02_0_HC_W02_FRACTION_SHIFT                       _MK_SHIFT_CONST(9)
#define TVO_HFILTER_C_W02_0_HC_W02_FRACTION_FIELD                       (_MK_MASK_CONST(0x7f) << TVO_HFILTER_C_W02_0_HC_W02_FRACTION_SHIFT)
#define TVO_HFILTER_C_W02_0_HC_W02_FRACTION_RANGE                       15:9
#define TVO_HFILTER_C_W02_0_HC_W02_FRACTION_WOFFSET                     0x0
#define TVO_HFILTER_C_W02_0_HC_W02_FRACTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W02_0_HC_W02_FRACTION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W02_0_HC_W02_FRACTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W02_0_HC_W02_FRACTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr filter W02 Sign.
#define TVO_HFILTER_C_W02_0_HC_W02_SIGN_SHIFT                   _MK_SHIFT_CONST(31)
#define TVO_HFILTER_C_W02_0_HC_W02_SIGN_FIELD                   (_MK_MASK_CONST(0x1) << TVO_HFILTER_C_W02_0_HC_W02_SIGN_SHIFT)
#define TVO_HFILTER_C_W02_0_HC_W02_SIGN_RANGE                   31:31
#define TVO_HFILTER_C_W02_0_HC_W02_SIGN_WOFFSET                 0x0
#define TVO_HFILTER_C_W02_0_HC_W02_SIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W02_0_HC_W02_SIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W02_0_HC_W02_SIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W02_0_HC_W02_SIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_C_W03_0  // TVO horizontal Cb/Cr filter weight W03.
#define TVO_HFILTER_C_W03_0                     _MK_ADDR_CONST(0x64)
#define TVO_HFILTER_C_W03_0_SECURE                      0x0
#define TVO_HFILTER_C_W03_0_WORD_COUNT                  0x1
#define TVO_HFILTER_C_W03_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W03_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W03_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W03_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W03_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_C_W03_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr filter W03 Fraction.
#define TVO_HFILTER_C_W03_0_HC_W03_FRACTION_SHIFT                       _MK_SHIFT_CONST(9)
#define TVO_HFILTER_C_W03_0_HC_W03_FRACTION_FIELD                       (_MK_MASK_CONST(0x7f) << TVO_HFILTER_C_W03_0_HC_W03_FRACTION_SHIFT)
#define TVO_HFILTER_C_W03_0_HC_W03_FRACTION_RANGE                       15:9
#define TVO_HFILTER_C_W03_0_HC_W03_FRACTION_WOFFSET                     0x0
#define TVO_HFILTER_C_W03_0_HC_W03_FRACTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W03_0_HC_W03_FRACTION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W03_0_HC_W03_FRACTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W03_0_HC_W03_FRACTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr filter W03 Sign.
#define TVO_HFILTER_C_W03_0_HC_W03_SIGN_SHIFT                   _MK_SHIFT_CONST(31)
#define TVO_HFILTER_C_W03_0_HC_W03_SIGN_FIELD                   (_MK_MASK_CONST(0x1) << TVO_HFILTER_C_W03_0_HC_W03_SIGN_SHIFT)
#define TVO_HFILTER_C_W03_0_HC_W03_SIGN_RANGE                   31:31
#define TVO_HFILTER_C_W03_0_HC_W03_SIGN_WOFFSET                 0x0
#define TVO_HFILTER_C_W03_0_HC_W03_SIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W03_0_HC_W03_SIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W03_0_HC_W03_SIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W03_0_HC_W03_SIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_C_W04_0  // TVO horizontal Cb/Cr filter weight W04.
#define TVO_HFILTER_C_W04_0                     _MK_ADDR_CONST(0x65)
#define TVO_HFILTER_C_W04_0_SECURE                      0x0
#define TVO_HFILTER_C_W04_0_WORD_COUNT                  0x1
#define TVO_HFILTER_C_W04_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W04_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W04_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W04_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W04_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_C_W04_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr filter W04 Fraction.
#define TVO_HFILTER_C_W04_0_HC_W04_FRACTION_SHIFT                       _MK_SHIFT_CONST(9)
#define TVO_HFILTER_C_W04_0_HC_W04_FRACTION_FIELD                       (_MK_MASK_CONST(0x7f) << TVO_HFILTER_C_W04_0_HC_W04_FRACTION_SHIFT)
#define TVO_HFILTER_C_W04_0_HC_W04_FRACTION_RANGE                       15:9
#define TVO_HFILTER_C_W04_0_HC_W04_FRACTION_WOFFSET                     0x0
#define TVO_HFILTER_C_W04_0_HC_W04_FRACTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W04_0_HC_W04_FRACTION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W04_0_HC_W04_FRACTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W04_0_HC_W04_FRACTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr filter W04 Sign.
#define TVO_HFILTER_C_W04_0_HC_W04_SIGN_SHIFT                   _MK_SHIFT_CONST(31)
#define TVO_HFILTER_C_W04_0_HC_W04_SIGN_FIELD                   (_MK_MASK_CONST(0x1) << TVO_HFILTER_C_W04_0_HC_W04_SIGN_SHIFT)
#define TVO_HFILTER_C_W04_0_HC_W04_SIGN_RANGE                   31:31
#define TVO_HFILTER_C_W04_0_HC_W04_SIGN_WOFFSET                 0x0
#define TVO_HFILTER_C_W04_0_HC_W04_SIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W04_0_HC_W04_SIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W04_0_HC_W04_SIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W04_0_HC_W04_SIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_C_W05_0  // TVO horizontal Cb/Cr filter weight W05.
#define TVO_HFILTER_C_W05_0                     _MK_ADDR_CONST(0x66)
#define TVO_HFILTER_C_W05_0_SECURE                      0x0
#define TVO_HFILTER_C_W05_0_WORD_COUNT                  0x1
#define TVO_HFILTER_C_W05_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W05_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W05_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W05_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W05_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_C_W05_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr filter W05 Fraction.
#define TVO_HFILTER_C_W05_0_HC_W05_FRACTION_SHIFT                       _MK_SHIFT_CONST(9)
#define TVO_HFILTER_C_W05_0_HC_W05_FRACTION_FIELD                       (_MK_MASK_CONST(0x7f) << TVO_HFILTER_C_W05_0_HC_W05_FRACTION_SHIFT)
#define TVO_HFILTER_C_W05_0_HC_W05_FRACTION_RANGE                       15:9
#define TVO_HFILTER_C_W05_0_HC_W05_FRACTION_WOFFSET                     0x0
#define TVO_HFILTER_C_W05_0_HC_W05_FRACTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W05_0_HC_W05_FRACTION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W05_0_HC_W05_FRACTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W05_0_HC_W05_FRACTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr filter W05 Sign.
#define TVO_HFILTER_C_W05_0_HC_W05_SIGN_SHIFT                   _MK_SHIFT_CONST(31)
#define TVO_HFILTER_C_W05_0_HC_W05_SIGN_FIELD                   (_MK_MASK_CONST(0x1) << TVO_HFILTER_C_W05_0_HC_W05_SIGN_SHIFT)
#define TVO_HFILTER_C_W05_0_HC_W05_SIGN_RANGE                   31:31
#define TVO_HFILTER_C_W05_0_HC_W05_SIGN_WOFFSET                 0x0
#define TVO_HFILTER_C_W05_0_HC_W05_SIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W05_0_HC_W05_SIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W05_0_HC_W05_SIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W05_0_HC_W05_SIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_C_W06_0  // TVO horizontal Cb/Cr filter weight W06.
#define TVO_HFILTER_C_W06_0                     _MK_ADDR_CONST(0x67)
#define TVO_HFILTER_C_W06_0_SECURE                      0x0
#define TVO_HFILTER_C_W06_0_WORD_COUNT                  0x1
#define TVO_HFILTER_C_W06_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W06_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W06_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W06_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W06_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_C_W06_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr filter W06 Fraction.
#define TVO_HFILTER_C_W06_0_HC_W06_FRACTION_SHIFT                       _MK_SHIFT_CONST(9)
#define TVO_HFILTER_C_W06_0_HC_W06_FRACTION_FIELD                       (_MK_MASK_CONST(0x7f) << TVO_HFILTER_C_W06_0_HC_W06_FRACTION_SHIFT)
#define TVO_HFILTER_C_W06_0_HC_W06_FRACTION_RANGE                       15:9
#define TVO_HFILTER_C_W06_0_HC_W06_FRACTION_WOFFSET                     0x0
#define TVO_HFILTER_C_W06_0_HC_W06_FRACTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W06_0_HC_W06_FRACTION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W06_0_HC_W06_FRACTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W06_0_HC_W06_FRACTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr filter W06 Sign.
#define TVO_HFILTER_C_W06_0_HC_W06_SIGN_SHIFT                   _MK_SHIFT_CONST(31)
#define TVO_HFILTER_C_W06_0_HC_W06_SIGN_FIELD                   (_MK_MASK_CONST(0x1) << TVO_HFILTER_C_W06_0_HC_W06_SIGN_SHIFT)
#define TVO_HFILTER_C_W06_0_HC_W06_SIGN_RANGE                   31:31
#define TVO_HFILTER_C_W06_0_HC_W06_SIGN_WOFFSET                 0x0
#define TVO_HFILTER_C_W06_0_HC_W06_SIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W06_0_HC_W06_SIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W06_0_HC_W06_SIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W06_0_HC_W06_SIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// #define NV_PTVO_HFILTER_C_PW0(i)                                               0x0 // /* RW-4A */ 
// #define NV_PTVO_HFILTER_C_PW0__SIZE_1                                          7 // /* */  
// #define NV_PTVO_HFILTER_C_PW0_FRACTION                                         15:0 // /* RW-VF */ 
// #define NV_PTVO_HFILTER_C_PW0_FRACTION_UNWRITEABLE                             8:0 // /* R-UVF */ 
// #define NV_PTVO_HFILTER_C_PW0_SIGN                                             31:31 // /* RW-VF */ 

// Register TVO_HFILTER_C_PW00_0  // TVO horizontal Cb/Cr filter weight PW00.
#define TVO_HFILTER_C_PW00_0                    _MK_ADDR_CONST(0x68)
#define TVO_HFILTER_C_PW00_0_SECURE                     0x0
#define TVO_HFILTER_C_PW00_0_WORD_COUNT                         0x1
#define TVO_HFILTER_C_PW00_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW00_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW00_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW00_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW00_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_C_PW00_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr filter PW00 Fraction.
#define TVO_HFILTER_C_PW00_0_HC_PW00_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_HFILTER_C_PW00_0_HC_PW00_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_HFILTER_C_PW00_0_HC_PW00_FRACTION_SHIFT)
#define TVO_HFILTER_C_PW00_0_HC_PW00_FRACTION_RANGE                     15:9
#define TVO_HFILTER_C_PW00_0_HC_PW00_FRACTION_WOFFSET                   0x0
#define TVO_HFILTER_C_PW00_0_HC_PW00_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW00_0_HC_PW00_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW00_0_HC_PW00_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW00_0_HC_PW00_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr filter PW00 Sign.
#define TVO_HFILTER_C_PW00_0_HC_PW00_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_HFILTER_C_PW00_0_HC_PW00_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_HFILTER_C_PW00_0_HC_PW00_SIGN_SHIFT)
#define TVO_HFILTER_C_PW00_0_HC_PW00_SIGN_RANGE                 31:31
#define TVO_HFILTER_C_PW00_0_HC_PW00_SIGN_WOFFSET                       0x0
#define TVO_HFILTER_C_PW00_0_HC_PW00_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW00_0_HC_PW00_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW00_0_HC_PW00_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW00_0_HC_PW00_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_C_PW01_0  // TVO horizontal Cb/Cr filter weight PW01.
#define TVO_HFILTER_C_PW01_0                    _MK_ADDR_CONST(0x69)
#define TVO_HFILTER_C_PW01_0_SECURE                     0x0
#define TVO_HFILTER_C_PW01_0_WORD_COUNT                         0x1
#define TVO_HFILTER_C_PW01_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW01_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW01_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW01_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW01_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_C_PW01_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr filter PW01 Fraction.
#define TVO_HFILTER_C_PW01_0_HC_PW01_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_HFILTER_C_PW01_0_HC_PW01_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_HFILTER_C_PW01_0_HC_PW01_FRACTION_SHIFT)
#define TVO_HFILTER_C_PW01_0_HC_PW01_FRACTION_RANGE                     15:9
#define TVO_HFILTER_C_PW01_0_HC_PW01_FRACTION_WOFFSET                   0x0
#define TVO_HFILTER_C_PW01_0_HC_PW01_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW01_0_HC_PW01_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW01_0_HC_PW01_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW01_0_HC_PW01_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr filter PW01 Sign.
#define TVO_HFILTER_C_PW01_0_HC_PW01_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_HFILTER_C_PW01_0_HC_PW01_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_HFILTER_C_PW01_0_HC_PW01_SIGN_SHIFT)
#define TVO_HFILTER_C_PW01_0_HC_PW01_SIGN_RANGE                 31:31
#define TVO_HFILTER_C_PW01_0_HC_PW01_SIGN_WOFFSET                       0x0
#define TVO_HFILTER_C_PW01_0_HC_PW01_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW01_0_HC_PW01_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW01_0_HC_PW01_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW01_0_HC_PW01_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_C_PW02_0  // TVO horizontal Cb/Cr filter weight PW02.
#define TVO_HFILTER_C_PW02_0                    _MK_ADDR_CONST(0x6a)
#define TVO_HFILTER_C_PW02_0_SECURE                     0x0
#define TVO_HFILTER_C_PW02_0_WORD_COUNT                         0x1
#define TVO_HFILTER_C_PW02_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW02_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW02_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW02_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW02_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_C_PW02_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr filter PW02 Fraction.
#define TVO_HFILTER_C_PW02_0_HC_PW02_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_HFILTER_C_PW02_0_HC_PW02_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_HFILTER_C_PW02_0_HC_PW02_FRACTION_SHIFT)
#define TVO_HFILTER_C_PW02_0_HC_PW02_FRACTION_RANGE                     15:9
#define TVO_HFILTER_C_PW02_0_HC_PW02_FRACTION_WOFFSET                   0x0
#define TVO_HFILTER_C_PW02_0_HC_PW02_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW02_0_HC_PW02_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW02_0_HC_PW02_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW02_0_HC_PW02_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr filter PW02 Sign.
#define TVO_HFILTER_C_PW02_0_HC_PW02_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_HFILTER_C_PW02_0_HC_PW02_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_HFILTER_C_PW02_0_HC_PW02_SIGN_SHIFT)
#define TVO_HFILTER_C_PW02_0_HC_PW02_SIGN_RANGE                 31:31
#define TVO_HFILTER_C_PW02_0_HC_PW02_SIGN_WOFFSET                       0x0
#define TVO_HFILTER_C_PW02_0_HC_PW02_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW02_0_HC_PW02_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW02_0_HC_PW02_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW02_0_HC_PW02_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_C_PW03_0  // TVO horizontal Cb/Cr filter weight PW03.
#define TVO_HFILTER_C_PW03_0                    _MK_ADDR_CONST(0x6b)
#define TVO_HFILTER_C_PW03_0_SECURE                     0x0
#define TVO_HFILTER_C_PW03_0_WORD_COUNT                         0x1
#define TVO_HFILTER_C_PW03_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW03_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW03_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW03_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW03_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_C_PW03_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr filter PW03 Fraction.
#define TVO_HFILTER_C_PW03_0_HC_PW03_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_HFILTER_C_PW03_0_HC_PW03_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_HFILTER_C_PW03_0_HC_PW03_FRACTION_SHIFT)
#define TVO_HFILTER_C_PW03_0_HC_PW03_FRACTION_RANGE                     15:9
#define TVO_HFILTER_C_PW03_0_HC_PW03_FRACTION_WOFFSET                   0x0
#define TVO_HFILTER_C_PW03_0_HC_PW03_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW03_0_HC_PW03_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW03_0_HC_PW03_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW03_0_HC_PW03_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr filter PW03 Sign.
#define TVO_HFILTER_C_PW03_0_HC_PW03_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_HFILTER_C_PW03_0_HC_PW03_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_HFILTER_C_PW03_0_HC_PW03_SIGN_SHIFT)
#define TVO_HFILTER_C_PW03_0_HC_PW03_SIGN_RANGE                 31:31
#define TVO_HFILTER_C_PW03_0_HC_PW03_SIGN_WOFFSET                       0x0
#define TVO_HFILTER_C_PW03_0_HC_PW03_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW03_0_HC_PW03_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW03_0_HC_PW03_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW03_0_HC_PW03_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_C_PW04_0  // TVO horizontal Cb/Cr filter weight PW04.
#define TVO_HFILTER_C_PW04_0                    _MK_ADDR_CONST(0x6c)
#define TVO_HFILTER_C_PW04_0_SECURE                     0x0
#define TVO_HFILTER_C_PW04_0_WORD_COUNT                         0x1
#define TVO_HFILTER_C_PW04_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW04_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW04_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW04_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW04_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_C_PW04_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr filter PW04 Fraction.
#define TVO_HFILTER_C_PW04_0_HC_PW04_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_HFILTER_C_PW04_0_HC_PW04_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_HFILTER_C_PW04_0_HC_PW04_FRACTION_SHIFT)
#define TVO_HFILTER_C_PW04_0_HC_PW04_FRACTION_RANGE                     15:9
#define TVO_HFILTER_C_PW04_0_HC_PW04_FRACTION_WOFFSET                   0x0
#define TVO_HFILTER_C_PW04_0_HC_PW04_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW04_0_HC_PW04_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW04_0_HC_PW04_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW04_0_HC_PW04_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr filter PW04 Sign.
#define TVO_HFILTER_C_PW04_0_HC_PW04_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_HFILTER_C_PW04_0_HC_PW04_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_HFILTER_C_PW04_0_HC_PW04_SIGN_SHIFT)
#define TVO_HFILTER_C_PW04_0_HC_PW04_SIGN_RANGE                 31:31
#define TVO_HFILTER_C_PW04_0_HC_PW04_SIGN_WOFFSET                       0x0
#define TVO_HFILTER_C_PW04_0_HC_PW04_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW04_0_HC_PW04_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW04_0_HC_PW04_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW04_0_HC_PW04_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_C_PW05_0  // TVO horizontal Cb/Cr filter weight PW05.
#define TVO_HFILTER_C_PW05_0                    _MK_ADDR_CONST(0x6d)
#define TVO_HFILTER_C_PW05_0_SECURE                     0x0
#define TVO_HFILTER_C_PW05_0_WORD_COUNT                         0x1
#define TVO_HFILTER_C_PW05_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW05_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW05_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW05_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW05_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_C_PW05_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr filter PW05 Fraction.
#define TVO_HFILTER_C_PW05_0_HC_PW05_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_HFILTER_C_PW05_0_HC_PW05_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_HFILTER_C_PW05_0_HC_PW05_FRACTION_SHIFT)
#define TVO_HFILTER_C_PW05_0_HC_PW05_FRACTION_RANGE                     15:9
#define TVO_HFILTER_C_PW05_0_HC_PW05_FRACTION_WOFFSET                   0x0
#define TVO_HFILTER_C_PW05_0_HC_PW05_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW05_0_HC_PW05_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW05_0_HC_PW05_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW05_0_HC_PW05_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr filter PW05 Sign.
#define TVO_HFILTER_C_PW05_0_HC_PW05_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_HFILTER_C_PW05_0_HC_PW05_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_HFILTER_C_PW05_0_HC_PW05_SIGN_SHIFT)
#define TVO_HFILTER_C_PW05_0_HC_PW05_SIGN_RANGE                 31:31
#define TVO_HFILTER_C_PW05_0_HC_PW05_SIGN_WOFFSET                       0x0
#define TVO_HFILTER_C_PW05_0_HC_PW05_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW05_0_HC_PW05_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW05_0_HC_PW05_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW05_0_HC_PW05_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_C_PW06_0  // TVO horizontal Cb/Cr filter weight PW06.
#define TVO_HFILTER_C_PW06_0                    _MK_ADDR_CONST(0x6e)
#define TVO_HFILTER_C_PW06_0_SECURE                     0x0
#define TVO_HFILTER_C_PW06_0_WORD_COUNT                         0x1
#define TVO_HFILTER_C_PW06_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW06_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW06_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW06_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW06_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_C_PW06_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr filter PW06 Fraction.
#define TVO_HFILTER_C_PW06_0_HC_PW06_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_HFILTER_C_PW06_0_HC_PW06_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_HFILTER_C_PW06_0_HC_PW06_FRACTION_SHIFT)
#define TVO_HFILTER_C_PW06_0_HC_PW06_FRACTION_RANGE                     15:9
#define TVO_HFILTER_C_PW06_0_HC_PW06_FRACTION_WOFFSET                   0x0
#define TVO_HFILTER_C_PW06_0_HC_PW06_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW06_0_HC_PW06_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW06_0_HC_PW06_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW06_0_HC_PW06_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr filter PW06 Sign.
#define TVO_HFILTER_C_PW06_0_HC_PW06_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_HFILTER_C_PW06_0_HC_PW06_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_HFILTER_C_PW06_0_HC_PW06_SIGN_SHIFT)
#define TVO_HFILTER_C_PW06_0_HC_PW06_SIGN_RANGE                 31:31
#define TVO_HFILTER_C_PW06_0_HC_PW06_SIGN_WOFFSET                       0x0
#define TVO_HFILTER_C_PW06_0_HC_PW06_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW06_0_HC_PW06_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW06_0_HC_PW06_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW06_0_HC_PW06_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// #define NV_PTVO_HFILTER_C_W1(i)                                                0x0 // /* RW-4A */ 
// #define NV_PTVO_HFILTER_C_W1__SIZE_1                                           7 // /* */  
// #define NV_PTVO_HFILTER_C_W1_FRACTION                                          15:0 // /* RW-VF */ 
// #define NV_PTVO_HFILTER_C_W1_FRACTION_UNWRITEABLE                              8:0 // /* R-UVF */ 
// #define NV_PTVO_HFILTER_C_W1_SIGN                                              31:31 // /* RW-VF */ 

// Register TVO_HFILTER_C_W10_0  // TVO horizontal Cb/Cr filter weight W10.
#define TVO_HFILTER_C_W10_0                     _MK_ADDR_CONST(0x6f)
#define TVO_HFILTER_C_W10_0_SECURE                      0x0
#define TVO_HFILTER_C_W10_0_WORD_COUNT                  0x1
#define TVO_HFILTER_C_W10_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W10_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W10_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W10_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W10_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_C_W10_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr filter W10 Fraction.
#define TVO_HFILTER_C_W10_0_HC_W10_FRACTION_SHIFT                       _MK_SHIFT_CONST(9)
#define TVO_HFILTER_C_W10_0_HC_W10_FRACTION_FIELD                       (_MK_MASK_CONST(0x7f) << TVO_HFILTER_C_W10_0_HC_W10_FRACTION_SHIFT)
#define TVO_HFILTER_C_W10_0_HC_W10_FRACTION_RANGE                       15:9
#define TVO_HFILTER_C_W10_0_HC_W10_FRACTION_WOFFSET                     0x0
#define TVO_HFILTER_C_W10_0_HC_W10_FRACTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W10_0_HC_W10_FRACTION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W10_0_HC_W10_FRACTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W10_0_HC_W10_FRACTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr filter W10 Sign.
#define TVO_HFILTER_C_W10_0_HC_W10_SIGN_SHIFT                   _MK_SHIFT_CONST(31)
#define TVO_HFILTER_C_W10_0_HC_W10_SIGN_FIELD                   (_MK_MASK_CONST(0x1) << TVO_HFILTER_C_W10_0_HC_W10_SIGN_SHIFT)
#define TVO_HFILTER_C_W10_0_HC_W10_SIGN_RANGE                   31:31
#define TVO_HFILTER_C_W10_0_HC_W10_SIGN_WOFFSET                 0x0
#define TVO_HFILTER_C_W10_0_HC_W10_SIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W10_0_HC_W10_SIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W10_0_HC_W10_SIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W10_0_HC_W10_SIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_C_W11_0  // TVO horizontal Cb/Cr filter weight W11.
#define TVO_HFILTER_C_W11_0                     _MK_ADDR_CONST(0x70)
#define TVO_HFILTER_C_W11_0_SECURE                      0x0
#define TVO_HFILTER_C_W11_0_WORD_COUNT                  0x1
#define TVO_HFILTER_C_W11_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W11_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W11_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W11_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W11_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_C_W11_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr filter W11 Fraction.
#define TVO_HFILTER_C_W11_0_HC_W11_FRACTION_SHIFT                       _MK_SHIFT_CONST(9)
#define TVO_HFILTER_C_W11_0_HC_W11_FRACTION_FIELD                       (_MK_MASK_CONST(0x7f) << TVO_HFILTER_C_W11_0_HC_W11_FRACTION_SHIFT)
#define TVO_HFILTER_C_W11_0_HC_W11_FRACTION_RANGE                       15:9
#define TVO_HFILTER_C_W11_0_HC_W11_FRACTION_WOFFSET                     0x0
#define TVO_HFILTER_C_W11_0_HC_W11_FRACTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W11_0_HC_W11_FRACTION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W11_0_HC_W11_FRACTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W11_0_HC_W11_FRACTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr filter W11 Sign.
#define TVO_HFILTER_C_W11_0_HC_W11_SIGN_SHIFT                   _MK_SHIFT_CONST(31)
#define TVO_HFILTER_C_W11_0_HC_W11_SIGN_FIELD                   (_MK_MASK_CONST(0x1) << TVO_HFILTER_C_W11_0_HC_W11_SIGN_SHIFT)
#define TVO_HFILTER_C_W11_0_HC_W11_SIGN_RANGE                   31:31
#define TVO_HFILTER_C_W11_0_HC_W11_SIGN_WOFFSET                 0x0
#define TVO_HFILTER_C_W11_0_HC_W11_SIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W11_0_HC_W11_SIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W11_0_HC_W11_SIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W11_0_HC_W11_SIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_C_W12_0  // TVO horizontal Cb/Cr filter weight W12.
#define TVO_HFILTER_C_W12_0                     _MK_ADDR_CONST(0x71)
#define TVO_HFILTER_C_W12_0_SECURE                      0x0
#define TVO_HFILTER_C_W12_0_WORD_COUNT                  0x1
#define TVO_HFILTER_C_W12_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W12_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W12_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W12_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W12_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_C_W12_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr filter W12 Fraction.
#define TVO_HFILTER_C_W12_0_HC_W12_FRACTION_SHIFT                       _MK_SHIFT_CONST(9)
#define TVO_HFILTER_C_W12_0_HC_W12_FRACTION_FIELD                       (_MK_MASK_CONST(0x7f) << TVO_HFILTER_C_W12_0_HC_W12_FRACTION_SHIFT)
#define TVO_HFILTER_C_W12_0_HC_W12_FRACTION_RANGE                       15:9
#define TVO_HFILTER_C_W12_0_HC_W12_FRACTION_WOFFSET                     0x0
#define TVO_HFILTER_C_W12_0_HC_W12_FRACTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W12_0_HC_W12_FRACTION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W12_0_HC_W12_FRACTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W12_0_HC_W12_FRACTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr filter W12 Sign.
#define TVO_HFILTER_C_W12_0_HC_W12_SIGN_SHIFT                   _MK_SHIFT_CONST(31)
#define TVO_HFILTER_C_W12_0_HC_W12_SIGN_FIELD                   (_MK_MASK_CONST(0x1) << TVO_HFILTER_C_W12_0_HC_W12_SIGN_SHIFT)
#define TVO_HFILTER_C_W12_0_HC_W12_SIGN_RANGE                   31:31
#define TVO_HFILTER_C_W12_0_HC_W12_SIGN_WOFFSET                 0x0
#define TVO_HFILTER_C_W12_0_HC_W12_SIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W12_0_HC_W12_SIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W12_0_HC_W12_SIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W12_0_HC_W12_SIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_C_W13_0  // TVO horizontal Cb/Cr filter weight W13.
#define TVO_HFILTER_C_W13_0                     _MK_ADDR_CONST(0x72)
#define TVO_HFILTER_C_W13_0_SECURE                      0x0
#define TVO_HFILTER_C_W13_0_WORD_COUNT                  0x1
#define TVO_HFILTER_C_W13_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W13_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W13_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W13_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W13_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_C_W13_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr filter W13 Fraction.
#define TVO_HFILTER_C_W13_0_HC_W13_FRACTION_SHIFT                       _MK_SHIFT_CONST(9)
#define TVO_HFILTER_C_W13_0_HC_W13_FRACTION_FIELD                       (_MK_MASK_CONST(0x7f) << TVO_HFILTER_C_W13_0_HC_W13_FRACTION_SHIFT)
#define TVO_HFILTER_C_W13_0_HC_W13_FRACTION_RANGE                       15:9
#define TVO_HFILTER_C_W13_0_HC_W13_FRACTION_WOFFSET                     0x0
#define TVO_HFILTER_C_W13_0_HC_W13_FRACTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W13_0_HC_W13_FRACTION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W13_0_HC_W13_FRACTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W13_0_HC_W13_FRACTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr filter W13 Sign.
#define TVO_HFILTER_C_W13_0_HC_W13_SIGN_SHIFT                   _MK_SHIFT_CONST(31)
#define TVO_HFILTER_C_W13_0_HC_W13_SIGN_FIELD                   (_MK_MASK_CONST(0x1) << TVO_HFILTER_C_W13_0_HC_W13_SIGN_SHIFT)
#define TVO_HFILTER_C_W13_0_HC_W13_SIGN_RANGE                   31:31
#define TVO_HFILTER_C_W13_0_HC_W13_SIGN_WOFFSET                 0x0
#define TVO_HFILTER_C_W13_0_HC_W13_SIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W13_0_HC_W13_SIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W13_0_HC_W13_SIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W13_0_HC_W13_SIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_C_W14_0  // TVO horizontal Cb/Cr filter weight W14.
#define TVO_HFILTER_C_W14_0                     _MK_ADDR_CONST(0x73)
#define TVO_HFILTER_C_W14_0_SECURE                      0x0
#define TVO_HFILTER_C_W14_0_WORD_COUNT                  0x1
#define TVO_HFILTER_C_W14_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W14_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W14_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W14_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W14_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_C_W14_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr filter W14 Fraction.
#define TVO_HFILTER_C_W14_0_HC_W14_FRACTION_SHIFT                       _MK_SHIFT_CONST(9)
#define TVO_HFILTER_C_W14_0_HC_W14_FRACTION_FIELD                       (_MK_MASK_CONST(0x7f) << TVO_HFILTER_C_W14_0_HC_W14_FRACTION_SHIFT)
#define TVO_HFILTER_C_W14_0_HC_W14_FRACTION_RANGE                       15:9
#define TVO_HFILTER_C_W14_0_HC_W14_FRACTION_WOFFSET                     0x0
#define TVO_HFILTER_C_W14_0_HC_W14_FRACTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W14_0_HC_W14_FRACTION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W14_0_HC_W14_FRACTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W14_0_HC_W14_FRACTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr filter W14 Sign.
#define TVO_HFILTER_C_W14_0_HC_W14_SIGN_SHIFT                   _MK_SHIFT_CONST(31)
#define TVO_HFILTER_C_W14_0_HC_W14_SIGN_FIELD                   (_MK_MASK_CONST(0x1) << TVO_HFILTER_C_W14_0_HC_W14_SIGN_SHIFT)
#define TVO_HFILTER_C_W14_0_HC_W14_SIGN_RANGE                   31:31
#define TVO_HFILTER_C_W14_0_HC_W14_SIGN_WOFFSET                 0x0
#define TVO_HFILTER_C_W14_0_HC_W14_SIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W14_0_HC_W14_SIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W14_0_HC_W14_SIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W14_0_HC_W14_SIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_C_W15_0  // TVO horizontal Cb/Cr filter weight W15.
#define TVO_HFILTER_C_W15_0                     _MK_ADDR_CONST(0x74)
#define TVO_HFILTER_C_W15_0_SECURE                      0x0
#define TVO_HFILTER_C_W15_0_WORD_COUNT                  0x1
#define TVO_HFILTER_C_W15_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W15_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W15_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W15_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W15_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_C_W15_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr filter W15 Fraction.
#define TVO_HFILTER_C_W15_0_HC_W15_FRACTION_SHIFT                       _MK_SHIFT_CONST(9)
#define TVO_HFILTER_C_W15_0_HC_W15_FRACTION_FIELD                       (_MK_MASK_CONST(0x7f) << TVO_HFILTER_C_W15_0_HC_W15_FRACTION_SHIFT)
#define TVO_HFILTER_C_W15_0_HC_W15_FRACTION_RANGE                       15:9
#define TVO_HFILTER_C_W15_0_HC_W15_FRACTION_WOFFSET                     0x0
#define TVO_HFILTER_C_W15_0_HC_W15_FRACTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W15_0_HC_W15_FRACTION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W15_0_HC_W15_FRACTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W15_0_HC_W15_FRACTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr filter W15 Sign.
#define TVO_HFILTER_C_W15_0_HC_W15_SIGN_SHIFT                   _MK_SHIFT_CONST(31)
#define TVO_HFILTER_C_W15_0_HC_W15_SIGN_FIELD                   (_MK_MASK_CONST(0x1) << TVO_HFILTER_C_W15_0_HC_W15_SIGN_SHIFT)
#define TVO_HFILTER_C_W15_0_HC_W15_SIGN_RANGE                   31:31
#define TVO_HFILTER_C_W15_0_HC_W15_SIGN_WOFFSET                 0x0
#define TVO_HFILTER_C_W15_0_HC_W15_SIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W15_0_HC_W15_SIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W15_0_HC_W15_SIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W15_0_HC_W15_SIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_C_W16_0  // TVO horizontal Cb/Cr filter weight W16.
#define TVO_HFILTER_C_W16_0                     _MK_ADDR_CONST(0x75)
#define TVO_HFILTER_C_W16_0_SECURE                      0x0
#define TVO_HFILTER_C_W16_0_WORD_COUNT                  0x1
#define TVO_HFILTER_C_W16_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W16_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W16_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W16_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W16_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_C_W16_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr filter W16 Fraction.
#define TVO_HFILTER_C_W16_0_HC_W16_FRACTION_SHIFT                       _MK_SHIFT_CONST(9)
#define TVO_HFILTER_C_W16_0_HC_W16_FRACTION_FIELD                       (_MK_MASK_CONST(0x7f) << TVO_HFILTER_C_W16_0_HC_W16_FRACTION_SHIFT)
#define TVO_HFILTER_C_W16_0_HC_W16_FRACTION_RANGE                       15:9
#define TVO_HFILTER_C_W16_0_HC_W16_FRACTION_WOFFSET                     0x0
#define TVO_HFILTER_C_W16_0_HC_W16_FRACTION_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W16_0_HC_W16_FRACTION_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W16_0_HC_W16_FRACTION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W16_0_HC_W16_FRACTION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr filter W16 Sign.
#define TVO_HFILTER_C_W16_0_HC_W16_SIGN_SHIFT                   _MK_SHIFT_CONST(31)
#define TVO_HFILTER_C_W16_0_HC_W16_SIGN_FIELD                   (_MK_MASK_CONST(0x1) << TVO_HFILTER_C_W16_0_HC_W16_SIGN_SHIFT)
#define TVO_HFILTER_C_W16_0_HC_W16_SIGN_RANGE                   31:31
#define TVO_HFILTER_C_W16_0_HC_W16_SIGN_WOFFSET                 0x0
#define TVO_HFILTER_C_W16_0_HC_W16_SIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W16_0_HC_W16_SIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W16_0_HC_W16_SIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_W16_0_HC_W16_SIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// #define NV_PTVO_HFILTER_C_PW1(i)                                               0x0 // /* RW-4A */ 
// #define NV_PTVO_HFILTER_C_PW1__SIZE_1                                          7 // /* */  
// #define NV_PTVO_HFILTER_C_PW1_FRACTION                                         15:0 // /* RW-VF */ 
// #define NV_PTVO_HFILTER_C_PW1_FRACTION_UNWRITEABLE                             8:0 // /* R-UVF */ 
// #define NV_PTVO_HFILTER_C_PW1_SIGN                                             31:31 // /* RW-VF */ 

// Register TVO_HFILTER_C_PW10_0  // TVO horizontal Cb/Cr filter weight PW10.
#define TVO_HFILTER_C_PW10_0                    _MK_ADDR_CONST(0x76)
#define TVO_HFILTER_C_PW10_0_SECURE                     0x0
#define TVO_HFILTER_C_PW10_0_WORD_COUNT                         0x1
#define TVO_HFILTER_C_PW10_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW10_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW10_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW10_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW10_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_C_PW10_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr filter PW10 Fraction.
#define TVO_HFILTER_C_PW10_0_HC_PW10_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_HFILTER_C_PW10_0_HC_PW10_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_HFILTER_C_PW10_0_HC_PW10_FRACTION_SHIFT)
#define TVO_HFILTER_C_PW10_0_HC_PW10_FRACTION_RANGE                     15:9
#define TVO_HFILTER_C_PW10_0_HC_PW10_FRACTION_WOFFSET                   0x0
#define TVO_HFILTER_C_PW10_0_HC_PW10_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW10_0_HC_PW10_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW10_0_HC_PW10_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW10_0_HC_PW10_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr filter PW10 Sign.
#define TVO_HFILTER_C_PW10_0_HC_PW10_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_HFILTER_C_PW10_0_HC_PW10_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_HFILTER_C_PW10_0_HC_PW10_SIGN_SHIFT)
#define TVO_HFILTER_C_PW10_0_HC_PW10_SIGN_RANGE                 31:31
#define TVO_HFILTER_C_PW10_0_HC_PW10_SIGN_WOFFSET                       0x0
#define TVO_HFILTER_C_PW10_0_HC_PW10_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW10_0_HC_PW10_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW10_0_HC_PW10_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW10_0_HC_PW10_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_C_PW11_0  // TVO horizontal Cb/Cr filter weight PW11.
#define TVO_HFILTER_C_PW11_0                    _MK_ADDR_CONST(0x77)
#define TVO_HFILTER_C_PW11_0_SECURE                     0x0
#define TVO_HFILTER_C_PW11_0_WORD_COUNT                         0x1
#define TVO_HFILTER_C_PW11_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW11_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW11_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW11_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW11_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_C_PW11_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr filter PW11 Fraction.
#define TVO_HFILTER_C_PW11_0_HC_PW11_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_HFILTER_C_PW11_0_HC_PW11_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_HFILTER_C_PW11_0_HC_PW11_FRACTION_SHIFT)
#define TVO_HFILTER_C_PW11_0_HC_PW11_FRACTION_RANGE                     15:9
#define TVO_HFILTER_C_PW11_0_HC_PW11_FRACTION_WOFFSET                   0x0
#define TVO_HFILTER_C_PW11_0_HC_PW11_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW11_0_HC_PW11_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW11_0_HC_PW11_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW11_0_HC_PW11_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr filter PW11 Sign.
#define TVO_HFILTER_C_PW11_0_HC_PW11_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_HFILTER_C_PW11_0_HC_PW11_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_HFILTER_C_PW11_0_HC_PW11_SIGN_SHIFT)
#define TVO_HFILTER_C_PW11_0_HC_PW11_SIGN_RANGE                 31:31
#define TVO_HFILTER_C_PW11_0_HC_PW11_SIGN_WOFFSET                       0x0
#define TVO_HFILTER_C_PW11_0_HC_PW11_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW11_0_HC_PW11_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW11_0_HC_PW11_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW11_0_HC_PW11_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_C_PW12_0  // TVO horizontal Cb/Cr filter weight PW12.
#define TVO_HFILTER_C_PW12_0                    _MK_ADDR_CONST(0x78)
#define TVO_HFILTER_C_PW12_0_SECURE                     0x0
#define TVO_HFILTER_C_PW12_0_WORD_COUNT                         0x1
#define TVO_HFILTER_C_PW12_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW12_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW12_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW12_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW12_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_C_PW12_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr filter PW12 Fraction.
#define TVO_HFILTER_C_PW12_0_HC_PW12_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_HFILTER_C_PW12_0_HC_PW12_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_HFILTER_C_PW12_0_HC_PW12_FRACTION_SHIFT)
#define TVO_HFILTER_C_PW12_0_HC_PW12_FRACTION_RANGE                     15:9
#define TVO_HFILTER_C_PW12_0_HC_PW12_FRACTION_WOFFSET                   0x0
#define TVO_HFILTER_C_PW12_0_HC_PW12_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW12_0_HC_PW12_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW12_0_HC_PW12_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW12_0_HC_PW12_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr filter PW12 Sign.
#define TVO_HFILTER_C_PW12_0_HC_PW12_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_HFILTER_C_PW12_0_HC_PW12_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_HFILTER_C_PW12_0_HC_PW12_SIGN_SHIFT)
#define TVO_HFILTER_C_PW12_0_HC_PW12_SIGN_RANGE                 31:31
#define TVO_HFILTER_C_PW12_0_HC_PW12_SIGN_WOFFSET                       0x0
#define TVO_HFILTER_C_PW12_0_HC_PW12_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW12_0_HC_PW12_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW12_0_HC_PW12_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW12_0_HC_PW12_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_C_PW13_0  // TVO horizontal Cb/Cr filter weight PW13.
#define TVO_HFILTER_C_PW13_0                    _MK_ADDR_CONST(0x79)
#define TVO_HFILTER_C_PW13_0_SECURE                     0x0
#define TVO_HFILTER_C_PW13_0_WORD_COUNT                         0x1
#define TVO_HFILTER_C_PW13_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW13_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW13_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW13_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW13_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_C_PW13_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr filter PW13 Fraction.
#define TVO_HFILTER_C_PW13_0_HC_PW13_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_HFILTER_C_PW13_0_HC_PW13_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_HFILTER_C_PW13_0_HC_PW13_FRACTION_SHIFT)
#define TVO_HFILTER_C_PW13_0_HC_PW13_FRACTION_RANGE                     15:9
#define TVO_HFILTER_C_PW13_0_HC_PW13_FRACTION_WOFFSET                   0x0
#define TVO_HFILTER_C_PW13_0_HC_PW13_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW13_0_HC_PW13_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW13_0_HC_PW13_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW13_0_HC_PW13_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr filter PW13 Sign.
#define TVO_HFILTER_C_PW13_0_HC_PW13_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_HFILTER_C_PW13_0_HC_PW13_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_HFILTER_C_PW13_0_HC_PW13_SIGN_SHIFT)
#define TVO_HFILTER_C_PW13_0_HC_PW13_SIGN_RANGE                 31:31
#define TVO_HFILTER_C_PW13_0_HC_PW13_SIGN_WOFFSET                       0x0
#define TVO_HFILTER_C_PW13_0_HC_PW13_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW13_0_HC_PW13_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW13_0_HC_PW13_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW13_0_HC_PW13_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_C_PW14_0  // TVO horizontal Cb/Cr filter weight PW14.
#define TVO_HFILTER_C_PW14_0                    _MK_ADDR_CONST(0x7a)
#define TVO_HFILTER_C_PW14_0_SECURE                     0x0
#define TVO_HFILTER_C_PW14_0_WORD_COUNT                         0x1
#define TVO_HFILTER_C_PW14_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW14_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW14_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW14_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW14_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_C_PW14_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr filter PW14 Fraction.
#define TVO_HFILTER_C_PW14_0_HC_PW14_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_HFILTER_C_PW14_0_HC_PW14_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_HFILTER_C_PW14_0_HC_PW14_FRACTION_SHIFT)
#define TVO_HFILTER_C_PW14_0_HC_PW14_FRACTION_RANGE                     15:9
#define TVO_HFILTER_C_PW14_0_HC_PW14_FRACTION_WOFFSET                   0x0
#define TVO_HFILTER_C_PW14_0_HC_PW14_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW14_0_HC_PW14_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW14_0_HC_PW14_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW14_0_HC_PW14_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr filter PW14 Sign.
#define TVO_HFILTER_C_PW14_0_HC_PW14_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_HFILTER_C_PW14_0_HC_PW14_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_HFILTER_C_PW14_0_HC_PW14_SIGN_SHIFT)
#define TVO_HFILTER_C_PW14_0_HC_PW14_SIGN_RANGE                 31:31
#define TVO_HFILTER_C_PW14_0_HC_PW14_SIGN_WOFFSET                       0x0
#define TVO_HFILTER_C_PW14_0_HC_PW14_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW14_0_HC_PW14_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW14_0_HC_PW14_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW14_0_HC_PW14_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_C_PW15_0  // TVO horizontal Cb/Cr filter weight PW15.
#define TVO_HFILTER_C_PW15_0                    _MK_ADDR_CONST(0x7b)
#define TVO_HFILTER_C_PW15_0_SECURE                     0x0
#define TVO_HFILTER_C_PW15_0_WORD_COUNT                         0x1
#define TVO_HFILTER_C_PW15_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW15_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW15_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW15_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW15_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_C_PW15_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr filter PW15 Fraction.
#define TVO_HFILTER_C_PW15_0_HC_PW15_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_HFILTER_C_PW15_0_HC_PW15_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_HFILTER_C_PW15_0_HC_PW15_FRACTION_SHIFT)
#define TVO_HFILTER_C_PW15_0_HC_PW15_FRACTION_RANGE                     15:9
#define TVO_HFILTER_C_PW15_0_HC_PW15_FRACTION_WOFFSET                   0x0
#define TVO_HFILTER_C_PW15_0_HC_PW15_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW15_0_HC_PW15_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW15_0_HC_PW15_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW15_0_HC_PW15_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr filter PW15 Sign.
#define TVO_HFILTER_C_PW15_0_HC_PW15_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_HFILTER_C_PW15_0_HC_PW15_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_HFILTER_C_PW15_0_HC_PW15_SIGN_SHIFT)
#define TVO_HFILTER_C_PW15_0_HC_PW15_SIGN_RANGE                 31:31
#define TVO_HFILTER_C_PW15_0_HC_PW15_SIGN_WOFFSET                       0x0
#define TVO_HFILTER_C_PW15_0_HC_PW15_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW15_0_HC_PW15_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW15_0_HC_PW15_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW15_0_HC_PW15_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_HFILTER_C_PW16_0  // TVO horizontal Cb/Cr filter weight PW16.
#define TVO_HFILTER_C_PW16_0                    _MK_ADDR_CONST(0x7c)
#define TVO_HFILTER_C_PW16_0_SECURE                     0x0
#define TVO_HFILTER_C_PW16_0_WORD_COUNT                         0x1
#define TVO_HFILTER_C_PW16_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW16_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW16_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW16_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW16_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HFILTER_C_PW16_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr filter PW16 Fraction.
#define TVO_HFILTER_C_PW16_0_HC_PW16_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_HFILTER_C_PW16_0_HC_PW16_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_HFILTER_C_PW16_0_HC_PW16_FRACTION_SHIFT)
#define TVO_HFILTER_C_PW16_0_HC_PW16_FRACTION_RANGE                     15:9
#define TVO_HFILTER_C_PW16_0_HC_PW16_FRACTION_WOFFSET                   0x0
#define TVO_HFILTER_C_PW16_0_HC_PW16_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW16_0_HC_PW16_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW16_0_HC_PW16_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW16_0_HC_PW16_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr filter PW16 Sign.
#define TVO_HFILTER_C_PW16_0_HC_PW16_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_HFILTER_C_PW16_0_HC_PW16_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_HFILTER_C_PW16_0_HC_PW16_SIGN_SHIFT)
#define TVO_HFILTER_C_PW16_0_HC_PW16_SIGN_RANGE                 31:31
#define TVO_HFILTER_C_PW16_0_HC_PW16_SIGN_WOFFSET                       0x0
#define TVO_HFILTER_C_PW16_0_HC_PW16_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW16_0_HC_PW16_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW16_0_HC_PW16_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HFILTER_C_PW16_0_HC_PW16_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// The HDEBUG control register controls various overrides for the
// horizontal scaler.  It includes the initial phase override,
// the phase increment override, and horizontal source resolution
// override. These registers are expected to be used only for debug
// or emergencies.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| |0 0 0| |0 0 0| | HDEBUG
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_HDEBUG                                                         0xd410 // /* RW-4R */ 
// #define NV_PTVO_HDEBUG_INIT_PHASE                                              0:0 // /* RWIVF */ 
// #define NV_PTVO_HDEBUG_INIT_PHASE_NO_OVERRIDE                                  0 // /* RWI-V */ 
// #define NV_PTVO_HDEBUG_INIT_PHASE_OVERRIDE                                     1 // /* RW--V */ 
// #define NV_PTVO_HDEBUG_INCR_PHASE                                              4:4 // /* RWIVF */ 
// #define NV_PTVO_HDEBUG_INCR_PHASE_NO_OVERRIDE                                  0 // /* RWI-V */ 
// #define NV_PTVO_HDEBUG_INCR_PHASE_OVERRIDE                                     1 // /* RW--V */ 
// #define NV_PTVO_HDEBUG_HSRES                                                   8:8 // /* RWIVF */ 
// #define NV_PTVO_HDEBUG_HSRES_NO_OVERRIDE                                       0 // /* RWI-V */ 
// #define NV_PTVO_HDEBUG_HSRES_OVERRIDE                                          1 // /* RW--V */ 

// Register TVO_HDEBUG_0  // TVO Horizontal Debug register.
// This may be used to override horizontal
//  scaler parameter setting for debugging.
#define TVO_HDEBUG_0                    _MK_ADDR_CONST(0x7d)
#define TVO_HDEBUG_0_SECURE                     0x0
#define TVO_HDEBUG_0_WORD_COUNT                         0x1
#define TVO_HDEBUG_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HDEBUG_0_RESET_MASK                         _MK_MASK_CONST(0x111)
#define TVO_HDEBUG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HDEBUG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HDEBUG_0_READ_MASK                  _MK_MASK_CONST(0x111)
#define TVO_HDEBUG_0_WRITE_MASK                         _MK_MASK_CONST(0x111)
// Initial horizontal phase override.
#define TVO_HDEBUG_0_HINIT_PHASE_SHIFT                  _MK_SHIFT_CONST(0)
#define TVO_HDEBUG_0_HINIT_PHASE_FIELD                  (_MK_MASK_CONST(0x1) << TVO_HDEBUG_0_HINIT_PHASE_SHIFT)
#define TVO_HDEBUG_0_HINIT_PHASE_RANGE                  0:0
#define TVO_HDEBUG_0_HINIT_PHASE_WOFFSET                        0x0
#define TVO_HDEBUG_0_HINIT_PHASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HDEBUG_0_HINIT_PHASE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TVO_HDEBUG_0_HINIT_PHASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HDEBUG_0_HINIT_PHASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HDEBUG_0_HINIT_PHASE_NO_OVERRIDE                    _MK_ENUM_CONST(0)    // // normal - the initial horizontal phase is
//  specified by HPHASE register

#define TVO_HDEBUG_0_HINIT_PHASE_OVERRIDE                       _MK_ENUM_CONST(1)    // // initial horizontal phase is specified by
//  HPHASE_OVERRIDE register


// Horizontal phase increment override.
#define TVO_HDEBUG_0_HINCR_PHASE_SHIFT                  _MK_SHIFT_CONST(4)
#define TVO_HDEBUG_0_HINCR_PHASE_FIELD                  (_MK_MASK_CONST(0x1) << TVO_HDEBUG_0_HINCR_PHASE_SHIFT)
#define TVO_HDEBUG_0_HINCR_PHASE_RANGE                  4:4
#define TVO_HDEBUG_0_HINCR_PHASE_WOFFSET                        0x0
#define TVO_HDEBUG_0_HINCR_PHASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HDEBUG_0_HINCR_PHASE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TVO_HDEBUG_0_HINCR_PHASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HDEBUG_0_HINCR_PHASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HDEBUG_0_HINCR_PHASE_NO_OVERRIDE                    _MK_ENUM_CONST(0)    // // normal - the horizontal phase increment
//  is calculated by the hardware

#define TVO_HDEBUG_0_HINCR_PHASE_OVERRIDE                       _MK_ENUM_CONST(1)    // // horizontal phase increment is specified by
//  HINCR_OVERRIDE register


// Horizontal source resolution override.
#define TVO_HDEBUG_0_HSRES_SHIFT                        _MK_SHIFT_CONST(8)
#define TVO_HDEBUG_0_HSRES_FIELD                        (_MK_MASK_CONST(0x1) << TVO_HDEBUG_0_HSRES_SHIFT)
#define TVO_HDEBUG_0_HSRES_RANGE                        8:8
#define TVO_HDEBUG_0_HSRES_WOFFSET                      0x0
#define TVO_HDEBUG_0_HSRES_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HDEBUG_0_HSRES_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TVO_HDEBUG_0_HSRES_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HDEBUG_0_HSRES_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_HDEBUG_0_HSRES_NO_OVERRIDE                  _MK_ENUM_CONST(0)    // // normal - this value comes directly from
//  display controller

#define TVO_HDEBUG_0_HSRES_OVERRIDE                     _MK_ENUM_CONST(1)    // // horizontal source resolution is specified by
//  HSRES_OVERRIDE register


// The HPHASE_OVERRIDE control register provides a override value for 
// the initial phase of the horizontal scaler.  It is defined as a
// 16.16 number but only 0.12 is implemented for AP15.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0                        |0 0 0 0| HP_OVERRIDE
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_HPHASE_OVERRIDE                                                0xd414 // /* RW-4R */ 
// #define NV_PTVO_HPHASE_OVERRIDE_FRACTION                                       15:0 // /* RW-VF */ 
// #define NV_PTVO_HPHASE_OVERRIDE_FRACTION_UNWRITEABLE                           3:0 // /* R-UVF */ 

// Register TVO_HPHASE_OVERRIDE_0  // TVO initial horizontal phase override.
#define TVO_HPHASE_OVERRIDE_0                   _MK_ADDR_CONST(0x7e)
#define TVO_HPHASE_OVERRIDE_0_SECURE                    0x0
#define TVO_HPHASE_OVERRIDE_0_WORD_COUNT                        0x1
#define TVO_HPHASE_OVERRIDE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define TVO_HPHASE_OVERRIDE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define TVO_HPHASE_OVERRIDE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TVO_HPHASE_OVERRIDE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_HPHASE_OVERRIDE_0_READ_MASK                         _MK_MASK_CONST(0xfff0)
#define TVO_HPHASE_OVERRIDE_0_WRITE_MASK                        _MK_MASK_CONST(0xfff0)
// Initial horizontal phase override.
#define TVO_HPHASE_OVERRIDE_0_HPHASE_OVERRIDE_FRACTION_SHIFT                    _MK_SHIFT_CONST(4)
#define TVO_HPHASE_OVERRIDE_0_HPHASE_OVERRIDE_FRACTION_FIELD                    (_MK_MASK_CONST(0xfff) << TVO_HPHASE_OVERRIDE_0_HPHASE_OVERRIDE_FRACTION_SHIFT)
#define TVO_HPHASE_OVERRIDE_0_HPHASE_OVERRIDE_FRACTION_RANGE                    15:4
#define TVO_HPHASE_OVERRIDE_0_HPHASE_OVERRIDE_FRACTION_WOFFSET                  0x0
#define TVO_HPHASE_OVERRIDE_0_HPHASE_OVERRIDE_FRACTION_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_HPHASE_OVERRIDE_0_HPHASE_OVERRIDE_FRACTION_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HPHASE_OVERRIDE_0_HPHASE_OVERRIDE_FRACTION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HPHASE_OVERRIDE_0_HPHASE_OVERRIDE_FRACTION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// The HINCR_OVERRIDE control register provides a horizontal phase increment
// override value for the horizontal scaler. It is defined as a 16.16 number,
// but only 12.12 is implemented for AP15. The phase increment is the scale
// ratio calculated as src/dst.
// 
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0|                                               |0 0 0 0| HINC_OVERRIDE
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_HINCR_OVERRIDE                                                 0xd418 // /* RW-4R */ 
// #define NV_PTVO_HINCR_OVERRIDE_VALUE                                           27:0 // /* RW-VF */ 
// #define NV_PTVO_HINCR_OVERRIDE_VALUE_UNWRITEABLE                               3:0 // /* R-UVF */ 

// Register TVO_HINCR_OVERRIDE_0  // TVO horizontal phase increment override.
#define TVO_HINCR_OVERRIDE_0                    _MK_ADDR_CONST(0x7f)
#define TVO_HINCR_OVERRIDE_0_SECURE                     0x0
#define TVO_HINCR_OVERRIDE_0_WORD_COUNT                         0x1
#define TVO_HINCR_OVERRIDE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HINCR_OVERRIDE_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HINCR_OVERRIDE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HINCR_OVERRIDE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HINCR_OVERRIDE_0_READ_MASK                  _MK_MASK_CONST(0xffffff0)
#define TVO_HINCR_OVERRIDE_0_WRITE_MASK                         _MK_MASK_CONST(0xffffff0)
// Horizontal phase increment override. 
#define TVO_HINCR_OVERRIDE_0_HINCR_OVERRIDE_VALUE_SHIFT                 _MK_SHIFT_CONST(4)
#define TVO_HINCR_OVERRIDE_0_HINCR_OVERRIDE_VALUE_FIELD                 (_MK_MASK_CONST(0xffffff) << TVO_HINCR_OVERRIDE_0_HINCR_OVERRIDE_VALUE_SHIFT)
#define TVO_HINCR_OVERRIDE_0_HINCR_OVERRIDE_VALUE_RANGE                 27:4
#define TVO_HINCR_OVERRIDE_0_HINCR_OVERRIDE_VALUE_WOFFSET                       0x0
#define TVO_HINCR_OVERRIDE_0_HINCR_OVERRIDE_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_HINCR_OVERRIDE_0_HINCR_OVERRIDE_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HINCR_OVERRIDE_0_HINCR_OVERRIDE_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HINCR_OVERRIDE_0_HINCR_OVERRIDE_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// The HSRES_OVERRIDE register provides a horizontal source resolution override.
// Normally, this is provided by the DISPLAY/DISPLAYB controller, but this value will override it if 
// enabled.  It is defined as a U16.16 number.  It is only 12.0 for AP15 (maximum value 
// of 1024).
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0|                       |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| HSRES_OVERRIDE
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_HSRES_OVERRIDE                                                 0xd41c // /* RW-4R */ 
// #define NV_PTVO_HSRES_OVERRIDE_PIXELS                                          27:0 // /* RWIVF */ 
// #define NV_PTVO_HSRES_OVERRIDE_PIXELS_720                                      0x2d00000 // /* RW--V */ 
// #define NV_PTVO_HSRES_OVERRIDE_PIXELS_DEFAULT                                  0x2d00000 // /* RWI-V */ 
// #define NV_PTVO_HSRES_OVERRIDE_PIXELS_UNWRITEABLE                              15:0 // /* R-UVF */ 

// Register TVO_HSRES_OVERRIDE_0  // TVO horizontal source resolution override.
#define TVO_HSRES_OVERRIDE_0                    _MK_ADDR_CONST(0x80)
#define TVO_HSRES_OVERRIDE_0_SECURE                     0x0
#define TVO_HSRES_OVERRIDE_0_WORD_COUNT                         0x1
#define TVO_HSRES_OVERRIDE_0_RESET_VAL                  _MK_MASK_CONST(0x2d00000)
#define TVO_HSRES_OVERRIDE_0_RESET_MASK                         _MK_MASK_CONST(0xfff0000)
#define TVO_HSRES_OVERRIDE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HSRES_OVERRIDE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HSRES_OVERRIDE_0_READ_MASK                  _MK_MASK_CONST(0xfff0000)
#define TVO_HSRES_OVERRIDE_0_WRITE_MASK                         _MK_MASK_CONST(0xfff0000)
// Horizontal source resolution override
//  (in pixels) this is max 1024 pixels.
#define TVO_HSRES_OVERRIDE_0_HSRES_OVERRIDE_PIXELS_SHIFT                        _MK_SHIFT_CONST(16)
#define TVO_HSRES_OVERRIDE_0_HSRES_OVERRIDE_PIXELS_FIELD                        (_MK_MASK_CONST(0xfff) << TVO_HSRES_OVERRIDE_0_HSRES_OVERRIDE_PIXELS_SHIFT)
#define TVO_HSRES_OVERRIDE_0_HSRES_OVERRIDE_PIXELS_RANGE                        27:16
#define TVO_HSRES_OVERRIDE_0_HSRES_OVERRIDE_PIXELS_WOFFSET                      0x0
#define TVO_HSRES_OVERRIDE_0_HSRES_OVERRIDE_PIXELS_DEFAULT                      _MK_MASK_CONST(0x2d0)
#define TVO_HSRES_OVERRIDE_0_HSRES_OVERRIDE_PIXELS_DEFAULT_MASK                 _MK_MASK_CONST(0xfff)
#define TVO_HSRES_OVERRIDE_0_HSRES_OVERRIDE_PIXELS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_HSRES_OVERRIDE_0_HSRES_OVERRIDE_PIXELS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// 
// Chapter 4 - Vertical Scaler Registers
// 
// These registers control operation of the vertical scaler and filter.
// 
// The VPHASE_FIELD1 register is a U16.16 number (only 4.12 is implemented for AP15).  
// This is used by the vertical scaler for an initial phase for field 1.
// 
// The VPHASE_FIELD2 register is a U16.16 number (only 4.12 is implemented for AP15).  
// This is used by the vertical scaler for an initial phase for field 2.
//
// One TV frame consists of two interlaced fields.
// The field that includes the top-most active full line image in the TV frame is called "top-field".
// With "field 1" and "field 2" designation used above, cve5 works as,
//   "field 1" is "top-field" for NTSC, PAL-M, and PAL-N operation,
//   "field 2" is "top_field" for PAL and PAL-NC operation. 
// 
// Typically, the initial phase will be calculated as follows:
// 
//  delta = ceil (2^12 * ((source height) / (effective destination height)));
//  For NTSC, PAL-M and PAL-N:
//      TVO_VPHASE_FIELD1_0 = delta * (1/4)
//      TVO_VPHASE_FIELD2_0 = delta * (3/4)
//  For PAL and PAL-NC: [note: reversed from NTSC]
//      TVO_VPHASE_FIELD1_0 = delta * (3/4)
//      TVO_VPHASE_FIELD2_0 = delta * (1/4)
//
//  Integer values are to be mapped to bit-range [19:4].
//  
// Example: PAL (720x288) from source image of 640x480
//       delta = 6827
//       TVO_VPHASE_FIELD1_0 = 1707
//       TVO_VPHASE_FIELD1_0 = 5121
//
// Example: NTSC (720x240) from source image of 640x480
//       delta = 8192
//       TVO_VPHASE_FIELD1_0 = 2048
//       TVO_VPHASE_FIELD1_0 = 6144
//
// If these registers are not going to be calculated accoring to the above
// formulas, then setting them both to 0 may produce marginal results.
// 
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0|                               |0 0 0 0| VPHASE1
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_VPHASE_FIELD1                                                  0xd500 // /* RW-4R */ 
// #define NV_PTVO_VPHASE_FIELD1_FRACTION                                         19:0 // /* RWIVF */ 
// #define NV_PTVO_VPHASE_FIELD1_FRACTION_UNWRITEABLE                             3:0 // /* R-UVF */ 
// 
//                 Figure 10-1 Vertical initial phase for field1
//

// Register TVO_VPHASE_FIELD1_0  // TVO Vertical Initial Phase for field 1.
#define TVO_VPHASE_FIELD1_0                     _MK_ADDR_CONST(0x81)
#define TVO_VPHASE_FIELD1_0_SECURE                      0x0
#define TVO_VPHASE_FIELD1_0_WORD_COUNT                  0x1
#define TVO_VPHASE_FIELD1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_VPHASE_FIELD1_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_VPHASE_FIELD1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_VPHASE_FIELD1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_VPHASE_FIELD1_0_READ_MASK                   _MK_MASK_CONST(0xffff0)
#define TVO_VPHASE_FIELD1_0_WRITE_MASK                  _MK_MASK_CONST(0xffff0)
// Vertical initial phase for field 1.
// This is a u4.12 value that specifies initial
//  value of vertical scaler phase for field 2.
#define TVO_VPHASE_FIELD1_0_VPHASE_FIELD1_FRACTION_SHIFT                        _MK_SHIFT_CONST(4)
#define TVO_VPHASE_FIELD1_0_VPHASE_FIELD1_FRACTION_FIELD                        (_MK_MASK_CONST(0xffff) << TVO_VPHASE_FIELD1_0_VPHASE_FIELD1_FRACTION_SHIFT)
#define TVO_VPHASE_FIELD1_0_VPHASE_FIELD1_FRACTION_RANGE                        19:4
#define TVO_VPHASE_FIELD1_0_VPHASE_FIELD1_FRACTION_WOFFSET                      0x0
#define TVO_VPHASE_FIELD1_0_VPHASE_FIELD1_FRACTION_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_VPHASE_FIELD1_0_VPHASE_FIELD1_FRACTION_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TVO_VPHASE_FIELD1_0_VPHASE_FIELD1_FRACTION_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_VPHASE_FIELD1_0_VPHASE_FIELD1_FRACTION_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0|                               |0 0 0 0| VPHASE2
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_VPHASE_FIELD2                                                  0xd504 // /* RW-4R */ 
// #define NV_PTVO_VPHASE_FIELD2_FRACTION                                         19:0 // /* RWIVF */ 
// #define NV_PTVO_VPHASE_FIELD2_FRACTION_DEFAULT                                 0x10000 // /* RWI-V */ 
// #define NV_PTVO_VPHASE_FIELD2_FRACTION_UNWRITEABLE                             3:0 // /* R-UVF */ 
// 
// 
//                 Figure 10-2 Vertical initial phase for field 2

// Register TVO_VPHASE_FIELD2_0  // TVO Vertical Initial Phase for field 2.
#define TVO_VPHASE_FIELD2_0                     _MK_ADDR_CONST(0x82)
#define TVO_VPHASE_FIELD2_0_SECURE                      0x0
#define TVO_VPHASE_FIELD2_0_WORD_COUNT                  0x1
#define TVO_VPHASE_FIELD2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_VPHASE_FIELD2_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_VPHASE_FIELD2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_VPHASE_FIELD2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_VPHASE_FIELD2_0_READ_MASK                   _MK_MASK_CONST(0xffff0)
#define TVO_VPHASE_FIELD2_0_WRITE_MASK                  _MK_MASK_CONST(0xffff0)
// Vertical initial phase for field 2.
// This is a u4.12 value that specifies initial
//  value of vertical scaler phase for field 2.
#define TVO_VPHASE_FIELD2_0_VPHASE_FIELD2_FRACTION_SHIFT                        _MK_SHIFT_CONST(4)
#define TVO_VPHASE_FIELD2_0_VPHASE_FIELD2_FRACTION_FIELD                        (_MK_MASK_CONST(0xffff) << TVO_VPHASE_FIELD2_0_VPHASE_FIELD2_FRACTION_SHIFT)
#define TVO_VPHASE_FIELD2_0_VPHASE_FIELD2_FRACTION_RANGE                        19:4
#define TVO_VPHASE_FIELD2_0_VPHASE_FIELD2_FRACTION_WOFFSET                      0x0
#define TVO_VPHASE_FIELD2_0_VPHASE_FIELD2_FRACTION_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_VPHASE_FIELD2_0_VPHASE_FIELD2_FRACTION_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TVO_VPHASE_FIELD2_0_VPHASE_FIELD2_FRACTION_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_VPHASE_FIELD2_0_VPHASE_FIELD2_FRACTION_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// The VRES register is a U16.16 number (only 10.0 is implemented for AP15).  This is 
// the destination vertical resolution (pre-overscan) at the output of the vertical 
// scaler. 
// 
// This value will be multiplied by the OVERSCAN_COMP value to produce the 
// effective destination size (see the OVERSCAN_COMP register description).
// The effective destination is then used by the scaler to automatically determine 
// the actual scale factor, as well as the number of lines that will be output by 
// the vertical scaler.
// For the cve5 core, this register will normally be set to d240 for Ntsc or d288 
// for Pal.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0|                   |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| VRES
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_VRES                                                           0xd508 // /* RW-4R */ 
// #define NV_PTVO_VRES_LINES                                                     25:0 // /* RWIVF */ 
// #define NV_PTVO_VRES_LINES_480                                                 0x1e00000 // /* RW--V */ 
// #define NV_PTVO_VRES_LINES_DEFAULT                                             0x1e00000 // /* RWI-V */ 
// #define NV_PTVO_VRES_LINES_UNWRITEABLE                                         15:0 // /* R-UVF */ 
// 
//                 Figure 10-3 Vertical resolution

// Register TVO_VRES_0  // TVO Vertical Output Resolution.
#define TVO_VRES_0                      _MK_ADDR_CONST(0x83)
#define TVO_VRES_0_SECURE                       0x0
#define TVO_VRES_0_WORD_COUNT                   0x1
#define TVO_VRES_0_RESET_VAL                    _MK_MASK_CONST(0x1e00000)
#define TVO_VRES_0_RESET_MASK                   _MK_MASK_CONST(0x3ff0000)
#define TVO_VRES_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define TVO_VRES_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_VRES_0_READ_MASK                    _MK_MASK_CONST(0x3ff0000)
#define TVO_VRES_0_WRITE_MASK                   _MK_MASK_CONST(0x3ff0000)
// Vertical output resolution.
// This specifies output vertical resolution
//  in term of number of lines.
#define TVO_VRES_0_VRES_LINES_SHIFT                     _MK_SHIFT_CONST(16)
#define TVO_VRES_0_VRES_LINES_FIELD                     (_MK_MASK_CONST(0x3ff) << TVO_VRES_0_VRES_LINES_SHIFT)
#define TVO_VRES_0_VRES_LINES_RANGE                     25:16
#define TVO_VRES_0_VRES_LINES_WOFFSET                   0x0
#define TVO_VRES_0_VRES_LINES_DEFAULT                   _MK_MASK_CONST(0x1e0)
#define TVO_VRES_0_VRES_LINES_DEFAULT_MASK                      _MK_MASK_CONST(0x3ff)
#define TVO_VRES_0_VRES_LINES_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_VRES_0_VRES_LINES_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// These are the control point registers for determining the Vertical filter 
// weights. These registers are only used if FILTER_MODE is set to CUSTOM in
// the NV_PTVO_CONTROL register.
// 
// YC_W0(i)  controls the Y/Cr/Cb filter for W0(i),  0 <= i <= 6
// YC_W1(i)  controls the Y/Cr/Cb filter for W1(i),  0 <= i <= 6
// YC_PW0(i) controls the Y/Cr/Cb filter for PW0(i), 0 <= i <= 6
// YC_PW1(i) controls the Y/Cr/Cb filter for PW1(i), 0 <= i <= 6
// 
// The filter value is a S16.16 value.  For AP15, it is a S0.7 value.
// 
// 
//  31           24 23           16 15          9 8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// | |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|             |0 0 0 0 0 0 0 0 0| VFILTER
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_VFILTER_YC_W0(i)                                               0x0 // /* RW-4A */ 
// #define NV_PTVO_VFILTER_YC_W0__SIZE_1                                          7 // /* */  
// #define NV_PTVO_VFILTER_YC_W0_FRACTION                                         15:0 // /* RW-VF */ 
// #define NV_PTVO_VFILTER_YC_W0_FRACTION_UNWRITEABLE                             8:0 // /* R-UVF */ 
// #define NV_PTVO_VFILTER_YC_W0_SIGN                                             31:31 // /* RW-VF */ 
// The following registers define the horizontal filter weights when the filter mode is set to
// CUSTOM in the CONTROL register. Vertical filter is 7-tap filter. Luma and Chroma filter
// weights can be specified independently.
// 
// YC_W0(i)  controls the Y/Cr/Cb filter for W0(i),  0 <= i <= 6
// YC_W1(i)  controls the Y/Cr/Cb filter for W1(i),  0 <= i <= 6
// YC_PW0(i) controls the Y/Cr/Cb filter for PW0(i), 0 <= i <= 6
// YC_PW1(i) controls the Y/Cr/Cb filter for PW1(i), 0 <= i <= 6
// 
// The filter weight is a s0.7 values.
//

// Register TVO_VFILTER_YC_W00_0  // TVO vertical Y/Cb/Cr filter weight W00
#define TVO_VFILTER_YC_W00_0                    _MK_ADDR_CONST(0x84)
#define TVO_VFILTER_YC_W00_0_SECURE                     0x0
#define TVO_VFILTER_YC_W00_0_WORD_COUNT                         0x1
#define TVO_VFILTER_YC_W00_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W00_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W00_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W00_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W00_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_VFILTER_YC_W00_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Vertical Y/Cb/Cr filter W00 Fraction
#define TVO_VFILTER_YC_W00_0_VYC_W00_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_VFILTER_YC_W00_0_VYC_W00_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_VFILTER_YC_W00_0_VYC_W00_FRACTION_SHIFT)
#define TVO_VFILTER_YC_W00_0_VYC_W00_FRACTION_RANGE                     15:9
#define TVO_VFILTER_YC_W00_0_VYC_W00_FRACTION_WOFFSET                   0x0
#define TVO_VFILTER_YC_W00_0_VYC_W00_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W00_0_VYC_W00_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W00_0_VYC_W00_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W00_0_VYC_W00_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Vertical Y/Cb/Cr filter W00 Sign
#define TVO_VFILTER_YC_W00_0_VYC_W00_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_VFILTER_YC_W00_0_VYC_W00_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_VFILTER_YC_W00_0_VYC_W00_SIGN_SHIFT)
#define TVO_VFILTER_YC_W00_0_VYC_W00_SIGN_RANGE                 31:31
#define TVO_VFILTER_YC_W00_0_VYC_W00_SIGN_WOFFSET                       0x0
#define TVO_VFILTER_YC_W00_0_VYC_W00_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W00_0_VYC_W00_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W00_0_VYC_W00_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W00_0_VYC_W00_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_VFILTER_YC_W01_0  // TVO vertical Y/Cb/Cr filter weight W01
#define TVO_VFILTER_YC_W01_0                    _MK_ADDR_CONST(0x85)
#define TVO_VFILTER_YC_W01_0_SECURE                     0x0
#define TVO_VFILTER_YC_W01_0_WORD_COUNT                         0x1
#define TVO_VFILTER_YC_W01_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W01_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W01_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W01_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W01_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_VFILTER_YC_W01_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Vertical Y/Cb/Cr filter W01 Fraction
#define TVO_VFILTER_YC_W01_0_VYC_W01_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_VFILTER_YC_W01_0_VYC_W01_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_VFILTER_YC_W01_0_VYC_W01_FRACTION_SHIFT)
#define TVO_VFILTER_YC_W01_0_VYC_W01_FRACTION_RANGE                     15:9
#define TVO_VFILTER_YC_W01_0_VYC_W01_FRACTION_WOFFSET                   0x0
#define TVO_VFILTER_YC_W01_0_VYC_W01_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W01_0_VYC_W01_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W01_0_VYC_W01_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W01_0_VYC_W01_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Vertical Y/Cb/Cr filter W01 Sign
#define TVO_VFILTER_YC_W01_0_VYC_W01_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_VFILTER_YC_W01_0_VYC_W01_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_VFILTER_YC_W01_0_VYC_W01_SIGN_SHIFT)
#define TVO_VFILTER_YC_W01_0_VYC_W01_SIGN_RANGE                 31:31
#define TVO_VFILTER_YC_W01_0_VYC_W01_SIGN_WOFFSET                       0x0
#define TVO_VFILTER_YC_W01_0_VYC_W01_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W01_0_VYC_W01_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W01_0_VYC_W01_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W01_0_VYC_W01_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_VFILTER_YC_W02_0  // TVO vertical Y/Cb/Cr filter weight W02
#define TVO_VFILTER_YC_W02_0                    _MK_ADDR_CONST(0x86)
#define TVO_VFILTER_YC_W02_0_SECURE                     0x0
#define TVO_VFILTER_YC_W02_0_WORD_COUNT                         0x1
#define TVO_VFILTER_YC_W02_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W02_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W02_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W02_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W02_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_VFILTER_YC_W02_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Vertical Y/Cb/Cr filter W02 Fraction
#define TVO_VFILTER_YC_W02_0_VYC_W02_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_VFILTER_YC_W02_0_VYC_W02_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_VFILTER_YC_W02_0_VYC_W02_FRACTION_SHIFT)
#define TVO_VFILTER_YC_W02_0_VYC_W02_FRACTION_RANGE                     15:9
#define TVO_VFILTER_YC_W02_0_VYC_W02_FRACTION_WOFFSET                   0x0
#define TVO_VFILTER_YC_W02_0_VYC_W02_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W02_0_VYC_W02_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W02_0_VYC_W02_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W02_0_VYC_W02_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Vertical Y/Cb/Cr filter W02 Sign
#define TVO_VFILTER_YC_W02_0_VYC_W02_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_VFILTER_YC_W02_0_VYC_W02_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_VFILTER_YC_W02_0_VYC_W02_SIGN_SHIFT)
#define TVO_VFILTER_YC_W02_0_VYC_W02_SIGN_RANGE                 31:31
#define TVO_VFILTER_YC_W02_0_VYC_W02_SIGN_WOFFSET                       0x0
#define TVO_VFILTER_YC_W02_0_VYC_W02_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W02_0_VYC_W02_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W02_0_VYC_W02_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W02_0_VYC_W02_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_VFILTER_YC_W03_0  // TVO vertical Y/Cb/Cr filter weight W03
#define TVO_VFILTER_YC_W03_0                    _MK_ADDR_CONST(0x87)
#define TVO_VFILTER_YC_W03_0_SECURE                     0x0
#define TVO_VFILTER_YC_W03_0_WORD_COUNT                         0x1
#define TVO_VFILTER_YC_W03_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W03_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W03_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W03_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W03_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_VFILTER_YC_W03_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Vertical Y/Cb/Cr filter W03 Fraction
#define TVO_VFILTER_YC_W03_0_VYC_W03_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_VFILTER_YC_W03_0_VYC_W03_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_VFILTER_YC_W03_0_VYC_W03_FRACTION_SHIFT)
#define TVO_VFILTER_YC_W03_0_VYC_W03_FRACTION_RANGE                     15:9
#define TVO_VFILTER_YC_W03_0_VYC_W03_FRACTION_WOFFSET                   0x0
#define TVO_VFILTER_YC_W03_0_VYC_W03_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W03_0_VYC_W03_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W03_0_VYC_W03_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W03_0_VYC_W03_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Vertical Y/Cb/Cr filter W03 Sign
#define TVO_VFILTER_YC_W03_0_VYC_W03_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_VFILTER_YC_W03_0_VYC_W03_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_VFILTER_YC_W03_0_VYC_W03_SIGN_SHIFT)
#define TVO_VFILTER_YC_W03_0_VYC_W03_SIGN_RANGE                 31:31
#define TVO_VFILTER_YC_W03_0_VYC_W03_SIGN_WOFFSET                       0x0
#define TVO_VFILTER_YC_W03_0_VYC_W03_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W03_0_VYC_W03_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W03_0_VYC_W03_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W03_0_VYC_W03_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_VFILTER_YC_W04_0  // TVO vertical Y/Cb/Cr filter weight W04
#define TVO_VFILTER_YC_W04_0                    _MK_ADDR_CONST(0x88)
#define TVO_VFILTER_YC_W04_0_SECURE                     0x0
#define TVO_VFILTER_YC_W04_0_WORD_COUNT                         0x1
#define TVO_VFILTER_YC_W04_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W04_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W04_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W04_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W04_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_VFILTER_YC_W04_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Vertical Y/Cb/Cr filter W04 Fraction
#define TVO_VFILTER_YC_W04_0_VYC_W04_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_VFILTER_YC_W04_0_VYC_W04_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_VFILTER_YC_W04_0_VYC_W04_FRACTION_SHIFT)
#define TVO_VFILTER_YC_W04_0_VYC_W04_FRACTION_RANGE                     15:9
#define TVO_VFILTER_YC_W04_0_VYC_W04_FRACTION_WOFFSET                   0x0
#define TVO_VFILTER_YC_W04_0_VYC_W04_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W04_0_VYC_W04_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W04_0_VYC_W04_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W04_0_VYC_W04_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Vertical Y/Cb/Cr filter W04 Sign
#define TVO_VFILTER_YC_W04_0_VYC_W04_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_VFILTER_YC_W04_0_VYC_W04_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_VFILTER_YC_W04_0_VYC_W04_SIGN_SHIFT)
#define TVO_VFILTER_YC_W04_0_VYC_W04_SIGN_RANGE                 31:31
#define TVO_VFILTER_YC_W04_0_VYC_W04_SIGN_WOFFSET                       0x0
#define TVO_VFILTER_YC_W04_0_VYC_W04_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W04_0_VYC_W04_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W04_0_VYC_W04_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W04_0_VYC_W04_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_VFILTER_YC_W05_0  // TVO vertical Y/Cb/Cr filter weight W05
#define TVO_VFILTER_YC_W05_0                    _MK_ADDR_CONST(0x89)
#define TVO_VFILTER_YC_W05_0_SECURE                     0x0
#define TVO_VFILTER_YC_W05_0_WORD_COUNT                         0x1
#define TVO_VFILTER_YC_W05_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W05_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W05_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W05_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W05_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_VFILTER_YC_W05_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Vertical Y/Cb/Cr filter W05 Fraction
#define TVO_VFILTER_YC_W05_0_VYC_W05_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_VFILTER_YC_W05_0_VYC_W05_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_VFILTER_YC_W05_0_VYC_W05_FRACTION_SHIFT)
#define TVO_VFILTER_YC_W05_0_VYC_W05_FRACTION_RANGE                     15:9
#define TVO_VFILTER_YC_W05_0_VYC_W05_FRACTION_WOFFSET                   0x0
#define TVO_VFILTER_YC_W05_0_VYC_W05_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W05_0_VYC_W05_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W05_0_VYC_W05_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W05_0_VYC_W05_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Vertical Y/Cb/Cr filter W05 Sign
#define TVO_VFILTER_YC_W05_0_VYC_W05_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_VFILTER_YC_W05_0_VYC_W05_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_VFILTER_YC_W05_0_VYC_W05_SIGN_SHIFT)
#define TVO_VFILTER_YC_W05_0_VYC_W05_SIGN_RANGE                 31:31
#define TVO_VFILTER_YC_W05_0_VYC_W05_SIGN_WOFFSET                       0x0
#define TVO_VFILTER_YC_W05_0_VYC_W05_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W05_0_VYC_W05_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W05_0_VYC_W05_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W05_0_VYC_W05_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_VFILTER_YC_W06_0  // TVO vertical Y/Cb/Cr filter weight W06
#define TVO_VFILTER_YC_W06_0                    _MK_ADDR_CONST(0x8a)
#define TVO_VFILTER_YC_W06_0_SECURE                     0x0
#define TVO_VFILTER_YC_W06_0_WORD_COUNT                         0x1
#define TVO_VFILTER_YC_W06_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W06_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W06_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W06_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W06_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_VFILTER_YC_W06_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Vertical Y/Cb/Cr filter W06 Fraction
#define TVO_VFILTER_YC_W06_0_VYC_W06_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_VFILTER_YC_W06_0_VYC_W06_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_VFILTER_YC_W06_0_VYC_W06_FRACTION_SHIFT)
#define TVO_VFILTER_YC_W06_0_VYC_W06_FRACTION_RANGE                     15:9
#define TVO_VFILTER_YC_W06_0_VYC_W06_FRACTION_WOFFSET                   0x0
#define TVO_VFILTER_YC_W06_0_VYC_W06_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W06_0_VYC_W06_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W06_0_VYC_W06_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W06_0_VYC_W06_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Vertical Y/Cb/Cr filter W06 Sign
#define TVO_VFILTER_YC_W06_0_VYC_W06_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_VFILTER_YC_W06_0_VYC_W06_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_VFILTER_YC_W06_0_VYC_W06_SIGN_SHIFT)
#define TVO_VFILTER_YC_W06_0_VYC_W06_SIGN_RANGE                 31:31
#define TVO_VFILTER_YC_W06_0_VYC_W06_SIGN_WOFFSET                       0x0
#define TVO_VFILTER_YC_W06_0_VYC_W06_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W06_0_VYC_W06_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W06_0_VYC_W06_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W06_0_VYC_W06_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// #define NV_PTVO_VFILTER_YC_PW0(i)                                              0x0 // /* RW-4A */ 
// #define NV_PTVO_VFILTER_YC_PW0__SIZE_1                                         7 // /* */  
// #define NV_PTVO_VFILTER_YC_PW0_FRACTION                                        15:0 // /* RW-VF */ 
// #define NV_PTVO_VFILTER_YC_PW0_FRACTION_UNWRITEABLE                            8:0 // /* R-UVF */ 
// #define NV_PTVO_VFILTER_YC_PW0_SIGN                                            31:31 // /* RW-VF */ 

// Register TVO_VFILTER_YC_PW00_0  // TVO vertical Y/Cb/Cr filter weight PW00.
#define TVO_VFILTER_YC_PW00_0                   _MK_ADDR_CONST(0x8b)
#define TVO_VFILTER_YC_PW00_0_SECURE                    0x0
#define TVO_VFILTER_YC_PW00_0_WORD_COUNT                        0x1
#define TVO_VFILTER_YC_PW00_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW00_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW00_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW00_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW00_0_READ_MASK                         _MK_MASK_CONST(0x8000fe00)
#define TVO_VFILTER_YC_PW00_0_WRITE_MASK                        _MK_MASK_CONST(0x8000fe00)
// Vertical Y/Cb/Cr filter PW00 Fraction.
#define TVO_VFILTER_YC_PW00_0_VYC_PW00_FRACTION_SHIFT                   _MK_SHIFT_CONST(9)
#define TVO_VFILTER_YC_PW00_0_VYC_PW00_FRACTION_FIELD                   (_MK_MASK_CONST(0x7f) << TVO_VFILTER_YC_PW00_0_VYC_PW00_FRACTION_SHIFT)
#define TVO_VFILTER_YC_PW00_0_VYC_PW00_FRACTION_RANGE                   15:9
#define TVO_VFILTER_YC_PW00_0_VYC_PW00_FRACTION_WOFFSET                 0x0
#define TVO_VFILTER_YC_PW00_0_VYC_PW00_FRACTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW00_0_VYC_PW00_FRACTION_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW00_0_VYC_PW00_FRACTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW00_0_VYC_PW00_FRACTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Vertical Y/Cb/Cr filter PW00 Sign.
#define TVO_VFILTER_YC_PW00_0_VYC_PW00_SIGN_SHIFT                       _MK_SHIFT_CONST(31)
#define TVO_VFILTER_YC_PW00_0_VYC_PW00_SIGN_FIELD                       (_MK_MASK_CONST(0x1) << TVO_VFILTER_YC_PW00_0_VYC_PW00_SIGN_SHIFT)
#define TVO_VFILTER_YC_PW00_0_VYC_PW00_SIGN_RANGE                       31:31
#define TVO_VFILTER_YC_PW00_0_VYC_PW00_SIGN_WOFFSET                     0x0
#define TVO_VFILTER_YC_PW00_0_VYC_PW00_SIGN_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW00_0_VYC_PW00_SIGN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW00_0_VYC_PW00_SIGN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW00_0_VYC_PW00_SIGN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register TVO_VFILTER_YC_PW01_0  // TVO vertical Y/Cb/Cr filter weight PW01.
#define TVO_VFILTER_YC_PW01_0                   _MK_ADDR_CONST(0x8c)
#define TVO_VFILTER_YC_PW01_0_SECURE                    0x0
#define TVO_VFILTER_YC_PW01_0_WORD_COUNT                        0x1
#define TVO_VFILTER_YC_PW01_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW01_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW01_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW01_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW01_0_READ_MASK                         _MK_MASK_CONST(0x8000fe00)
#define TVO_VFILTER_YC_PW01_0_WRITE_MASK                        _MK_MASK_CONST(0x8000fe00)
// Vertical Y/Cb/Cr filter PW01 Fraction.
#define TVO_VFILTER_YC_PW01_0_VYC_PW01_FRACTION_SHIFT                   _MK_SHIFT_CONST(9)
#define TVO_VFILTER_YC_PW01_0_VYC_PW01_FRACTION_FIELD                   (_MK_MASK_CONST(0x7f) << TVO_VFILTER_YC_PW01_0_VYC_PW01_FRACTION_SHIFT)
#define TVO_VFILTER_YC_PW01_0_VYC_PW01_FRACTION_RANGE                   15:9
#define TVO_VFILTER_YC_PW01_0_VYC_PW01_FRACTION_WOFFSET                 0x0
#define TVO_VFILTER_YC_PW01_0_VYC_PW01_FRACTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW01_0_VYC_PW01_FRACTION_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW01_0_VYC_PW01_FRACTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW01_0_VYC_PW01_FRACTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Vertical Y/Cb/Cr filter PW01 Sign.
#define TVO_VFILTER_YC_PW01_0_VYC_PW01_SIGN_SHIFT                       _MK_SHIFT_CONST(31)
#define TVO_VFILTER_YC_PW01_0_VYC_PW01_SIGN_FIELD                       (_MK_MASK_CONST(0x1) << TVO_VFILTER_YC_PW01_0_VYC_PW01_SIGN_SHIFT)
#define TVO_VFILTER_YC_PW01_0_VYC_PW01_SIGN_RANGE                       31:31
#define TVO_VFILTER_YC_PW01_0_VYC_PW01_SIGN_WOFFSET                     0x0
#define TVO_VFILTER_YC_PW01_0_VYC_PW01_SIGN_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW01_0_VYC_PW01_SIGN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW01_0_VYC_PW01_SIGN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW01_0_VYC_PW01_SIGN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register TVO_VFILTER_YC_PW02_0  // TVO vertical Y/Cb/Cr filter weight PW02.
#define TVO_VFILTER_YC_PW02_0                   _MK_ADDR_CONST(0x8d)
#define TVO_VFILTER_YC_PW02_0_SECURE                    0x0
#define TVO_VFILTER_YC_PW02_0_WORD_COUNT                        0x1
#define TVO_VFILTER_YC_PW02_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW02_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW02_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW02_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW02_0_READ_MASK                         _MK_MASK_CONST(0x8000fe00)
#define TVO_VFILTER_YC_PW02_0_WRITE_MASK                        _MK_MASK_CONST(0x8000fe00)
// Vertical Y/Cb/Cr filter PW02 Fraction.
#define TVO_VFILTER_YC_PW02_0_VYC_PW02_FRACTION_SHIFT                   _MK_SHIFT_CONST(9)
#define TVO_VFILTER_YC_PW02_0_VYC_PW02_FRACTION_FIELD                   (_MK_MASK_CONST(0x7f) << TVO_VFILTER_YC_PW02_0_VYC_PW02_FRACTION_SHIFT)
#define TVO_VFILTER_YC_PW02_0_VYC_PW02_FRACTION_RANGE                   15:9
#define TVO_VFILTER_YC_PW02_0_VYC_PW02_FRACTION_WOFFSET                 0x0
#define TVO_VFILTER_YC_PW02_0_VYC_PW02_FRACTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW02_0_VYC_PW02_FRACTION_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW02_0_VYC_PW02_FRACTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW02_0_VYC_PW02_FRACTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Vertical Y/Cb/Cr filter PW02 Sign.
#define TVO_VFILTER_YC_PW02_0_VYC_PW02_SIGN_SHIFT                       _MK_SHIFT_CONST(31)
#define TVO_VFILTER_YC_PW02_0_VYC_PW02_SIGN_FIELD                       (_MK_MASK_CONST(0x1) << TVO_VFILTER_YC_PW02_0_VYC_PW02_SIGN_SHIFT)
#define TVO_VFILTER_YC_PW02_0_VYC_PW02_SIGN_RANGE                       31:31
#define TVO_VFILTER_YC_PW02_0_VYC_PW02_SIGN_WOFFSET                     0x0
#define TVO_VFILTER_YC_PW02_0_VYC_PW02_SIGN_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW02_0_VYC_PW02_SIGN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW02_0_VYC_PW02_SIGN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW02_0_VYC_PW02_SIGN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register TVO_VFILTER_YC_PW03_0  // TVO vertical Y/Cb/Cr filter weight PW03.
#define TVO_VFILTER_YC_PW03_0                   _MK_ADDR_CONST(0x8e)
#define TVO_VFILTER_YC_PW03_0_SECURE                    0x0
#define TVO_VFILTER_YC_PW03_0_WORD_COUNT                        0x1
#define TVO_VFILTER_YC_PW03_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW03_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW03_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW03_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW03_0_READ_MASK                         _MK_MASK_CONST(0x8000fe00)
#define TVO_VFILTER_YC_PW03_0_WRITE_MASK                        _MK_MASK_CONST(0x8000fe00)
// Vertical Y/Cb/Cr filter PW03 Fraction.
#define TVO_VFILTER_YC_PW03_0_VYC_PW03_FRACTION_SHIFT                   _MK_SHIFT_CONST(9)
#define TVO_VFILTER_YC_PW03_0_VYC_PW03_FRACTION_FIELD                   (_MK_MASK_CONST(0x7f) << TVO_VFILTER_YC_PW03_0_VYC_PW03_FRACTION_SHIFT)
#define TVO_VFILTER_YC_PW03_0_VYC_PW03_FRACTION_RANGE                   15:9
#define TVO_VFILTER_YC_PW03_0_VYC_PW03_FRACTION_WOFFSET                 0x0
#define TVO_VFILTER_YC_PW03_0_VYC_PW03_FRACTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW03_0_VYC_PW03_FRACTION_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW03_0_VYC_PW03_FRACTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW03_0_VYC_PW03_FRACTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Vertical Y/Cb/Cr filter PW03 Sign.
#define TVO_VFILTER_YC_PW03_0_VYC_PW03_SIGN_SHIFT                       _MK_SHIFT_CONST(31)
#define TVO_VFILTER_YC_PW03_0_VYC_PW03_SIGN_FIELD                       (_MK_MASK_CONST(0x1) << TVO_VFILTER_YC_PW03_0_VYC_PW03_SIGN_SHIFT)
#define TVO_VFILTER_YC_PW03_0_VYC_PW03_SIGN_RANGE                       31:31
#define TVO_VFILTER_YC_PW03_0_VYC_PW03_SIGN_WOFFSET                     0x0
#define TVO_VFILTER_YC_PW03_0_VYC_PW03_SIGN_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW03_0_VYC_PW03_SIGN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW03_0_VYC_PW03_SIGN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW03_0_VYC_PW03_SIGN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register TVO_VFILTER_YC_PW04_0  // TVO vertical Y/Cb/Cr filter weight PW04.
#define TVO_VFILTER_YC_PW04_0                   _MK_ADDR_CONST(0x8f)
#define TVO_VFILTER_YC_PW04_0_SECURE                    0x0
#define TVO_VFILTER_YC_PW04_0_WORD_COUNT                        0x1
#define TVO_VFILTER_YC_PW04_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW04_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW04_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW04_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW04_0_READ_MASK                         _MK_MASK_CONST(0x8000fe00)
#define TVO_VFILTER_YC_PW04_0_WRITE_MASK                        _MK_MASK_CONST(0x8000fe00)
// Vertical Y/Cb/Cr filter PW04 Fraction.
#define TVO_VFILTER_YC_PW04_0_VYC_PW04_FRACTION_SHIFT                   _MK_SHIFT_CONST(9)
#define TVO_VFILTER_YC_PW04_0_VYC_PW04_FRACTION_FIELD                   (_MK_MASK_CONST(0x7f) << TVO_VFILTER_YC_PW04_0_VYC_PW04_FRACTION_SHIFT)
#define TVO_VFILTER_YC_PW04_0_VYC_PW04_FRACTION_RANGE                   15:9
#define TVO_VFILTER_YC_PW04_0_VYC_PW04_FRACTION_WOFFSET                 0x0
#define TVO_VFILTER_YC_PW04_0_VYC_PW04_FRACTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW04_0_VYC_PW04_FRACTION_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW04_0_VYC_PW04_FRACTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW04_0_VYC_PW04_FRACTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Vertical Y/Cb/Cr filter PW04 Sign.
#define TVO_VFILTER_YC_PW04_0_VYC_PW04_SIGN_SHIFT                       _MK_SHIFT_CONST(31)
#define TVO_VFILTER_YC_PW04_0_VYC_PW04_SIGN_FIELD                       (_MK_MASK_CONST(0x1) << TVO_VFILTER_YC_PW04_0_VYC_PW04_SIGN_SHIFT)
#define TVO_VFILTER_YC_PW04_0_VYC_PW04_SIGN_RANGE                       31:31
#define TVO_VFILTER_YC_PW04_0_VYC_PW04_SIGN_WOFFSET                     0x0
#define TVO_VFILTER_YC_PW04_0_VYC_PW04_SIGN_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW04_0_VYC_PW04_SIGN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW04_0_VYC_PW04_SIGN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW04_0_VYC_PW04_SIGN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register TVO_VFILTER_YC_PW05_0  // TVO vertical Y/Cb/Cr filter weight PW05.
#define TVO_VFILTER_YC_PW05_0                   _MK_ADDR_CONST(0x90)
#define TVO_VFILTER_YC_PW05_0_SECURE                    0x0
#define TVO_VFILTER_YC_PW05_0_WORD_COUNT                        0x1
#define TVO_VFILTER_YC_PW05_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW05_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW05_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW05_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW05_0_READ_MASK                         _MK_MASK_CONST(0x8000fe00)
#define TVO_VFILTER_YC_PW05_0_WRITE_MASK                        _MK_MASK_CONST(0x8000fe00)
// Vertical Y/Cb/Cr filter PW05 Fraction.
#define TVO_VFILTER_YC_PW05_0_VYC_PW05_FRACTION_SHIFT                   _MK_SHIFT_CONST(9)
#define TVO_VFILTER_YC_PW05_0_VYC_PW05_FRACTION_FIELD                   (_MK_MASK_CONST(0x7f) << TVO_VFILTER_YC_PW05_0_VYC_PW05_FRACTION_SHIFT)
#define TVO_VFILTER_YC_PW05_0_VYC_PW05_FRACTION_RANGE                   15:9
#define TVO_VFILTER_YC_PW05_0_VYC_PW05_FRACTION_WOFFSET                 0x0
#define TVO_VFILTER_YC_PW05_0_VYC_PW05_FRACTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW05_0_VYC_PW05_FRACTION_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW05_0_VYC_PW05_FRACTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW05_0_VYC_PW05_FRACTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Vertical Y/Cb/Cr filter PW05 Sign.
#define TVO_VFILTER_YC_PW05_0_VYC_PW05_SIGN_SHIFT                       _MK_SHIFT_CONST(31)
#define TVO_VFILTER_YC_PW05_0_VYC_PW05_SIGN_FIELD                       (_MK_MASK_CONST(0x1) << TVO_VFILTER_YC_PW05_0_VYC_PW05_SIGN_SHIFT)
#define TVO_VFILTER_YC_PW05_0_VYC_PW05_SIGN_RANGE                       31:31
#define TVO_VFILTER_YC_PW05_0_VYC_PW05_SIGN_WOFFSET                     0x0
#define TVO_VFILTER_YC_PW05_0_VYC_PW05_SIGN_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW05_0_VYC_PW05_SIGN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW05_0_VYC_PW05_SIGN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW05_0_VYC_PW05_SIGN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register TVO_VFILTER_YC_PW06_0  // TVO vertical Y/Cb/Cr filter weight PW06.
#define TVO_VFILTER_YC_PW06_0                   _MK_ADDR_CONST(0x91)
#define TVO_VFILTER_YC_PW06_0_SECURE                    0x0
#define TVO_VFILTER_YC_PW06_0_WORD_COUNT                        0x1
#define TVO_VFILTER_YC_PW06_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW06_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW06_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW06_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW06_0_READ_MASK                         _MK_MASK_CONST(0x8000fe00)
#define TVO_VFILTER_YC_PW06_0_WRITE_MASK                        _MK_MASK_CONST(0x8000fe00)
// Vertical Y/Cb/Cr filter PW06 Fraction.
#define TVO_VFILTER_YC_PW06_0_VYC_PW06_FRACTION_SHIFT                   _MK_SHIFT_CONST(9)
#define TVO_VFILTER_YC_PW06_0_VYC_PW06_FRACTION_FIELD                   (_MK_MASK_CONST(0x7f) << TVO_VFILTER_YC_PW06_0_VYC_PW06_FRACTION_SHIFT)
#define TVO_VFILTER_YC_PW06_0_VYC_PW06_FRACTION_RANGE                   15:9
#define TVO_VFILTER_YC_PW06_0_VYC_PW06_FRACTION_WOFFSET                 0x0
#define TVO_VFILTER_YC_PW06_0_VYC_PW06_FRACTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW06_0_VYC_PW06_FRACTION_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW06_0_VYC_PW06_FRACTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW06_0_VYC_PW06_FRACTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Vertical Y/Cb/Cr filter PW06 Sign.
#define TVO_VFILTER_YC_PW06_0_VYC_PW06_SIGN_SHIFT                       _MK_SHIFT_CONST(31)
#define TVO_VFILTER_YC_PW06_0_VYC_PW06_SIGN_FIELD                       (_MK_MASK_CONST(0x1) << TVO_VFILTER_YC_PW06_0_VYC_PW06_SIGN_SHIFT)
#define TVO_VFILTER_YC_PW06_0_VYC_PW06_SIGN_RANGE                       31:31
#define TVO_VFILTER_YC_PW06_0_VYC_PW06_SIGN_WOFFSET                     0x0
#define TVO_VFILTER_YC_PW06_0_VYC_PW06_SIGN_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW06_0_VYC_PW06_SIGN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW06_0_VYC_PW06_SIGN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW06_0_VYC_PW06_SIGN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// #define NV_PTVO_VFILTER_YC_W1(i)                                               0x0 // /* RW-4A */ 
// #define NV_PTVO_VFILTER_YC_W1__SIZE_1                                          7 // /* */  
// #define NV_PTVO_VFILTER_YC_W1_FRACTION                                         15:0 // /* RW-VF */ 
// #define NV_PTVO_VFILTER_YC_W1_FRACTION_UNWRITEABLE                             8:0 // /* R-UVF */ 
// #define NV_PTVO_VFILTER_YC_W1_SIGN                                             31:31 // /* RW-VF */ 

// Register TVO_VFILTER_YC_W10_0  // TVO vertical Y/Cb/Cr filter weight W10
#define TVO_VFILTER_YC_W10_0                    _MK_ADDR_CONST(0x92)
#define TVO_VFILTER_YC_W10_0_SECURE                     0x0
#define TVO_VFILTER_YC_W10_0_WORD_COUNT                         0x1
#define TVO_VFILTER_YC_W10_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W10_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W10_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W10_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W10_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_VFILTER_YC_W10_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Vertical Y/Cb/Cr filter W10 Fraction
#define TVO_VFILTER_YC_W10_0_VYC_W10_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_VFILTER_YC_W10_0_VYC_W10_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_VFILTER_YC_W10_0_VYC_W10_FRACTION_SHIFT)
#define TVO_VFILTER_YC_W10_0_VYC_W10_FRACTION_RANGE                     15:9
#define TVO_VFILTER_YC_W10_0_VYC_W10_FRACTION_WOFFSET                   0x0
#define TVO_VFILTER_YC_W10_0_VYC_W10_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W10_0_VYC_W10_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W10_0_VYC_W10_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W10_0_VYC_W10_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Vertical Y/Cb/Cr filter W10 Sign
#define TVO_VFILTER_YC_W10_0_VYC_W10_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_VFILTER_YC_W10_0_VYC_W10_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_VFILTER_YC_W10_0_VYC_W10_SIGN_SHIFT)
#define TVO_VFILTER_YC_W10_0_VYC_W10_SIGN_RANGE                 31:31
#define TVO_VFILTER_YC_W10_0_VYC_W10_SIGN_WOFFSET                       0x0
#define TVO_VFILTER_YC_W10_0_VYC_W10_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W10_0_VYC_W10_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W10_0_VYC_W10_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W10_0_VYC_W10_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_VFILTER_YC_W11_0  // TVO vertical Y/Cb/Cr filter weight W11
#define TVO_VFILTER_YC_W11_0                    _MK_ADDR_CONST(0x93)
#define TVO_VFILTER_YC_W11_0_SECURE                     0x0
#define TVO_VFILTER_YC_W11_0_WORD_COUNT                         0x1
#define TVO_VFILTER_YC_W11_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W11_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W11_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W11_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W11_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_VFILTER_YC_W11_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Vertical Y/Cb/Cr filter W11 Fraction
#define TVO_VFILTER_YC_W11_0_VYC_W11_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_VFILTER_YC_W11_0_VYC_W11_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_VFILTER_YC_W11_0_VYC_W11_FRACTION_SHIFT)
#define TVO_VFILTER_YC_W11_0_VYC_W11_FRACTION_RANGE                     15:9
#define TVO_VFILTER_YC_W11_0_VYC_W11_FRACTION_WOFFSET                   0x0
#define TVO_VFILTER_YC_W11_0_VYC_W11_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W11_0_VYC_W11_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W11_0_VYC_W11_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W11_0_VYC_W11_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Vertical Y/Cb/Cr filter W11 Sign
#define TVO_VFILTER_YC_W11_0_VYC_W11_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_VFILTER_YC_W11_0_VYC_W11_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_VFILTER_YC_W11_0_VYC_W11_SIGN_SHIFT)
#define TVO_VFILTER_YC_W11_0_VYC_W11_SIGN_RANGE                 31:31
#define TVO_VFILTER_YC_W11_0_VYC_W11_SIGN_WOFFSET                       0x0
#define TVO_VFILTER_YC_W11_0_VYC_W11_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W11_0_VYC_W11_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W11_0_VYC_W11_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W11_0_VYC_W11_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_VFILTER_YC_W12_0  // TVO vertical Y/Cb/Cr filter weight W12
#define TVO_VFILTER_YC_W12_0                    _MK_ADDR_CONST(0x94)
#define TVO_VFILTER_YC_W12_0_SECURE                     0x0
#define TVO_VFILTER_YC_W12_0_WORD_COUNT                         0x1
#define TVO_VFILTER_YC_W12_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W12_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W12_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W12_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W12_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_VFILTER_YC_W12_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Vertical Y/Cb/Cr filter W12 Fraction
#define TVO_VFILTER_YC_W12_0_VYC_W12_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_VFILTER_YC_W12_0_VYC_W12_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_VFILTER_YC_W12_0_VYC_W12_FRACTION_SHIFT)
#define TVO_VFILTER_YC_W12_0_VYC_W12_FRACTION_RANGE                     15:9
#define TVO_VFILTER_YC_W12_0_VYC_W12_FRACTION_WOFFSET                   0x0
#define TVO_VFILTER_YC_W12_0_VYC_W12_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W12_0_VYC_W12_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W12_0_VYC_W12_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W12_0_VYC_W12_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Vertical Y/Cb/Cr filter W12 Sign
#define TVO_VFILTER_YC_W12_0_VYC_W12_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_VFILTER_YC_W12_0_VYC_W12_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_VFILTER_YC_W12_0_VYC_W12_SIGN_SHIFT)
#define TVO_VFILTER_YC_W12_0_VYC_W12_SIGN_RANGE                 31:31
#define TVO_VFILTER_YC_W12_0_VYC_W12_SIGN_WOFFSET                       0x0
#define TVO_VFILTER_YC_W12_0_VYC_W12_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W12_0_VYC_W12_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W12_0_VYC_W12_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W12_0_VYC_W12_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_VFILTER_YC_W13_0  // TVO vertical Y/Cb/Cr filter weight W13
#define TVO_VFILTER_YC_W13_0                    _MK_ADDR_CONST(0x95)
#define TVO_VFILTER_YC_W13_0_SECURE                     0x0
#define TVO_VFILTER_YC_W13_0_WORD_COUNT                         0x1
#define TVO_VFILTER_YC_W13_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W13_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W13_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W13_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W13_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_VFILTER_YC_W13_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Vertical Y/Cb/Cr filter W13 Fraction
#define TVO_VFILTER_YC_W13_0_VYC_W13_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_VFILTER_YC_W13_0_VYC_W13_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_VFILTER_YC_W13_0_VYC_W13_FRACTION_SHIFT)
#define TVO_VFILTER_YC_W13_0_VYC_W13_FRACTION_RANGE                     15:9
#define TVO_VFILTER_YC_W13_0_VYC_W13_FRACTION_WOFFSET                   0x0
#define TVO_VFILTER_YC_W13_0_VYC_W13_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W13_0_VYC_W13_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W13_0_VYC_W13_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W13_0_VYC_W13_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Vertical Y/Cb/Cr filter W13 Sign
#define TVO_VFILTER_YC_W13_0_VYC_W13_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_VFILTER_YC_W13_0_VYC_W13_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_VFILTER_YC_W13_0_VYC_W13_SIGN_SHIFT)
#define TVO_VFILTER_YC_W13_0_VYC_W13_SIGN_RANGE                 31:31
#define TVO_VFILTER_YC_W13_0_VYC_W13_SIGN_WOFFSET                       0x0
#define TVO_VFILTER_YC_W13_0_VYC_W13_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W13_0_VYC_W13_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W13_0_VYC_W13_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W13_0_VYC_W13_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_VFILTER_YC_W14_0  // TVO vertical Y/Cb/Cr filter weight W14
#define TVO_VFILTER_YC_W14_0                    _MK_ADDR_CONST(0x96)
#define TVO_VFILTER_YC_W14_0_SECURE                     0x0
#define TVO_VFILTER_YC_W14_0_WORD_COUNT                         0x1
#define TVO_VFILTER_YC_W14_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W14_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W14_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W14_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W14_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_VFILTER_YC_W14_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Vertical Y/Cb/Cr filter W14 Fraction
#define TVO_VFILTER_YC_W14_0_VYC_W14_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_VFILTER_YC_W14_0_VYC_W14_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_VFILTER_YC_W14_0_VYC_W14_FRACTION_SHIFT)
#define TVO_VFILTER_YC_W14_0_VYC_W14_FRACTION_RANGE                     15:9
#define TVO_VFILTER_YC_W14_0_VYC_W14_FRACTION_WOFFSET                   0x0
#define TVO_VFILTER_YC_W14_0_VYC_W14_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W14_0_VYC_W14_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W14_0_VYC_W14_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W14_0_VYC_W14_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Vertical Y/Cb/Cr filter W14 Sign
#define TVO_VFILTER_YC_W14_0_VYC_W14_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_VFILTER_YC_W14_0_VYC_W14_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_VFILTER_YC_W14_0_VYC_W14_SIGN_SHIFT)
#define TVO_VFILTER_YC_W14_0_VYC_W14_SIGN_RANGE                 31:31
#define TVO_VFILTER_YC_W14_0_VYC_W14_SIGN_WOFFSET                       0x0
#define TVO_VFILTER_YC_W14_0_VYC_W14_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W14_0_VYC_W14_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W14_0_VYC_W14_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W14_0_VYC_W14_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_VFILTER_YC_W15_0  // TVO vertical Y/Cb/Cr filter weight W15
#define TVO_VFILTER_YC_W15_0                    _MK_ADDR_CONST(0x97)
#define TVO_VFILTER_YC_W15_0_SECURE                     0x0
#define TVO_VFILTER_YC_W15_0_WORD_COUNT                         0x1
#define TVO_VFILTER_YC_W15_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W15_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W15_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W15_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W15_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_VFILTER_YC_W15_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Vertical Y/Cb/Cr filter W15 Fraction
#define TVO_VFILTER_YC_W15_0_VYC_W15_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_VFILTER_YC_W15_0_VYC_W15_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_VFILTER_YC_W15_0_VYC_W15_FRACTION_SHIFT)
#define TVO_VFILTER_YC_W15_0_VYC_W15_FRACTION_RANGE                     15:9
#define TVO_VFILTER_YC_W15_0_VYC_W15_FRACTION_WOFFSET                   0x0
#define TVO_VFILTER_YC_W15_0_VYC_W15_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W15_0_VYC_W15_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W15_0_VYC_W15_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W15_0_VYC_W15_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Vertical Y/Cb/Cr filter W15 Sign
#define TVO_VFILTER_YC_W15_0_VYC_W15_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_VFILTER_YC_W15_0_VYC_W15_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_VFILTER_YC_W15_0_VYC_W15_SIGN_SHIFT)
#define TVO_VFILTER_YC_W15_0_VYC_W15_SIGN_RANGE                 31:31
#define TVO_VFILTER_YC_W15_0_VYC_W15_SIGN_WOFFSET                       0x0
#define TVO_VFILTER_YC_W15_0_VYC_W15_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W15_0_VYC_W15_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W15_0_VYC_W15_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W15_0_VYC_W15_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register TVO_VFILTER_YC_W16_0  // TVO vertical Y/Cb/Cr filter weight W16
#define TVO_VFILTER_YC_W16_0                    _MK_ADDR_CONST(0x98)
#define TVO_VFILTER_YC_W16_0_SECURE                     0x0
#define TVO_VFILTER_YC_W16_0_WORD_COUNT                         0x1
#define TVO_VFILTER_YC_W16_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W16_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W16_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W16_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W16_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_VFILTER_YC_W16_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Vertical Y/Cb/Cr filter W16 Fraction
#define TVO_VFILTER_YC_W16_0_VYC_W16_FRACTION_SHIFT                     _MK_SHIFT_CONST(9)
#define TVO_VFILTER_YC_W16_0_VYC_W16_FRACTION_FIELD                     (_MK_MASK_CONST(0x7f) << TVO_VFILTER_YC_W16_0_VYC_W16_FRACTION_SHIFT)
#define TVO_VFILTER_YC_W16_0_VYC_W16_FRACTION_RANGE                     15:9
#define TVO_VFILTER_YC_W16_0_VYC_W16_FRACTION_WOFFSET                   0x0
#define TVO_VFILTER_YC_W16_0_VYC_W16_FRACTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W16_0_VYC_W16_FRACTION_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W16_0_VYC_W16_FRACTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W16_0_VYC_W16_FRACTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Vertical Y/Cb/Cr filter W16 Sign
#define TVO_VFILTER_YC_W16_0_VYC_W16_SIGN_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_VFILTER_YC_W16_0_VYC_W16_SIGN_FIELD                 (_MK_MASK_CONST(0x1) << TVO_VFILTER_YC_W16_0_VYC_W16_SIGN_SHIFT)
#define TVO_VFILTER_YC_W16_0_VYC_W16_SIGN_RANGE                 31:31
#define TVO_VFILTER_YC_W16_0_VYC_W16_SIGN_WOFFSET                       0x0
#define TVO_VFILTER_YC_W16_0_VYC_W16_SIGN_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W16_0_VYC_W16_SIGN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W16_0_VYC_W16_SIGN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_W16_0_VYC_W16_SIGN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// 
// #define NV_PTVO_VFILTER_YC_PW1(i)                                              0x0 // /* RW-4A */ 
// #define NV_PTVO_VFILTER_YC_PW1__SIZE_1                                         7 // /* */  
// #define NV_PTVO_VFILTER_YC_PW1_FRACTION                                        15:0 // /* RW-VF */ 
// #define NV_PTVO_VFILTER_YC_PW1_FRACTION_UNWRITEABLE                            8:0 // /* R-UVF */ 
// #define NV_PTVO_VFILTER_YC_PW1_SIGN                                            31:31 // /* RW-VF */ 

// Register TVO_VFILTER_YC_PW10_0  // TVO vertical Y/Cb/Cr filter weight PW10.
#define TVO_VFILTER_YC_PW10_0                   _MK_ADDR_CONST(0x99)
#define TVO_VFILTER_YC_PW10_0_SECURE                    0x0
#define TVO_VFILTER_YC_PW10_0_WORD_COUNT                        0x1
#define TVO_VFILTER_YC_PW10_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW10_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW10_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW10_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW10_0_READ_MASK                         _MK_MASK_CONST(0x8000fe00)
#define TVO_VFILTER_YC_PW10_0_WRITE_MASK                        _MK_MASK_CONST(0x8000fe00)
// Vertical Y/Cb/Cr filter PW10 Fraction.
#define TVO_VFILTER_YC_PW10_0_VYC_PW10_FRACTION_SHIFT                   _MK_SHIFT_CONST(9)
#define TVO_VFILTER_YC_PW10_0_VYC_PW10_FRACTION_FIELD                   (_MK_MASK_CONST(0x7f) << TVO_VFILTER_YC_PW10_0_VYC_PW10_FRACTION_SHIFT)
#define TVO_VFILTER_YC_PW10_0_VYC_PW10_FRACTION_RANGE                   15:9
#define TVO_VFILTER_YC_PW10_0_VYC_PW10_FRACTION_WOFFSET                 0x0
#define TVO_VFILTER_YC_PW10_0_VYC_PW10_FRACTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW10_0_VYC_PW10_FRACTION_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW10_0_VYC_PW10_FRACTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW10_0_VYC_PW10_FRACTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Vertical Y/Cb/Cr filter PW10 Sign.
#define TVO_VFILTER_YC_PW10_0_VYC_PW10_SIGN_SHIFT                       _MK_SHIFT_CONST(31)
#define TVO_VFILTER_YC_PW10_0_VYC_PW10_SIGN_FIELD                       (_MK_MASK_CONST(0x1) << TVO_VFILTER_YC_PW10_0_VYC_PW10_SIGN_SHIFT)
#define TVO_VFILTER_YC_PW10_0_VYC_PW10_SIGN_RANGE                       31:31
#define TVO_VFILTER_YC_PW10_0_VYC_PW10_SIGN_WOFFSET                     0x0
#define TVO_VFILTER_YC_PW10_0_VYC_PW10_SIGN_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW10_0_VYC_PW10_SIGN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW10_0_VYC_PW10_SIGN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW10_0_VYC_PW10_SIGN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register TVO_VFILTER_YC_PW11_0  // TVO vertical Y/Cb/Cr filter weight PW11.
#define TVO_VFILTER_YC_PW11_0                   _MK_ADDR_CONST(0x9a)
#define TVO_VFILTER_YC_PW11_0_SECURE                    0x0
#define TVO_VFILTER_YC_PW11_0_WORD_COUNT                        0x1
#define TVO_VFILTER_YC_PW11_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW11_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW11_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW11_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW11_0_READ_MASK                         _MK_MASK_CONST(0x8000fe00)
#define TVO_VFILTER_YC_PW11_0_WRITE_MASK                        _MK_MASK_CONST(0x8000fe00)
// Vertical Y/Cb/Cr filter PW11 Fraction.
#define TVO_VFILTER_YC_PW11_0_VYC_PW11_FRACTION_SHIFT                   _MK_SHIFT_CONST(9)
#define TVO_VFILTER_YC_PW11_0_VYC_PW11_FRACTION_FIELD                   (_MK_MASK_CONST(0x7f) << TVO_VFILTER_YC_PW11_0_VYC_PW11_FRACTION_SHIFT)
#define TVO_VFILTER_YC_PW11_0_VYC_PW11_FRACTION_RANGE                   15:9
#define TVO_VFILTER_YC_PW11_0_VYC_PW11_FRACTION_WOFFSET                 0x0
#define TVO_VFILTER_YC_PW11_0_VYC_PW11_FRACTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW11_0_VYC_PW11_FRACTION_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW11_0_VYC_PW11_FRACTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW11_0_VYC_PW11_FRACTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Vertical Y/Cb/Cr filter PW11 Sign.
#define TVO_VFILTER_YC_PW11_0_VYC_PW11_SIGN_SHIFT                       _MK_SHIFT_CONST(31)
#define TVO_VFILTER_YC_PW11_0_VYC_PW11_SIGN_FIELD                       (_MK_MASK_CONST(0x1) << TVO_VFILTER_YC_PW11_0_VYC_PW11_SIGN_SHIFT)
#define TVO_VFILTER_YC_PW11_0_VYC_PW11_SIGN_RANGE                       31:31
#define TVO_VFILTER_YC_PW11_0_VYC_PW11_SIGN_WOFFSET                     0x0
#define TVO_VFILTER_YC_PW11_0_VYC_PW11_SIGN_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW11_0_VYC_PW11_SIGN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW11_0_VYC_PW11_SIGN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW11_0_VYC_PW11_SIGN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register TVO_VFILTER_YC_PW12_0  // TVO vertical Y/Cb/Cr filter weight PW12.
#define TVO_VFILTER_YC_PW12_0                   _MK_ADDR_CONST(0x9b)
#define TVO_VFILTER_YC_PW12_0_SECURE                    0x0
#define TVO_VFILTER_YC_PW12_0_WORD_COUNT                        0x1
#define TVO_VFILTER_YC_PW12_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW12_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW12_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW12_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW12_0_READ_MASK                         _MK_MASK_CONST(0x8000fe00)
#define TVO_VFILTER_YC_PW12_0_WRITE_MASK                        _MK_MASK_CONST(0x8000fe00)
// Vertical Y/Cb/Cr filter PW12 Fraction.
#define TVO_VFILTER_YC_PW12_0_VYC_PW12_FRACTION_SHIFT                   _MK_SHIFT_CONST(9)
#define TVO_VFILTER_YC_PW12_0_VYC_PW12_FRACTION_FIELD                   (_MK_MASK_CONST(0x7f) << TVO_VFILTER_YC_PW12_0_VYC_PW12_FRACTION_SHIFT)
#define TVO_VFILTER_YC_PW12_0_VYC_PW12_FRACTION_RANGE                   15:9
#define TVO_VFILTER_YC_PW12_0_VYC_PW12_FRACTION_WOFFSET                 0x0
#define TVO_VFILTER_YC_PW12_0_VYC_PW12_FRACTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW12_0_VYC_PW12_FRACTION_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW12_0_VYC_PW12_FRACTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW12_0_VYC_PW12_FRACTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Vertical Y/Cb/Cr filter PW12 Sign.
#define TVO_VFILTER_YC_PW12_0_VYC_PW12_SIGN_SHIFT                       _MK_SHIFT_CONST(31)
#define TVO_VFILTER_YC_PW12_0_VYC_PW12_SIGN_FIELD                       (_MK_MASK_CONST(0x1) << TVO_VFILTER_YC_PW12_0_VYC_PW12_SIGN_SHIFT)
#define TVO_VFILTER_YC_PW12_0_VYC_PW12_SIGN_RANGE                       31:31
#define TVO_VFILTER_YC_PW12_0_VYC_PW12_SIGN_WOFFSET                     0x0
#define TVO_VFILTER_YC_PW12_0_VYC_PW12_SIGN_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW12_0_VYC_PW12_SIGN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW12_0_VYC_PW12_SIGN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW12_0_VYC_PW12_SIGN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register TVO_VFILTER_YC_PW13_0  // TVO vertical Y/Cb/Cr filter weight PW13.
#define TVO_VFILTER_YC_PW13_0                   _MK_ADDR_CONST(0x9c)
#define TVO_VFILTER_YC_PW13_0_SECURE                    0x0
#define TVO_VFILTER_YC_PW13_0_WORD_COUNT                        0x1
#define TVO_VFILTER_YC_PW13_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW13_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW13_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW13_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW13_0_READ_MASK                         _MK_MASK_CONST(0x8000fe00)
#define TVO_VFILTER_YC_PW13_0_WRITE_MASK                        _MK_MASK_CONST(0x8000fe00)
// Vertical Y/Cb/Cr filter PW13 Fraction.
#define TVO_VFILTER_YC_PW13_0_VYC_PW13_FRACTION_SHIFT                   _MK_SHIFT_CONST(9)
#define TVO_VFILTER_YC_PW13_0_VYC_PW13_FRACTION_FIELD                   (_MK_MASK_CONST(0x7f) << TVO_VFILTER_YC_PW13_0_VYC_PW13_FRACTION_SHIFT)
#define TVO_VFILTER_YC_PW13_0_VYC_PW13_FRACTION_RANGE                   15:9
#define TVO_VFILTER_YC_PW13_0_VYC_PW13_FRACTION_WOFFSET                 0x0
#define TVO_VFILTER_YC_PW13_0_VYC_PW13_FRACTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW13_0_VYC_PW13_FRACTION_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW13_0_VYC_PW13_FRACTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW13_0_VYC_PW13_FRACTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Vertical Y/Cb/Cr filter PW13 Sign.
#define TVO_VFILTER_YC_PW13_0_VYC_PW13_SIGN_SHIFT                       _MK_SHIFT_CONST(31)
#define TVO_VFILTER_YC_PW13_0_VYC_PW13_SIGN_FIELD                       (_MK_MASK_CONST(0x1) << TVO_VFILTER_YC_PW13_0_VYC_PW13_SIGN_SHIFT)
#define TVO_VFILTER_YC_PW13_0_VYC_PW13_SIGN_RANGE                       31:31
#define TVO_VFILTER_YC_PW13_0_VYC_PW13_SIGN_WOFFSET                     0x0
#define TVO_VFILTER_YC_PW13_0_VYC_PW13_SIGN_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW13_0_VYC_PW13_SIGN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW13_0_VYC_PW13_SIGN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW13_0_VYC_PW13_SIGN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register TVO_VFILTER_YC_PW14_0  // TVO vertical Y/Cb/Cr filter weight PW14.
#define TVO_VFILTER_YC_PW14_0                   _MK_ADDR_CONST(0x9d)
#define TVO_VFILTER_YC_PW14_0_SECURE                    0x0
#define TVO_VFILTER_YC_PW14_0_WORD_COUNT                        0x1
#define TVO_VFILTER_YC_PW14_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW14_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW14_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW14_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW14_0_READ_MASK                         _MK_MASK_CONST(0x8000fe00)
#define TVO_VFILTER_YC_PW14_0_WRITE_MASK                        _MK_MASK_CONST(0x8000fe00)
// Vertical Y/Cb/Cr filter PW14 Fraction.
#define TVO_VFILTER_YC_PW14_0_VYC_PW14_FRACTION_SHIFT                   _MK_SHIFT_CONST(9)
#define TVO_VFILTER_YC_PW14_0_VYC_PW14_FRACTION_FIELD                   (_MK_MASK_CONST(0x7f) << TVO_VFILTER_YC_PW14_0_VYC_PW14_FRACTION_SHIFT)
#define TVO_VFILTER_YC_PW14_0_VYC_PW14_FRACTION_RANGE                   15:9
#define TVO_VFILTER_YC_PW14_0_VYC_PW14_FRACTION_WOFFSET                 0x0
#define TVO_VFILTER_YC_PW14_0_VYC_PW14_FRACTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW14_0_VYC_PW14_FRACTION_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW14_0_VYC_PW14_FRACTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW14_0_VYC_PW14_FRACTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Vertical Y/Cb/Cr filter PW14 Sign.
#define TVO_VFILTER_YC_PW14_0_VYC_PW14_SIGN_SHIFT                       _MK_SHIFT_CONST(31)
#define TVO_VFILTER_YC_PW14_0_VYC_PW14_SIGN_FIELD                       (_MK_MASK_CONST(0x1) << TVO_VFILTER_YC_PW14_0_VYC_PW14_SIGN_SHIFT)
#define TVO_VFILTER_YC_PW14_0_VYC_PW14_SIGN_RANGE                       31:31
#define TVO_VFILTER_YC_PW14_0_VYC_PW14_SIGN_WOFFSET                     0x0
#define TVO_VFILTER_YC_PW14_0_VYC_PW14_SIGN_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW14_0_VYC_PW14_SIGN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW14_0_VYC_PW14_SIGN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW14_0_VYC_PW14_SIGN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register TVO_VFILTER_YC_PW15_0  // TVO vertical Y/Cb/Cr filter weight PW15.
#define TVO_VFILTER_YC_PW15_0                   _MK_ADDR_CONST(0x9e)
#define TVO_VFILTER_YC_PW15_0_SECURE                    0x0
#define TVO_VFILTER_YC_PW15_0_WORD_COUNT                        0x1
#define TVO_VFILTER_YC_PW15_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW15_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW15_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW15_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW15_0_READ_MASK                         _MK_MASK_CONST(0x8000fe00)
#define TVO_VFILTER_YC_PW15_0_WRITE_MASK                        _MK_MASK_CONST(0x8000fe00)
// Vertical Y/Cb/Cr filter PW15 Fraction.
#define TVO_VFILTER_YC_PW15_0_VYC_PW15_FRACTION_SHIFT                   _MK_SHIFT_CONST(9)
#define TVO_VFILTER_YC_PW15_0_VYC_PW15_FRACTION_FIELD                   (_MK_MASK_CONST(0x7f) << TVO_VFILTER_YC_PW15_0_VYC_PW15_FRACTION_SHIFT)
#define TVO_VFILTER_YC_PW15_0_VYC_PW15_FRACTION_RANGE                   15:9
#define TVO_VFILTER_YC_PW15_0_VYC_PW15_FRACTION_WOFFSET                 0x0
#define TVO_VFILTER_YC_PW15_0_VYC_PW15_FRACTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW15_0_VYC_PW15_FRACTION_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW15_0_VYC_PW15_FRACTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW15_0_VYC_PW15_FRACTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Vertical Y/Cb/Cr filter PW15 Sign.
#define TVO_VFILTER_YC_PW15_0_VYC_PW15_SIGN_SHIFT                       _MK_SHIFT_CONST(31)
#define TVO_VFILTER_YC_PW15_0_VYC_PW15_SIGN_FIELD                       (_MK_MASK_CONST(0x1) << TVO_VFILTER_YC_PW15_0_VYC_PW15_SIGN_SHIFT)
#define TVO_VFILTER_YC_PW15_0_VYC_PW15_SIGN_RANGE                       31:31
#define TVO_VFILTER_YC_PW15_0_VYC_PW15_SIGN_WOFFSET                     0x0
#define TVO_VFILTER_YC_PW15_0_VYC_PW15_SIGN_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW15_0_VYC_PW15_SIGN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW15_0_VYC_PW15_SIGN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW15_0_VYC_PW15_SIGN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register TVO_VFILTER_YC_PW16_0  // TVO vertical Y/Cb/Cr filter weight PW16.
#define TVO_VFILTER_YC_PW16_0                   _MK_ADDR_CONST(0x9f)
#define TVO_VFILTER_YC_PW16_0_SECURE                    0x0
#define TVO_VFILTER_YC_PW16_0_WORD_COUNT                        0x1
#define TVO_VFILTER_YC_PW16_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW16_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW16_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW16_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW16_0_READ_MASK                         _MK_MASK_CONST(0x8000fe00)
#define TVO_VFILTER_YC_PW16_0_WRITE_MASK                        _MK_MASK_CONST(0x8000fe00)
// Vertical Y/Cb/Cr filter PW16 Fraction.
#define TVO_VFILTER_YC_PW16_0_VYC_PW16_FRACTION_SHIFT                   _MK_SHIFT_CONST(9)
#define TVO_VFILTER_YC_PW16_0_VYC_PW16_FRACTION_FIELD                   (_MK_MASK_CONST(0x7f) << TVO_VFILTER_YC_PW16_0_VYC_PW16_FRACTION_SHIFT)
#define TVO_VFILTER_YC_PW16_0_VYC_PW16_FRACTION_RANGE                   15:9
#define TVO_VFILTER_YC_PW16_0_VYC_PW16_FRACTION_WOFFSET                 0x0
#define TVO_VFILTER_YC_PW16_0_VYC_PW16_FRACTION_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW16_0_VYC_PW16_FRACTION_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW16_0_VYC_PW16_FRACTION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW16_0_VYC_PW16_FRACTION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// Vertical Y/Cb/Cr filter PW16 Sign.
#define TVO_VFILTER_YC_PW16_0_VYC_PW16_SIGN_SHIFT                       _MK_SHIFT_CONST(31)
#define TVO_VFILTER_YC_PW16_0_VYC_PW16_SIGN_FIELD                       (_MK_MASK_CONST(0x1) << TVO_VFILTER_YC_PW16_0_VYC_PW16_SIGN_SHIFT)
#define TVO_VFILTER_YC_PW16_0_VYC_PW16_SIGN_RANGE                       31:31
#define TVO_VFILTER_YC_PW16_0_VYC_PW16_SIGN_WOFFSET                     0x0
#define TVO_VFILTER_YC_PW16_0_VYC_PW16_SIGN_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW16_0_VYC_PW16_SIGN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW16_0_VYC_PW16_SIGN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_VFILTER_YC_PW16_0_VYC_PW16_SIGN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

// The VDEBUG control register controls various overrides for the 
// vertical scaler.  This allows overrides of the initial phase for field 1 
// and 2, the phase increment, and the vertical source resolution.
// NOTE: The VP1_OVERRIDE and VP2_OVERRIDE registers are being used as part 
// of an eco to help reduce top and bottom line flicker in NV17-A02 silicon.
// Thus the VDEBUG_INIT_PHASE1 and VDEBUG_INIT_PHASE2 bits should NEVER be
// set to OVERRIDE.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| |0 0 0| |0 0 0| |0 0 0| | VDEBUG
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_VDEBUG                                                         0xd600 // /* RW-4R */ 
// #define NV_PTVO_VDEBUG_INIT_PHASE1                                             0:0 // /* RWIVF */ 
// #define NV_PTVO_VDEBUG_INIT_PHASE1_NO_OVERRIDE                                 0 // /* RWI-V */ 
// #define NV_PTVO_VDEBUG_INIT_PHASE1_OVERRIDE                                    1 // /* RW--V */ 
// #define NV_PTVO_VDEBUG_INIT_PHASE2                                             4:4 // /* RWIVF */ 
// #define NV_PTVO_VDEBUG_INIT_PHASE2_NO_OVERRIDE                                 0 // /* RWI-V */ 
// #define NV_PTVO_VDEBUG_INIT_PHASE2_OVERRIDE                                    1 // /* RW--V */ 
// #define NV_PTVO_VDEBUG_INCR_PHASE                                              8:8 // /* RWIVF */ 
// #define NV_PTVO_VDEBUG_INCR_PHASE_NO_OVERRIDE                                  0 // /* RWI-V */ 
// #define NV_PTVO_VDEBUG_INCR_PHASE_OVERRIDE                                     1 // /* RW--V */ 
// #define NV_PTVO_VDEBUG_VSRES                                                   12:12 // /* RWIVF */ 
// #define NV_PTVO_VDEBUG_VSRES_NO_OVERRIDE                                       0 // /* RWI-V */ 
// #define NV_PTVO_VDEBUG_VSRES_OVERRIDE                                          1 // /* RW--V */ 

// Register TVO_VDEBUG_0  // TVO Vertical Debug register.
// This may be used to override vertical
//  scaler parameter setting for debugging.
#define TVO_VDEBUG_0                    _MK_ADDR_CONST(0xa0)
#define TVO_VDEBUG_0_SECURE                     0x0
#define TVO_VDEBUG_0_WORD_COUNT                         0x1
#define TVO_VDEBUG_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_VDEBUG_0_RESET_MASK                         _MK_MASK_CONST(0x1111)
#define TVO_VDEBUG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_VDEBUG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VDEBUG_0_READ_MASK                  _MK_MASK_CONST(0x1111)
#define TVO_VDEBUG_0_WRITE_MASK                         _MK_MASK_CONST(0x1111)
// Initial vertical phase override for field 1.
#define TVO_VDEBUG_0_VINIT_PHASE1_SHIFT                 _MK_SHIFT_CONST(0)
#define TVO_VDEBUG_0_VINIT_PHASE1_FIELD                 (_MK_MASK_CONST(0x1) << TVO_VDEBUG_0_VINIT_PHASE1_SHIFT)
#define TVO_VDEBUG_0_VINIT_PHASE1_RANGE                 0:0
#define TVO_VDEBUG_0_VINIT_PHASE1_WOFFSET                       0x0
#define TVO_VDEBUG_0_VINIT_PHASE1_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_VDEBUG_0_VINIT_PHASE1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TVO_VDEBUG_0_VINIT_PHASE1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_VDEBUG_0_VINIT_PHASE1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_VDEBUG_0_VINIT_PHASE1_NO_OVERRIDE                   _MK_ENUM_CONST(0)    // // normal - the initial vertical phase is
//  specified by VPHASE1 register

#define TVO_VDEBUG_0_VINIT_PHASE1_OVERRIDE                      _MK_ENUM_CONST(1)    // // initial vertical phase is specified by
//  VPHASE1_OVERRIDE register


// Initial vertical phase override for field 2.
#define TVO_VDEBUG_0_VINIT_PHASE2_SHIFT                 _MK_SHIFT_CONST(4)
#define TVO_VDEBUG_0_VINIT_PHASE2_FIELD                 (_MK_MASK_CONST(0x1) << TVO_VDEBUG_0_VINIT_PHASE2_SHIFT)
#define TVO_VDEBUG_0_VINIT_PHASE2_RANGE                 4:4
#define TVO_VDEBUG_0_VINIT_PHASE2_WOFFSET                       0x0
#define TVO_VDEBUG_0_VINIT_PHASE2_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_VDEBUG_0_VINIT_PHASE2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define TVO_VDEBUG_0_VINIT_PHASE2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_VDEBUG_0_VINIT_PHASE2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_VDEBUG_0_VINIT_PHASE2_NO_OVERRIDE                   _MK_ENUM_CONST(0)    // // normal - the initial vertical phase is
//  specified by VPHASE2 register

#define TVO_VDEBUG_0_VINIT_PHASE2_OVERRIDE                      _MK_ENUM_CONST(1)    // // initial vertical phase is specified by
//  VPHASE2_OVERRIDE register


// Vertical phase increment override.
#define TVO_VDEBUG_0_VINCR_PHASE_SHIFT                  _MK_SHIFT_CONST(8)
#define TVO_VDEBUG_0_VINCR_PHASE_FIELD                  (_MK_MASK_CONST(0x1) << TVO_VDEBUG_0_VINCR_PHASE_SHIFT)
#define TVO_VDEBUG_0_VINCR_PHASE_RANGE                  8:8
#define TVO_VDEBUG_0_VINCR_PHASE_WOFFSET                        0x0
#define TVO_VDEBUG_0_VINCR_PHASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_VDEBUG_0_VINCR_PHASE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define TVO_VDEBUG_0_VINCR_PHASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_VDEBUG_0_VINCR_PHASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VDEBUG_0_VINCR_PHASE_NO_OVERRIDE                    _MK_ENUM_CONST(0)    // // normal - the vertical phase increment
//  is calculated by the hardware

#define TVO_VDEBUG_0_VINCR_PHASE_OVERRIDE                       _MK_ENUM_CONST(1)    // // vertical phase increment is specified by
//  VINCR_OVERRIDE register


// Vertical source resolution override.
#define TVO_VDEBUG_0_VSRES_SHIFT                        _MK_SHIFT_CONST(12)
#define TVO_VDEBUG_0_VSRES_FIELD                        (_MK_MASK_CONST(0x1) << TVO_VDEBUG_0_VSRES_SHIFT)
#define TVO_VDEBUG_0_VSRES_RANGE                        12:12
#define TVO_VDEBUG_0_VSRES_WOFFSET                      0x0
#define TVO_VDEBUG_0_VSRES_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_VDEBUG_0_VSRES_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TVO_VDEBUG_0_VSRES_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_VDEBUG_0_VSRES_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_VDEBUG_0_VSRES_NO_OVERRIDE                  _MK_ENUM_CONST(0)    // // normal - this value comes directly from
//  display controller

#define TVO_VDEBUG_0_VSRES_OVERRIDE                     _MK_ENUM_CONST(1)    // // vertical source resolution is specified by
//  VSRES_OVERRIDE register


// The VP1_OVERRIDE and VP2_OVERRIDE are  used in NV17-A02 as part of an eco to 
// reduce top and bottom line flicker and are no longer available as vertical 
// initial phase overrides. The previous description is left in for documentation 
// purposes. DON'T USE THESE REGISTERS.
// 
// The function of the top/bottom line flicker eco is to clamp luma values to 128
// on the top and bottom line on the visible portion of the screen 
// This translates to clamping the first line of the field which contains the top 
// visible line on the screen, and the last line of the field which contains the 
// bottom visible line of the screen. Normally:
// 
// For NTSC, PAL-M and PAL-N: 
//   clamp first line of field 1
//   clamp last line of field 2
// 
// For PAL, PAL_NC:
//  clamp last line of field 1
//  clamp first line of field 2
// 
// 
// It is possible to clamp the first line of both fields or the bottom line
// of both fields, however, it appears that the best results are obtained
// using the method described above.
// 
// NOTE: when setting using these registers, DO NOT set the 
// NV_PTVO_VDEBUG_INIT_PHASE1 and NV_PTVO_VDEBUG_INIT_PHASE2 bits in
// the NV_PTVO_VDEBUG register to OVERRIDE.
// 
// VP1_OVERRIDE         bit [4] = clamp luma to 128 on the first line of the field 1
// VP1_OVERRIDE         bit [5] = clamp luma to 128 on the last line of the field 1
// VP2_OVERRIDE         bit [4] = clamp luma to 128 on the first line of the field 2
// VP2_OVERRIDE         bit [5] = clamp luma to 128 on the last line of the field 2
// 
// [The VPHASE1_OVERRIDE control register provides a override value for 
// the initial phase of field 1 for the vertical scaler.  It is defined
// as a 16.16 number, but only 4.12 is implemented in AP15.  - FUNCTION NO
// LONGER AVAILABLE]
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0|                               |0 0 0 0| VP1_OVERRIDE
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_VPHASE1_OVERRIDE                                               0xd604 // /* RW-4R */ 
// #define NV_PTVO_VPHASE1_OVERRIDE_FRACTION                                      19:0 // /* RW-VF */ 
// #define NV_PTVO_VPHASE1_OVERRIDE_FRACTION_UNWRITEABLE                          3:0 // /* R-UVF */ 
// #define NV_PTVO_VPHASE1_OVERRIDE_CLAMPFIRST_FIELD1                             0x10 // /* RW--V */ 
// #define NV_PTVO_VPHASE1_OVERRIDE_CLAMPLAST_FIELD1                              0x20 // /* RW--V */ 

// Register TVO_VPHASE1_OVERRIDE_0  // This was originally used for TVO initial
//  vertical phase field 1 override. But due to
//  a bug fix this function has been disabled
//  and this register is now used to clamp
//  luma values to 128 on the top and bottom
//  line on the visible portion of the visible
//  portion of the screen.
#define TVO_VPHASE1_OVERRIDE_0                  _MK_ADDR_CONST(0xa1)
#define TVO_VPHASE1_OVERRIDE_0_SECURE                   0x0
#define TVO_VPHASE1_OVERRIDE_0_WORD_COUNT                       0x1
#define TVO_VPHASE1_OVERRIDE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define TVO_VPHASE1_OVERRIDE_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define TVO_VPHASE1_OVERRIDE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TVO_VPHASE1_OVERRIDE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_VPHASE1_OVERRIDE_0_READ_MASK                        _MK_MASK_CONST(0xffff0)
#define TVO_VPHASE1_OVERRIDE_0_WRITE_MASK                       _MK_MASK_CONST(0xffff0)
// Y clamping for field 1.
#define TVO_VPHASE1_OVERRIDE_0_VPHASE1_OVERRIDE_FRACTION_SHIFT                  _MK_SHIFT_CONST(4)
#define TVO_VPHASE1_OVERRIDE_0_VPHASE1_OVERRIDE_FRACTION_FIELD                  (_MK_MASK_CONST(0xffff) << TVO_VPHASE1_OVERRIDE_0_VPHASE1_OVERRIDE_FRACTION_SHIFT)
#define TVO_VPHASE1_OVERRIDE_0_VPHASE1_OVERRIDE_FRACTION_RANGE                  19:4
#define TVO_VPHASE1_OVERRIDE_0_VPHASE1_OVERRIDE_FRACTION_WOFFSET                        0x0
#define TVO_VPHASE1_OVERRIDE_0_VPHASE1_OVERRIDE_FRACTION_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_VPHASE1_OVERRIDE_0_VPHASE1_OVERRIDE_FRACTION_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_VPHASE1_OVERRIDE_0_VPHASE1_OVERRIDE_FRACTION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_VPHASE1_OVERRIDE_0_VPHASE1_OVERRIDE_FRACTION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VPHASE1_OVERRIDE_0_VPHASE1_OVERRIDE_FRACTION_CLAMP_DUMMY                    _MK_ENUM_CONST(0)    // // no Y clamp

#define TVO_VPHASE1_OVERRIDE_0_VPHASE1_OVERRIDE_FRACTION_CLAMPFIRST_FIELD1                      _MK_ENUM_CONST(1)    // // Y of first line of field 1 is clamped to 128

#define TVO_VPHASE1_OVERRIDE_0_VPHASE1_OVERRIDE_FRACTION_CLAMPLAST_FIELD1                       _MK_ENUM_CONST(2)    // // Y of last  line of field 1 is clamped to 128


// [ The VPHASE2_OVERRIDE control register provides a override value for 
// the initial phase of field 2 for the vertical scaler.  It is defined
// as a 16.16 number, but only 4.12 is implemented in AP15. - FUNCTION NO
// LONGER AVAILABLE]
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0|                               |0 0 0 0| VP2_OVERRIDE
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_VPHASE2_OVERRIDE                                               0xd608 // /* RW-4R */ 
// #define NV_PTVO_VPHASE2_OVERRIDE_FRACTION                                      19:0 // /* RW-VF */ 
// #define NV_PTVO_VPHASE2_OVERRIDE_FRACTION_UNWRITEABLE                          3:0 // /* R-UVF */ 
// #define NV_PTVO_VPHASE2_OVERRIDE_CLAMPFIRST_FIELD2                             0x10 // /* RW--V */ 
// #define NV_PTVO_VPHASE2_OVERRIDE_CLAMPLAST_FIELD2                              0x20 // /* RW--V */ 

// Register TVO_VPHASE2_OVERRIDE_0  // This was originally used for TVO initial
//  vertical phase field 2 override. But due to
//  a bug fix this function has been disabled
//  and this register is now used to clamp
//  luma values to 128 on the top and bottom
//  line on the visible portion of the visible
//  portion of the screen.
#define TVO_VPHASE2_OVERRIDE_0                  _MK_ADDR_CONST(0xa2)
#define TVO_VPHASE2_OVERRIDE_0_SECURE                   0x0
#define TVO_VPHASE2_OVERRIDE_0_WORD_COUNT                       0x1
#define TVO_VPHASE2_OVERRIDE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define TVO_VPHASE2_OVERRIDE_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define TVO_VPHASE2_OVERRIDE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TVO_VPHASE2_OVERRIDE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_VPHASE2_OVERRIDE_0_READ_MASK                        _MK_MASK_CONST(0xffff0)
#define TVO_VPHASE2_OVERRIDE_0_WRITE_MASK                       _MK_MASK_CONST(0xffff0)
// Y clamping for field 2.
#define TVO_VPHASE2_OVERRIDE_0_VPHASE2_OVERRIDE_FRACTION_SHIFT                  _MK_SHIFT_CONST(4)
#define TVO_VPHASE2_OVERRIDE_0_VPHASE2_OVERRIDE_FRACTION_FIELD                  (_MK_MASK_CONST(0xffff) << TVO_VPHASE2_OVERRIDE_0_VPHASE2_OVERRIDE_FRACTION_SHIFT)
#define TVO_VPHASE2_OVERRIDE_0_VPHASE2_OVERRIDE_FRACTION_RANGE                  19:4
#define TVO_VPHASE2_OVERRIDE_0_VPHASE2_OVERRIDE_FRACTION_WOFFSET                        0x0
#define TVO_VPHASE2_OVERRIDE_0_VPHASE2_OVERRIDE_FRACTION_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_VPHASE2_OVERRIDE_0_VPHASE2_OVERRIDE_FRACTION_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_VPHASE2_OVERRIDE_0_VPHASE2_OVERRIDE_FRACTION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_VPHASE2_OVERRIDE_0_VPHASE2_OVERRIDE_FRACTION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_VPHASE2_OVERRIDE_0_VPHASE2_OVERRIDE_FRACTION_CLAMP_DUMMY                    _MK_ENUM_CONST(0)    // // no Y clamp

#define TVO_VPHASE2_OVERRIDE_0_VPHASE2_OVERRIDE_FRACTION_CLAMPFIRST_FIELD2                      _MK_ENUM_CONST(1)    // // Y of first line of field 2 is clamped to 128

#define TVO_VPHASE2_OVERRIDE_0_VPHASE2_OVERRIDE_FRACTION_CLAMPLAST_FIELD2                       _MK_ENUM_CONST(2)    // // Y of last  line of field 2 is clamped to 128


// The VINCR_OVERRIDE control register provides a override value for 
// the calculated vertical phase increment.  It is defined as a 16.16 number,
// but only 12.12 is implemented in AP15.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0|                                               |0 0 0 0| VINC_OVERRIDE
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_VINCR_OVERRIDE                                                 0xd60c // /* RW-4R */ 
// #define NV_PTVO_VINCR_OVERRIDE_VALUE                                           27:0 // /* RW-VF */ 
// #define NV_PTVO_VINCR_OVERRIDE_VALUE_UNWRITEABLE                               3:0 // /* R-UVF */ 

// Register TVO_VINCR_OVERRIDE_0  // TVO vertical phase increment override.
#define TVO_VINCR_OVERRIDE_0                    _MK_ADDR_CONST(0xa3)
#define TVO_VINCR_OVERRIDE_0_SECURE                     0x0
#define TVO_VINCR_OVERRIDE_0_WORD_COUNT                         0x1
#define TVO_VINCR_OVERRIDE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_VINCR_OVERRIDE_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_VINCR_OVERRIDE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_VINCR_OVERRIDE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VINCR_OVERRIDE_0_READ_MASK                  _MK_MASK_CONST(0xffffff0)
#define TVO_VINCR_OVERRIDE_0_WRITE_MASK                         _MK_MASK_CONST(0xffffff0)
// Vertical phase increment override. 
#define TVO_VINCR_OVERRIDE_0_VINCR_OVERRIDE_VALUE_SHIFT                 _MK_SHIFT_CONST(4)
#define TVO_VINCR_OVERRIDE_0_VINCR_OVERRIDE_VALUE_FIELD                 (_MK_MASK_CONST(0xffffff) << TVO_VINCR_OVERRIDE_0_VINCR_OVERRIDE_VALUE_SHIFT)
#define TVO_VINCR_OVERRIDE_0_VINCR_OVERRIDE_VALUE_RANGE                 27:4
#define TVO_VINCR_OVERRIDE_0_VINCR_OVERRIDE_VALUE_WOFFSET                       0x0
#define TVO_VINCR_OVERRIDE_0_VINCR_OVERRIDE_VALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_VINCR_OVERRIDE_0_VINCR_OVERRIDE_VALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_VINCR_OVERRIDE_0_VINCR_OVERRIDE_VALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_VINCR_OVERRIDE_0_VINCR_OVERRIDE_VALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// The VSRES_OVERRIDE register provides a vertical source resolution override.
// Normally, this is provided by the DISPLAY/DISPLAYB controller, but this value will override it if 
// enabled.  It is defined as a U16.16 number.  It is only 10.0 for AP15.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0|                   |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| VSRES_OVERRIDE
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_VSRES_OVERRIDE                                                 0xd610 // /* RW-4R */ 
// #define NV_PTVO_VSRES_OVERRIDE_LINES                                           25:0 // /* RWIVF */ 
// #define NV_PTVO_VSRES_OVERRIDE_LINES_480                                       0x1e00000 // /* RW--V */ 
// #define NV_PTVO_VSRES_OVERRIDE_LINES_DEFAULT                                   0x1e00000 // /* RWI-V */ 
// #define NV_PTVO_VSRES_OVERRIDE_LINES_UNWRITEABLE                               15:0 // /* R-UVF */ 

// Register TVO_VSRES_OVERRIDE_0  // TVO vertical source resolution override.
#define TVO_VSRES_OVERRIDE_0                    _MK_ADDR_CONST(0xa4)
#define TVO_VSRES_OVERRIDE_0_SECURE                     0x0
#define TVO_VSRES_OVERRIDE_0_WORD_COUNT                         0x1
#define TVO_VSRES_OVERRIDE_0_RESET_VAL                  _MK_MASK_CONST(0x1e00000)
#define TVO_VSRES_OVERRIDE_0_RESET_MASK                         _MK_MASK_CONST(0x3ff0000)
#define TVO_VSRES_OVERRIDE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_VSRES_OVERRIDE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VSRES_OVERRIDE_0_READ_MASK                  _MK_MASK_CONST(0x3ff0000)
#define TVO_VSRES_OVERRIDE_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff0000)
// Vertical source resolution override
//  (in lines).
#define TVO_VSRES_OVERRIDE_0_VSRES_OVERRIDE_LINES_SHIFT                 _MK_SHIFT_CONST(16)
#define TVO_VSRES_OVERRIDE_0_VSRES_OVERRIDE_LINES_FIELD                 (_MK_MASK_CONST(0x3ff) << TVO_VSRES_OVERRIDE_0_VSRES_OVERRIDE_LINES_SHIFT)
#define TVO_VSRES_OVERRIDE_0_VSRES_OVERRIDE_LINES_RANGE                 25:16
#define TVO_VSRES_OVERRIDE_0_VSRES_OVERRIDE_LINES_WOFFSET                       0x0
#define TVO_VSRES_OVERRIDE_0_VSRES_OVERRIDE_LINES_DEFAULT                       _MK_MASK_CONST(0x1e0)
#define TVO_VSRES_OVERRIDE_0_VSRES_OVERRIDE_LINES_DEFAULT_MASK                  _MK_MASK_CONST(0x3ff)
#define TVO_VSRES_OVERRIDE_0_VSRES_OVERRIDE_LINES_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_VSRES_OVERRIDE_0_VSRES_OVERRIDE_LINES_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

// The VFILTCTRL registers contains additional control bits for the vertical
// scale filters.
// 
// FILTER_WITH_OSCAN allows for better flicker reduction on the top and bottom
// lines of a frame by filtering the overscan border color in with the data.
// 
// FILTER_OSCAN_LINES will further improve the flicker reduction by filtering
// the data used for the overscan border. This only affects the 2 border lines
// immediately above and immediately below the image. If the overscan border
// region (ie, the difference between the programmed vertical destination size
// and the effective destination size after applying the overscan shrink) does
// not contain at least 4 lines, then this bit will have no effect.
// 
// Typically both FILTER_WITH_OSCAN and FILTER_OSCAN_LINES will be enabled.
// 
// AUTOCALC_VPHASE enables the automatic calculation of the vertical initial
// phase according to the formulas shown above in the description for the VPHASE
// registers. When enabled, this will override the setting in any other registers
// which effect the vertical initial phase. 
// 
// AUTOCALC_VPHASE_TOP indicate whether field1 or field2 is the top visible field.
// Typically:
// 
//      For NTSC, PAL-M and PAL-N: AUTOCALC_VPHASE_TOP = AUTOCALC_VPHASE_TOP_FIELD1
//      For PAL and PAL-NC : AUTOCALC_VPHASE_TOP = AUTOCALC_VPHASE_TOP_FIELD2
// 
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| | |0 0| | | VFILTCTRL
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_VFILTCTRL                                                      0xd614 // /* RW-4R */ 
// #define NV_PTVO_VFILTCTRL_FILTER_WITH_OSCAN                                    0:0 // /* RWIVF */ 
// #define NV_PTVO_VFILTCTRL_FILTER_WITH_OSCAN_DISABLE                            0x0 // /* RWI-V */ 
// #define NV_PTVO_VFILTCTRL_FILTER_WITH_OSCAN_ENABLE                             0x1 // /* RW--V */ 
// #define NV_PTVO_VFILTCTRL_FILTER_OSCAN_LINES                                   1:1 // /* RWIVF */ 
// #define NV_PTVO_VFILTCTRL_FILTER_OSCAN_LINES_DISABLE                           0x0 // /* RWI-V */ 
// #define NV_PTVO_VFILTCTRL_FILTER_OSCAN_LINES_ENABLE                            0x1 // /* RW--V */ 
// #define NV_PTVO_VFILTCTRL_AUTOCALC_VPHASE                                      4:4 // /* RWIVF */ 
// #define NV_PTVO_VFILTCTRL_AUTOCALC_VPHASE_DISABLE                              0x0 // /* RWI-V */ 
// #define NV_PTVO_VFILTCTRL_AUTOCALC_VPHASE_ENABLE                               0x1 // /* RW--V */ 
// #define NV_PTVO_VFILTCTRL_AUTOCALC_VPHASE_TOP                                  5:5 // /* RWIVF */ 
// #define NV_PTVO_VFILTCTRL_AUTOCALC_VPHASE_TOP_FIELD1                           0x0 // /* RWI-V */ 
// #define NV_PTVO_VFILTCTRL_AUTOCALC_VPHASE_TOP_FIELD2                           0x1 // /* RW--V */ 

// Register TVO_VFILTCTRL_0  // TVO Vertical Filter Control.
// This contains additional control bits for
//  vertical scale filters.
#define TVO_VFILTCTRL_0                 _MK_ADDR_CONST(0xa5)
#define TVO_VFILTCTRL_0_SECURE                  0x0
#define TVO_VFILTCTRL_0_WORD_COUNT                      0x1
#define TVO_VFILTCTRL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define TVO_VFILTCTRL_0_RESET_MASK                      _MK_MASK_CONST(0x33)
#define TVO_VFILTCTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x3)
#define TVO_VFILTCTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x3)
#define TVO_VFILTCTRL_0_READ_MASK                       _MK_MASK_CONST(0x33)
#define TVO_VFILTCTRL_0_WRITE_MASK                      _MK_MASK_CONST(0x33)
// V filter With overscan.
// This allows better flicker reduction on the
//  top and bottom lines of a frame by filtering
//  the overscan border color with the data.
#define TVO_VFILTCTRL_0_VFILTER_WITH_OSCAN_SHIFT                        _MK_SHIFT_CONST(0)
#define TVO_VFILTCTRL_0_VFILTER_WITH_OSCAN_FIELD                        (_MK_MASK_CONST(0x1) << TVO_VFILTCTRL_0_VFILTER_WITH_OSCAN_SHIFT)
#define TVO_VFILTCTRL_0_VFILTER_WITH_OSCAN_RANGE                        0:0
#define TVO_VFILTCTRL_0_VFILTER_WITH_OSCAN_WOFFSET                      0x0
#define TVO_VFILTCTRL_0_VFILTER_WITH_OSCAN_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_VFILTCTRL_0_VFILTER_WITH_OSCAN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TVO_VFILTCTRL_0_VFILTER_WITH_OSCAN_SW_DEFAULT                   _MK_MASK_CONST(0x1)
#define TVO_VFILTCTRL_0_VFILTER_WITH_OSCAN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TVO_VFILTCTRL_0_VFILTER_WITH_OSCAN_DISABLE                      _MK_ENUM_CONST(0)    // // top/bottom overscan border color is not
//  filtered with data

#define TVO_VFILTCTRL_0_VFILTER_WITH_OSCAN_ENABLE                       _MK_ENUM_CONST(1)    // // top/bottom overscan border color is filtered
//  with data


// V filter of Overscan lines
// This further improves the flicker reduction
//  by filtering the data used for the top and
//  bottom overscan border. This affects only
//  the 2 border lines immediately above and
//  immediately below the image.
// If the vertical overscan border region does
//  not contain at least 4 lines, then this bit
//  has no effect.
#define TVO_VFILTCTRL_0_VFILTER_OSCAN_LINES_SHIFT                       _MK_SHIFT_CONST(1)
#define TVO_VFILTCTRL_0_VFILTER_OSCAN_LINES_FIELD                       (_MK_MASK_CONST(0x1) << TVO_VFILTCTRL_0_VFILTER_OSCAN_LINES_SHIFT)
#define TVO_VFILTCTRL_0_VFILTER_OSCAN_LINES_RANGE                       1:1
#define TVO_VFILTCTRL_0_VFILTER_OSCAN_LINES_WOFFSET                     0x0
#define TVO_VFILTCTRL_0_VFILTER_OSCAN_LINES_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_VFILTCTRL_0_VFILTER_OSCAN_LINES_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TVO_VFILTCTRL_0_VFILTER_OSCAN_LINES_SW_DEFAULT                  _MK_MASK_CONST(0x1)
#define TVO_VFILTCTRL_0_VFILTER_OSCAN_LINES_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TVO_VFILTCTRL_0_VFILTER_OSCAN_LINES_DISABLE                     _MK_ENUM_CONST(0)    // // top/bottom overscan border is not filtered

#define TVO_VFILTCTRL_0_VFILTER_OSCAN_LINES_ENABLE                      _MK_ENUM_CONST(1)    // // top/bottom overscan border is filtered


// Auto calculate vertical initial phase.
#define TVO_VFILTCTRL_0_AUTOCALC_VPHASE_SHIFT                   _MK_SHIFT_CONST(4)
#define TVO_VFILTCTRL_0_AUTOCALC_VPHASE_FIELD                   (_MK_MASK_CONST(0x1) << TVO_VFILTCTRL_0_AUTOCALC_VPHASE_SHIFT)
#define TVO_VFILTCTRL_0_AUTOCALC_VPHASE_RANGE                   4:4
#define TVO_VFILTCTRL_0_AUTOCALC_VPHASE_WOFFSET                 0x0
#define TVO_VFILTCTRL_0_AUTOCALC_VPHASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_VFILTCTRL_0_AUTOCALC_VPHASE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define TVO_VFILTCTRL_0_AUTOCALC_VPHASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_VFILTCTRL_0_AUTOCALC_VPHASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TVO_VFILTCTRL_0_AUTOCALC_VPHASE_DISABLE                 _MK_ENUM_CONST(0)    // // vertical initial phase must be programmed in
//  VPHASE1 and VPHASE2 register

#define TVO_VFILTCTRL_0_AUTOCALC_VPHASE_ENABLE                  _MK_ENUM_CONST(1)    // // vertical initial phase is automatically
//  calculated and this will override the
//  setting in any other registers which affect
//  the vertical initial phase


// Auto calculate vertical phase top.
// This specifies whether field 1 or field 2 is
//  the top field.
#define TVO_VFILTCTRL_0_AUTOCALC_VPHASE_TOP_SHIFT                       _MK_SHIFT_CONST(5)
#define TVO_VFILTCTRL_0_AUTOCALC_VPHASE_TOP_FIELD                       (_MK_MASK_CONST(0x1) << TVO_VFILTCTRL_0_AUTOCALC_VPHASE_TOP_SHIFT)
#define TVO_VFILTCTRL_0_AUTOCALC_VPHASE_TOP_RANGE                       5:5
#define TVO_VFILTCTRL_0_AUTOCALC_VPHASE_TOP_WOFFSET                     0x0
#define TVO_VFILTCTRL_0_AUTOCALC_VPHASE_TOP_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_VFILTCTRL_0_AUTOCALC_VPHASE_TOP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define TVO_VFILTCTRL_0_AUTOCALC_VPHASE_TOP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_VFILTCTRL_0_AUTOCALC_VPHASE_TOP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_VFILTCTRL_0_AUTOCALC_VPHASE_TOP_FIELD1                      _MK_ENUM_CONST(0)    // // field 1 is top field; this is typically used
//  for NTSC, PAL-M, and PAL-N

#define TVO_VFILTCTRL_0_AUTOCALC_VPHASE_TOP_FIELD2                      _MK_ENUM_CONST(1)    // // field 2 is top field; this is typically used
//  for PAL and PAL-NC


// The HFILTCTRL registers contains additional control bits for the horizontal
// scale filters.
// 
// FILTER_WITH_OSCAN allows for better control of overshoot on the left and
// rightmost edges of the screen by filtering the overscan border color in with
// the data.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| | |0 0| | | HFILTCTRL
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_HFILTCTRL                                                      0xd618 // /* RW-4R */ 
// #define NV_PTVO_HFILTCTRL_FILTER_WITH_OSCAN                                    0:0 // /* RWIVF */ 
// #define NV_PTVO_HFILTCTRL_FILTER_WITH_OSCAN_DISABLE                            0x0 // /* RWI-V */ 
// #define NV_PTVO_HFILTCTRL_FILTER_WITH_OSCAN_ENABLE                             0x1 // /* RW--V */ 

// Register TVO_HFILTCTRL_0  // TVO Horizontal Filter Control.
// This contains additional control bits for
//  horizontal scale filters.
#define TVO_HFILTCTRL_0                 _MK_ADDR_CONST(0xa6)
#define TVO_HFILTCTRL_0_SECURE                  0x0
#define TVO_HFILTCTRL_0_WORD_COUNT                      0x1
#define TVO_HFILTCTRL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define TVO_HFILTCTRL_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define TVO_HFILTCTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x1)
#define TVO_HFILTCTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x1)
#define TVO_HFILTCTRL_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define TVO_HFILTCTRL_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
// H filter With overscan.
// This allows better flicker reduction on the
//  left and right lines of a frame by filtering
//  the overscan border color with the data.
#define TVO_HFILTCTRL_0_HFILTER_WITH_OSCAN_SHIFT                        _MK_SHIFT_CONST(0)
#define TVO_HFILTCTRL_0_HFILTER_WITH_OSCAN_FIELD                        (_MK_MASK_CONST(0x1) << TVO_HFILTCTRL_0_HFILTER_WITH_OSCAN_SHIFT)
#define TVO_HFILTCTRL_0_HFILTER_WITH_OSCAN_RANGE                        0:0
#define TVO_HFILTCTRL_0_HFILTER_WITH_OSCAN_WOFFSET                      0x0
#define TVO_HFILTCTRL_0_HFILTER_WITH_OSCAN_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HFILTCTRL_0_HFILTER_WITH_OSCAN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define TVO_HFILTCTRL_0_HFILTER_WITH_OSCAN_SW_DEFAULT                   _MK_MASK_CONST(0x1)
#define TVO_HFILTCTRL_0_HFILTER_WITH_OSCAN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define TVO_HFILTCTRL_0_HFILTER_WITH_OSCAN_DISABLE                      _MK_ENUM_CONST(0)    // // left/right overscan border color is not
//  filtered with data

#define TVO_HFILTCTRL_0_HFILTER_WITH_OSCAN_ENABLE                       _MK_ENUM_CONST(1)    // // left/right overscan border color is filtered
//  with data


// The VSCALE_STATUS_IPHASE register will indicate the vertical initial phase
// currently in use. This is independent of whether the initial phase is
// programmed or calculated by the hardware. The vertical initial phase is
// a U4.12 value. This register is intended only for debug.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |                               |                               | VSTATUS_IPHASE
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_VSTATUS_IPHASE                                                 0xd61c // /* R--4R */ 
// #define NV_PTVO_VSTATUS_IPHASE_FIELD1                                          15:0 // /* R--VF */ 
// #define NV_PTVO_VSTATUS_IPHASE_FIELD2                                          31:16 // /* R--VF */ 

// Register TVO_VSTATUS_IPHASE_0  // TVO Vertical Status Initial Phase.
// This is a read-only register that returns
//  the actual vertical initial phase regardless
//  of whether the initial phase is programmed
//  or calculated by the hardware. This is
//  provided for debugging only.
#define TVO_VSTATUS_IPHASE_0                    _MK_ADDR_CONST(0xa7)
#define TVO_VSTATUS_IPHASE_0_SECURE                     0x0
#define TVO_VSTATUS_IPHASE_0_WORD_COUNT                         0x1
#define TVO_VSTATUS_IPHASE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_VSTATUS_IPHASE_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_VSTATUS_IPHASE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_VSTATUS_IPHASE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VSTATUS_IPHASE_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define TVO_VSTATUS_IPHASE_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
// Field 1 initial phase.
// This is a u4.12 value.
#define TVO_VSTATUS_IPHASE_0_VSTATUS_IPHASE_FIELD1_SHIFT                        _MK_SHIFT_CONST(0)
#define TVO_VSTATUS_IPHASE_0_VSTATUS_IPHASE_FIELD1_FIELD                        (_MK_MASK_CONST(0xffff) << TVO_VSTATUS_IPHASE_0_VSTATUS_IPHASE_FIELD1_SHIFT)
#define TVO_VSTATUS_IPHASE_0_VSTATUS_IPHASE_FIELD1_RANGE                        15:0
#define TVO_VSTATUS_IPHASE_0_VSTATUS_IPHASE_FIELD1_WOFFSET                      0x0
#define TVO_VSTATUS_IPHASE_0_VSTATUS_IPHASE_FIELD1_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_VSTATUS_IPHASE_0_VSTATUS_IPHASE_FIELD1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TVO_VSTATUS_IPHASE_0_VSTATUS_IPHASE_FIELD1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_VSTATUS_IPHASE_0_VSTATUS_IPHASE_FIELD1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// Field 2 initial phase.
// This is a u4.12 value.
#define TVO_VSTATUS_IPHASE_0_VSTATUS_IPHASE_FIELD2_SHIFT                        _MK_SHIFT_CONST(16)
#define TVO_VSTATUS_IPHASE_0_VSTATUS_IPHASE_FIELD2_FIELD                        (_MK_MASK_CONST(0xffff) << TVO_VSTATUS_IPHASE_0_VSTATUS_IPHASE_FIELD2_SHIFT)
#define TVO_VSTATUS_IPHASE_0_VSTATUS_IPHASE_FIELD2_RANGE                        31:16
#define TVO_VSTATUS_IPHASE_0_VSTATUS_IPHASE_FIELD2_WOFFSET                      0x0
#define TVO_VSTATUS_IPHASE_0_VSTATUS_IPHASE_FIELD2_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_VSTATUS_IPHASE_0_VSTATUS_IPHASE_FIELD2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TVO_VSTATUS_IPHASE_0_VSTATUS_IPHASE_FIELD2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_VSTATUS_IPHASE_0_VSTATUS_IPHASE_FIELD2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// The VBLUR register is used when the vertical filter is set to automatically
// calculate the control point table (VAUTOFILT mode enabled in the CONTROL 
// register). Blur represents the strength of the filter.
// A value of 0 is nominal. Negative values will increase the strength of the filter,
// producing greater flicker reduction, but a blurrier image. Positive values will
// decrease the strength of the filter, producing a sharper image, but more flicker.
// 
// Blur is an S0.7 value. -1.0 < blur < +1.0
// 
//  31           24 23           16 15          9 8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// | |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|             |0 0 0 0 0 0 0 0 0| VBLUR
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_VBLUR                                                          0xd620 // /* RW-4R */ 
// #define NV_PTVO_VBLUR_FRACTION                                                 15:0 // /* RW-VF */ 
// #define NV_PTVO_VBLUR_FRACTION_UNWRITEABLE                                     8:0 // /* R-UVF */ 
// #define NV_PTVO_VBLUR_SIGN                                                     31:31 // /* RW-VF */ 

// Register TVO_VBLUR_0  // TVO Vertical Blur (filter strength).
// This is used to adjust vertical Y/Cb/Cr
//  filter strength when it is set to be
//  automatically calculated by the hardware.
// This is an s0.7 value (-1.0 < blur < +1.0).
//  A value of 0 is nominal. Negative values
//  will increase the strength of the filter,
//  producing greater flicker reduction, but
//  a blurrier image. Positive values will
//  decrease the strength of the filter,
//  producing a sharper image, but more flicker.
#define TVO_VBLUR_0                     _MK_ADDR_CONST(0xa8)
#define TVO_VBLUR_0_SECURE                      0x0
#define TVO_VBLUR_0_WORD_COUNT                  0x1
#define TVO_VBLUR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_VBLUR_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_VBLUR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_VBLUR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_VBLUR_0_READ_MASK                   _MK_MASK_CONST(0x8000fe00)
#define TVO_VBLUR_0_WRITE_MASK                  _MK_MASK_CONST(0x8000fe00)
// Vertical Blur Fraction.
#define TVO_VBLUR_0_VBLUR_FRACTION_SHIFT                        _MK_SHIFT_CONST(9)
#define TVO_VBLUR_0_VBLUR_FRACTION_FIELD                        (_MK_MASK_CONST(0x7f) << TVO_VBLUR_0_VBLUR_FRACTION_SHIFT)
#define TVO_VBLUR_0_VBLUR_FRACTION_RANGE                        15:9
#define TVO_VBLUR_0_VBLUR_FRACTION_WOFFSET                      0x0
#define TVO_VBLUR_0_VBLUR_FRACTION_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_VBLUR_0_VBLUR_FRACTION_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define TVO_VBLUR_0_VBLUR_FRACTION_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_VBLUR_0_VBLUR_FRACTION_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

// Vertical Blur Sign.
#define TVO_VBLUR_0_VBLUR_SIGN_SHIFT                    _MK_SHIFT_CONST(31)
#define TVO_VBLUR_0_VBLUR_SIGN_FIELD                    (_MK_MASK_CONST(0x1) << TVO_VBLUR_0_VBLUR_SIGN_SHIFT)
#define TVO_VBLUR_0_VBLUR_SIGN_RANGE                    31:31
#define TVO_VBLUR_0_VBLUR_SIGN_WOFFSET                  0x0
#define TVO_VBLUR_0_VBLUR_SIGN_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_VBLUR_0_VBLUR_SIGN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_VBLUR_0_VBLUR_SIGN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_VBLUR_0_VBLUR_SIGN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

// The HYBLUR register is used for luma when the horizontal filter is set to 
// automatically calculate the control point table. (HAUTOFILT mode enabled in 
// the CONTROL register). Blur represents the strength 
// of the filter.  A value of 0 is nominal. Negative values will increase the 
// strength of the filter, producing a blurrier image. Positive values will
// decrease the strength of the filter, producing a sharper image.
// 
// Blur is an S0.7 value. -1.0 < blur < +1.0
// 
//  31           24 23           16 15          9 8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// | |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|             |0 0 0 0 0 0 0 0 0| HYBLUR
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_HYBLUR                                                         0xd624 // /* RW-4R */ 
// #define NV_PTVO_HYBLUR_FRACTION                                                15:0 // /* RW-VF */ 
// #define NV_PTVO_HYBLUR_FRACTION_UNWRITEABLE                                    8:0 // /* R-UVF */ 
// #define NV_PTVO_HYBLUR_SIGN                                                    31:31 // /* RW-VF */ 

// Register TVO_HYBLUR_0  // TVO Horizontal Y Blur (filter strength).
// This is used to adjust horizontal Y
//  filter strength when it is set to be
//  automatically calculated by the hardware.
// This is an s0.7 value (-1.0 < blur < +1.0).
//  A value of 0 is nominal. Negative values
//  will increase the strength of the filter,
//  producing greater flicker reduction, but
//  a blurrier image. Positive values will
//  decrease the strength of the filter,
//  producing a sharper image, but more flicker.
#define TVO_HYBLUR_0                    _MK_ADDR_CONST(0xa9)
#define TVO_HYBLUR_0_SECURE                     0x0
#define TVO_HYBLUR_0_WORD_COUNT                         0x1
#define TVO_HYBLUR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HYBLUR_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HYBLUR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HYBLUR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HYBLUR_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HYBLUR_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Y Blur Fraction.
#define TVO_HYBLUR_0_HYBLUR_FRACTION_SHIFT                      _MK_SHIFT_CONST(9)
#define TVO_HYBLUR_0_HYBLUR_FRACTION_FIELD                      (_MK_MASK_CONST(0x7f) << TVO_HYBLUR_0_HYBLUR_FRACTION_SHIFT)
#define TVO_HYBLUR_0_HYBLUR_FRACTION_RANGE                      15:9
#define TVO_HYBLUR_0_HYBLUR_FRACTION_WOFFSET                    0x0
#define TVO_HYBLUR_0_HYBLUR_FRACTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HYBLUR_0_HYBLUR_FRACTION_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_HYBLUR_0_HYBLUR_FRACTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HYBLUR_0_HYBLUR_FRACTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// Horizontal Y Blur Sign.
#define TVO_HYBLUR_0_HYBLUR_SIGN_SHIFT                  _MK_SHIFT_CONST(31)
#define TVO_HYBLUR_0_HYBLUR_SIGN_FIELD                  (_MK_MASK_CONST(0x1) << TVO_HYBLUR_0_HYBLUR_SIGN_SHIFT)
#define TVO_HYBLUR_0_HYBLUR_SIGN_RANGE                  31:31
#define TVO_HYBLUR_0_HYBLUR_SIGN_WOFFSET                        0x0
#define TVO_HYBLUR_0_HYBLUR_SIGN_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HYBLUR_0_HYBLUR_SIGN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_HYBLUR_0_HYBLUR_SIGN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HYBLUR_0_HYBLUR_SIGN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

// The HCBLUR register is used for chroma when the horizontal filter is set to 
// automatically calculate the control point table. (HAUTOFILT mode enabled in 
// the CONTROL register). Blur represents the strength 
// of the filter.  A value of 0 is nominal. Positive values will increase the 
// strength of the filter, producing a blurrier image. Negative values will
// decrease the strength of the filter, producing a sharper image.
// 
// Blur is an S0.7 value. -1.0 < blur < +1.0
// 
//  31           24 23           16 15          9 8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// | |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|             |0 0 0 0 0 0 0 0 0| HCBLUR
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_HCBLUR                                                         0xd628 // /* RW-4R */ 
// #define NV_PTVO_HCBLUR_FRACTION                                                15:0 // /* RW-VF */ 
// #define NV_PTVO_HCBLUR_FRACTION_UNWRITEABLE                                    8:0 // /* R-UVF */ 
// #define NV_PTVO_HCBLUR_SIGN                                                    31:31 // /* RW-VF */ 

// Register TVO_HCBLUR_0  // TVO Horizontal Cb/Cr Blur (filter strength).
// This is used to adjust horizontal Y
//  filter strength when it is set to be
//  automatically calculated by the hardware.
// This is an s0.7 value (-1.0 < blur < +1.0).
//  A value of 0 is nominal. Negative values
//  will increase the strength of the filter,
//  producing greater flicker reduction, but
//  a blurrier image. Positive values will
//  decrease the strength of the filter,
//  producing a sharper image, but more flicker.
#define TVO_HCBLUR_0                    _MK_ADDR_CONST(0xaa)
#define TVO_HCBLUR_0_SECURE                     0x0
#define TVO_HCBLUR_0_WORD_COUNT                         0x1
#define TVO_HCBLUR_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define TVO_HCBLUR_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define TVO_HCBLUR_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define TVO_HCBLUR_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HCBLUR_0_READ_MASK                  _MK_MASK_CONST(0x8000fe00)
#define TVO_HCBLUR_0_WRITE_MASK                         _MK_MASK_CONST(0x8000fe00)
// Horizontal Cb/Cr Blur Fraction.
#define TVO_HCBLUR_0_HCBLUR_FRACTION_SHIFT                      _MK_SHIFT_CONST(9)
#define TVO_HCBLUR_0_HCBLUR_FRACTION_FIELD                      (_MK_MASK_CONST(0x7f) << TVO_HCBLUR_0_HCBLUR_FRACTION_SHIFT)
#define TVO_HCBLUR_0_HCBLUR_FRACTION_RANGE                      15:9
#define TVO_HCBLUR_0_HCBLUR_FRACTION_WOFFSET                    0x0
#define TVO_HCBLUR_0_HCBLUR_FRACTION_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_HCBLUR_0_HCBLUR_FRACTION_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_HCBLUR_0_HCBLUR_FRACTION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HCBLUR_0_HCBLUR_FRACTION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// Horizontal Cb/Cr Blur Sign.
#define TVO_HCBLUR_0_HCBLUR_SIGN_SHIFT                  _MK_SHIFT_CONST(31)
#define TVO_HCBLUR_0_HCBLUR_SIGN_FIELD                  (_MK_MASK_CONST(0x1) << TVO_HCBLUR_0_HCBLUR_SIGN_SHIFT)
#define TVO_HCBLUR_0_HCBLUR_SIGN_RANGE                  31:31
#define TVO_HCBLUR_0_HCBLUR_SIGN_WOFFSET                        0x0
#define TVO_HCBLUR_0_HCBLUR_SIGN_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_HCBLUR_0_HCBLUR_SIGN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define TVO_HCBLUR_0_HCBLUR_SIGN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_HCBLUR_0_HCBLUR_SIGN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

// The VSTATUS_VSRES register will indicate the vertical source resolution
// currently in use. This is independent of whether the source resolution
// is derived from the display controller or whether the override regs are used.
// This register is intended only for debug.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|                   | VSTATUS_VSRES
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_VSTATUS_VSRES                                                  0xd62c // /* R--4R */ 
// #define NV_PTVO_VSTATUS_VSRES_VALUE                                            9:0 // /* R--VF */ 

// Register TVO_VSTATUS_VSRES_0  // TVO Vertical Source Resolution status.
// This is a read-only register that returns
//  the vertical input resolution that comes
//  either from display controller or from
//  VSRES_OVERRIDE register.
#define TVO_VSTATUS_VSRES_0                     _MK_ADDR_CONST(0xab)
#define TVO_VSTATUS_VSRES_0_SECURE                      0x0
#define TVO_VSTATUS_VSRES_0_WORD_COUNT                  0x1
#define TVO_VSTATUS_VSRES_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_VSTATUS_VSRES_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_VSTATUS_VSRES_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_VSTATUS_VSRES_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_VSTATUS_VSRES_0_READ_MASK                   _MK_MASK_CONST(0x3ff)
#define TVO_VSTATUS_VSRES_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
// Vertical source resolution status.
#define TVO_VSTATUS_VSRES_0_VSTATUS_VSRES_VALUE_SHIFT                   _MK_SHIFT_CONST(0)
#define TVO_VSTATUS_VSRES_0_VSTATUS_VSRES_VALUE_FIELD                   (_MK_MASK_CONST(0x3ff) << TVO_VSTATUS_VSRES_0_VSTATUS_VSRES_VALUE_SHIFT)
#define TVO_VSTATUS_VSRES_0_VSTATUS_VSRES_VALUE_RANGE                   9:0
#define TVO_VSTATUS_VSRES_0_VSTATUS_VSRES_VALUE_WOFFSET                 0x0
#define TVO_VSTATUS_VSRES_0_VSTATUS_VSRES_VALUE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_VSTATUS_VSRES_0_VSTATUS_VSRES_VALUE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_VSTATUS_VSRES_0_VSTATUS_VSRES_VALUE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_VSTATUS_VSRES_0_VSTATUS_VSRES_VALUE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// The HSTATUS_HSRES register will indicate the horizontal source resolution
// currently in use. This is independent of whether the source resolution
// is derived from the display controller or whether the override regs are used.
// This register is intended only for debug.
// 
//  31           24 23           16 15            8 7             0
// .-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|                       | HSTATUS_HSRES
// `-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-'
// 
// #define NV_PTVO_HSTATUS_HSRES                                                  0xd630 // /* R--4R */ 
// #define NV_PTVO_HSTATUS_HSRES_VALUE                                            11:0 // /* R--VF */ 

// Register TVO_HSTATUS_HSRES_0  // TVO Horizontal Source Resolution status.
// This is a read-only register that returns
//  the horizontal input resolution that comes
//  either from display controller or from
//  HSRES_OVERRIDE register.
#define TVO_HSTATUS_HSRES_0                     _MK_ADDR_CONST(0xac)
#define TVO_HSTATUS_HSRES_0_SECURE                      0x0
#define TVO_HSTATUS_HSRES_0_WORD_COUNT                  0x1
#define TVO_HSTATUS_HSRES_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define TVO_HSTATUS_HSRES_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define TVO_HSTATUS_HSRES_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define TVO_HSTATUS_HSRES_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_HSTATUS_HSRES_0_READ_MASK                   _MK_MASK_CONST(0xfff)
#define TVO_HSTATUS_HSRES_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
// Horizontal source resolution status.
#define TVO_HSTATUS_HSRES_0_HSTATUS_HSRES_VALUE_SHIFT                   _MK_SHIFT_CONST(0)
#define TVO_HSTATUS_HSRES_0_HSTATUS_HSRES_VALUE_FIELD                   (_MK_MASK_CONST(0xfff) << TVO_HSTATUS_HSRES_0_HSTATUS_HSRES_VALUE_SHIFT)
#define TVO_HSTATUS_HSRES_0_HSTATUS_HSRES_VALUE_RANGE                   11:0
#define TVO_HSTATUS_HSRES_0_HSTATUS_HSRES_VALUE_WOFFSET                 0x0
#define TVO_HSTATUS_HSRES_0_HSTATUS_HSRES_VALUE_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_HSTATUS_HSRES_0_HSTATUS_HSRES_VALUE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define TVO_HSTATUS_HSRES_0_HSTATUS_HSRES_VALUE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define TVO_HSTATUS_HSRES_0_HSTATUS_HSRES_VALUE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

// RGB to YUV conversion and Y/C adjustment on Y/U/V
// Followings are 9 coefficients for 3x3 matrix multiplication.
// Room of 4.12 is reserved for each coefficient and only 1.8 is implemented for AP15.
//   CSC_R2Y_COEFF is U0.8, 8-bit positive-only
//   CSC_G2Y_COEFF is U1.8, 9-bit positive-only
//   CSC_B2Y_COEFF is U0.8, 8-bit positive-only
//   CSC_R2U_COEFF is S0.8, 9-bit sign and magnitude
//   CSC_G2U_COEFF is S0.8, 9-bit sign and magnitude
//   CSC_B2U_COEFF is S0.8, 9-bit sign and magnitude
//   CSC_R2V_COEFF is S0.8, 9-bit sign and magnitude
//   CSC_G2V_COEFF is S0.8, 9-bit sign and magnitude
//   CSC_B2V_COEFF is S0.8, 9-bit sign and magnitude
// Followings are 3 values for offset control.
// Room of 14.2 is reserved for each value, and only 8.0 is implemented for AP15.
// Out of the 3 values, only CSC_YOFF_COEF is used for AP15.
//   CSC_YOFF_COEFF is 8.0, 8-bit pos/neg 2's complement
//   CSC_UOFF_COEFF is 8.0, 8-bit pos/neg 2's complement
//   CSC_VOFF_COEFF is 8.0, 8-bit pos/neg 2's complement

// Register TVO_CSC_RGB2Y_COEFF1_0  // RGB2YUV color space conversion
#define TVO_CSC_RGB2Y_COEFF1_0                  _MK_ADDR_CONST(0xad)
#define TVO_CSC_RGB2Y_COEFF1_0_SECURE                   0x0
#define TVO_CSC_RGB2Y_COEFF1_0_WORD_COUNT                       0x1
#define TVO_CSC_RGB2Y_COEFF1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2Y_COEFF1_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2Y_COEFF1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2Y_COEFF1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2Y_COEFF1_0_READ_MASK                        _MK_MASK_CONST(0x1ff00ff0)
#define TVO_CSC_RGB2Y_COEFF1_0_WRITE_MASK                       _MK_MASK_CONST(0x1ff00ff0)
// Factor for Red to Y
#define TVO_CSC_RGB2Y_COEFF1_0_CSC_R2Y_COEFF_SHIFT                      _MK_SHIFT_CONST(4)
#define TVO_CSC_RGB2Y_COEFF1_0_CSC_R2Y_COEFF_FIELD                      (_MK_MASK_CONST(0xff) << TVO_CSC_RGB2Y_COEFF1_0_CSC_R2Y_COEFF_SHIFT)
#define TVO_CSC_RGB2Y_COEFF1_0_CSC_R2Y_COEFF_RANGE                      11:4
#define TVO_CSC_RGB2Y_COEFF1_0_CSC_R2Y_COEFF_WOFFSET                    0x0
#define TVO_CSC_RGB2Y_COEFF1_0_CSC_R2Y_COEFF_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2Y_COEFF1_0_CSC_R2Y_COEFF_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2Y_COEFF1_0_CSC_R2Y_COEFF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2Y_COEFF1_0_CSC_R2Y_COEFF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// Factor for Green to Y
#define TVO_CSC_RGB2Y_COEFF1_0_CSC_G2Y_COEFF_SHIFT                      _MK_SHIFT_CONST(20)
#define TVO_CSC_RGB2Y_COEFF1_0_CSC_G2Y_COEFF_FIELD                      (_MK_MASK_CONST(0x1ff) << TVO_CSC_RGB2Y_COEFF1_0_CSC_G2Y_COEFF_SHIFT)
#define TVO_CSC_RGB2Y_COEFF1_0_CSC_G2Y_COEFF_RANGE                      28:20
#define TVO_CSC_RGB2Y_COEFF1_0_CSC_G2Y_COEFF_WOFFSET                    0x0
#define TVO_CSC_RGB2Y_COEFF1_0_CSC_G2Y_COEFF_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2Y_COEFF1_0_CSC_G2Y_COEFF_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2Y_COEFF1_0_CSC_G2Y_COEFF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2Y_COEFF1_0_CSC_G2Y_COEFF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register TVO_CSC_RGB2Y_COEFF2_0  // RGB2YUV color space conversion
#define TVO_CSC_RGB2Y_COEFF2_0                  _MK_ADDR_CONST(0xae)
#define TVO_CSC_RGB2Y_COEFF2_0_SECURE                   0x0
#define TVO_CSC_RGB2Y_COEFF2_0_WORD_COUNT                       0x1
#define TVO_CSC_RGB2Y_COEFF2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2Y_COEFF2_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2Y_COEFF2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2Y_COEFF2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2Y_COEFF2_0_READ_MASK                        _MK_MASK_CONST(0xc3fc0ff0)
#define TVO_CSC_RGB2Y_COEFF2_0_WRITE_MASK                       _MK_MASK_CONST(0xc3fc0ff0)
// Factor for Blue to Y
#define TVO_CSC_RGB2Y_COEFF2_0_CSC_B2Y_COEFF_SHIFT                      _MK_SHIFT_CONST(4)
#define TVO_CSC_RGB2Y_COEFF2_0_CSC_B2Y_COEFF_FIELD                      (_MK_MASK_CONST(0xff) << TVO_CSC_RGB2Y_COEFF2_0_CSC_B2Y_COEFF_SHIFT)
#define TVO_CSC_RGB2Y_COEFF2_0_CSC_B2Y_COEFF_RANGE                      11:4
#define TVO_CSC_RGB2Y_COEFF2_0_CSC_B2Y_COEFF_WOFFSET                    0x0
#define TVO_CSC_RGB2Y_COEFF2_0_CSC_B2Y_COEFF_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2Y_COEFF2_0_CSC_B2Y_COEFF_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2Y_COEFF2_0_CSC_B2Y_COEFF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2Y_COEFF2_0_CSC_B2Y_COEFF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// Y Offset
#define TVO_CSC_RGB2Y_COEFF2_0_CSC_YOFF_COEFF_SHIFT                     _MK_SHIFT_CONST(18)
#define TVO_CSC_RGB2Y_COEFF2_0_CSC_YOFF_COEFF_FIELD                     (_MK_MASK_CONST(0xff) << TVO_CSC_RGB2Y_COEFF2_0_CSC_YOFF_COEFF_SHIFT)
#define TVO_CSC_RGB2Y_COEFF2_0_CSC_YOFF_COEFF_RANGE                     25:18
#define TVO_CSC_RGB2Y_COEFF2_0_CSC_YOFF_COEFF_WOFFSET                   0x0
#define TVO_CSC_RGB2Y_COEFF2_0_CSC_YOFF_COEFF_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2Y_COEFF2_0_CSC_YOFF_COEFF_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2Y_COEFF2_0_CSC_YOFF_COEFF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2Y_COEFF2_0_CSC_YOFF_COEFF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// U & V half-band filter
#define TVO_CSC_RGB2Y_COEFF2_0_YUVHB_ENABLE_SHIFT                       _MK_SHIFT_CONST(30)
#define TVO_CSC_RGB2Y_COEFF2_0_YUVHB_ENABLE_FIELD                       (_MK_MASK_CONST(0x1) << TVO_CSC_RGB2Y_COEFF2_0_YUVHB_ENABLE_SHIFT)
#define TVO_CSC_RGB2Y_COEFF2_0_YUVHB_ENABLE_RANGE                       30:30
#define TVO_CSC_RGB2Y_COEFF2_0_YUVHB_ENABLE_WOFFSET                     0x0
#define TVO_CSC_RGB2Y_COEFF2_0_YUVHB_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2Y_COEFF2_0_YUVHB_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2Y_COEFF2_0_YUVHB_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2Y_COEFF2_0_YUVHB_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2Y_COEFF2_0_YUVHB_ENABLE_DISABLE                     _MK_ENUM_CONST(0)    // // filter is bypassed

#define TVO_CSC_RGB2Y_COEFF2_0_YUVHB_ENABLE_ENABLE                      _MK_ENUM_CONST(1)    // // filter is enabled


// CSC enable switch
#define TVO_CSC_RGB2Y_COEFF2_0_CSC_ENABLE_SHIFT                 _MK_SHIFT_CONST(31)
#define TVO_CSC_RGB2Y_COEFF2_0_CSC_ENABLE_FIELD                 (_MK_MASK_CONST(0x1) << TVO_CSC_RGB2Y_COEFF2_0_CSC_ENABLE_SHIFT)
#define TVO_CSC_RGB2Y_COEFF2_0_CSC_ENABLE_RANGE                 31:31
#define TVO_CSC_RGB2Y_COEFF2_0_CSC_ENABLE_WOFFSET                       0x0
#define TVO_CSC_RGB2Y_COEFF2_0_CSC_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2Y_COEFF2_0_CSC_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2Y_COEFF2_0_CSC_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2Y_COEFF2_0_CSC_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2Y_COEFF2_0_CSC_ENABLE_DISABLE                       _MK_ENUM_CONST(0)    // // CSC is bypassed

#define TVO_CSC_RGB2Y_COEFF2_0_CSC_ENABLE_ENABLE                        _MK_ENUM_CONST(1)    // // CSC is enabled



// Register TVO_CSC_RGB2U_COEFF1_0  // RGB2YUV color space conversion
#define TVO_CSC_RGB2U_COEFF1_0                  _MK_ADDR_CONST(0xaf)
#define TVO_CSC_RGB2U_COEFF1_0_SECURE                   0x0
#define TVO_CSC_RGB2U_COEFF1_0_WORD_COUNT                       0x1
#define TVO_CSC_RGB2U_COEFF1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2U_COEFF1_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2U_COEFF1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2U_COEFF1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2U_COEFF1_0_READ_MASK                        _MK_MASK_CONST(0x1ff01ff0)
#define TVO_CSC_RGB2U_COEFF1_0_WRITE_MASK                       _MK_MASK_CONST(0x1ff01ff0)
// Factor for Red to U
#define TVO_CSC_RGB2U_COEFF1_0_CSC_R2U_COEFF_SHIFT                      _MK_SHIFT_CONST(4)
#define TVO_CSC_RGB2U_COEFF1_0_CSC_R2U_COEFF_FIELD                      (_MK_MASK_CONST(0x1ff) << TVO_CSC_RGB2U_COEFF1_0_CSC_R2U_COEFF_SHIFT)
#define TVO_CSC_RGB2U_COEFF1_0_CSC_R2U_COEFF_RANGE                      12:4
#define TVO_CSC_RGB2U_COEFF1_0_CSC_R2U_COEFF_WOFFSET                    0x0
#define TVO_CSC_RGB2U_COEFF1_0_CSC_R2U_COEFF_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2U_COEFF1_0_CSC_R2U_COEFF_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2U_COEFF1_0_CSC_R2U_COEFF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2U_COEFF1_0_CSC_R2U_COEFF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// Factor for Green to U
#define TVO_CSC_RGB2U_COEFF1_0_CSC_G2U_COEFF_SHIFT                      _MK_SHIFT_CONST(20)
#define TVO_CSC_RGB2U_COEFF1_0_CSC_G2U_COEFF_FIELD                      (_MK_MASK_CONST(0x1ff) << TVO_CSC_RGB2U_COEFF1_0_CSC_G2U_COEFF_SHIFT)
#define TVO_CSC_RGB2U_COEFF1_0_CSC_G2U_COEFF_RANGE                      28:20
#define TVO_CSC_RGB2U_COEFF1_0_CSC_G2U_COEFF_WOFFSET                    0x0
#define TVO_CSC_RGB2U_COEFF1_0_CSC_G2U_COEFF_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2U_COEFF1_0_CSC_G2U_COEFF_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2U_COEFF1_0_CSC_G2U_COEFF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2U_COEFF1_0_CSC_G2U_COEFF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register TVO_CSC_RGB2U_COEFF2_0  // RGB2YUV color space conversion
#define TVO_CSC_RGB2U_COEFF2_0                  _MK_ADDR_CONST(0xb0)
#define TVO_CSC_RGB2U_COEFF2_0_SECURE                   0x0
#define TVO_CSC_RGB2U_COEFF2_0_WORD_COUNT                       0x1
#define TVO_CSC_RGB2U_COEFF2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2U_COEFF2_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2U_COEFF2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2U_COEFF2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2U_COEFF2_0_READ_MASK                        _MK_MASK_CONST(0x1ff0)
#define TVO_CSC_RGB2U_COEFF2_0_WRITE_MASK                       _MK_MASK_CONST(0x1ff0)
// Factor for Blue to U
//      (TVO_CSC_UOFF_KBIT+17):18 rw  CSC_UOFF_COEFF  // U Offset
#define TVO_CSC_RGB2U_COEFF2_0_CSC_B2U_COEFF_SHIFT                      _MK_SHIFT_CONST(4)
#define TVO_CSC_RGB2U_COEFF2_0_CSC_B2U_COEFF_FIELD                      (_MK_MASK_CONST(0x1ff) << TVO_CSC_RGB2U_COEFF2_0_CSC_B2U_COEFF_SHIFT)
#define TVO_CSC_RGB2U_COEFF2_0_CSC_B2U_COEFF_RANGE                      12:4
#define TVO_CSC_RGB2U_COEFF2_0_CSC_B2U_COEFF_WOFFSET                    0x0
#define TVO_CSC_RGB2U_COEFF2_0_CSC_B2U_COEFF_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2U_COEFF2_0_CSC_B2U_COEFF_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2U_COEFF2_0_CSC_B2U_COEFF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2U_COEFF2_0_CSC_B2U_COEFF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register TVO_CSC_RGB2V_COEFF1_0  // RGB2YUV color space conversion
#define TVO_CSC_RGB2V_COEFF1_0                  _MK_ADDR_CONST(0xb1)
#define TVO_CSC_RGB2V_COEFF1_0_SECURE                   0x0
#define TVO_CSC_RGB2V_COEFF1_0_WORD_COUNT                       0x1
#define TVO_CSC_RGB2V_COEFF1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2V_COEFF1_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2V_COEFF1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2V_COEFF1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2V_COEFF1_0_READ_MASK                        _MK_MASK_CONST(0x1ff01ff0)
#define TVO_CSC_RGB2V_COEFF1_0_WRITE_MASK                       _MK_MASK_CONST(0x1ff01ff0)
// Factor for Red to V
#define TVO_CSC_RGB2V_COEFF1_0_CSC_R2V_COEFF_SHIFT                      _MK_SHIFT_CONST(4)
#define TVO_CSC_RGB2V_COEFF1_0_CSC_R2V_COEFF_FIELD                      (_MK_MASK_CONST(0x1ff) << TVO_CSC_RGB2V_COEFF1_0_CSC_R2V_COEFF_SHIFT)
#define TVO_CSC_RGB2V_COEFF1_0_CSC_R2V_COEFF_RANGE                      12:4
#define TVO_CSC_RGB2V_COEFF1_0_CSC_R2V_COEFF_WOFFSET                    0x0
#define TVO_CSC_RGB2V_COEFF1_0_CSC_R2V_COEFF_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2V_COEFF1_0_CSC_R2V_COEFF_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2V_COEFF1_0_CSC_R2V_COEFF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2V_COEFF1_0_CSC_R2V_COEFF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// Factor for Green to V
#define TVO_CSC_RGB2V_COEFF1_0_CSC_G2V_COEFF_SHIFT                      _MK_SHIFT_CONST(20)
#define TVO_CSC_RGB2V_COEFF1_0_CSC_G2V_COEFF_FIELD                      (_MK_MASK_CONST(0x1ff) << TVO_CSC_RGB2V_COEFF1_0_CSC_G2V_COEFF_SHIFT)
#define TVO_CSC_RGB2V_COEFF1_0_CSC_G2V_COEFF_RANGE                      28:20
#define TVO_CSC_RGB2V_COEFF1_0_CSC_G2V_COEFF_WOFFSET                    0x0
#define TVO_CSC_RGB2V_COEFF1_0_CSC_G2V_COEFF_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2V_COEFF1_0_CSC_G2V_COEFF_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2V_COEFF1_0_CSC_G2V_COEFF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2V_COEFF1_0_CSC_G2V_COEFF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register TVO_CSC_RGB2V_COEFF2_0  // RGB2YUV color space conversion
#define TVO_CSC_RGB2V_COEFF2_0                  _MK_ADDR_CONST(0xb2)
#define TVO_CSC_RGB2V_COEFF2_0_SECURE                   0x0
#define TVO_CSC_RGB2V_COEFF2_0_WORD_COUNT                       0x1
#define TVO_CSC_RGB2V_COEFF2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2V_COEFF2_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2V_COEFF2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2V_COEFF2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2V_COEFF2_0_READ_MASK                        _MK_MASK_CONST(0x1ff00000)
#define TVO_CSC_RGB2V_COEFF2_0_WRITE_MASK                       _MK_MASK_CONST(0x1ff00000)
// Factor for Blue to V
//      (TVO_CSC_VOFF_KBIT+17):18 rw  CSC_UOFF_COEFF  // V Offset
#define TVO_CSC_RGB2V_COEFF2_0_CSC_B2V_COEFF_SHIFT                      _MK_SHIFT_CONST(20)
#define TVO_CSC_RGB2V_COEFF2_0_CSC_B2V_COEFF_FIELD                      (_MK_MASK_CONST(0x1ff) << TVO_CSC_RGB2V_COEFF2_0_CSC_B2V_COEFF_SHIFT)
#define TVO_CSC_RGB2V_COEFF2_0_CSC_B2V_COEFF_RANGE                      28:20
#define TVO_CSC_RGB2V_COEFF2_0_CSC_B2V_COEFF_WOFFSET                    0x0
#define TVO_CSC_RGB2V_COEFF2_0_CSC_B2V_COEFF_DEFAULT                    _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2V_COEFF2_0_CSC_B2V_COEFF_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2V_COEFF2_0_CSC_B2V_COEFF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define TVO_CSC_RGB2V_COEFF2_0_CSC_B2V_COEFF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

// 
// Chapter 5 - DAC testing related registers
// 
// DAC Test
// To test the DC input-to-output characteristics of DACs, a test mode is provided.
// When DAC_TEST_ENABLE is asserted, DAC_TEST_VALUE is placed on all the three output buses
//   to the DACs. 
//
// Host may scan the full dynamic range.
// This mode may be used for "load testing" to detect display devices connected to the DAC
//   output ports.

// Register TVO_DAC_TEST_CONTROL_0  // DAC test
#define TVO_DAC_TEST_CONTROL_0                  _MK_ADDR_CONST(0xb3)
#define TVO_DAC_TEST_CONTROL_0_SECURE                   0x0
#define TVO_DAC_TEST_CONTROL_0_WORD_COUNT                       0x1
#define TVO_DAC_TEST_CONTROL_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define TVO_DAC_TEST_CONTROL_0_RESET_MASK                       _MK_MASK_CONST(0x80000000)
#define TVO_DAC_TEST_CONTROL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define TVO_DAC_TEST_CONTROL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_DAC_TEST_CONTROL_0_READ_MASK                        _MK_MASK_CONST(0x800003ff)
#define TVO_DAC_TEST_CONTROL_0_WRITE_MASK                       _MK_MASK_CONST(0x800003ff)
// 10-bit DAC input value
#define TVO_DAC_TEST_CONTROL_0_DAC_TEST_VALUE_SHIFT                     _MK_SHIFT_CONST(0)
#define TVO_DAC_TEST_CONTROL_0_DAC_TEST_VALUE_FIELD                     (_MK_MASK_CONST(0x3ff) << TVO_DAC_TEST_CONTROL_0_DAC_TEST_VALUE_SHIFT)
#define TVO_DAC_TEST_CONTROL_0_DAC_TEST_VALUE_RANGE                     9:0
#define TVO_DAC_TEST_CONTROL_0_DAC_TEST_VALUE_WOFFSET                   0x0
#define TVO_DAC_TEST_CONTROL_0_DAC_TEST_VALUE_DEFAULT                   _MK_MASK_CONST(0x0)
#define TVO_DAC_TEST_CONTROL_0_DAC_TEST_VALUE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define TVO_DAC_TEST_CONTROL_0_DAC_TEST_VALUE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define TVO_DAC_TEST_CONTROL_0_DAC_TEST_VALUE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

// Test enable switch
#define TVO_DAC_TEST_CONTROL_0_DAC_TEST_ENABLE_SHIFT                    _MK_SHIFT_CONST(31)
#define TVO_DAC_TEST_CONTROL_0_DAC_TEST_ENABLE_FIELD                    (_MK_MASK_CONST(0x1) << TVO_DAC_TEST_CONTROL_0_DAC_TEST_ENABLE_SHIFT)
#define TVO_DAC_TEST_CONTROL_0_DAC_TEST_ENABLE_RANGE                    31:31
#define TVO_DAC_TEST_CONTROL_0_DAC_TEST_ENABLE_WOFFSET                  0x0
#define TVO_DAC_TEST_CONTROL_0_DAC_TEST_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define TVO_DAC_TEST_CONTROL_0_DAC_TEST_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define TVO_DAC_TEST_CONTROL_0_DAC_TEST_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define TVO_DAC_TEST_CONTROL_0_DAC_TEST_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define TVO_DAC_TEST_CONTROL_0_DAC_TEST_ENABLE_DISABLE                  _MK_ENUM_CONST(0)    // // test is disabled

#define TVO_DAC_TEST_CONTROL_0_DAC_TEST_ENABLE_ENABLE                   _MK_ENUM_CONST(1)    // // test is enabled


// 
// APPENDIX A - KEY
// 
//         Read
//           ' ' = Other Information
//           '-' = Field is part of a write-only register
//           'C' = Value read is always the same, constant value line follows (C)
//           'R' = Value is read
// 
//         Write
//           ' ' = Other Information
//           '-' = Must not be written (D), value ignored when written (R,A,F)
//           'W' = Can be written
// 
//         Internal State
//           ' ' = Other Information
//           '-' = No internal state
//           'X' = Internal state, initial value is unknown
//           'I' = Internal state, initial value is known and follows (I)
//           'V' = Internal state, initialize at volatile reset
//           'N' = Internal state, initial value and initialize at volatile reset 
//           'C' = Internal state, initial value at object creation
// 
//         Declaration/Size
//           ' ' = Other Information
//           '-' = Does Not Apply
//           'V' = Type is void
//           'U' = Type is unsigned integer
//           'S' = Type is signed integer
//           'F' = Type is IEEE floating point
//           '1' = Byte size (008)
//           '2' = Short size (016)
//           '3' = Three byte size (024)
//           '4' = Word size (032)
//           '8' = Double size (064)
// 
//         Define Indicator
//           ' ' = Other Information
//           'D' = Device
//           'M' = Memory
//           'R' = Register
//           'A' = Array of Registers
//           'F' = Field
//           'V' = Value
//           'C' = Clear value
//           'S' = Set value
//           'T' = Call task function
// 
//
// // *************************************
// Appendix B: TV encoder registers
// // *************************************
// 
// This section describes the config/status registers in the integrated TV
// core from Zoran.  These registers are accessed indirectly by using an 
// address register, write/read data register.
// 
// 1.) The procedure for reading a single encoder register takes two steps:
//     a.) To the Address register, write the address of the
//         register you wish to select into NV_PTVO_ENCODER_INDEX.
//     b.) Read the value from the data register, NV_PTVO_ENCODER_DATA.
// 
// 2.) The procedure for writing to a single encoder register takes two steps:
//     a.) To the Address register, write the address of the
//         register you wish to select to NV_PTVO_ENCODER_INDEX.
//     b.) To the Data register, write the desired data value to NV_PTVO_ENCODER_DATA.
// 
// SOFT_RESET
// ==========
//   SOFT_RESET -  the timing generation, 1 holds in the reset state.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0| | SOFT_RESET[0:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_SOFT_RESET        0
// #define NV_PTVO_INDIR_SOFT_RESET_VALUE                                         0:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_SOFT_RESET_VALUE_DEFAULT                                 0x1 // /* RWI-V */ 
//
// REV_ID
// ==========
//   REV_ID - revision Identification.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | REV_ID[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_REV_ID    1
// #define NV_PTVO_INDIR_REV_ID_VALUE                                             7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_REV_ID_VALUE_DEFAULT                                     0x50 // /* RWI-V */
//
// MISC_INPUT0
// ====
//   BYPASS_YCLAMP -  Allows for a non-standard range of Luma values on the Y[7:0]
//                    input. 0= Luma expected in the range of [16:235], and clamped
//                    to this range. 1= Luma expected in the range of [0:255], and no
//                    clamping is performed.
//   UV_ORDER      -  1 = switches the ordering of the Cb and Cr inputs.
//   YC_DELAY      -  Relative pipeline delay between luma and chroma outputs (ie. 4 = 0
//                    clock; 0 = luma lags chroma by 4 clocks, 7 = chroma lags luma by 3
//                    clocks).
//   CLRBAR_MODE   -  When set the CVE5 will drive pre-programmed color bars to the output.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0|           | MISC0
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_MISC0     2
// #define NV_PTVO_INDIR_MISC0_BYPASS_YCLAMP                                      0:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_MISC0_BYPASS_YCLAMP_DEFAULT                              0x0 // /* RWI-V */ 
// #define NV_PTVO_INDIR_MISC0_UV_ORDER                                           1:1 // /* RWIVF */ 
// #define NV_PTVO_INDIR_MISC0_UV_ORDER_DEFAULT                                   0x0 // /* RWI-V */ 
// #define NV_PTVO_INDIR_MISC0_YC_DELAY                                           4:2 // /* RWIVF */ 
// #define NV_PTVO_INDIR_MISC0_YC_DELAY_DEFAULT                                   0x4 // /* RWI-V */ 
// #define NV_PTVO_INDIR_MISC0_CLRBAR_MODE                                        5:5 // /* RWIVF */ 
// #define NV_PTVO_INDIR_MISC0_CLRBAR_MODE_DEFAULT                                0x0 // /* RWI-V */ 
// 
// MISC_INPUT1
// ====
//   CVBS_ENABLE - Enables the composite and luma outputs.
//   COMPCHGAIN  - percentage of chroma used in composite out-put: 00=100%, 01=25%,
//                 10=50%, 11=75%.
//   COMP_YUV    - Enables bypass on the RGB outputs: sending component data YUV through.
//   RGB_SETUP   - Provide black_level (0) or blank_level (1) setup for RGB outputs
//   RGB_SYNC    - Provide sync to RGB components: [2]=1 enables sync on R; [1]=1 
//                 enables sync on G; [0]=1 enables sync on B.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | MISC1
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_MISC1     4
// #define NV_PTVO_INDIR_MISC1_CVBS_ENABLE                                        0:0 // /* RWIVF */
// #define NV_PTVO_INDIR_MISC1_CVBS_ENABLE_DEFAULT                                0x1 // /* RWI-V */
// #define NV_PTVO_INDIR_MISC1_COMPCHGAIN                                         2:1 // /* RWIVF */
// #define NV_PTVO_INDIR_MISC1_COMPCHGAIN_DEFAULT                                 0x0 // /* RWI-V */
// #define NV_PTVO_INDIR_MISC1_COMP_YUV                                           3:3 // /* RWIVF */
// #define NV_PTVO_INDIR_MISC1_COMP_YUV_DEFAULT                                   0x0 // /* RWI-V */
// #define NV_PTVO_INDIR_MISC1_RGB_SETUP                                          4:4 // /* RWIVF */
// #define NV_PTVO_INDIR_MISC1_RGB_SETUP_DEFAULT                                  0x0 // /* RWI-V */
// #define NV_PTVO_INDIR_MISC1_RGB_SYNC                                           7:5 // /* RWIVF */
// #define NV_PTVO_INDIR_MISC1_RGB_SYNC_DEFAULT                                   0x0 // /* RWI-V */
// 
// SLAVE_MODE
// ==========
//   SLAVE_MODE    - Enable bit for CVE5 to operate under Full Slave Mode timing. This
//                   does not enable Partial Slave Mode and should be cleared=0 unless
//                   Full Slave Mode operation is required.
//   SLAVE_THRESH  - Control the threshold at which the CVE5 begins the horizontal
//                   line adjustments.  (ie. 0=0 line, 1=30 lines).
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0|   | SLAVE_MODE
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_SLAVE_MODE        6
// #define NV_PTVO_INDIR_SLAVE_MODE_SLAVE_MODE                                    0:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_SLAVE_MODE_SLAVE_MODE_DEFAULT                            0x0 // /* RWI-V */ 
// #define NV_PTVO_INDIR_SLAVE_MODE_SLAVE_THRESH                                  1:1 // /* RWIVF */ 
// #define NV_PTVO_INDIR_SLAVE_MODE_SLAVE_THRESH_DEFAULT                          0x0 // /* RWI-V */ 
//
// MISC2
// ====
//   PROGRESSIVE_MODE - 0 mode disabled
//   TRISYNC_MODE     - 0 mode disabled
//   PAL_MODE         - 0 for NTSC, 1 for PAL.
//   SECAM_MODE       - 0 for NTSC/PAL, 1 for SECAM
//   VSYNC5           - 0 for six and 1 for five equalization and broad pulses.
//   INVERT_TOP       - Invert the polarity of CVE5s field identification signal.
//   MODE_1080        - 0 mode disabled
//   SYNC_EDGE        - 0 mode disabled
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | MISC2
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_MISC2     7
// #define NV_PTVO_INDIR_MISC2_PROGRESSIVE_MODE                                   0:0 // /* RWIVF */
// #define NV_PTVO_INDIR_MISC2_PROGRESSIVE_MODE_DEFAULT                           0x0 // /* RWI-V */
// #define NV_PTVO_INDIR_MISC2_TRISYNC_MODE                                       1:1 // /* RWIVF */
// #define NV_PTVO_INDIR_MISC2_TRISYNC_MODE_DEFAULT                               0x0 // /* RWI-V */
// #define NV_PTVO_INDIR_MISC2_PAL_MODE                                           2:2 // /* RWIVF */
// #define NV_PTVO_INDIR_MISC2_PAL_MODE_DEFAULT                                   0x0 // /* RWI-V */
// #define NV_PTVO_INDIR_MISC2_SECAM_MODE                                         3:3 // /* RWIVF */
// #define NV_PTVO_INDIR_MISC2_SECAM_MODE_DEFAULT                                 0x0 // /* RWI-V */
// #define NV_PTVO_INDIR_MISC2_VSYNC5                                             4:4 // /* RWIVF */
// #define NV_PTVO_INDIR_MISC2_VSYNC5_DEFAULT                                     0x0 // /* RWI-V */
// #define NV_PTVO_INDIR_MISC2_INVERT_TOP                                         5:5 // /* RWIVF */
// #define NV_PTVO_INDIR_MISC2_INVERT_TOP_DEFAULT                                 0x0 // /* RWI-V */
// #define NV_PTVO_INDIR_MISC2_MODE_1080                                          6:6 // /* RWIVF */
// #define NV_PTVO_INDIR_MISC2_MODE_1080_DEFAULT                                  0x0 // /* RWI-V */
// #define NV_PTVO_INDIR_MISC2_SYNC_EDGE                                          7:7 // /* RWIVF */
// #define NV_PTVO_INDIR_MISC2_SYNC_EDGE_DEFAULT                                  0x0 // /* RWI-V */
// 
// NUM_LINES
// ==========
//   NUM_LINES - Number of lines in a frame. Note that an odd number implies an
//               interlace image and a even number implies a progressive image.
// 
//   MSB = Most Significant Bits
//   LSB = Most Significant Bits
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0|       | NUM_LINES[11:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_NUM_LINES_MSB     8
// #define NV_PTVO_INDIR_NUM_LINES_MSB_VALUE                                      3:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_NUM_LINES_MSB_VALUE_DEFAULT                              0x02 // /* RWI-V */ 
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | NUM_LINES[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_NUM_LINES_LSB     9
// #define NV_PTVO_INDIR_NUM_LINES_LSB_VALUE                                      7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_NUM_LINES_LSB_VALUE_DEFAULT                              0x0d // /* RWI-V */ 
// 
// FIRSTVIDEOLINE
// ==========
//   FIRSTVIDEOLINE - Line number for first line of video in a field.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | FIRSTVIDEOLINE[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_FIRSTVIDEOLINE    10
// #define NV_PTVO_INDIR_FIRSTVIDEOLINE_VALUE                                     7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_FIRSTVIDEOLINE_VALUE_DEFAULT                             0x15 // /* RWI-V */ 
// 
// HSYNC_WIDTH
// ====
//   HSYNC_WIDTH - Width of the Hsync in 27MHz clks.  (The LSB bit [0] is tied to zero.)
// 
//  7             0
// .-+-+-+-+-+-+-+-. 
// |             |0| HSYNC_WIDTH
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_HSYNC_WIDTH       11
// #define NV_PTVO_INDIR_HSYNC_WIDTH_VALUE                                        7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_HSYNC_WIDTH_VALUE_DEFAULT                                0x7e // /* RWI-V */ 
// #define NV_PTVO_INDIR_HSYNC_WIDTH_VALUE_UNWRITEABLE                            0:0 // /* R-UVF */ 
// 
// BACK_PORCH
// ====
//   BACK_PORCH - Width of the backporch in 27MHz clks.  (The LSB bit [0] is tied 
// to zero.)
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |             |0| BACK_PORCH
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_BACK_PORCH        13
// #define NV_PTVO_INDIR_BACK_PORCH_VALUE                                         7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_BACK_PORCH_VALUE_DEFAULT                                 0x76 // /* RWI-V */ 
// #define NV_PTVO_INDIR_BACK_PORCH_VALUE_UNWRITEABLE                             0:0 // /* R-UVF */ 
// 
// FRONT_PORCH
// ==========
//   FRONT_PORCH - Width of the frontporch in 27MHz clks.  (the LSB bit [0] is
//                 tied to zero.)
//                 12 bit field divided in byte 1 and 2
//
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0|       | FRONT_PORCH[11:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_FRONT_PORCH_MSB   14
// #define NV_PTVO_INDIR_FRONT_PORCH_MSB_VALUE                                    3:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_FRONT_PORCH_MSB_VALUE_DEFAULT                            0x0 // /* RWI-V */ 
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |             |0| FRONT_PORCH[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_FRONT_PORCH_LSB   15
// #define NV_PTVO_INDIR_FRONT_PORCH_LSB_VALUE                                    7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_FRONT_PORCH_LSB_VALUE_DEFAULT                            0x20 // /* RWI-V */ 
// #define NV_PTVO_INDIR_FRONT_PORCH_LSB_VALUE_UNWRITEABLE                        0:0 // /* R-UVF */
//
// ACTIVELINE
// ==========
//   ACTIVELINE - Number of 27MHz clks in active video line, ie. 1440 setting refers
//                to 720 of luma pixels as well as 720 of chroma (Cb and Cr) pixels.
//                (The LSB bits [1:0] are tied to zero.)
// 
//   MSB = Most Significant Bits
//   LSB = Most Significant Bits
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0|       | ACTIVELINE[11:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_ACTIVELINE_MSB    16
// #define NV_PTVO_INDIR_ACTIVELINE_MSB_VALUE                                     3:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_ACTIVELINE_MSB_VALUE_DEFAULT                             0x05 // /* RWI-V */ 
//
//  7             0
// .-+-+-+-+-+-+-+-.
// |           |0 0| ACTIVELINE[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_ACTIVELINE_LSB    17
// #define NV_PTVO_INDIR_ACTIVELINE_LSB_VALUE                                     7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_ACTIVELINE_LSB_VALUE_DEFAULT                             0xa0 // /* RWI-V */ 
// #define NV_PTVO_INDIR_ACTIVELINE_LSB_VALUE_UNWRITEABLE                         1:0 // /* R-UVF */ 
// 
// BURST_WIDTH
// ====
//   BURST_WIDTH - Width of the burst in 27MHz clks.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |             |0| BURST_WIDTH
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_BURST_WIDTH       18
// #define NV_PTVO_INDIR_BURST_WIDTH_VALUE                                        7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_BURST_WIDTH_VALUE_DEFAULT                                0x44 // /* RWI-V */ 
// #define NV_PTVO_INDIR_BURST_WIDTH_VALUE_UNWRITEABLE                            0:0 // /* RWIVF */ 
//
// BREEZE_WAY
// ==========
//   BREEZE_WAY - Width of the breezeway in 27MHz clks.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0|       |0| BREEZE_WAY[4:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_BREEZE_WAY        19
// #define NV_PTVO_INDIR_BREEZE_WAY_VALUE                                         4:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_BREEZE_WAY_VALUE_DEFAULT                                 0x16 // /* RWI-V */ 
// #define NV_PTVO_INDIR_BREEZE_WAY_VALUE_UNWRITEABLE                             0:0 // /* RWIVF */ 
//
// BROAD_WIDTH
// ==========
//   BROAD_WIDTH - Broad width 10 bits
// 
//   MSB = Most Significant Bits
//   LSB = Most Significant Bits
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0|   | BROAD_WIDTH[9:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_BROAD_WIDTH_MSB   20
// #define NV_PTVO_INDIR_BROAD_WIDTH_MSB_VALUE                                    1:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_BROAD_WIDTH_MSB_VALUE_DEFAULT                            0x3 // /* RWI-V */ 
//
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | BROAD_WIDTH[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_BROAD_WIDTH_LSB   21
// #define NV_PTVO_INDIR_BROAD_WIDTH_LSB_VALUE                                    7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_BROAD_WIDTH_LSB_VALUE_DEFAULT                            0x70 // /* RWI-V */ 
// 
// CHROMA_FREQ
// ====
// This register sets the chroma subcarrier frequency. The value is actually a
// fraction that represents the ratio between the desired subcarrier freq and
// the master clock freq. For example to generate the standard NTSC subcarrier
// of 3.5794545 the register is programmed with 
// 2^32*3.5794545/54.0 =0x10F83E0F.
// 
// Value is a 32 bits spread across register 16, 17, 18 and 19 (MSByte -> LSByte).
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | CHROMA_FREQ_BYTE3
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_CHROMA_BYTE3      22
// #define NV_PTVO_INDIR_CHROMA_BYTE3_VALUE                                       7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CHROMA_BYTE3_VALUE_DEFAULT                               0x10 // /* RWI-V */ 
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | CHROMA_FREQ_BYTE2
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_CHROMA_BYTE2      23
// #define NV_PTVO_INDIR_CHROMA_BYTE2_VALUE                                       7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CHROMA_BYTE2_VALUE_DEFAULT                               0xf8 // /* RWI-V */ 
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | CHROMA_FREQ_BYTE1
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_CHROMA_BYTE1      24
// #define NV_PTVO_INDIR_CHROMA_BYTE1_VALUE                                       7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CHROMA_BYTE1_VALUE_DEFAULT                               0x3e // /* RWI-V */ 
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | CHROMA_FREQ_BYTE0
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_CHROMA_BYTE0      25
// #define NV_PTVO_INDIR_CHROMA_BYTE0_VALUE                                       7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CHROMA_BYTE0_VALUE_DEFAULT                               0x0f // /* RWI-V */ 
// 
// CHROMA2_FREQ
// ====
// This register sets the chroma subcarrier frequency. The value is actually a
// fraction that represents the ratio between the desired subcarrier freq and
// the master clock freq. For example to generate the standard NTSC subcarrier
// of 4.249999993946403264999389648436 the register is programmed with 
// 2^32*4.249999993946403264999389648436/54.0 =0x1425ed09.
// 
// Value is a 32 bits spread across register 1a, 1b, 1c and 1d (MSByte -> LSByte).
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | CHROMA2_FREQ_BYTE3
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_CHROMA2_BYTE3     26
// #define NV_PTVO_INDIR_CHROMA2_BYTE3_VALUE                                      7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CHROMA2_BYTE3_VALUE_DEFAULT                              0x14 // /* RWI-V */ 
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | CHROMA2_FREQ_BYTE2
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_CHROMA2_BYTE2     27
// #define NV_PTVO_INDIR_CHROMA2_BYTE2_VALUE                                      7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CHROMA2_BYTE2_VALUE_DEFAULT                              0x25 // /* RWI-V */ 
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | CHROMA2_FREQ_BYTE1
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_CHROMA2_BYTE1     28
// #define NV_PTVO_INDIR_CHROMA2_BYTE1_VALUE                                      7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CHROMA2_BYTE1_VALUE_DEFAULT                              0xed // /* RWI-V */ 
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | CHROMA2_FREQ_BYTE0
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_CHROMA2_BYTE0     29
// #define NV_PTVO_INDIR_CHROMA2_BYTE0_VALUE                                      7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CHROMA2_BYTE0_VALUE_DEFAULT                              0x09 // /* RWI-V */ 
//
// CHROMA_PHASE
// ====
// This register sets the chroma subcarrier phase relative to the phase reset point.
// At the first Hsync the sub-carrier phase is set to this value. It is reset to
// this value at further Hsyncs as determined by the cphase_rst register. Note that
// only the upper 8 bits of the subcarrier phase is settable.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | CHROMA_PHASE
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_CHROMA_PHASE      30
// #define NV_PTVO_INDIR_CHROMA_PHASE_VALUE                                       7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CHROMA_PHASE_VALUE_DEFAULT                               0x0 // /* RWI-V */ 
//
// TINT
// ==========
//   TINT - Tint adjustment on chroma.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | TINT[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_TINT      31
// #define NV_PTVO_INDIR_TINT_VALUE                                               7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_TINT_VALUE_DEFAULT                                       0x0 // /* RWI-V */ 
//
// MISC3
// ====
//   NARROW_BW_YUV       - Sets which chroma filter to use for component path.
//                         1 = narrow, 0 = wide
//   WIDE_BW_MODULATED   - Sets which chroma filter to use for composite path. 1 = wide,
//                         0 = narrow
//   CHROMA_BW_YUV       - Sets the chroma bandwidth for the component filter to be wide
//                         or extra wide.
//   CHROMA_BW_MODULATED - Sets the chroma bandwidth for the component filter to be
//                         narrow or wider.
//   CPHASE_RST          - Resetting period of carrier clock:
//                         0 = every 8 fields
//                         1 = every 4 fields,
//                         2 = every other line
//                         3 = once before any chroma burst and then never reset again.
// 
//      Zoran recommends the following settings:
//              svideo:
//                      CHROMA_BW_MODULATED = 1
//                      CHROMA_BW_YUV = don't care
//                      WIDE_BW_MODULATED = 0
//                      NARROW_BW_YUV       = don't care
//              composite:
//                      CHROMA_BW_MODULATED = 0
//                      CHROMA_BW_YUV = don't care
//                      WIDE_BW_MODULATED = 0
//                      NARROW_BW_YUV       = don't care
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0|           | MISC3
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_MISC3     32
// #define NV_PTVO_INDIR_MISC3_NARROW_BW_YUV                                      0:0 // /* RW-VF */ 
// #define NV_PTVO_INDIR_MISC3_NARROW_BW_YUV_DEFAULT                              0x0 // /* RWI-V */ 
// #define NV_PTVO_INDIR_MISC3_WIDE_BW_MODULATED                                  1:1 // /* RW-VF */ 
// #define NV_PTVO_INDIR_MISC3_WIDE_BW_MODULATED_DEFAULT                          0x0 // /* RWI-V */ 
// #define NV_PTVO_INDIR_MISC3_CHROMA_BW_YUV                                      2:2 // /* RWIVF */ 
// #define NV_PTVO_INDIR_MISC3_CHROMA_BW_YUV_DEFAULT                              0x1 // /* RWI-V */ 
// #define NV_PTVO_INDIR_MISC3_CHROMA_BW_MODULATED                                3:3 // /* RW-VF */ 
// #define NV_PTVO_INDIR_MISC3_CHROMA_BW_MODULATED_DEFAULT                        0x0 // /* RWI-V */ 
// #define NV_PTVO_INDIR_MISC3_CPHASE_RST                                         5:4 // /* RWIVF */ 
// #define NV_PTVO_INDIR_MISC3_CPHASE_RST_DEFAULT                                 0x2 // /* RWI-V */
//
// CB_BURST_AMP
// ====
//   CB_BURST_AMP - Cb burst amplitude setting (-127 to +127).
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | CB_BURST_AMP
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_CB_BURST_AMP      33
// #define NV_PTVO_INDIR_CB_BURST_AMP_VALUE                                       7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CB_BURST_AMP_VALUE_DEFAULT                               0x3c // /* RWI-V */ 
// 
// CR_BURST_AMP
// ====
//   CR_BURST_AMP - Cb burst amplitude setting (-127 to +127).
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | CR_BURST_AMP
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_CR_BURST_AMP      34
// #define NV_PTVO_INDIR_CR_BURST_AMP_VALUE                                       7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CR_BURST_AMP_VALUE_DEFAULT                               0x0 // /* RWI-V */ 
//
// CB_GAIN
// ==========
//   CB_GAIN - Cb color saturation control (1 LSB = 1/128).
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | CB_GAIN[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_CB_GAIN   35
// #define NV_PTVO_INDIR_CB_GAIN_VALUE                                            7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CB_GAIN_VALUE_DEFAULT                                    0x8b // /* RWI-V */ 
//
// CR_GAIN
// ==========
//   CR_GAIN - Cr color saturation control (1 LSB = 1/128).
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | CR_GAIN[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_CR_GAIN   36
// #define NV_PTVO_INDIR_CR_GAIN_VALUE                                            7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CR_GAIN_VALUE_DEFAULT                                    0x8b // /* RWI-V */ 
// 
// WHITE_LEVEL
// ==========
//   WHITE_LEVEL - Used to create a setup.  Split between regs [9:2] and [1:0].
// 
//   MSB = Most Significant Bits
//   LSB = Most Significant Bits
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0|   | WHITE_LEVEL[9:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_WHITE_LEVEL_MSB   39
// #define NV_PTVO_INDIR_WHITE_LEVEL_MSB_VALUE                                    1:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_WHITE_LEVEL_MSB_VALUE_DEFAULT                            0x3 // /* RWI-V */ 
//
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | WHITE_LEVEL[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_WHITE_LEVEL_LSB   40
// #define NV_PTVO_INDIR_WHITE_LEVEL_LSB_VALUE                                    7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_WHITE_LEVEL_LSB_VALUE_DEFAULT                            0x20 // /* RWI-V */ 
// 
// BLACK_LEVEL
// ==========
//   BLACK_LEVEL - Used to create a setup.  Split between regs [9:2] and [1:0].
// 
//   MSB = Most Significant Bits
//   LSB = Most Significant Bits
//  
//  7             0
// .-+-+-+-+-+-+-+-. 
// |0 0 0 0 0 0|   | BLACK_LEVEL[9:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_BLACK_LEVEL_MSB   41
// #define NV_PTVO_INDIR_BLACK_LEVEL_MSB_VALUE                                    1:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_BLACK_LEVEL_MSB_VALUE_DEFAULT                            0x1 // /* RWI-V */ 
// 
//  7             0
// .-+-+-+-+-+-+-+-. 
// |               | BLACK_LEVEL[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_BLACK_LEVEL_LSB   42
// #define NV_PTVO_INDIR_BLACK_LEVEL_LSB_VALUE                                    7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_BLACK_LEVEL_LSB_VALUE_DEFAULT                            0x1a // /* RWI-V */ 
//  
// 
// BLANK_LEVEL
// ==========
//   BLANK_LEVEL - Used to create a setup.  Split between regs [9:2] and [1:0].
// 
//   MSB = Most Significant Bits
//   LSB = Most Significant Bits
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0|   | BLANK_LEVEL[9:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_BLANK_LEVEL_MSB   43
// #define NV_PTVO_INDIR_BLANK_LEVEL_MSB_VALUE                                    1:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_BLANK_LEVEL_MSB_VALUE_DEFAULT                            0x0 // /* RWI-V */ 
//
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | BLANK_LEVEL[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_BLANK_LEVEL_LSB   44
// #define NV_PTVO_INDIR_BLANK_LEVEL_LSB_VALUE                                    7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_BLANK_LEVEL_LSB_VALUE_DEFAULT                            0xf0 // /* RWI-V */ 
// 
// VBI_BLANK_LEVEL
// ==========
//   VBI_BLANK_LEVEL - Blanking level during VBI lines.
// 
//   MSB = Most Significant Bits
//   LSB = Most Significant Bits
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0|   | VBI_BLANK_LEVEL[9:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_VBI_BLANK_LEVEL_MSB       45
// #define NV_PTVO_INDIR_VBI_BLANK_LEVEL_MSB_VALUE                                1:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_VBI_BLANK_LEVEL_MSB_VALUE_DEFAULT                        0x0 // /* RWI-V */ 
//
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | VBI_BLANK_LEVEL[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_VBI_BLANK_LEVEL_LSB       46
// #define NV_PTVO_INDIR_VBI_BLANK_LEVEL_LSB_VALUE                                7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_VBI_BLANK_LEVEL_LSB_VALUE_DEFAULT                        0xf0 // /* RWI-V */ 
// 
// CLAMP_LEVEL
// ==========
//   CLAMP_LEVEL - Used to create a setup.  Split between regs [9:2] and [1:0].
// 
//   MSB = Most Significant Bits
//   LSB = Most Significant Bits
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0|   | CLAMP_LEVEL[9:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_CLAMP_LEVEL_MSB   47
// #define NV_PTVO_INDIR_CLAMP_LEVEL_MSB_VALUE                                    1:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CLAMP_LEVEL_MSB_VALUE_DEFAULT                            0x0 // /* RWI-V */ 
//
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | CLAMP_LEVEL[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_CLAMP_LEVEL_LSB   48
// #define NV_PTVO_INDIR_CLAMP_LEVEL_LSB_VALUE                                    7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CLAMP_LEVEL_LSB_VALUE_DEFAULT                            0x0 // /* RWI-V */ 
// 
// SYNC_LEVEL
// ==========
//   SYNC_LEVEL - Sync level during non-VBI lines.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | SYNC_LEVEL[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_SYNC_LEVEL        49
// #define NV_PTVO_INDIR_SYNC_LEVEL_VALUE                                         7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_SYNC_LEVEL_VALUE_DEFAULT                                 0x10 // /* RWI-V */ 
//
// SYNC_HIGH_LEVEL
// ==========
//   SYNC_HIGH_LEVEL - Used to create a setup.  Split between regs [9:2] and [1:0].
// 
//   MSB = Most Significant Bits
//   LSB = Most Significant Bits
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0|   | SYNC_HIGH_LEVEL[9:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_SYNC_HIGH_LEVEL_MSB       51
// #define NV_PTVO_INDIR_SYNC_HIGH_LEVEL_MSB_VALUE                                1:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_SYNC_HIGH_LEVEL_MSB_VALUE_DEFAULT                        0x1 // /* RWI-V */ 
//
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | SYNC_HIGH_LEVEL[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_SYNC_HIGH_LEVEL_LSB       52
// #define NV_PTVO_INDIR_SYNC_HIGH_LEVEL_LSB_VALUE                                7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_SYNC_HIGH_LEVEL_LSB_VALUE_DEFAULT                        0xe6 // /* RWI-V */ 
// 
// NOTCH_MISC0
// ====
//   NOTCH_EN   - Notch Filter Enable. 1=On, 0=Off
//   NOTCH_WIDE - Notch Filter Wide Bandwidth.  1=wide, 0=narrow
//   NOTCH_FREQ - Notch Frequency. Selects from 8 possible frequencies around which
//                the notch will be centered. For details see the description of
//                cve5_notch.v in Section 4.1.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0|         | NOTCH_MISC0[4:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_NOTCH_MISC0       55
// #define NV_PTVO_INDIR_NOTCH_MISC0_NOTCH_EN                                     0:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_NOTCH_MISC0_NOTCH_EN_DEFAULT                             0x0 // /* RWI-V */ 
// #define NV_PTVO_INDIR_NOTCH_MISC0_NOTCH_WIDE                                   1:1 // /* RWIVF */ 
// #define NV_PTVO_INDIR_NOTCH_MISC0_NOTCH_WIDE_DEFAULT                           0x0 // /* RWI-V */ 
// #define NV_PTVO_INDIR_NOTCH_MISC0_NOTCH_FREQ                                   4:2 // /* RWIVF */ 
// #define NV_PTVO_INDIR_NOTCH_MISC0_NOTCH_FREQ_DEFAULT                           0x2 // /* RWI-V */ 
//
// NOISE_MISC0
// ====
//   NOISE_FILTER - 1 bit
//   SHARPEN_GAIN - 3 bit
//   NOISE_GAIN   - 3 bit
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0|             | NOISE_MISC0[6:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_NOISE_MISC0       56
// #define NV_PTVO_INDIR_NOISE_MISC0_NOISE_FILTER                                 0:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_NOISE_MISC0_NOISE_FILTER_DEFAULT                         0x0 // /* RWI-V */ 
// #define NV_PTVO_INDIR_NOISE_MISC0_SHARPEN_GAIN                                 3:1 // /* RWIVF */ 
// #define NV_PTVO_INDIR_NOISE_MISC0_SHARPEN_GAIN_DEFAULT                         0x0 // /* RWI-V */ 
// #define NV_PTVO_INDIR_NOISE_MISC0_NOISE_GAIN                                   6:4 // /* RWIVF */ 
// #define NV_PTVO_INDIR_NOISE_MISC0_NOISE_GAIN_DEFAULT                           0x0 // /* RWI-V */ 
//
// NOISE_THRESHOLD
// ==========
//   NOISE_THRESHOLD - 8 bits.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | NOISE_THRESHOLD[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_NOISE_THRESHOLD   57
// #define NV_PTVO_INDIR_NOISE_THRESHOLD_VALUE                                    7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_NOISE_THRESHOLD_VALUE_DEFAULT                            0x5 // /* RWI-V */ 
//
// SHARPEN_THRESHOLD
// ==========
//   SHARPEN_THRESHOLD - 8 bits
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | SHARPEN_THRESHOLD[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_SHARPEN_THRESHOLD 58
// #define NV_PTVO_INDIR_SHARPEN_THRESHOLD_VALUE                                  7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_SHARPEN_THRESHOLD_VALUE_DEFAULT                          0xa // /* RWI-V */ 
//
// ACTIVEVIDEOLINE
// ==========
//   ACTIVEVIDEOLINE - Number of 27MHz clks in active video line, ie. 
// 
//   MSB = Most Significant Bits
//   LSB = Most Significant Bits
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0|     | ACTIVEVIDEOLINE[10:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_ACTIVEVIDEOLINE_MSB       59
// #define NV_PTVO_INDIR_ACTIVEVIDEOLINE_MSB_VALUE                                2:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_ACTIVEVIDEOLINE_MSB_VALUE_DEFAULT                        0x4 // /* RWI-V */ 
//
//  7             0
// .-+-+-+-+-+-+-+-.
// |           |0 0| ACTIVEVIDEOLINE[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_ACTIVEVIDEOLINE_LSB       60
// #define NV_PTVO_INDIR_ACTIVEVIDEOLINE_LSB_VALUE                                7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_ACTIVEVIDEOLINE_LSB_VALUE_DEFAULT                        0x38 // /* RWI-V */ 
// #define NV_PTVO_INDIR_ACTIVEVIDEOLINE_LSB_VALUE_UNWRITEABLE                    1:0 // /* R-UVF */ 
// 
// Macrovision Registers
// ==========
// Below is a list of default register settings relating to Macrovision controls.
// It conforms with the document from Macrovision Corporation, "Definition of the
// Default Settings of the Macrovision Antitaping Process for DVD Products",
// Revision 1.01, July 30, 1997.
// 
// N0
// ===
// Refer to Macrovision Specification v7.01.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | N0[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_N0        64
// #define NV_PTVO_INDIR_N0_VALUE                                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_N0_VALUE_DEFAULT                                         0x00 // /* RWI-V */ 
// 
// N1
// ===
// Refer to Macrovision Specification v7.01.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0|           | N1[5:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_N1        65
// #define NV_PTVO_INDIR_N1_VALUE                                                 5:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_N1_VALUE_DEFAULT                                         0x17 // /* RWI-V */ 
// 
// N2
// ===
// Refer to Macrovision Specification v7.01.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0|           | N2[5:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_N2        66
// #define NV_PTVO_INDIR_N2_VALUE                                                 5:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_N2_VALUE_DEFAULT                                         0x15 // /* RWI-V */ 
//
// N3
// ===
// Refer to Macrovision Specification v7.01.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0|           | N3[5:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_N3        67
// #define NV_PTVO_INDIR_N3_VALUE                                                 5:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_N3_VALUE_DEFAULT                                         0x21 // /* RWI-V */ 
// 
// N4
// ===
// Refer to Macrovision Specification v7.01.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0|           | N4[5:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_N4        68
// #define NV_PTVO_INDIR_N4_VALUE                                                 5:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_N4_VALUE_DEFAULT                                         0x0 // /* RWI-V */ 
// 
// N5
// ===
// Refer to Macrovision Specification v7.01.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0|     | N5[2:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_N5        69
// #define NV_PTVO_INDIR_N5_VALUE                                                 2:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_N5_VALUE_DEFAULT                                         0x5 // /* RWI-V */ 
//
// N6
// ===
// Refer to Macrovision Specification v7.01.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0|     | N6[2:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_N6        70
// #define NV_PTVO_INDIR_N6_VALUE                                                 2:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_N6_VALUE_DEFAULT                                         0x5 // /* RWI-V */ 
//
// N7
// ===
// Refer to Macrovision Specification v7.01.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0|   | N7[1:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_N7        71
// #define NV_PTVO_INDIR_N7_VALUE                                                 1:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_N7_VALUE_DEFAULT                                         0x2 // /* RWI-V */ 
//
// N8
// ===
// Refer to Macrovision Specification v7.01.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0|           | N8[5:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_N8        72
// #define NV_PTVO_INDIR_N8_VALUE                                                 5:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_N8_VALUE_DEFAULT                                         0x1b // /* RWI-V */ 
// 
// N9
// ===
// Refer to Macrovision Specification v7.01.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0|           | N9[5:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_N9        73
// #define NV_PTVO_INDIR_N9_VALUE                                                 5:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_N9_VALUE_DEFAULT                                         0x1b // /* RWI-V */ 
// 
// N10
// ===
// Refer to Macrovision Specification v7.01.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0|           | N10[5:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_N10       74
// #define NV_PTVO_INDIR_N10_VALUE                                                5:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_N10_VALUE_DEFAULT                                        0x24 // /* RWI-V */ 
// 
// N11
// ===
// Refer to Macrovision Specification v7.01.
// 
//   MSB = Most Significant Bits
//   LSB = Most Significant Bits
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0|             | N11[14:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_N11_MSB   75
// #define NV_PTVO_INDIR_N11_MSB_VALUE                                            6:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_N11_MSB_VALUE_DEFAULT                                    0x07 // /* RWI-V */ 
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | N11[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_N11_LSB   76
// #define NV_PTVO_INDIR_N11_LSB_VALUE                                            7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_N11_LSB_VALUE_DEFAULT                                    0xF8 // /* RWI-V */ 
// 
// N12
// ===
// Refer to Macrovision Specification v7.01.
// 
//   MSB = Most Significant Bits
//   LSB = Most Significant Bits
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0|             | N12[14:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_N12_MSB   77
// #define NV_PTVO_INDIR_N12_MSB_VALUE                                            6:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_N12_MSB_VALUE_DEFAULT                                    0x0 // /* RWI-V */ 
//
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | N12[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_N12_LSB   78
// #define NV_PTVO_INDIR_N12_LSB_VALUE                                            7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_N12_LSB_VALUE_DEFAULT                                    0x0 // /* RWI-V */ 
// 
// N13
// ===
// Refer to Macrovision Specification v7.01.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | N13[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_N13       79
// #define NV_PTVO_INDIR_N13_VALUE                                                7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_N13_VALUE_DEFAULT                                        0xf // /* RWI-V */ 
// 
// N14
// ===
// Refer to Macrovision Specification v7.01.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | N14[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_N14       80
// #define NV_PTVO_INDIR_N14_VALUE                                                7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_N14_VALUE_DEFAULT                                        0xf // /* RWI-V */ 
// 
// N15
// ===
// Refer to Macrovision Specification v7.01.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | N15[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_N15       81
// #define NV_PTVO_INDIR_N15_VALUE                                                7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_N15_VALUE_DEFAULT                                        0x60 // /* RWI-V */ 
// 
// N16
// ===
// Refer to Macrovision Specification v7.01.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0| | N16[0:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_N16       82
// #define NV_PTVO_INDIR_N16_VALUE                                                0:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_N16_VALUE_DEFAULT                                        0x1 // /* RWI-V */ 
// 
// N17
// ===
// Refer to Macrovision Specification v7.01.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0|       | N17[3:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_N17       83
// #define NV_PTVO_INDIR_N17_VALUE                                                3:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_N17_VALUE_DEFAULT                                        0xa // /* RWI-V */ 
// 
// N18
// ===
// Refer to Macrovision Specification v7.01.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0|       | N18[3:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_N18       84
// #define NV_PTVO_INDIR_N18_VALUE                                                3:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_N18_VALUE_DEFAULT                                        0x0 // /* RWI-V */ 
//
// N19
// ===
// Refer to Macrovision Specification v7.01.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0|       | N19[3:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_N19       85
// #define NV_PTVO_INDIR_N19_VALUE                                                3:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_N19_VALUE_DEFAULT                                        0x5 // /* RWI-V */ 
//
// N20
// ===
// Refer to Macrovision Specification v7.01.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0|     | N20[2:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_N20       86
// #define NV_PTVO_INDIR_N20_VALUE                                                2:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_N20_VALUE_DEFAULT                                        0x4 // /* RWI-V */ 
// 
// N21
// ===
// Refer to Macrovision Specification v7.01.
// 
//   MSB = Most Significant Bits
//   LSB = Most Significant Bits
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0|   | N21[9:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_N21_MSB   87
// #define NV_PTVO_INDIR_N21_MSB_VALUE                                            1:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_N21_MSB_VALUE_DEFAULT                                    0x3 // /* RWI-V */ 
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | N21[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_N21_LSB   88
// #define NV_PTVO_INDIR_N21_LSB_VALUE                                            7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_N21_LSB_VALUE_DEFAULT                                    0xff // /* RWI-V */ 
// 
// N22
// ===
// Refer to Macrovision Specification v7.01.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0| | N22[0:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_N22       89
// #define NV_PTVO_INDIR_N22_VALUE                                                0:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_N22_VALUE_DEFAULT                                        0x0 // /* RWI-V */ 
// 
// SYS625_50
// =========
//   SYS625_50 - 1= 625 lines 50 fields/s system.
//               0= 525 lines 59.94 fields/s system.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0| | SYS625_50
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_SYS625_50 90
// #define NV_PTVO_INDIR_SYS625_50_VALUE                                          0:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_SYS625_50_VALUE_DEFAULT                                  0x0 // /* RWI-V */ 
//
// AGC_PULSE_LEVEL
// ===
// Maximum amplitude of pseudo-sync AGC pulses. Note that upper 8-bits (out of 
// 10-bits) are programmable, ie 163 results in a level of 652. The least significant 
// 2 bits are fixed at "00". The 10 bit amplitude represents the rise above the 
// blanking level, so AGC level = vbi_blank_level + AGC amplitude.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | AGC_PULSE_LEVEL[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_AGC_PULSE_LEVEL   91
// #define NV_PTVO_INDIR_AGC_PULSE_LEVEL_VALUE                                    7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_AGC_PULSE_LEVEL_VALUE_DEFAULT                            0xa3 // /* RWI-V */ 
// 
// BP_PULSE_LEVEL
// ===
// Backporch pulse level. Note that upper 8-bits (out of 10-bits) are programmable,
// ie 200 results in a level of 800. The least significant 2 bits are fixed at "00".
// Unlike the agc_pulse_level register, this is the absolute level relative to DAC
// level 0.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | BP_PULSE_LEVEL[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_BP_PULSE_LEVEL    92
// #define NV_PTVO_INDIR_BP_PULSE_LEVEL_VALUE                                     7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_BP_PULSE_LEVEL_VALUE_DEFAULT                             0xc8 // /* RWI-V */ 
//
// MV_OLD
// =========
//   MV_OLD 
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0| | MV_OLD
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_MV_OLD    93
// #define NV_PTVO_INDIR_MV_OLD_VALUE                                             0:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_MV_OLD_VALUE_DEFAULT                                     0x1 // /* RWI-V */
//
// MV_OFFSET_LEVEL
// =========
//   MV_OFFSET_LEVEL 
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | MV_OFFSET_LEVEL
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_MV_OFFSET_LEVEL   94
// #define NV_PTVO_INDIR_MV_OFFSET_LEVEL_VALUE                                    7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_MV_OFFSET_LEVEL_VALUE_DEFAULT                            0x38 // /* RWI-V */
//
// WSS_MISC0
// ====
//   WSS_F0EN   - Enables WSS signal in Field 0.
//   WSS_F1EN   - Enables WSS signal in Field 1.
//   WSS_TYPE   - WSS type:
//                1=PAL, ITU-R BT.1119-2
//                0=NTSC, EIAJ CPR-1204
//   WSS_CLKBYP - WSS Clock Bypass. Typically this is set=1 in NTSC and 0 in PAL.
//                wss_clkbyp=1 will cause the CVE5 chroma clock (from cve5_modulation
//                block) to be used as the WSS clock. wss_clkbyp=0 will force the
//                local 12-bit WSS clock to be used -- frequency programmed by
//                setting wss_clock[11:0].
//   WSS_EDGE   - WSS Edge Rate Control. Edge rates are proportional to the frequency
//                of the WSS clock, but can also be scaled by the wss_edge parameter.
//                Higher numbers indicate faster rise and fall times on the WSS pulses.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0|             | WSS_MISC0
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_WSS_MISC0 96
// #define NV_PTVO_INDIR_WSS_MISC0_WSS_F0EN                                       0:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_WSS_MISC0_WSS_F0EN_DEFAULT                               0x0 // /* RWI-V */ 
// #define NV_PTVO_INDIR_WSS_MISC0_WSS_F1EN                                       1:1 // /* RWIVF */ 
// #define NV_PTVO_INDIR_WSS_MISC0_WSS_F1EN_DEFAULT                               0x0 // /* RWI-V */ 
// #define NV_PTVO_INDIR_WSS_MISC0_WSS_TYPE                                       2:2 // /* RWIVF */ 
// #define NV_PTVO_INDIR_WSS_MISC0_WSS_TYPE_DEFAULT                               0x0 // /* RWI-V */ 
// #define NV_PTVO_INDIR_WSS_MISC0_WSS_CLKBYP                                     3:3 // /* RWIVF */ 
// #define NV_PTVO_INDIR_WSS_MISC0_WSS_CLKBYP_DEFAULT                             0x0 // /* RWI-V */ 
// #define NV_PTVO_INDIR_WSS_MISC0_WSS_EDGE                                       6:4 // /* RWIVF */ 
// #define NV_PTVO_INDIR_WSS_MISC0_WSS_EDGE_DEFAULT                               0x7 // /* RWI-V */ 
// 
// WSS_CLOCK
// ==========
//   WSS_CLOCK - WSS Clock Frequency. Calculated from:
//                 WSS Clk Frequency / CVE5 Clk Frequency
// 
//   MSB = Most Significant Bits
//   LSB = Most Significant Bits
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0|       | WSS_CLOCK[11:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_WSS_CLOCK_MSB     97
// #define NV_PTVO_INDIR_WSS_CLOCK_MSB_VALUE                                      3:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_WSS_CLOCK_MSB_VALUE_DEFAULT                              0x1 // /* RWI-V */ 
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | WSS_CLOCK[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_WSS_CLOCK_LSB     98
// #define NV_PTVO_INDIR_WSS_CLOCK_LSB_VALUE                                      7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_WSS_CLOCK_LSB_VALUE_DEFAULT                              0x0f // /* RWI-V */ 
// 
// WSS_LEVEL
// ==========
//   WSS_LEVEL - WSS high level. The WSS waveform will rise from vbi_blank_level
//               to wss_level in a 0 to 1 transition.
// 
//   MSB = Most Significant Bits
//   LSB = Most Significant Bits
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0|   | WSS_LEVEL[9:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_WSS_LEVEL_MSB     99
// #define NV_PTVO_INDIR_WSS_LEVEL_MSB_VALUE                                      1:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_WSS_LEVEL_MSB_VALUE_DEFAULT                              0x2 // /* RWI-V */ 
//
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | WSS_LEVEL[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_WSS_LEVEL_LSB     100
// #define NV_PTVO_INDIR_WSS_LEVEL_LSB_VALUE                                      7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_WSS_LEVEL_LSB_VALUE_DEFAULT                              0x78 // /* RWI-V */ 
// 
// WSS_LINEF0
// ==========
//   WSS_LINEF0 - Field 0 WSS Line. This is the line number (relative to the
//                previous VSYNC) at which the WSS data will appear in Field 0.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | WSS_LINEF0[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_WSS_LINEF0        101
// #define NV_PTVO_INDIR_WSS_LINEF0_VALUE                                         7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_WSS_LINEF0_VALUE_DEFAULT                                 0x13 // /* RWI-V */ 
//
// WSS_LINEF1
// ==========
//   WSS_LINEF1 - Field 1 WSS Line. This is the line number (relative to the
//                previous VSYNC) at which the WSS data will appear in Field 1.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | WSS_LINEF1[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_WSS_LINEF1        102
// #define NV_PTVO_INDIR_WSS_LINEF1_VALUE                                         7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_WSS_LINEF1_VALUE_DEFAULT                                 0x13 // /* RWI-V */ 
// 
// WSS_DATAF0
// ==========
//   WSS_DATAF0 - WSS DATA for Field 0. A waveform only appears when wssf0_en=1.
// 
//   USB = Upper Significant Bits
//   MSB = Middle Significant Bits
//   LSB = Least Significant Bits
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0|       | WSS_DATAF0[19:16]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_WSS_DATAF0_USB    103
// #define NV_PTVO_INDIR_WSS_DATAF0_USB_VALUE                                     3:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_WSS_DATAF0_USB_VALUE_DEFAULT                             0x0 // /* RWI-V */ 
//
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | WSS_DATAF0[15:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_WSS_DATAF0_MSB    104
// #define NV_PTVO_INDIR_WSS_DATAF0_MSB_VALUE                                     7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_WSS_DATAF0_MSB_VALUE_DEFAULT                             0x0 // /* RWI-V */ 
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | WSS_DATAF0[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_WSS_DATAF0_LSB    105
// #define NV_PTVO_INDIR_WSS_DATAF0_LSB_VALUE                                     7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_WSS_DATAF0_LSB_VALUE_DEFAULT                             0x0 // /* RWI-V */ 
// 
// WSS_DATAF1
// ==========
//   WSS_DATAF1 - WSS Data for Field 1. When wss_type=1 (PAL), the lower 15 bits
//                are sent. When wss_type=0 (NTSC) all 20 bits are sent. The first
//                bit sent (soonest after HSYNC) is bit 0 (LS bit). A waveform
//                only appears when wssf1_en=1.
// 
//   USB = Upper Significant Bits
//   MSB = Middle Significant Bits
//   LSB = Least Significant Bits
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0|       | WSS_DATAF1[19:16]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_WSS_DATAF1_USB    106
// #define NV_PTVO_INDIR_WSS_DATAF1_USB_VALUE                                     3:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_WSS_DATAF1_USB_VALUE_DEFAULT                             0x0 // /* RWI-V */ 
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | WSS_DATAF1[15:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_WSS_DATAF1_MSB    107
// #define NV_PTVO_INDIR_WSS_DATAF1_MSB_VALUE                                     7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_WSS_DATAF1_MSB_VALUE_DEFAULT                             0x0 // /* RWI-V */ 
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | WSS_DATAF1[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_WSS_DATAF1_LSB    108
// #define NV_PTVO_INDIR_WSS_DATAF1_LSB_VALUE                                     7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_WSS_DATAF1_LSB_VALUE_DEFAULT                             0x0 // /* RWI-V */ 
// 
// CC_MISC0
// ====
//   CC_F0EN        - Enables Closed Captioning in Field 0.
//   CC_F1EN        - Enables Closed Captioning in Field 1.
//   CC_DATA_REPEAT - If set to 0, after current CC data is encoded, null data is
//                    encoded until new data is written.  If set to 1, it will
//                    repeat the data in registers.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0|     | CC_MISC0[3:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_CC_MISC0  109
// #define NV_PTVO_INDIR_CC_MISC0_CC_F0EN                                         0:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CC_MISC0_CC_F0EN_DEFAULT                                 0x0 // /* RWI-V */ 
// #define NV_PTVO_INDIR_CC_MISC0_CC_F1EN                                         1:1 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CC_MISC0_CC_F1EN_DEFAULT                                 0x0 // /* RWI-V */ 
// #define NV_PTVO_INDIR_CC_MISC0_CC_DATA_REPEAT                                  2:2 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CC_MISC0_CC_DATA_REPEAT_DEFAULT                          0x0 // /* RWI-V */ 
//
// CC_CLOCK
// ==========
//   CC_CLOCK - Closed Captioning Clock Frequency. Calculated from:
//              CC Clk Freq * 6 / CVE5 Clk Freq.
//              12 bit
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0|       | CC_CLOCK[11:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_CC_CLOCK_MSB      110
// #define NV_PTVO_INDIR_CC_CLOCK_MSB_VALUE                                       3:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CC_CLOCK_MSB_VALUE_DEFAULT                               0x0 // /* RWI-V */
//
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | CC_CLOCK[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_CC_CLOCK_LSB      111
// #define NV_PTVO_INDIR_CC_CLOCK_LSB_VALUE                                       7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CC_CLOCK_LSB_VALUE_DEFAULT                               0xe3 // /* RWI-V */ 
//
// CC_LEVEL
// ==========
//   CC_LEVEL - Closed Captioning high level. The closed captioning waveform will
//              rise from vbiblank_level to tt_level in a 0 to 1 transition.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0|   | CC_LEVEL[9:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_CC_LEVEL_MSB      112
// #define NV_PTVO_INDIR_CC_LEVEL_MSB_VALUE                                       1:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CC_LEVEL_MSB_VALUE_DEFAULT                               0x2 // /* RWI-V */
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | CC_LEVEL[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_CC_LEVEL_LSB      113
// #define NV_PTVO_INDIR_CC_LEVEL_LSB_VALUE                                       7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CC_LEVEL_LSB_VALUE_DEFAULT                               0x08 // /* RWI-V */ 
// 
// CC_LINEF0
// ====
//   CC_LINEF0 - Field 0 Closed Captioning Line.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0|         | CC_LINEF0[4:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_CC_LINEF0 114
// #define NV_PTVO_INDIR_CC_LINEF0_VALUE                                          4:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CC_LINEF0_VALUE_DEFAULT                                  0x14 // /* RWI-V */ 
// 
// CC_LINEF1
// ====
//   CC_LINEF1 - Field 0 Closed Captioning Line.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0|         | CC_LINEF1[4:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_CC_LINEF1 115
// #define NV_PTVO_INDIR_CC_LINEF1_VALUE                                          4:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CC_LINEF1_VALUE_DEFAULT                                  0x14 // /* RWI-V */ 
//
// CC_MISC1
// ====
//   CC_STATUSF0 - Sets to 1 if data in cc_data0f0 and cc_data1f0 not yet encode.
//                 Sets to 0 if data already used.
//   CC_STATUSF1 - Sets to 1 if data in cc_data0f1 and cc_data1f1 not yet encode.
//                 Sets to 0 if data already used.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0|   | CC_MISC1[1:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_CC_MISC1  116
// #define NV_PTVO_INDIR_CC_MISC1_CC_STATUSF0                                     0:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CC_MISC1_CC_STATUSF0_DEFAULT                             0x0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CC_MISC1_CC_STATUSF1                                     1:1 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CC_MISC1_CC_STATUSF1_DEFAULT                             0x0 // /* RWIVF */ 
// 
// CC_DATA1F0
// ==========
//   CC_DATA1F0 - First Byte of Closed Captioning data in Field 0. LSB gets
//                transmitted first.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | CC_DATA1F0[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_CC_DATA1F0        117
// #define NV_PTVO_INDIR_CC_DATA1F0_VALUE                                         7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CC_DATA1F0_VALUE_DEFAULT                                 0x0 // /* RWI-V */ 
// 
// CC_DATA2F0
// ==========
//   CC_DATA2F0 - Second Byte of Closed Captioning data in Field 0. LSB gets
//                transmitted first.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | CC_DATA2F0[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_CC_DATA2F0        118
// #define NV_PTVO_INDIR_CC_DATA2F0_VALUE                                         7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CC_DATA2F0_VALUE_DEFAULT                                 0x0 // /* RWI-V */ 
// 
// CC_DATA1F1
// ==========
//   CC_DATA1F1 - Second Byte of Closed Captioning data in Field 1. LSB gets
//                transmitted first.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | CC_DATA1F1[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_CC_DATA1F1        119
// #define NV_PTVO_INDIR_CC_DATA1F1_VALUE                                         7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CC_DATA1F1_VALUE_DEFAULT                                 0x0 // /* RWI-V */ 
//
// CC_DATA2F1
// ==========
//   CC_DATA2F1 - First Byte of Closed Captioning data in Field 1. LSB gets
//                transmitted first.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | CC_DATA2F1[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_CC_DATA2F1        120
// #define NV_PTVO_INDIR_CC_DATA2F1_VALUE                                         7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_CC_DATA2F1_VALUE_DEFAULT                                 0x0 // /* RWI-V */ 
// 
// TT_MISC0
// ====
//   TT_EN       - Enables teletext encoding.
//   TT_DATA_ALL - Users have to provide the clock run-in and framing code in the
//                 input data stream if set to 1. Otherwise, would use the bit stream
//                 "1010101010101010" as clock run-in and register tt_fcode as
//                 framing code.
//   TT_EDGE     - Teletext edge rate control. Edge rates are proportional to the
//                 frequency of the teletext clock, but can also be scaled by the tt_edge
//                 parameter. Higher numbers indicate faster rise and fall times on
//                 the teletext pulses.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0|         | TT_MISC0[4:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_TT_MISC0  121
// #define NV_PTVO_INDIR_TT_MISC0_TT_EN                                           0:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_TT_MISC0_TT_EN_DEFAULT                                   0x0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_TT_MISC0_TT_DATA_ALL                                     1:1 // /* RWIVF */ 
// #define NV_PTVO_INDIR_TT_MISC0_TT_DATA_ALL_DEFAULT                             0x0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_TT_MISC0_TT_EDGE                                         4:2 // /* RWIVF */ 
// #define NV_PTVO_INDIR_TT_MISC0_TT_EDGE_DEFAULT                                 0x7 // /* RWI-V */ 
//
// TT_STARTPOS
// ==========
//   TT_STARTPOS - Teletext data start time from HSYNC.  Calculated from:
//                   Start Time * Teletext Clk Frequency
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | TT_STARTPOS[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_TT_STARTPOS       122
// #define NV_PTVO_INDIR_TT_STARTPOS_VALUE                                        7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_TT_STARTPOS_VALUE_DEFAULT                                0x3c // /* RWI-V */ 
// 
// TT_DATALENGTH
// ==========
//   TT_DATALENGTH - Teletext data length in bytes (excluding clock-runin and framing
//                   code if tt_data_all = 0)
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | TT_DATALENGTH[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_TT_DATALENGTH     123
// #define NV_PTVO_INDIR_TT_DATALENGTH_VALUE                                      7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_TT_DATALENGTH_VALUE_DEFAULT                              0x21 // /* RWI-V */ 
//
// TT_FCODE
// ==========
//   TT_FCODE - Teletext Framing Code. LSB get transmitted first.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | TT_FCODE[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_TT_FCODE  124
// #define NV_PTVO_INDIR_TT_FCODE_VALUE                                           7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_TT_FCODE_VALUE_DEFAULT                                   0xe7 // /* RWI-V */ 
//
// TT_CLOCK
// ==========
//   TT_CLOCK - Teletext Clock Frequency. Calculated from:
//               TT Clk Freq * 2 / CVE5 Clk Freq.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0|       | TT_CLOCK[11:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_TT_CLOCK_MSB      125
// #define NV_PTVO_INDIR_TT_CLOCK_MSB_VALUE                                       3:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_TT_CLOCK_MSB_VALUE_DEFAULT                               0x3 // /* RWI-V */
//
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | TT_CLOCK[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_TT_CLOCK_LSB      126
// #define NV_PTVO_INDIR_TT_CLOCK_LSB_VALUE                                       7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_TT_CLOCK_LSB_VALUE_DEFAULT                               0x65 // /* RWI-V */ 
// 
// TT_LEVEL
// ==========
//   TT_LEVEL - Teletext high level. The teletext waveform will rise from
//              vbi_blank_level to tt_level in a 0 to 1 transition.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0|   | TT_LEVEL[9:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_TT_LEVEL_MSB      127
// #define NV_PTVO_INDIR_TT_LEVEL_MSB_VALUE                                       1:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_TT_LEVEL_MSB_VALUE_DEFAULT                               0x2 // /* RWI-V */ 
//
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | TT_LEVEL[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_TT_LEVEL_LSB      128
// #define NV_PTVO_INDIR_TT_LEVEL_LSB_VALUE                                       7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_TT_LEVEL_LSB_VALUE_DEFAULT                               0x78 // /* RWI-V */ 
// 
// TT_LINEF0START
// ==========
//   TT_LINEF0START - Field 0 teletext start line. This is the starting line number of
//                    teletext in field 0.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0| | TT_LINEF0START[8:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_TT_LINEF0START_MSB        129
// #define NV_PTVO_INDIR_TT_LINEF0START_MSB_VALUE                                 0:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_TT_LINEF0START_MSB_VALUE_DEFAULT                         0x0 // /* RWI-V */ 
//
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | TT_LINEF0START[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_TT_LINEF0START_LSB        130
// #define NV_PTVO_INDIR_TT_LINEF0START_LSB_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_TT_LINEF0START_LSB_VALUE_DEFAULT                         0x9 // /* RWI-V */ 
// 
// TT_LINEF0END
// ==========
//   TT_LINEF0END - Field 0 teletext end line. This is the ending line number of
//                  teletext in field 0.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0| | TT_LINEF0END[8:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_TT_LINEF0END_MSB  131
// #define NV_PTVO_INDIR_TT_LINEF0END_MSB_VALUE                                   0:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_TT_LINEF0END_MSB_VALUE_DEFAULT                           0x0 // /* RWI-V */ 
//
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | TT_LINEF0END[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_TT_LINEF0END_LSB  132
// #define NV_PTVO_INDIR_TT_LINEF0END_LSB_VALUE                                   7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_TT_LINEF0END_LSB_VALUE_DEFAULT                           0x14 // /* RWI-V */ 
// 
// TT_LINEF1START
// ==========
//   TT_LINEF1START - Field 1 teletext start line. This is the starting line number of
//                    teletext in field 1.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0| | TT_LINEF1START[8:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_TT_LINEF1START_MSB        133
// #define NV_PTVO_INDIR_TT_LINEF1START_MSB_VALUE                                 0:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_TT_LINEF1START_MSB_VALUE_DEFAULT                         0x0 // /* RWI-V */ 
//
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | TT_LINEF1START[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_TT_LINEF1START_LSB        134
// #define NV_PTVO_INDIR_TT_LINEF1START_LSB_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_TT_LINEF1START_LSB_VALUE_DEFAULT                         0x9 // /* RWI-V */ 
// 
// TT_LINEF1END
// ==========
//   TT_LINEF1END - Field 1 teletext end line. This is the ending line number of
//                  teletext in field 1.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0 0| | TT_LINEF1END[8:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_TT_LINEF1END_MSB  135
// #define NV_PTVO_INDIR_TT_LINEF1END_MSB_VALUE                                   0:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_TT_LINEF1END_MSB_VALUE_DEFAULT                           0x0 // /* RWI-V */ 
//
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | TT_LINEF1END[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_TT_LINEF1END_LSB  136
// #define NV_PTVO_INDIR_TT_LINEF1END_LSB_VALUE                                   7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_TT_LINEF1END_LSB_VALUE_DEFAULT                           0x14 // /* RWI-V */ 
//
// TT_LINEDISABLE
// ==========
//   TT_LINEDISABLE - Selectively disable teletext lines from line 6(LSB) to line 21(MSB)
// 
//   MSB = Most Significant Bits
//   LSB = Most Significant Bits
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | TT_LINEDISABLE[15:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_TT_LINEDISABLE_MSB        137
// #define NV_PTVO_INDIR_TT_LINEDISABLE_MSB_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_TT_LINEDISABLE_MSB_VALUE_DEFAULT                         0x0 // /* RWI-V */ 
//
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | TT_LINEDISABLE[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_TT_LINEDISABLE_LSB        138
// #define NV_PTVO_INDIR_TT_LINEDISABLE_LSB_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_TT_LINEDISABLE_LSB_VALUE_DEFAULT                         0x0 // /* RWI-V */ 
// 
// DCVI_TYPE_LEVEL
// ==========
//   DCVI_TYPE_LEVEL -
// 
//   MSB = Most Significant Bits
//   LSB = Most Significant Bits
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0|   | DCVI_TYPE_LEVEL[9:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_DCVI_TYPE_LEVEL_MSB       142
// #define NV_PTVO_INDIR_DCVI_TYPE_LEVEL_MSB_VALUE                                1:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPE_LEVEL_MSB_VALUE_DEFAULT                        0x0 // /* RWI-V */ 
//
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | DCVI_TYPE_LEVEL[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_DCVI_TYPE_LEVEL_LSB       143
// #define NV_PTVO_INDIR_DCVI_TYPE_LEVEL_LSB_VALUE                                7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPE_LEVEL_LSB_VALUE_DEFAULT                        0x0 // /* RWI-V */
// 
// DCVI_TYPEA_MISC0
// ====
//   DCVI_TYPEA_F0EN - 1 bit.
//   DCVI_TYPEA_F1EN - 1 bit.
//   DCVI_TYPEA_EDGE - 3 bit.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0|         | DCVI_TYPEA_MISC0[4:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_DCVI_TYPEA_MISC0  144
// #define NV_PTVO_INDIR_DCVI_TYPEA_MISC0_DCVI_TYPEA_F0EN                         0:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEA_MISC0_DCVI_TYPEA_F0EN_DEFAULT                 0x0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEA_MISC0_DCVI_TYPEA_F1EN                         1:1 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEA_MISC0_DCVI_TYPEA_F1EN_DEFAULT                 0x0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEA_MISC0_DCVI_TYPEA_EDGE                         4:2 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEA_MISC0_DCVI_TYPEA_EDGE_DEFAULT                 0x5 // /* RWI-V */
//
// DCVI_TYPEA_STARTPOS
// ==========
//   DCVI_TYPEA_STARTPOS -
// 
//   MSB = Most Significant Bits
//   LSB = Most Significant Bits
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0|   | DCVI_TYPEA_STARTPOS[9:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_DCVI_TYPEA_STARTPOS_MSB   145
// #define NV_PTVO_INDIR_DCVI_TYPEA_STARTPOS_MSB_VALUE                            1:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEA_STARTPOS_MSB_VALUE_DEFAULT                    0x0 // /* RWI-V */ 
//
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | DCVI_TYPEA_STARTPOS[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_DCVI_TYPEA_STARTPOS_LSB   146
// #define NV_PTVO_INDIR_DCVI_TYPEA_STARTPOS_LSB_VALUE                            7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEA_STARTPOS_LSB_VALUE_DEFAULT                    0x0 // /* RWI-V */
// 
// DCVI_TYPEA_SYMBOLWIDTH
// ==========
//   DCVI_TYPEA_SYMBOLWIDTH -
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | DCVI_TYPEA_SYMBOLWIDTH[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_DCVI_TYPEA_SYMBOLWIDTH    147
// #define NV_PTVO_INDIR_DCVI_TYPEA_SYMBOLWIDTH_VALUE                             7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEA_SYMBOLWIDTH_VALUE_DEFAULT                     0x0 // /* RWI-V */
//
// DCVI_TYPEA_DATALENGTH
// ==========
//   DCVI_TYPEA_DATALENGTH -
// 
//   MSB = Most Significant Bits
//   LSB = Most Significant Bits
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0|   | DCVI_TYPEA_DATALENGTH[9:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_DCVI_TYPEA_DATALENGTH_MSB 148
// #define NV_PTVO_INDIR_DCVI_TYPEA_DATALENGTH_MSB_VALUE                          1:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEA_DATALENGTH_MSB_VALUE_DEFAULT                  0x0 // /* RWI-V */ 
//
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | DCVI_TYPEA_DATALENGTH[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_DCVI_TYPEA_DATALENGTH_LSB 149
// #define NV_PTVO_INDIR_DCVI_TYPEA_DATALENGTH_LSB_VALUE                          7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEA_DATALENGTH_LSB_VALUE_DEFAULT                  0x0 // /* RWI-V */
// 
// DCVI_TYPEA_LINEF0
// ==========
//   DCVI_TYPEA_LINEF0 -
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | DCVI_TYPEA_LINEF0[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_DCVI_TYPEA_LINEF0 152
// #define NV_PTVO_INDIR_DCVI_TYPEA_LINEF0_VALUE                                  7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEA_LINEF0_VALUE_DEFAULT                          0x0 // /* RWI-V */
//                                                                                
// DCVI_TYPEA_LINEF1                                                              
// ==========                                                                     
//   DCVI_TYPEA_LINEF1 -                                                          
//                                                                                
//  7             0                                                               
// .-+-+-+-+-+-+-+-.                                                              
// |               | DCVI_TYPEA_LINEF1[7:0]                                       
// `-+-+-+-+-+-+-+-'                                                              
//                                                                                
#define NV_PTVO_INDIR_DCVI_TYPEA_LINEF1 153
// #define NV_PTVO_INDIR_DCVI_TYPEA_LINEF1_VALUE                                  7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEA_LINEF1_VALUE_DEFAULT                          0x0 // /* RWI-V */
//                                                                                
// DCVI_TYPEA_DATA0F0                                                             
// ==========                                                                     
//   DCVI_TYPEA_DATA0F0 -                                                         
//                                                                                
//  7             0                                                               
// .-+-+-+-+-+-+-+-.                                                              
// |               | DCVI_TYPEA_DATA0F0[7:0]                                      
// `-+-+-+-+-+-+-+-'                                                              
//                                                                                
#define NV_PTVO_INDIR_DCVI_TYPEA_DATA0F0        154
// #define NV_PTVO_INDIR_DCVI_TYPEA_DATA0F0_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEA_DATA0F0_VALUE_DEFAULT                         0x0 // /* RWI-V */
//                                                                                
// DCVI_TYPEA_DATA1F0                                                             
// ==========                                                                     
//   DCVI_TYPEA_DATA1F0 -                                                         
//                                                                                
//  7             0                                                               
// .-+-+-+-+-+-+-+-.                                                              
// |               | DCVI_TYPEA_DATA1F0[7:0]                                      
// `-+-+-+-+-+-+-+-'                                                              
//                                                                                
#define NV_PTVO_INDIR_DCVI_TYPEA_DATA1F0        155
// #define NV_PTVO_INDIR_DCVI_TYPEA_DATA1F0_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEA_DATA1F0_VALUE_DEFAULT                         0x0 // /* RWI-V */
//                                                                                
// DCVI_TYPEA_DATA2F0                                                             
// ==========                                                                     
//   DCVI_TYPEA_DATA2F0 -                                                         
//                                                                                
//  7             0                                                               
// .-+-+-+-+-+-+-+-.                                                              
// |               | DCVI_TYPEA_DATA2F0[7:0]                                      
// `-+-+-+-+-+-+-+-'                                                              
//                                                                                
#define NV_PTVO_INDIR_DCVI_TYPEA_DATA2F0        156
// #define NV_PTVO_INDIR_DCVI_TYPEA_DATA2F0_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEA_DATA2F0_VALUE_DEFAULT                         0x0 // /* RWI-V */
//                                                                                
// DCVI_TYPEA_DATA0F1                                                             
// ==========                                                                     
//   DCVI_TYPEA_DATA0F1 -                                                         
//                                                                                
//  7             0                                                               
// .-+-+-+-+-+-+-+-.                                                              
// |               | DCVI_TYPEA_DATA0F1[7:0]                                      
// `-+-+-+-+-+-+-+-'                                                              
//                                                                                
#define NV_PTVO_INDIR_DCVI_TYPEA_DATA0F1        157
// #define NV_PTVO_INDIR_DCVI_TYPEA_DATA0F1_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEA_DATA0F1_VALUE_DEFAULT                         0x0 // /* RWI-V */
//                                                                                
// DCVI_TYPEA_DATA1F1                                                             
// ==========                                                                     
//   DCVI_TYPEA_DATA1F1 -                                                         
//                                                                                
//  7             0                                                               
// .-+-+-+-+-+-+-+-.                                                              
// |               | DCVI_TYPEA_DATA1F1[7:0]                                      
// `-+-+-+-+-+-+-+-'                                                              
//                                                                                
#define NV_PTVO_INDIR_DCVI_TYPEA_DATA1F1        158
// #define NV_PTVO_INDIR_DCVI_TYPEA_DATA1F1_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEA_DATA1F1_VALUE_DEFAULT                         0x0 // /* RWI-V */
//                                                                                
// DCVI_TYPEA_DATA2F1                                                             
// ==========                                                                     
//   DCVI_TYPEA_DATA2F1 -                                                         
//                                                                                
//  7             0                                                               
// .-+-+-+-+-+-+-+-.                                                              
// |               | DCVI_TYPEA_DATA2F1[7:0]                                      
// `-+-+-+-+-+-+-+-'                                                              
//                                                                                
#define NV_PTVO_INDIR_DCVI_TYPEA_DATA2F1        159
// #define NV_PTVO_INDIR_DCVI_TYPEA_DATA2F1_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEA_DATA2F1_VALUE_DEFAULT                         0x0 // /* RWI-V */
//
// DCVI_TYPEB_MISC0
// ====
//   DCVI_TYPEB_F0EN - 1 bit.
//   DCVI_TYPEB_F1EN - 1 bit.
//   DCVI_TYPEB_EDGE - 3 bit.
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0|         | DCVI_TYPEB_MISC0[4:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_DCVI_TYPEB_MISC0  160
// #define NV_PTVO_INDIR_DCVI_TYPEB_MISC0_DCVI_TYPEB_F0EN                         0:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_MISC0_DCVI_TYPEB_F0EN_DEFAULT                 0x0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_MISC0_DCVI_TYPEB_F1EN                         1:1 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_MISC0_DCVI_TYPEB_F1EN_DEFAULT                 0x0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_MISC0_DCVI_TYPEB_EDGE                         4:2 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_MISC0_DCVI_TYPEB_EDGE_DEFAULT                 0x5 // /* RWI-V */
//
// DCVI_TYPEB_STARTPOS
// ==========
//   DCVI_TYPEB_STARTPOS -
// 
//   MSB = Most Significant Bits
//   LSB = Most Significant Bits
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0|   | DCVI_TYPEB_STARTPOS[9:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_DCVI_TYPEB_STARTPOS_MSB   161
// #define NV_PTVO_INDIR_DCVI_TYPEB_STARTPOS_MSB_VALUE                            1:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_STARTPOS_MSB_VALUE_DEFAULT                    0x0 // /* RWI-V */ 
//
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | DCVI_TYPEB_STARTPOS[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_DCVI_TYPEB_STARTPOS_LSB   162
// #define NV_PTVO_INDIR_DCVI_TYPEB_STARTPOS_LSB_VALUE                            7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_STARTPOS_LSB_VALUE_DEFAULT                    0x0 // /* RWI-V */
// 
// DCVI_TYPEB_SYMBOLWIDTH
// ==========
//   DCVI_TYPEB_SYMBOLWIDTH -
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | DCVI_TYPEB_SYMBOLWIDTH[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_DCVI_TYPEB_SYMBOLWIDTH    163
// #define NV_PTVO_INDIR_DCVI_TYPEB_SYMBOLWIDTH_VALUE                             7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_SYMBOLWIDTH_VALUE_DEFAULT                     0x0 // /* RWI-V */
//
// DCVI_TYPEB_DATALENGTH
// ==========
//   DCVI_TYPEB_DATALENGTH -
// 
//   MSB = Most Significant Bits
//   LSB = Most Significant Bits
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |0 0 0 0 0 0|   | DCVI_TYPEB_DATALENGTH[9:8]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_DCVI_TYPEB_DATALENGTH_MSB 164
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATALENGTH_MSB_VALUE                          1:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATALENGTH_MSB_VALUE_DEFAULT                  0x0 // /* RWI-V */ 
//
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | DCVI_TYPEB_DATALENGTH[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_DCVI_TYPEB_DATALENGTH_LSB 165
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATALENGTH_LSB_VALUE                          7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATALENGTH_LSB_VALUE_DEFAULT                  0x0 // /* RWI-V */
// 
// DCVI_TYPEB_LINEF0
// ==========
//   DCVI_TYPEB_LINEF0 -
// 
//  7             0
// .-+-+-+-+-+-+-+-.
// |               | DCVI_TYPEB_LINEF0[7:0]
// `-+-+-+-+-+-+-+-'
// 
#define NV_PTVO_INDIR_DCVI_TYPEB_LINEF0 168
// #define NV_PTVO_INDIR_DCVI_TYPEB_LINEF0_VALUE                                  7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_LINEF0_VALUE_DEFAULT                          0x0 // /* RWI-V */
//                                                                         
// DCVI_TYPEB_LINEF1                                                       
// ==========                                                              
//   DCVI_TYPEB_LINEF1 -                                                   
//                                                                         
//  7             0                                                        
// .-+-+-+-+-+-+-+-.                                                       
// |               | DCVI_TYPEB_LINEF1[7:0]                                
// `-+-+-+-+-+-+-+-'                                                       
//                                                                         
#define NV_PTVO_INDIR_DCVI_TYPEB_LINEF1 169
// #define NV_PTVO_INDIR_DCVI_TYPEB_LINEF1_VALUE                                  7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_LINEF1_VALUE_DEFAULT                          0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA0F0                                                          
// ==========                                                                  
//   DCVI_TYPEB_DATA0F0 -                                                      
//                                                                             
//  7             0                                                            
// .-+-+-+-+-+-+-+-.                                                           
// |               | DCVI_TYPEB_DATA0F0[7:0]                                   
// `-+-+-+-+-+-+-+-'                                                           
//                                                                             
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA0F0        170
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA0F0_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA0F0_VALUE_DEFAULT                         0x0 // /* RWI-V */
//                                                                          
// DCVI_TYPEB_DATA1F0                                                       
// ==========                                                               
//   DCVI_TYPEB_DATA1F0 -                                                   
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA1F0[7:0]                                
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA1F0        171
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA1F0_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA1F0_VALUE_DEFAULT                         0x0 // /* RWI-V */
//                                                                          
// DCVI_TYPEB_DATA2F0                                                       
// ==========                                                               
//   DCVI_TYPEB_DATA2F0 -                                                   
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA2F0[7:0]                                
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA2F0        172
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA2F0_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA2F0_VALUE_DEFAULT                         0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA3F0                                                       
// ==========                                                               
//   DCVI_TYPEB_DATA3F0 -                                                   
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA3F0[7:0]                                
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA3F0        173
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA3F0_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA3F0_VALUE_DEFAULT                         0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA4F0                                                       
// ==========                                                               
//   DCVI_TYPEB_DATA4F0 -                                                   
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA4F0[7:0]                                
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA4F0        174
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA4F0_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA4F0_VALUE_DEFAULT                         0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA5F0                                                       
// ==========                                                               
//   DCVI_TYPEB_DATA5F0 -                                                   
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA5F0[7:0]                                
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA5F0        175
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA5F0_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA5F0_VALUE_DEFAULT                         0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA6F0                                                       
// ==========                                                               
//   DCVI_TYPEB_DATA6F0 -                                                   
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA6F0[7:0]                                
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA6F0        176
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA6F0_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA6F0_VALUE_DEFAULT                         0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA7F0                                                       
// ==========                                                               
//   DCVI_TYPEB_DATA7F0 -                                                   
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA7F0[7:0]                                
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA7F0        177
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA7F0_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA7F0_VALUE_DEFAULT                         0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA8F0                                                       
// ==========                                                               
//   DCVI_TYPEB_DATA8F0 -                                                   
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA8F0[7:0]                                
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA8F0        178
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA8F0_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA8F0_VALUE_DEFAULT                         0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA9F0                                                       
// ==========                                                               
//   DCVI_TYPEB_DATA9F0 -                                                   
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA9F0[7:0]                                
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA9F0        179
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA9F0_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA9F0_VALUE_DEFAULT                         0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA10F0                                                          
// ==========                                                               
//   DCVI_TYPEB_DATA10F0 -                                                      
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA10F0[7:0]                                   
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA10F0       180
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA10F0_VALUE                                7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA10F0_VALUE_DEFAULT                        0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA11F0                                                          
// ==========                                                               
//   DCVI_TYPEB_DATA11F0 -                                                      
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA11F0[7:0]                                   
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA11F0       181
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA11F0_VALUE                                7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA11F0_VALUE_DEFAULT                        0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA12F0                                                          
// ==========                                                               
//   DCVI_TYPEB_DATA12F0 -                                                      
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA12F0[7:0]                                   
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA12F0       182
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA12F0_VALUE                                7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA12F0_VALUE_DEFAULT                        0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA13F0                                                          
// ==========                                                               
//   DCVI_TYPEB_DATA13F0 -                                                      
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA13F0[7:0]                                   
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA13F0       183
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA13F0_VALUE                                7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA13F0_VALUE_DEFAULT                        0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA14F0                                                          
// ==========                                                               
//   DCVI_TYPEB_DATA14F0 -                                                      
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA14F0[7:0]                                   
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA14F0       184
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA14F0_VALUE                                7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA14F0_VALUE_DEFAULT                        0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA15F0                                                          
// ==========                                                               
//   DCVI_TYPEB_DATA15F0 -                                                      
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA15F0[7:0]                                   
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA15F0       185
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA15F0_VALUE                                7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA15F0_VALUE_DEFAULT                        0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA16F0                                                          
// ==========                                                               
//   DCVI_TYPEB_DATA16F0 -                                                      
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA16F0[7:0]                                   
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA16F0       186
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA16F0_VALUE                                7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA16F0_VALUE_DEFAULT                        0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA17F0                                                          
// ==========                                                               
//   DCVI_TYPEB_DATA17F0 -                                                      
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA17F0[7:0]                                   
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA17F0       187
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA17F0_VALUE                                7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA17F0_VALUE_DEFAULT                        0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA0F1                                                          
// ==========                                                                  
//   DCVI_TYPEB_DATA0F1 -                                                      
//                                                                             
//  7             0                                                            
// .-+-+-+-+-+-+-+-.                                                           
// |               | DCVI_TYPEB_DATA0F1[7:0]                                   
// `-+-+-+-+-+-+-+-'                                                           
//                                                                             
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA0F1        188
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA0F1_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA0F1_VALUE_DEFAULT                         0x0 // /* RWI-V */
//                                                                          
// DCVI_TYPEB_DATA1F1                                                       
// ==========                                                               
//   DCVI_TYPEB_DATA1F1 -                                                   
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA1F1[7:0]                                
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA1F1        189
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA1F1_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA1F1_VALUE_DEFAULT                         0x0 // /* RWI-V */
//                                                                          
// DCVI_TYPEB_DATA2F1                                                       
// ==========                                                               
//   DCVI_TYPEB_DATA2F1 -                                                   
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA2F1[7:0]                                
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA2F1        190
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA2F1_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA2F1_VALUE_DEFAULT                         0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA3F1                                                       
// ==========                                                               
//   DCVI_TYPEB_DATA3F1 -                                                   
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA3F1[7:0]                                
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA3F1        191
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA3F1_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA3F1_VALUE_DEFAULT                         0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA4F1                                                       
// ==========                                                               
//   DCVI_TYPEB_DATA4F1 -                                                   
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA4F1[7:0]                                
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA4F1        192
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA4F1_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA4F1_VALUE_DEFAULT                         0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA5F1                                                       
// ==========                                                               
//   DCVI_TYPEB_DATA5F1 -                                                   
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA5F1[7:0]                                
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA5F1        193
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA5F1_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA5F1_VALUE_DEFAULT                         0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA6F1                                                       
// ==========                                                               
//   DCVI_TYPEB_DATA6F1 -                                                   
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA6F1[7:0]                                
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA6F1        194
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA6F1_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA6F1_VALUE_DEFAULT                         0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA7F1                                                       
// ==========                                                               
//   DCVI_TYPEB_DATA7F1 -                                                   
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA7F1[7:0]                                
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA7F1        195
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA7F1_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA7F1_VALUE_DEFAULT                         0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA8F1                                                       
// ==========                                                               
//   DCVI_TYPEB_DATA8F1 -                                                   
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA8F1[7:0]                                
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA8F1        196
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA8F1_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA8F1_VALUE_DEFAULT                         0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA9F1                                                       
// ==========                                                               
//   DCVI_TYPEB_DATA9F1 -                                                   
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA9F1[7:0]                                
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA9F1        197
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA9F1_VALUE                                 7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA9F1_VALUE_DEFAULT                         0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA10F1                                                          
// ==========                                                               
//   DCVI_TYPEB_DATA10F1 -                                                      
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA10F1[7:0]                                   
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA10F1       198
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA10F1_VALUE                                7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA10F1_VALUE_DEFAULT                        0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA11F1                                                          
// ==========                                                               
//   DCVI_TYPEB_DATA11F1 -                                                      
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA11F1[7:0]                                   
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA11F1       199
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA11F1_VALUE                                7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA11F1_VALUE_DEFAULT                        0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA12F1                                                          
// ==========                                                               
//   DCVI_TYPEB_DATA12F1 -                                                      
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA12F1[7:0]                                   
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA12F1       200
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA12F1_VALUE                                7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA12F1_VALUE_DEFAULT                        0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA13F1                                                          
// ==========                                                               
//   DCVI_TYPEB_DATA13F1 -                                                      
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA13F1[7:0]                                   
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA13F1       201
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA13F1_VALUE                                7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA13F1_VALUE_DEFAULT                        0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA14F1                                                          
// ==========                                                               
//   DCVI_TYPEB_DATA14F1 -                                                      
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA14F1[7:0]                                   
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA14F1       202
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA14F1_VALUE                                7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA14F1_VALUE_DEFAULT                        0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA15F1                                                          
// ==========                                                               
//   DCVI_TYPEB_DATA15F1 -                                                      
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA15F1[7:0]                                   
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA15F1       203
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA15F1_VALUE                                7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA15F1_VALUE_DEFAULT                        0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA16F1                                                          
// ==========                                                               
//   DCVI_TYPEB_DATA16F1 -                                                      
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA16F1[7:0]                                   
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA16F1       204
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA16F1_VALUE                                7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA16F1_VALUE_DEFAULT                        0x0 // /* RWI-V */
//                                                                             
// DCVI_TYPEB_DATA17F1                                                          
// ==========                                                               
//   DCVI_TYPEB_DATA17F1 -                                                      
//                                                                          
//  7             0                                                         
// .-+-+-+-+-+-+-+-.                                                        
// |               | DCVI_TYPEB_DATA17F1[7:0]                                   
// `-+-+-+-+-+-+-+-'                                                        
//                                                                          
#define NV_PTVO_INDIR_DCVI_TYPEB_DATA17F1       205
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA17F1_VALUE                                7:0 // /* RWIVF */ 
// #define NV_PTVO_INDIR_DCVI_TYPEB_DATA17F1_VALUE_DEFAULT                        0x0 // /* RWI-V */
//
// // *************************************
// Appendix C - Software Programming Guide
// // *************************************
// 
// 
// NV_PTVO_CONTROL_MASTER_CONTROL Bit
// 
// There is a master enable for the tvo block that resides in the NV_PTVO_CONTROL reg. 
// This bit enable allows posting of a number of registers that have been programmed in 
// the TVO block. In order to prevent unstable things from happening in the logic, 
// software should turn off the master enable, wait for vsync, write to the appropriate 
// registers, and then turn the enable back on. Also, when this bit is 
// not enabled, the HS block will sink all data from the display controller and no data will pass on 
// through to the VS, which ultimately means no data is passing to the encoder.
// 
// HSCALE PROGRAMMING
// 
// There is an enable for the horizontal scaler in the NV_PTVO_CONTROL reg. When set 
// to 0, this bit allows all of the data in the HS block to pass through untouched. 
// If the bit is set to 1, then the HS will filter the data before sending it on the VS.
// The HS monitors the master control bit in the control register to post some of its 
// registers on vsync and to determine whether to sink data from the display controller or to allow 
// the data to pass to the VS. 
// 
// The source size for the horizontal filter is controlled by the output of the DISPLAY. 
// Any number of pixels can be sent in, up to a max of 1024.
// 
// The destination size must be programmed into the NV_PTVO_HRES_PIXELS and the maximum 
// size is 720 pixels. 
// 
// When overscan is enabled in the NV_PTVO_CONTROL reg, NV_PTVO_CONTROL_OVERSCAN, 
// then the destination size is calculated by the following algorithm : 
// 
//   NV_PTVO_HRES_PIXELS reg * NV_PTVO_OVERSCAN_COMP reg rounded to nearest double pixel
//    and 720 pixels max. 
// 
// When overscan is not enabled then the number of output pixels will be equal to the 
// NV_PTVO_HRES_PIXELS reg rounded to the nearest double pixel (but not more than 720 
// pixels).
// 
// The horizontal scaling and filtering is based on a 5 tap filter that is 
// controlled by 4 different filter modes available in the NV_PTVO_CONTROL reg, 
// NV_PTVO_CONTROL_FILTER_MODE : 
// 
//    NV_PTVO_CONTROL_FILTER_MODE_PTSAMPLE -- no filtering, pixels are dropped
//    NV_PTVO_CONTROL_FILTER_MODE_LOWPASS1 -- Lowpass filter,some flicker reduction
//    NV_PTVO_CONTROL_FILTER_MODE_LOWPASS2 -- Heavier lowpass filter with more flicker 
//              reduction
//    NV_PTVO_CONTROL_FILTER_MODE_CUSTOM   -- requires setting of filter control 
//              point registers for controlling the filter weights.
// 
// Software must program one of these options and, if the custom mode is selected, 
// program the corresponding filter regs. 
// 
// 
// VSCALE PROGRAMMING
// 
// There is an enable for the vertical scaler in the NV_PTVO_CONTROL reg. When set 
// to 0, this bit allows all of the data in the VS block to pass through untouched. 
// If the bit is set to 1, then the VS will filter the data before sending it on the 
// ENCODER. 
// 
// The VS does not monitor the master control bit in the control register. 
// 
// The source size for the vertical filter is controlled by the output of the DISPLAY. 
// Any number of lines up to 768 can be sent in. The block will not support vertical 
// source sizes greater than 768 due to bandwidth issues.
// 
// The destination size must be programmed into the NV_PTVO_VRES_LINES and the maximum 
// size anticipated is 288 (PAL), although from a design point of view, larger sizes 
// can be supported.
// 
// When overscan is enabled in the NV_PTVO_CONTROL reg, NV_PTVO_CONTROL_OVERSCAN, 
// then the destination size is calculated by the following algorithm : 
// 
//    NV_PTVO_VRES_LINES reg * NV_PTVO_OVERSCAN_COMP reg rounded to the nearest integer 
//              (no maximum clamping is applied)
// 
// When overscan is not enabled then the number of output lines will be equal to the 
// NV_PTVO_VRES_LINES reg.
// 
// The vertical scaling and filtering is based off on a 5 tap filter that is controlled 
// by 4 different filter modes available in the NV_PTVO_CONTROL reg, 
// NV_PTVO_CONTROL_FILTER_MODE : 
// 
//    NV_PTVO_CONTROL_FILTER_MODE_PTSAMPLE -- no filtering, pixels are dropped
//    NV_PTVO_CONTROL_FILTER_MODE_LOWPASS1 -- Lowpass filter,some flicker reduction
//    NV_PTVO_CONTROL_FILTER_MODE_LOWPASS2 -- Heavier lowpass filter with more flicker 
//              reduction
//    NV_PTVO_CONTROL_FILTER_MODE_CUSTOM   -- requires setting of filter control 
//              point registers for controlling the filter weights.
// 
// Software must program one of these options and, if the custom mode is selected, 
// program the corresponding filter regs. 
// 
// ENCODER PROGRAMMING
// 
// Details of the programmable registers in the Zoran encoder core can be found in 
// the Zoran documentation in the perforce tree:
//      //hw/nv5x/vmod/disp/or/cve5_2005_04_29/doc/cve5_registerspec.doc
// 
// Here is a table taken from Zoran documentation on how to program the ENCODER for the
// various PAL and NTSC modes;
// 
// ====================================================================================
// CVE5 Register Spec 3.21.1    Colour Standards without Macrovision(1)         page 52
// ====================================================================================
// ========             ====        ===          =====       =====       ======      =====
// Register             NTSC        PAL          PAL-M       PAL-N       PAL-CN      SECAM
// ========             ====        ===          =====       =====       ======      =====
// Clock Rate 
// ==========
// Datapath Clock       54MHz       54MHz        54MHz       54MHz       54MHz       54MHz
// Control Clock        27MHz       27MHz        27MHz       27MHz       27MHz       27MHz
// Register   
// ========
// chroma_freq          0x10F83E0Fh 0x1504C566h  0x10F77D2h  0x1504C566h 0x10FB4A23h 0x14E38E39h
// chroma_freq2         n/a         n/a          n/a         n/a         n/a         0x1425ED09h
// chroma_phase         0           0            0           0           0           0
// cphase_rst           2           0            0           0           0           0
// trisync_mode         0           0            0           0           0           0
// progressive_mode     0           0            0           0           0           0
// pal_mode             0           1            1           1           1           1
// secam_mode           0           0            0           0           0           1
// cr_gain              139         148          139         139         148         117
// cb_gain              139         148          139         139         148         96
// cr_burst_amp         0           31           29          29          31          0
// cb_burst_amp         60          44           42          42          44          0
// sys625_50            0           1            0           1           1           1
// vsync5               0           1            0           0           1           1
// num_lines            525         625          525         625         625         625
// firstvideoline       21          23           21          23          23          23
// hsync_width          126         126          126         126         126         126
// burst_width          68          64           68          64          68          64
// back_porch           118         138          118         138          138        138
// front_porch          32          24           32          24          24          24
// breeze_way           22          26           18          26          26          26
// activeline           1440        1440         1440        1440        1440        1440
// blank_level          240         251          240         240         251         251
// vbi_blank_level      240         251          240         240         251         251
// black_level          282         251          282         282         251         251
// white_level          800         800          800         800         800         800
// sync_level           16          16           16          16          16          16
// sync_high_level      n/a         n/a          n/a         n/a         n/a         n/a 
//
// ====================================================================================
// CVE5 Register Spec 3.21.2   Colour Standards without Macrovision (2)        Page 53
// ====================================================================================
// ========             ====        ====        =====
// Register             480p        720p        1080i
// ========             ====        ====        =====
// Clock Rate
// ==========
// Datapath Clock       54MHz       148.5MHz    148.5MHz
// Control Clock        54MHz       74.25MHz    74.25MHz
// Register
// ========
// chroma_freq          n/a         n/a         n/a
// chroma_freq2         n/a         n/a         n/a
// chroma_phase         n/a         n/a         n/a
// cphase_rst           n/a         n/a         n/a
// trisync_mode         0           1           1
// progressive_mode     1           1           0
// pal_mode             0           0           0
// secam_mode           0           0           0
// cr_gain              139         139         139
// cb_gain              139         139         139
// cr_burst_amp         n/a         n/a         n/a
// cb_burst_amp         n/a         n/a         n/a
// sys625_50            0           0           0
// vsync5               0           0           0
// num_lines            525         750         1125
// firstvideoline       42          25          20
// hsync_width          126         80          88
// burst_width          68          8           8
// back_porch           118         220         148
// front_porch          32          70          44
// breeze_way           22          8           8
// activeline           1440        1280        1920
// blank_level          251         251         251
// vbi_blank_level      251         251         251
// black_level          251         251         251
// white_level          800         800         800
// sync_level           16          16          16
// sync_high_level      n/a         486         486
// 
// ====================================================================================
// CVE5 Register Spec 3.21.3 Colour standards Level with Macrovision         Page 53
// ====================================================================================
// There are two ways of implementatio of the macrovision level.  The old way of 
// implementation (mv_old = 1) is having the back porch pulse level to be always at the
// same level regardless of whether the blanking level is reduced.  The new way of 
// implementation (mv_old = 1) will have the back porch pulse level relative to the 
// current blanking level in the region.  Also, the new implementation is sensitive to 
// n0[1:0] sync amplitude reduction parameters.  If sync amplitude reduction is required, 
// then the white level, blank_level, black_level will subtract the mv_offset_level to 
// create the correct amplitude reduction level.
//
// ====================================================================================
// CVE5 Register Spec 3.21.3.1 MV_OLD = 1                                      Page 54
// ====================================================================================
// ========        ====     =====================   ===     =====   =====   ======  =====      
// Register        NTSC     NTSC Progressive Scan   PAL     PAL-M   PAL-N   PAL-CN  SECAM
// ========        ====     =====================   ===     =====   =====   ======  =====      
// white_level     800      800                     753     800     800     753     753
// black_level     282      282                     204     282     282     204     204
// vbi_blank_level 296      296                     251     296     296     251     251
// blank_level     240      240                     204     240     240     204     204
// sync_level      72       72                      16      72      72      16      16
// agc_pulse_level 164      164                     160     164     160     160     160
// bp_pulse_level  200      200                     189     200     200     189     189
//
// Note : the agc_pulse_level and the bp_pulse_level registers are 8-bits in width but 
// are shifted left by 2 to fill a full 10 bit number.  They differ in how they are 
// refereneced.  The tip of the AGC pulse will be located at 
// (agc_pulse_level * 4 + vbi_blank_level), while the tip of the EOFBP pulse tip will be 
// located at (bp_pulse_level * 4).
//
// ====================================================================================
// CVE5 Register Spec 3.21.3.2 MV_OLD = 0                                      Page 54
// ====================================================================================
// ========        ====     =====================   ===     =====   =====   ======  =====      
// Register        NTSC     NTSC Progressive Scan   PAL     PAL-M   PAL-N   PAL-CN  SECAM
// ========        ====     =====================   ===     =====   =====   ======  =====      
// white_level     856      800                     800     856     856     753     753
// black_level     338      282                     251     338     338     204     204
// vbi_blank_level 296      240                     251     296     296     251     251
// blank_level     296      240                     251     296     296     204     204
// sync_level      72       16                      16      72      72      16      16
// agc_pulse_level 164      164                     160     164     164     160     160
// bp_pulse_level  140      140                     137     140     140     137     137
// mv_offset_level 56       56                      47      56      56      47      47
//
// Note : the agc_pulse_level and the bp_pulse_level registers are 8-bits in width but 
// are shifted left by 2 to fill a full 10 bit number.  They differ in how they are 
// refereneced.  The tip of the AGC pulse will be located at 
// (agc_pulse_level * 4 + vbi_blank_level), while the tip of the EOFBP pulse tip will be 
// located at (bp_pulse_level * 4 + vbi_blank_level / blank_level).
//
// ====================================================================================
// CVE5 Register Spec 3.21.4 WSS / CGMS                                      Page 55
// ====================================================================================
// ========     ==========  ===========     ==========      ======
// Register     WSS (576i)  CGMS (480i)     IEC61880-2      CGMS-A
//              Rec ITU-R   EIAJ            (480p)          625p
//              BT.1119-2   CPR-1204
// ========     ==========  ===========     ==========      ======
// progressive  0           0               1               1
// wss_type     1           0               0               1
// wss_clkbyp   0           1/0             0               0
// wss_clock    0x17B       0x10F           0x276           0x2f6
// wss_edge     6           5               5               5
// wss_level    642         632             632             642
// wss_linef0,  22          19              40              45
// wss_linef1
//
// ====================================================================================
// CVE5 Register Spec 3.21.5 Closed Captioning                               Page 55
// ====================================================================================
// ========         =================       ===========
// Register         North American CC       European CC
//                  (EIA 608) 
// ========         =================       ===========
// cc_clock         0x0E3                   0x0E5
// cc_level         520                     526
// cc_linef0,       20                      21
// cc_linef1
// cc_data_repeat   0                       0
//
// ====================================================================================
// CVE5 Register Spec 3.21.6 Teletext                                        Page 55
// ====================================================================================
// ========         =========   =========   ====    ========    ======= ====
// Register         625A        625B        625C    525B        525C    525D
//                  (Antiope)   (WST 625)           (WST 525)   (NABTS)
// ========         =========   =========   ====    ========    ======= ====
// tt_clock         0x3AD       0x41C       0x366   0x365       0x365   0x365
// tt_level         773         613         635     644         632     632
// tt_edge          7           7           7       7           7       7
// tt_linef(X)start 5           5           5       9           9       9
// tt_linef(X)end   21          21          21      20          20      20
// tt_linedisable   0x0000      0x0000      0x0000  0x0000      0x0000  0x0000
// tt_startpos      66          72          60      55          60      56
// tt_datalength    37          42          34      34          33      34
// tt_fcode         0xE7        0x27        0xE7    0x27        0xE7    0xA7
// tt_data_all      0           0           0       0           0       0
//
// ===============================================================================
// CRC CHECKSUM CAPTURE PROGRAMMING
// 
// To capture CRC checksums, the programmer will typically set both the
// VSYNC_CAPTURE bit and the TRIGGER_CAPTURE bit in the  CRC_CONTROL register
// to ENABLE. Typically, also, the FIELD1 and FIELD2 bits will both be set
// to enable.
// 
// When vsync_capture is enabled, the vsync_crc for each section of the
// tvo can be read after each vsync (starting with the second vsync after
// the master enable is set). This may be done either with a vsync interrupt
// or by polling status. Note, that no explicit clearing of the crc is
// required. It will be computed every field and at vsync, the software-accessible
// register will reflect the checksum for the field which has just
// completed and can be compared to the expected value from the cmodel.
// 
// If desired, the FIELD1 and FIELD2 bits can be used to enable the checksum
// only for the desired field. For example, if FIELD1 is enabled, but not
// FIELD2, then the checksum value at the end of field1 will reflect the
// field which has just completed, but at the end of field2 the value will 
// be unchanged. This is useful if one wishes to send out the same data
// for every frame and continuously check the checksum against just one expected
// value.
// 
// The trigger capture mode is used to narrow down when the bad data has occurred.
// To use this mode, set the TRIGGER_PIXELS_VALUE for the corresponding 
// section to the number of pixels on which to perform the checksum. The 
// TRIGGER_CRC checksum will be computed on the number of pixels specified,
// starting with the first pixel. The software-accessible register will be
// updated at each vsync with the checksum computed during the field which
// just completed. The FIELD1 and FIELD2 enable bits also apply.
// 
// The vsync mode and trigger mode function independently, so in debug mode,
// it may be useful to leave them both enabled. A TRIGGER_PIXELS_VALUE equal
// to 0, effectively disables the trigger mode.
// 
// Cautionary note: the update of the crc registers for both vsync and trigger
// modes is based on an internal vsync signal, rather than the DISPALY or TVO vsync 
// per se. It is safe to wait till the end-of-V-blanking for reading the crc
// signature values calculated for the previous TV field.
// 
// 
// ENHANCEMENTS (from NV17)
// 
//   Added mode to automatically calculate the vertical initial phase.
//   Added read back of vertical initial phase.
// 
// 
// PROGRAMMING CHANGES (from NV17)
// 
// 1. Fix for top/bottom flicker must be enabled int the NV_PTVO_VFILTCTRL register.
// it is expected that both NV_PTVO_VFILTCTRL_FILTER_WITH_OSCAN and
// NV_PTVO_VFILTCTRL_FILTER_OSCAN_LINES will always be enabled for best results.
// The previous flicker clamp mode should no longer be enabled - set these
// register fields to 0:
//      NV_PTVO_VPHASE1_OVERRIDE_CLAMPFIRST_FIELD1 
//      NV_PTVO_VPHASE1_OVERRIDE_CLAMPLAST_FIELD1
//      NV_PTVO_VPHASE2_OVERRIDE_CLAMPFIRST_FIELD2
//      NV_PTVO_VPHASE2_OVERRIDE_CLAMPLAST_FIELD2
// 
// 2. The fields for NV_PTVO_OVERSCAN_COLOR_CB and NV_PTVO_OVERSCAN_COLOR_CR
// have been swapped to be compatible with the rtl. Binary code will be
// forward compatible and requirs no change. This may require some attention
// in source code if any software workaround was done. (To the best of my 
// knowledge, there is no code that reprograms these fields to different values,
// so this may not have any effect).
// 
// 3. One will probably want to enable automatic calculation of the vertical 
// initial phase.  Set NV_PTVO_VFILTCTRL_AUTOCALC_VPHASE to 
// NV_PTVO_VFILTCTRL_AUTOCALC_VPHASE_ENABLE and set 
// NV_PTVO_VFILTCTRL_AUTOCALC_VPHASE_TOP as described under the register 
// description.
// 
// 
// ENHANCEMENTS (from NV30)
// 
//      Added automatic computation of filter control point tables with sharpness/blur
//      control. (Provides easier method for adjusting strength of filters).
//      
//      Increased override for horizontal source size override to 12 bits. (Only used,
//      if at all, for debug).
// 
//      Added read-back registers for horizontal and vertical source size (for debug).
// 
// PROGRAMMING CHANGES (from NV30)
// 
// 1. One will probably want to take advantage of the new automatic filter
// computation mode. For the driver, it is not necessary, but it will allow for
// more flexibility in filter settings, possibly a higher quality image, and a much
// easier way to make adjustments to the filter settings. 
// 
// To use this mode, set the following bits:
// 
//      NV_PTVO_CONTROL_HAUTOFILT to NV_PTVO_CONTROL_HAUTOFILT_ENABLE
//      NV_PTVO_CONTROL_VAUTOFILT to NV_PTVO_CONTROL_VAUTOFILT_ENABLE
// 
// For the driver, the ticks on the flicker filter slider can be set to correspond
// to particular values of the blur registers (experimentation will be needed to find
// the best settings). Alternatively, we could expose the full range of the blur 
// registers to the user via a continuous slider.
// 
// 
//
// 
// // ****************************************************
// Appendix D - Selection of clock frequencies for AP15
// // ****************************************************
// 
// AP15 uses input-FIFO, so Display module and TVO-Scaler module may use independent 
// clock sources.
//
// cve5 vs. TVO-Scaler clock frequencies
//
//   cve5 is driven by 27MHz clock.
//   Given that a source image is HSRES pixels x VSRES lines.
//   What is the minimum TVO clock frequency that satisfies cve5's pixel feed requirement?
//
// Let Ttvo denote clock period of TVO clock.
// Let Tcve denote clock period of CVE clock.  (37 nanosecond)
//
// Let HDRES and VDRES denote active pixels per line and active lines per field to be 
// supplied to cve5.
//   HDRES = 720,
//   VDRES = 240 and 286 for NTSC and PAL.
//
// Maximum number of source lines to be processed per 1 active destination line is,
//   USLine = ceil(VSRES / VDRES)   
// Time required by the HScaler to process 1 source line is,
//   UHSProc = (HSPrepT + max(HSRES, HDRES)) * Ttvo
//       where HSPrepT is various preparation time for the line processing and 
//             HSPrepT = 50   (approximately) in the current TVO design
//
// VScaler handles time-multiplexed 4:2:2 YUV.
// Time required by the VScaler to produce 1 destination line is,
//   UVSProc = (VSPrepT + 2*HDRES) * Ttvo
//       where VSPrepT is various preparation time for the line processing and
//             VSPrepT = 30  (approximately) in the current design
//
// When VScaler need to use a line HScaler is currently processing, VScaler must start at
// least HS2VSWaitT after HScaler started.
//   HS2VSWaitT = 50*Ttvo (approximately) in the current design
//
// When HScaler need to write the output to a line-buffer VScaler is currently using,
// HScaler must wait at least VS2HSWaitT after VScaler finished.
//   VS2HSWaitT = 20*Ttvo (approximately) in the current design
//
//
// Tightest processing sequence:
// VScaling line processing occurs once per cve5 line period, HtvoT, immediately after
// the start of H-Blanking.
// VScaling has started for this destination line, and there are USLine source lines to 
// be processed for the next destination line.
//
// In one cve5 line period, HcveT, there must be,
//   1. one VScaling line processing completed, and then wait for VS2HSWait and then
//   2. (USLine - 1) repeated H-Scaling line processing completed , and then
//   3. one H-Scaling line processing is at least HS2VSWaitT progressed 
//
//
// Let NTVOproc denote number of TVO clock periods required to complete the tightest 
// line processing sequence.
//
//   NTVOproc = (VSPrepT + 2*HDRES) + VS2HSWait 
//                   + (ceil(VSRES / VDRES) - 1) * (HSPrepT + max(HSRES, HDRES))
//                   + HS2VSWait
//       where,
//          ceil (A) is smallest integer greater than or equal to A,
//          max (A, B) is greater or equal one among A and B.
//
// cve5's line period, HcveT, equals to 1716 or 1728 of CVE clock periods, respectively
// for NTSC and PAL.
// So, a limiting condition that the tightest line processing sequence will complete 
// within one cve5 line period is,
//   NTVOproc * Ttvo <=  NHcve * Tcve
//       where  NHcve equals to 1716 and 1728 for NTSC and PAL.
// Hence, lower bound frequency, MinFtvo, of TVO clock is given by,
//
//   MinFtvo >= (NTVOproc / NHcve) * Fcve
//       where Fcve is 27 MHz. 
//
// Note that MinFtvo is derived from the worst-case scenario and some Ftvo frequency 
// slightly lower than this may still be usable.
//
// When "overscan_compensation_factor", Oscan_Comp, of less than 1.0 is applied, it in 
// effect reduces HDRES and VDRES values in the above formulas.
//   effective-HDRES = round (HDRES * Oscan_Comp),
//   effective_VDRES = round (VDRES * Oscan_Comp)
//       where round (A) is integer derived from real A after rounding.
// (Note that this is not exactly how Oscan_Comp is used, but a good enough approximation 
// for this purpose.)     
//
// When HSRES < HDRES, display clock, Fdisp, can be slower than TVO clock Ftvo.
//    MinFdisp >= min ( 1.0, HSRES / HDRES) * MinFtvo
//        where min (A, B) is lesser or equal one among A and B.
//
//
// Example:
//   HSRES, VSRES, HDRES, VDRES, and OSComp are given.
//   eHDRES = round (HDRES * OSComp)
//   eVDRES = round (VDRES * OSComp)
//   hnum = ( if (eHDRES >= HSRES)  eHDRES  else HSRES)
//   nhcve = ( if (TV525) 2 * 858 else 2 * 864)
//       where TV525 = 1 for NTSC and 0 for PAL
//
//   MinFtvo = 27 * (2 * eHDRES + (ceil (VSRES / eVDRES) - 1) * (hnum + 50) + 100) / nhcve [MHz]
//   MinFdisp = min (1.0, HSRES / eHDRES) * FtvoMin 
//
// VGA (640 x 480) to NTSC (720 * 240) with OSComp = 1.0
//   MinFtvo = 27 * (2 * 720 + (ceil (480 / 240) - 1) * ( 720 + 50) + 100) / (2 * 858) = 36.35 MHz
//   MinFdisp = (640 / 720) * FtvoMin = 32.31 MHz
// 
// VGA (640 x 480) to PAL (720 * 286) with OSComp = 1.0
//   MinFtvo = 27 * (2 * 720 + (ceil (480 / 286) - 1) * ( 720 + 50) + 100) / (2 * 864) = 36.10 MHz
//   MinFdisp = (640 / 720) * FtvoMin = 32.09 MHz    

// Packet DISPLAY2TVO_DATA
#define DISPLAY2TVO_DATA_SIZE 25

// R component
#define DISPLAY2TVO_DATA_DATA_R_SHIFT                   _MK_SHIFT_CONST(0)
#define DISPLAY2TVO_DATA_DATA_R_FIELD                   (_MK_MASK_CONST(0xff) << DISPLAY2TVO_DATA_DATA_R_SHIFT)
#define DISPLAY2TVO_DATA_DATA_R_RANGE                   _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define DISPLAY2TVO_DATA_DATA_R_ROW                     0

// G component
#define DISPLAY2TVO_DATA_DATA_G_SHIFT                   _MK_SHIFT_CONST(8)
#define DISPLAY2TVO_DATA_DATA_G_FIELD                   (_MK_MASK_CONST(0xff) << DISPLAY2TVO_DATA_DATA_G_SHIFT)
#define DISPLAY2TVO_DATA_DATA_G_RANGE                   _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define DISPLAY2TVO_DATA_DATA_G_ROW                     0

// B component
#define DISPLAY2TVO_DATA_DATA_B_SHIFT                   _MK_SHIFT_CONST(16)
#define DISPLAY2TVO_DATA_DATA_B_FIELD                   (_MK_MASK_CONST(0xff) << DISPLAY2TVO_DATA_DATA_B_SHIFT)
#define DISPLAY2TVO_DATA_DATA_B_RANGE                   _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define DISPLAY2TVO_DATA_DATA_B_ROW                     0

#define DISPLAY2TVO_DATA_LINE_START_SHIFT                       _MK_SHIFT_CONST(24)
#define DISPLAY2TVO_DATA_LINE_START_FIELD                       (_MK_MASK_CONST(0x1) << DISPLAY2TVO_DATA_LINE_START_SHIFT)
#define DISPLAY2TVO_DATA_LINE_START_RANGE                       _MK_SHIFT_CONST(24):_MK_SHIFT_CONST(24)
#define DISPLAY2TVO_DATA_LINE_START_ROW                 0


//
// REGISTER LIST
//
#define LIST_ARTVO_REGS(_op_) \
_op_(TVO_CTXSW_0) \
_op_(TVO_SIGNAL_RAISE_0) \
_op_(TVO_INT_STATUS_0) \
_op_(TVO_INT_MASK_0) \
_op_(TVO_INT_ENABLE_0) \
_op_(TVO_CONTROL_0) \
_op_(TVO_CONTROL_OUT_0) \
_op_(TVO_OVERSCAN_COMP_0) \
_op_(TVO_OVERSCAN_COLOR_0) \
_op_(TVO_HSCALE_STATUS_0) \
_op_(TVO_VSCALE_STATUS_0) \
_op_(TVO_HPOS_0) \
_op_(TVO_VPOS_0) \
_op_(TVO_ENCODER_REGISTER_0) \
_op_(TVO_ENCODER_STATUS1_0) \
_op_(TVO_ENCODER_STATUS2_0) \
_op_(TVO_ENCODER_STATUS3_0) \
_op_(TVO_TELETEXT0_0) \
_op_(TVO_TELETEXT1_0) \
_op_(TVO_TELETEXT2_0) \
_op_(TVO_TELETEXT3_0) \
_op_(TVO_ENCODER_DEBUG_0) \
_op_(TVO_INPUT_COLOR_0) \
_op_(TVO_CRC_CONTROL_0) \
_op_(TVO_INPUT_VSYNC_CRC_0) \
_op_(TVO_HSCALE_VSYNC_CRC_0) \
_op_(TVO_VSCALE_VSYNC_CRC_0) \
_op_(TVO_OUTPUT_VSYNC_CRC_0) \
_op_(TVO_INPUT_TRIGGER_CRC_0) \
_op_(TVO_HSCALE_TRIGGER_CRC_0) \
_op_(TVO_VSCALE_TRIGGER_CRC_0) \
_op_(TVO_OUTPUT_TRIGGER_CRC_0) \
_op_(TVO_INPUT_TRIGGER_PIXELS_0) \
_op_(TVO_HSCALE_TRIGGER_PIXELS_0) \
_op_(TVO_VSCALE_TRIGGER_PIXELS_0) \
_op_(TVO_OUTPUT_TRIGGER_PIXELS_0) \
_op_(TVO_HPHASE_0) \
_op_(TVO_HRES_0) \
_op_(TVO_HFILTER_Y_W00_0) \
_op_(TVO_HFILTER_Y_W01_0) \
_op_(TVO_HFILTER_Y_W02_0) \
_op_(TVO_HFILTER_Y_W03_0) \
_op_(TVO_HFILTER_Y_W04_0) \
_op_(TVO_HFILTER_Y_W05_0) \
_op_(TVO_HFILTER_Y_W06_0) \
_op_(TVO_HFILTER_Y_PW00_0) \
_op_(TVO_HFILTER_Y_PW01_0) \
_op_(TVO_HFILTER_Y_PW02_0) \
_op_(TVO_HFILTER_Y_PW03_0) \
_op_(TVO_HFILTER_Y_PW04_0) \
_op_(TVO_HFILTER_Y_PW05_0) \
_op_(TVO_HFILTER_Y_PW06_0) \
_op_(TVO_HFILTER_Y_W10_0) \
_op_(TVO_HFILTER_Y_W11_0) \
_op_(TVO_HFILTER_Y_W12_0) \
_op_(TVO_HFILTER_Y_W13_0) \
_op_(TVO_HFILTER_Y_W14_0) \
_op_(TVO_HFILTER_Y_W15_0) \
_op_(TVO_HFILTER_Y_W16_0) \
_op_(TVO_HFILTER_Y_PW10_0) \
_op_(TVO_HFILTER_Y_PW11_0) \
_op_(TVO_HFILTER_Y_PW12_0) \
_op_(TVO_HFILTER_Y_PW13_0) \
_op_(TVO_HFILTER_Y_PW14_0) \
_op_(TVO_HFILTER_Y_PW15_0) \
_op_(TVO_HFILTER_Y_PW16_0) \
_op_(TVO_HFILTER_C_W00_0) \
_op_(TVO_HFILTER_C_W01_0) \
_op_(TVO_HFILTER_C_W02_0) \
_op_(TVO_HFILTER_C_W03_0) \
_op_(TVO_HFILTER_C_W04_0) \
_op_(TVO_HFILTER_C_W05_0) \
_op_(TVO_HFILTER_C_W06_0) \
_op_(TVO_HFILTER_C_PW00_0) \
_op_(TVO_HFILTER_C_PW01_0) \
_op_(TVO_HFILTER_C_PW02_0) \
_op_(TVO_HFILTER_C_PW03_0) \
_op_(TVO_HFILTER_C_PW04_0) \
_op_(TVO_HFILTER_C_PW05_0) \
_op_(TVO_HFILTER_C_PW06_0) \
_op_(TVO_HFILTER_C_W10_0) \
_op_(TVO_HFILTER_C_W11_0) \
_op_(TVO_HFILTER_C_W12_0) \
_op_(TVO_HFILTER_C_W13_0) \
_op_(TVO_HFILTER_C_W14_0) \
_op_(TVO_HFILTER_C_W15_0) \
_op_(TVO_HFILTER_C_W16_0) \
_op_(TVO_HFILTER_C_PW10_0) \
_op_(TVO_HFILTER_C_PW11_0) \
_op_(TVO_HFILTER_C_PW12_0) \
_op_(TVO_HFILTER_C_PW13_0) \
_op_(TVO_HFILTER_C_PW14_0) \
_op_(TVO_HFILTER_C_PW15_0) \
_op_(TVO_HFILTER_C_PW16_0) \
_op_(TVO_HDEBUG_0) \
_op_(TVO_HPHASE_OVERRIDE_0) \
_op_(TVO_HINCR_OVERRIDE_0) \
_op_(TVO_HSRES_OVERRIDE_0) \
_op_(TVO_VPHASE_FIELD1_0) \
_op_(TVO_VPHASE_FIELD2_0) \
_op_(TVO_VRES_0) \
_op_(TVO_VFILTER_YC_W00_0) \
_op_(TVO_VFILTER_YC_W01_0) \
_op_(TVO_VFILTER_YC_W02_0) \
_op_(TVO_VFILTER_YC_W03_0) \
_op_(TVO_VFILTER_YC_W04_0) \
_op_(TVO_VFILTER_YC_W05_0) \
_op_(TVO_VFILTER_YC_W06_0) \
_op_(TVO_VFILTER_YC_PW00_0) \
_op_(TVO_VFILTER_YC_PW01_0) \
_op_(TVO_VFILTER_YC_PW02_0) \
_op_(TVO_VFILTER_YC_PW03_0) \
_op_(TVO_VFILTER_YC_PW04_0) \
_op_(TVO_VFILTER_YC_PW05_0) \
_op_(TVO_VFILTER_YC_PW06_0) \
_op_(TVO_VFILTER_YC_W10_0) \
_op_(TVO_VFILTER_YC_W11_0) \
_op_(TVO_VFILTER_YC_W12_0) \
_op_(TVO_VFILTER_YC_W13_0) \
_op_(TVO_VFILTER_YC_W14_0) \
_op_(TVO_VFILTER_YC_W15_0) \
_op_(TVO_VFILTER_YC_W16_0) \
_op_(TVO_VFILTER_YC_PW10_0) \
_op_(TVO_VFILTER_YC_PW11_0) \
_op_(TVO_VFILTER_YC_PW12_0) \
_op_(TVO_VFILTER_YC_PW13_0) \
_op_(TVO_VFILTER_YC_PW14_0) \
_op_(TVO_VFILTER_YC_PW15_0) \
_op_(TVO_VFILTER_YC_PW16_0) \
_op_(TVO_VDEBUG_0) \
_op_(TVO_VPHASE1_OVERRIDE_0) \
_op_(TVO_VPHASE2_OVERRIDE_0) \
_op_(TVO_VINCR_OVERRIDE_0) \
_op_(TVO_VSRES_OVERRIDE_0) \
_op_(TVO_VFILTCTRL_0) \
_op_(TVO_HFILTCTRL_0) \
_op_(TVO_VSTATUS_IPHASE_0) \
_op_(TVO_VBLUR_0) \
_op_(TVO_HYBLUR_0) \
_op_(TVO_HCBLUR_0) \
_op_(TVO_VSTATUS_VSRES_0) \
_op_(TVO_HSTATUS_HSRES_0) \
_op_(TVO_CSC_RGB2Y_COEFF1_0) \
_op_(TVO_CSC_RGB2Y_COEFF2_0) \
_op_(TVO_CSC_RGB2U_COEFF1_0) \
_op_(TVO_CSC_RGB2U_COEFF2_0) \
_op_(TVO_CSC_RGB2V_COEFF1_0) \
_op_(TVO_CSC_RGB2V_COEFF2_0) \
_op_(TVO_DAC_TEST_CONTROL_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_TVO        0x00000000

//
// ARTVO REGISTER BANKS
//

#define TVO0_FIRST_REG 0x0000 // TVO_CTXSW_0
#define TVO0_LAST_REG 0x0000 // TVO_CTXSW_0
#define TVO1_FIRST_REG 0x0002 // TVO_SIGNAL_RAISE_0
#define TVO1_LAST_REG 0x0002 // TVO_SIGNAL_RAISE_0
#define TVO2_FIRST_REG 0x0020 // TVO_INT_STATUS_0
#define TVO2_LAST_REG 0x002b // TVO_ENCODER_REGISTER_0
#define TVO3_FIRST_REG 0x002d // TVO_ENCODER_STATUS1_0
#define TVO3_LAST_REG 0x00b3 // TVO_DAC_TEST_CONTROL_0

#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif

#endif // ifndef ___ARTVO_H_INC_
