// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// CONTROL_BUS
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x14 : Data signal of rows
//        bit 31~0 - rows[31:0] (Read/Write)
// 0x18 : reserved
// 0x1c : Data signal of cols
//        bit 31~0 - cols[31:0] (Read/Write)
// 0x20 : reserved
// 0x40 ~
// 0x5f : Memory 'par_V' (28 * 8b)
//        Word n : bit [ 7: 0] - par_V[4n]
//                 bit [15: 8] - par_V[4n+1]
//                 bit [23:16] - par_V[4n+2]
//                 bit [31:24] - par_V[4n+3]
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XFILTER2D_HLS_5_CONTROL_BUS_ADDR_AP_CTRL    0x00
#define XFILTER2D_HLS_5_CONTROL_BUS_ADDR_GIE        0x04
#define XFILTER2D_HLS_5_CONTROL_BUS_ADDR_IER        0x08
#define XFILTER2D_HLS_5_CONTROL_BUS_ADDR_ISR        0x0c
#define XFILTER2D_HLS_5_CONTROL_BUS_ADDR_ROWS_DATA  0x14
#define XFILTER2D_HLS_5_CONTROL_BUS_BITS_ROWS_DATA  32
#define XFILTER2D_HLS_5_CONTROL_BUS_ADDR_COLS_DATA  0x1c
#define XFILTER2D_HLS_5_CONTROL_BUS_BITS_COLS_DATA  32
#define XFILTER2D_HLS_5_CONTROL_BUS_ADDR_PAR_V_BASE 0x40
#define XFILTER2D_HLS_5_CONTROL_BUS_ADDR_PAR_V_HIGH 0x5f
#define XFILTER2D_HLS_5_CONTROL_BUS_WIDTH_PAR_V     8
#define XFILTER2D_HLS_5_CONTROL_BUS_DEPTH_PAR_V     28

